
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1408924                       # Simulator instruction rate (inst/s)
host_mem_usage                              202227284                       # Number of bytes of host memory used
host_op_rate                                  1654292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11499.54                       # Real time elapsed on the host
host_tick_rate                               92411101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 16201977630                       # Number of instructions simulated
sim_ops                                   19023595959                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062685                       # Number of seconds simulated
sim_ticks                                1062685133970                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                4807                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                  62                       # Number of system calls
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                  74                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     64726763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29413677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     118312936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.Branches               170416600                       # Number of branches fetched
system.switch_cpus00.committedInsts         865622512                       # Number of instructions committed
system.switch_cpus00.committedOps           965212160                       # Number of ops (including micro ops) committed
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.idle_fraction           0.000330                       # Percentage of idle cycles
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.not_idle_fraction       0.999670                       # Percentage of non-idle cycles
system.switch_cpus00.numCycles             2548405595                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.num_busy_cycles     2547563669.880774                       # Number of busy cycles
system.switch_cpus00.num_cc_register_reads    276669420                       # number of times the CC registers were read
system.switch_cpus00.num_cc_register_writes    268058297                       # number of times the CC registers were written
system.switch_cpus00.num_conditional_control_insts    134272117                       # number of instructions that are conditional controls
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_func_calls          19301140                       # number of times a function call or return occured
system.switch_cpus00.num_idle_cycles     841925.119226                       # Number of idle cycles
system.switch_cpus00.num_int_alu_accesses    771374306                       # Number of integer alu accesses
system.switch_cpus00.num_int_insts          771374306                       # number of integer instructions
system.switch_cpus00.num_int_register_reads   1294524086                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    695234176                       # number of times the integer registers were written
system.switch_cpus00.num_load_insts         191146405                       # Number of load instructions
system.switch_cpus00.num_mem_refs           321852982                       # number of memory refs
system.switch_cpus00.num_store_insts        130706577                       # Number of store instructions
system.switch_cpus00.num_vec_alu_accesses    136133215                       # Number of vector alu accesses
system.switch_cpus00.num_vec_insts          136133215                       # number of vector instructions
system.switch_cpus00.num_vec_register_reads    193296465                       # number of times the vector registers were read
system.switch_cpus00.num_vec_register_writes    115816377                       # number of times the vector registers were written
system.switch_cpus00.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       539461183     55.89%     55.89% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        3580519      0.37%     56.26% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     56.26% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      19774866      2.05%     58.31% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      13080964      1.36%     59.67% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       5383280      0.56%     60.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     17837525      1.85%     62.07% # Class of executed instruction
system.switch_cpus00.op_class::FloatMultAcc     21465772      2.22%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       3003645      0.31%     64.61% # Class of executed instruction
system.switch_cpus00.op_class::FloatMisc     18585477      1.93%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu        1189118      0.12%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdDiv              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdAes              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdAesMix            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma3            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdPredAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      191146405     19.80%     86.46% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     130706577     13.54%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        965215331                       # Class of executed instruction
system.switch_cpus01.Branches                27529218                       # Number of branches fetched
system.switch_cpus01.committedInsts         142952273                       # Number of instructions committed
system.switch_cpus01.committedOps           175088403                       # Number of ops (including micro ops) committed
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.idle_fraction           0.000007                       # Percentage of idle cycles
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.not_idle_fraction       0.999993                       # Percentage of non-idle cycles
system.switch_cpus01.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.num_busy_cycles     595004484.986013                       # Number of busy cycles
system.switch_cpus01.num_cc_register_reads     49329966                       # number of times the CC registers were read
system.switch_cpus01.num_cc_register_writes     49176879                       # number of times the CC registers were written
system.switch_cpus01.num_conditional_control_insts     24780572                       # number of instructions that are conditional controls
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_func_calls           2501541                       # number of times a function call or return occured
system.switch_cpus01.num_idle_cycles      3987.013987                       # Number of idle cycles
system.switch_cpus01.num_int_alu_accesses    159794187                       # Number of integer alu accesses
system.switch_cpus01.num_int_insts          159794187                       # number of integer instructions
system.switch_cpus01.num_int_register_reads    230056587                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    127011888                       # number of times the integer registers were written
system.switch_cpus01.num_load_insts          41314410                       # Number of load instructions
system.switch_cpus01.num_mem_refs            70882145                       # number of memory refs
system.switch_cpus01.num_store_insts         29567735                       # Number of store instructions
system.switch_cpus01.num_vec_alu_accesses      7071495                       # Number of vector alu accesses
system.switch_cpus01.num_vec_insts            7071495                       # number of vector instructions
system.switch_cpus01.num_vec_register_reads      4714330                       # number of times the vector registers were read
system.switch_cpus01.num_vec_register_writes      2357165                       # number of times the vector registers were written
system.switch_cpus01.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        98640227     56.34%     56.34% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        5565597      3.18%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv             530      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       41314410     23.60%     83.11% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      29567735     16.89%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        175088499                       # Class of executed instruction
system.switch_cpus02.Branches                27530203                       # Number of branches fetched
system.switch_cpus02.committedInsts         143007802                       # Number of instructions committed
system.switch_cpus02.committedOps           175183702                       # Number of ops (including micro ops) committed
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.idle_fraction           0.000003                       # Percentage of idle cycles
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.not_idle_fraction       0.999997                       # Percentage of non-idle cycles
system.switch_cpus02.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.num_busy_cycles     595006954.167975                       # Number of busy cycles
system.switch_cpus02.num_cc_register_reads     49344165                       # number of times the CC registers were read
system.switch_cpus02.num_cc_register_writes     49195512                       # number of times the CC registers were written
system.switch_cpus02.num_conditional_control_insts     24788098                       # number of instructions that are conditional controls
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_func_calls           2502998                       # number of times a function call or return occured
system.switch_cpus02.num_idle_cycles      1518.832025                       # Number of idle cycles
system.switch_cpus02.num_int_alu_accesses    159889160                       # Number of integer alu accesses
system.switch_cpus02.num_int_insts          159889160                       # number of integer instructions
system.switch_cpus02.num_int_register_reads    230227803                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    127075966                       # number of times the integer registers were written
system.switch_cpus02.num_load_insts          41361959                       # Number of load instructions
system.switch_cpus02.num_mem_refs            70954079                       # number of memory refs
system.switch_cpus02.num_store_insts         29592120                       # Number of store instructions
system.switch_cpus02.num_vec_alu_accesses      7087344                       # Number of vector alu accesses
system.switch_cpus02.num_vec_insts            7087344                       # number of vector instructions
system.switch_cpus02.num_vec_register_reads      4724896                       # number of times the vector registers were read
system.switch_cpus02.num_vec_register_writes      2362448                       # number of times the vector registers were written
system.switch_cpus02.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        98650925     56.31%     56.31% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        5578275      3.18%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv             516      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       41361959     23.61%     83.11% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      29592120     16.89%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        175183795                       # Class of executed instruction
system.switch_cpus03.Branches                27528551                       # Number of branches fetched
system.switch_cpus03.committedInsts         142993894                       # Number of instructions committed
system.switch_cpus03.committedOps           175160106                       # Number of ops (including micro ops) committed
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.idle_fraction           0.000007                       # Percentage of idle cycles
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.not_idle_fraction       0.999993                       # Percentage of non-idle cycles
system.switch_cpus03.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.num_busy_cycles     595004184.085111                       # Number of busy cycles
system.switch_cpus03.num_cc_register_reads     49340847                       # number of times the CC registers were read
system.switch_cpus03.num_cc_register_writes     49191783                       # number of times the CC registers were written
system.switch_cpus03.num_conditional_control_insts     24786134                       # number of instructions that are conditional controls
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_func_calls           2502158                       # number of times a function call or return occured
system.switch_cpus03.num_idle_cycles      4288.914889                       # Number of idle cycles
system.switch_cpus03.num_int_alu_accesses    159865629                       # Number of integer alu accesses
system.switch_cpus03.num_int_insts          159865629                       # number of integer instructions
system.switch_cpus03.num_int_register_reads    230192558                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    127059106                       # number of times the integer registers were written
system.switch_cpus03.num_load_insts          41356065                       # Number of load instructions
system.switch_cpus03.num_mem_refs            70940930                       # number of memory refs
system.switch_cpus03.num_store_insts         29584865                       # Number of store instructions
system.switch_cpus03.num_vec_alu_accesses      7084974                       # Number of vector alu accesses
system.switch_cpus03.num_vec_insts            7084974                       # number of vector instructions
system.switch_cpus03.num_vec_register_reads      4723316                       # number of times the vector registers were read
system.switch_cpus03.num_vec_register_writes      2361658                       # number of times the vector registers were written
system.switch_cpus03.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        98640886     56.31%     56.31% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        5577863      3.18%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv             532      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       41356065     23.61%     83.11% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      29584865     16.89%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        175160211                       # Class of executed instruction
system.switch_cpus04.Branches                27516005                       # Number of branches fetched
system.switch_cpus04.committedInsts         142901337                       # Number of instructions committed
system.switch_cpus04.committedOps           175043007                       # Number of ops (including micro ops) committed
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus04.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.num_busy_cycles     595007838.796754                       # Number of busy cycles
system.switch_cpus04.num_cc_register_reads     49312971                       # number of times the CC registers were read
system.switch_cpus04.num_cc_register_writes     49162491                       # number of times the CC registers were written
system.switch_cpus04.num_conditional_control_insts     24772963                       # number of instructions that are conditional controls
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_func_calls           2501174                       # number of times a function call or return occured
system.switch_cpus04.num_idle_cycles       633.203246                       # Number of idle cycles
system.switch_cpus04.num_int_alu_accesses    159756731                       # Number of integer alu accesses
system.switch_cpus04.num_int_insts          159756731                       # number of integer instructions
system.switch_cpus04.num_int_register_reads    230020686                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    126974813                       # number of times the integer registers were written
system.switch_cpus04.num_load_insts          41318335                       # Number of load instructions
system.switch_cpus04.num_mem_refs            70881295                       # number of memory refs
system.switch_cpus04.num_store_insts         29562960                       # Number of store instructions
system.switch_cpus04.num_vec_alu_accesses      7075995                       # Number of vector alu accesses
system.switch_cpus04.num_vec_insts            7075995                       # number of vector instructions
system.switch_cpus04.num_vec_register_reads      4717330                       # number of times the vector registers were read
system.switch_cpus04.num_vec_register_writes      2358665                       # number of times the vector registers were written
system.switch_cpus04.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        98590590     56.32%     56.32% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        5570704      3.18%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv             518      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       41318335     23.60%     83.11% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      29562960     16.89%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        175043107                       # Class of executed instruction
system.switch_cpus05.Branches                27499487                       # Number of branches fetched
system.switch_cpus05.committedInsts         142826551                       # Number of instructions committed
system.switch_cpus05.committedOps           174950370                       # Number of ops (including micro ops) committed
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus05.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.num_busy_cycles     595006287.323074                       # Number of busy cycles
system.switch_cpus05.num_cc_register_reads     49286856                       # number of times the CC registers were read
system.switch_cpus05.num_cc_register_writes     49137207                       # number of times the CC registers were written
system.switch_cpus05.num_conditional_control_insts     24759084                       # number of instructions that are conditional controls
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_func_calls           2499334                       # number of times a function call or return occured
system.switch_cpus05.num_idle_cycles      2184.676926                       # Number of idle cycles
system.switch_cpus05.num_int_alu_accesses    159672240                       # Number of integer alu accesses
system.switch_cpus05.num_int_insts          159672240                       # number of integer instructions
system.switch_cpus05.num_int_register_reads    229907015                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    126908539                       # number of times the integer registers were written
system.switch_cpus05.num_load_insts          41300506                       # Number of load instructions
system.switch_cpus05.num_mem_refs            70847663                       # number of memory refs
system.switch_cpus05.num_store_insts         29547157                       # Number of store instructions
system.switch_cpus05.num_vec_alu_accesses      7073973                       # Number of vector alu accesses
system.switch_cpus05.num_vec_insts            7073973                       # number of vector instructions
system.switch_cpus05.num_vec_register_reads      4715982                       # number of times the vector registers were read
system.switch_cpus05.num_vec_register_writes      2357991                       # number of times the vector registers were written
system.switch_cpus05.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        98532828     56.32%     56.32% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        5569451      3.18%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv             522      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       41300506     23.61%     83.11% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      29547157     16.89%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        174950464                       # Class of executed instruction
system.switch_cpus06.Branches                27537782                       # Number of branches fetched
system.switch_cpus06.committedInsts         142965433                       # Number of instructions committed
system.switch_cpus06.committedOps           175096092                       # Number of ops (including micro ops) committed
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.idle_fraction           0.000005                       # Percentage of idle cycles
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.not_idle_fraction       0.999995                       # Percentage of non-idle cycles
system.switch_cpus06.numCycles              595008465                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.num_busy_cycles     595005785.318628                       # Number of busy cycles
system.switch_cpus06.num_cc_register_reads     49338957                       # number of times the CC registers were read
system.switch_cpus06.num_cc_register_writes     49183128                       # number of times the CC registers were written
system.switch_cpus06.num_conditional_control_insts     24784652                       # number of instructions that are conditional controls
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_func_calls           2502301                       # number of times a function call or return occured
system.switch_cpus06.num_idle_cycles      2679.681372                       # Number of idle cycles
system.switch_cpus06.num_int_alu_accesses    159797762                       # Number of integer alu accesses
system.switch_cpus06.num_int_insts          159797762                       # number of integer instructions
system.switch_cpus06.num_int_register_reads    230044194                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    127019525                       # number of times the integer registers were written
system.switch_cpus06.num_load_insts          41302801                       # Number of load instructions
system.switch_cpus06.num_mem_refs            70868545                       # number of memory refs
system.switch_cpus06.num_store_insts         29565744                       # Number of store instructions
system.switch_cpus06.num_vec_alu_accesses      7065593                       # Number of vector alu accesses
system.switch_cpus06.num_vec_insts            7065593                       # number of vector instructions
system.switch_cpus06.num_vec_register_reads      4710396                       # number of times the vector registers were read
system.switch_cpus06.num_vec_register_writes      2355197                       # number of times the vector registers were written
system.switch_cpus06.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        98665419     56.35%     56.35% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        5561685      3.18%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv             534      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       41302801     23.59%     83.11% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      29565744     16.89%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        175096183                       # Class of executed instruction
system.switch_cpus07.Branches                27497413                       # Number of branches fetched
system.switch_cpus07.committedInsts         142799160                       # Number of instructions committed
system.switch_cpus07.committedOps           174914880                       # Number of ops (including micro ops) committed
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus07.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.num_busy_cycles     595007751.039755                       # Number of busy cycles
system.switch_cpus07.num_cc_register_reads     49272948                       # number of times the CC registers were read
system.switch_cpus07.num_cc_register_writes     49120335                       # number of times the CC registers were written
system.switch_cpus07.num_conditional_control_insts     24751691                       # number of instructions that are conditional controls
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_func_calls           2500222                       # number of times a function call or return occured
system.switch_cpus07.num_idle_cycles       721.960246                       # Number of idle cycles
system.switch_cpus07.num_int_alu_accesses    159639918                       # Number of integer alu accesses
system.switch_cpus07.num_int_insts          159639918                       # number of integer instructions
system.switch_cpus07.num_int_register_reads    229836932                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    126883384                       # number of times the integer registers were written
system.switch_cpus07.num_load_insts          41274373                       # Number of load instructions
system.switch_cpus07.num_mem_refs            70820084                       # number of memory refs
system.switch_cpus07.num_store_insts         29545711                       # Number of store instructions
system.switch_cpus07.num_vec_alu_accesses      7066998                       # Number of vector alu accesses
system.switch_cpus07.num_vec_insts            7066998                       # number of vector instructions
system.switch_cpus07.num_vec_register_reads      4711332                       # number of times the vector registers were read
system.switch_cpus07.num_vec_register_writes      2355666                       # number of times the vector registers were written
system.switch_cpus07.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        98535168     56.33%     56.33% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        5559217      3.18%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv             524      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       41274373     23.60%     83.11% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      29545711     16.89%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        174914993                       # Class of executed instruction
system.switch_cpus08.Branches                27515324                       # Number of branches fetched
system.switch_cpus08.committedInsts         142878188                       # Number of instructions committed
system.switch_cpus08.committedOps           175002399                       # Number of ops (including micro ops) committed
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus08.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.num_busy_cycles     595007105.725085                       # Number of busy cycles
system.switch_cpus08.num_cc_register_reads     49304817                       # number of times the CC registers were read
system.switch_cpus08.num_cc_register_writes     49151958                       # number of times the CC registers were written
system.switch_cpus08.num_conditional_control_insts     24768532                       # number of instructions that are conditional controls
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_func_calls           2500616                       # number of times a function call or return occured
system.switch_cpus08.num_idle_cycles      1367.274914                       # Number of idle cycles
system.switch_cpus08.num_int_alu_accesses    159716505                       # Number of integer alu accesses
system.switch_cpus08.num_int_insts          159716505                       # number of integer instructions
system.switch_cpus08.num_int_register_reads    229946547                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    126947423                       # number of times the integer registers were written
system.switch_cpus08.num_load_insts          41296593                       # Number of load instructions
system.switch_cpus08.num_mem_refs            70850349                       # number of memory refs
system.switch_cpus08.num_store_insts         29553756                       # Number of store instructions
system.switch_cpus08.num_vec_alu_accesses      7068912                       # Number of vector alu accesses
system.switch_cpus08.num_vec_insts            7068912                       # number of vector instructions
system.switch_cpus08.num_vec_register_reads      4712608                       # number of times the vector registers were read
system.switch_cpus08.num_vec_register_writes      2356304                       # number of times the vector registers were written
system.switch_cpus08.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        98587300     56.33%     56.33% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        5564319      3.18%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv             536      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       41296593     23.60%     83.11% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      29553756     16.89%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        175002504                       # Class of executed instruction
system.switch_cpus09.Branches                27513517                       # Number of branches fetched
system.switch_cpus09.committedInsts         142853091                       # Number of instructions committed
system.switch_cpus09.committedOps           174958071                       # Number of ops (including micro ops) committed
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus09.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.num_busy_cycles     595007449.421054                       # Number of busy cycles
system.switch_cpus09.num_cc_register_reads     49297062                       # number of times the CC registers were read
system.switch_cpus09.num_cc_register_writes     49142130                       # number of times the CC registers were written
system.switch_cpus09.num_conditional_control_insts     24763552                       # number of instructions that are conditional controls
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_func_calls           2499699                       # number of times a function call or return occured
system.switch_cpus09.num_idle_cycles      1023.578946                       # Number of idle cycles
system.switch_cpus09.num_int_alu_accesses    159672325                       # Number of integer alu accesses
system.switch_cpus09.num_int_insts          159672325                       # number of integer instructions
system.switch_cpus09.num_int_register_reads    229868187                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    126917142                       # number of times the integer registers were written
system.switch_cpus09.num_load_insts          41274795                       # Number of load instructions
system.switch_cpus09.num_mem_refs            70818888                       # number of memory refs
system.switch_cpus09.num_store_insts         29544093                       # Number of store instructions
system.switch_cpus09.num_vec_alu_accesses      7062219                       # Number of vector alu accesses
system.switch_cpus09.num_vec_insts            7062219                       # number of vector instructions
system.switch_cpus09.num_vec_register_reads      4708146                       # number of times the vector registers were read
system.switch_cpus09.num_vec_register_writes      2354073                       # number of times the vector registers were written
system.switch_cpus09.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        98581859     56.35%     56.35% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        5556899      3.18%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv             546      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       41274795     23.59%     83.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      29544093     16.89%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        174958192                       # Class of executed instruction
system.switch_cpus10.Branches                27536774                       # Number of branches fetched
system.switch_cpus10.committedInsts         142916182                       # Number of instructions committed
system.switch_cpus10.committedOps           175019790                       # Number of ops (including micro ops) committed
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus10.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.num_busy_cycles     595006361.086792                       # Number of busy cycles
system.switch_cpus10.num_cc_register_reads     49320888                       # number of times the CC registers were read
system.switch_cpus10.num_cc_register_writes     49160400                       # number of times the CC registers were written
system.switch_cpus10.num_conditional_control_insts     24776169                       # number of instructions that are conditional controls
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_func_calls           2502198                       # number of times a function call or return occured
system.switch_cpus10.num_idle_cycles      2110.913208                       # Number of idle cycles
system.switch_cpus10.num_int_alu_accesses    159723912                       # Number of integer alu accesses
system.switch_cpus10.num_int_insts          159723912                       # number of integer instructions
system.switch_cpus10.num_int_register_reads    229899188                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    126965196                       # number of times the integer registers were written
system.switch_cpus10.num_load_insts          41257842                       # Number of load instructions
system.switch_cpus10.num_mem_refs            70809357                       # number of memory refs
system.switch_cpus10.num_store_insts         29551515                       # Number of store instructions
system.switch_cpus10.num_vec_alu_accesses      7052001                       # Number of vector alu accesses
system.switch_cpus10.num_vec_insts            7052001                       # number of vector instructions
system.switch_cpus10.num_vec_register_reads      4701334                       # number of times the vector registers were read
system.switch_cpus10.num_vec_register_writes      2350667                       # number of times the vector registers were written
system.switch_cpus10.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        98663097     56.37%     56.37% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        5546888      3.17%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv             554      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatMultAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatMisc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdDiv              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAdd            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAlu            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceCmp            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceAdd            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceCmp            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAes              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAesMix            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash2            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash2            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma2            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma3            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdPredAlu            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       41257842     23.57%     83.12% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      29551515     16.88%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        175019896                       # Class of executed instruction
system.switch_cpus11.Branches                27494102                       # Number of branches fetched
system.switch_cpus11.committedInsts         142856797                       # Number of instructions committed
system.switch_cpus11.committedOps           175008253                       # Number of ops (including micro ops) committed
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.idle_fraction           0.000006                       # Percentage of idle cycles
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.not_idle_fraction       0.999994                       # Percentage of non-idle cycles
system.switch_cpus11.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.num_busy_cycles     595004644.818600                       # Number of busy cycles
system.switch_cpus11.num_cc_register_reads     49289262                       # number of times the CC registers were read
system.switch_cpus11.num_cc_register_writes     49143711                       # number of times the CC registers were written
system.switch_cpus11.num_conditional_control_insts     24759638                       # number of instructions that are conditional controls
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_func_calls           2499780                       # number of times a function call or return occured
system.switch_cpus11.num_idle_cycles      3827.181400                       # Number of idle cycles
system.switch_cpus11.num_int_alu_accesses    159732333                       # Number of integer alu accesses
system.switch_cpus11.num_int_insts          159732333                       # number of integer instructions
system.switch_cpus11.num_int_register_reads    230025921                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    126947854                       # number of times the integer registers were written
system.switch_cpus11.num_load_insts          41336667                       # Number of load instructions
system.switch_cpus11.num_mem_refs            70902238                       # number of memory refs
system.switch_cpus11.num_store_insts         29565571                       # Number of store instructions
system.switch_cpus11.num_vec_alu_accesses      7087182                       # Number of vector alu accesses
system.switch_cpus11.num_vec_insts            7087182                       # number of vector instructions
system.switch_cpus11.num_vec_register_reads      4724788                       # number of times the vector registers were read
system.switch_cpus11.num_vec_register_writes      2362394                       # number of times the vector registers were written
system.switch_cpus11.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        98526884     56.30%     56.30% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        5578720      3.19%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv             508      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdDiv              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAes              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAesMix            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma3            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdPredAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       41336667     23.62%     83.11% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      29565571     16.89%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        175008350                       # Class of executed instruction
system.switch_cpus12.Branches                27483657                       # Number of branches fetched
system.switch_cpus12.committedInsts         142731045                       # Number of instructions committed
system.switch_cpus12.committedOps           174825106                       # Number of ops (including micro ops) committed
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.idle_fraction           0.000003                       # Percentage of idle cycles
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.not_idle_fraction       0.999997                       # Percentage of non-idle cycles
system.switch_cpus12.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.num_busy_cycles     595006806.004481                       # Number of busy cycles
system.switch_cpus12.num_cc_register_reads     49252248                       # number of times the CC registers were read
system.switch_cpus12.num_cc_register_writes     49100760                       # number of times the CC registers were written
system.switch_cpus12.num_conditional_control_insts     24741714                       # number of instructions that are conditional controls
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_func_calls           2497664                       # number of times a function call or return occured
system.switch_cpus12.num_idle_cycles      1666.995519                       # Number of idle cycles
system.switch_cpus12.num_int_alu_accesses    159556171                       # Number of integer alu accesses
system.switch_cpus12.num_int_insts          159556171                       # number of integer instructions
system.switch_cpus12.num_int_register_reads    229725835                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    126818015                       # number of times the integer registers were written
system.switch_cpus12.num_load_insts          41260781                       # Number of load instructions
system.switch_cpus12.num_mem_refs            70786230                       # number of memory refs
system.switch_cpus12.num_store_insts         29525449                       # Number of store instructions
system.switch_cpus12.num_vec_alu_accesses      7065021                       # Number of vector alu accesses
system.switch_cpus12.num_vec_insts            7065021                       # number of vector instructions
system.switch_cpus12.num_vec_register_reads      4710014                       # number of times the vector registers were read
system.switch_cpus12.num_vec_register_writes      2355007                       # number of times the vector registers were written
system.switch_cpus12.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        98478164     56.33%     56.33% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        5560272      3.18%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv             538      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       41260781     23.60%     83.11% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      29525449     16.89%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        174825204                       # Class of executed instruction
system.switch_cpus13.Branches                27504843                       # Number of branches fetched
system.switch_cpus13.committedInsts         142850056                       # Number of instructions committed
system.switch_cpus13.committedOps           174971236                       # Number of ops (including micro ops) committed
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.idle_fraction           0.000005                       # Percentage of idle cycles
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.not_idle_fraction       0.999995                       # Percentage of non-idle cycles
system.switch_cpus13.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.num_busy_cycles     595005436.632142                       # Number of busy cycles
system.switch_cpus13.num_cc_register_reads     49288329                       # number of times the CC registers were read
system.switch_cpus13.num_cc_register_writes     49136274                       # number of times the CC registers were written
system.switch_cpus13.num_conditional_control_insts     24759219                       # number of instructions that are conditional controls
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_func_calls           2499871                       # number of times a function call or return occured
system.switch_cpus13.num_idle_cycles      3036.367858                       # Number of idle cycles
system.switch_cpus13.num_int_alu_accesses    159690493                       # Number of integer alu accesses
system.switch_cpus13.num_int_insts          159690493                       # number of integer instructions
system.switch_cpus13.num_int_register_reads    229916164                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    126923957                       # number of times the integer registers were written
system.switch_cpus13.num_load_insts          41292930                       # Number of load instructions
system.switch_cpus13.num_mem_refs            70846761                       # number of memory refs
system.switch_cpus13.num_store_insts         29553831                       # Number of store instructions
system.switch_cpus13.num_vec_alu_accesses      7070727                       # Number of vector alu accesses
system.switch_cpus13.num_vec_insts            7070727                       # number of vector instructions
system.switch_cpus13.num_vec_register_reads      4713818                       # number of times the vector registers were read
system.switch_cpus13.num_vec_register_writes      2356909                       # number of times the vector registers were written
system.switch_cpus13.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        98561824     56.33%     56.33% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        5562210      3.18%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv             546      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       41292930     23.60%     83.11% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      29553831     16.89%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        174971341                       # Class of executed instruction
system.switch_cpus14.Branches                27491361                       # Number of branches fetched
system.switch_cpus14.committedInsts         142785143                       # Number of instructions committed
system.switch_cpus14.committedOps           174900993                       # Number of ops (including micro ops) committed
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus14.numCycles              595008432                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.num_busy_cycles     595006336.382006                       # Number of busy cycles
system.switch_cpus14.num_cc_register_reads     49268091                       # number of times the CC registers were read
system.switch_cpus14.num_cc_register_writes     49117827                       # number of times the CC registers were written
system.switch_cpus14.num_conditional_control_insts     24750399                       # number of instructions that are conditional controls
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_func_calls           2498939                       # number of times a function call or return occured
system.switch_cpus14.num_idle_cycles      2095.617994                       # Number of idle cycles
system.switch_cpus14.num_int_alu_accesses    159628262                       # Number of integer alu accesses
system.switch_cpus14.num_int_insts          159628262                       # number of integer instructions
system.switch_cpus14.num_int_register_reads    229837286                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    126871707                       # number of times the integer registers were written
system.switch_cpus14.num_load_insts          41286085                       # Number of load instructions
system.switch_cpus14.num_mem_refs            70827355                       # number of memory refs
system.switch_cpus14.num_store_insts         29541270                       # Number of store instructions
system.switch_cpus14.num_vec_alu_accesses      7071185                       # Number of vector alu accesses
system.switch_cpus14.num_vec_insts            7071185                       # number of vector instructions
system.switch_cpus14.num_vec_register_reads      4714124                       # number of times the vector registers were read
system.switch_cpus14.num_vec_register_writes      2357062                       # number of times the vector registers were written
system.switch_cpus14.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        98507596     56.32%     56.32% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        5565616      3.18%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv             532      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       41286085     23.61%     83.11% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      29541270     16.89%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        174901099                       # Class of executed instruction
system.switch_cpus15.Branches                27509448                       # Number of branches fetched
system.switch_cpus15.committedInsts         142892559                       # Number of instructions committed
system.switch_cpus15.committedOps           175037133                       # Number of ops (including micro ops) committed
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus15.numCycles              595008472                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.num_busy_cycles     595005946.577275                       # Number of busy cycles
system.switch_cpus15.num_cc_register_reads     49304679                       # number of times the CC registers were read
system.switch_cpus15.num_cc_register_writes     49155198                       # number of times the CC registers were written
system.switch_cpus15.num_conditional_control_insts     24767578                       # number of instructions that are conditional controls
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_func_calls           2500957                       # number of times a function call or return occured
system.switch_cpus15.num_idle_cycles      2525.422725                       # Number of idle cycles
system.switch_cpus15.num_int_alu_accesses    159754057                       # Number of integer alu accesses
system.switch_cpus15.num_int_insts          159754057                       # number of integer instructions
system.switch_cpus15.num_int_register_reads    230026737                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    126970513                       # number of times the integer registers were written
system.switch_cpus15.num_load_insts          41322062                       # Number of load instructions
system.switch_cpus15.num_mem_refs            70888108                       # number of memory refs
system.switch_cpus15.num_store_insts         29566046                       # Number of store instructions
system.switch_cpus15.num_vec_alu_accesses      7078818                       # Number of vector alu accesses
system.switch_cpus15.num_vec_insts            7078818                       # number of vector instructions
system.switch_cpus15.num_vec_register_reads      4719212                       # number of times the vector registers were read
system.switch_cpus15.num_vec_register_writes      2359606                       # number of times the vector registers were written
system.switch_cpus15.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        98577407     56.32%     56.32% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        5571205      3.18%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv             512      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       41322062     23.61%     83.11% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      29566046     16.89%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        175037232                       # Class of executed instruction
system.switch_cpus16.Branches                27502275                       # Number of branches fetched
system.switch_cpus16.committedInsts         142827149                       # Number of instructions committed
system.switch_cpus16.committedOps           174947704                       # Number of ops (including micro ops) committed
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.idle_fraction           0.000005                       # Percentage of idle cycles
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.not_idle_fraction       0.999995                       # Percentage of non-idle cycles
system.switch_cpus16.numCycles              595008473                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.num_busy_cycles     595005720.978727                       # Number of busy cycles
system.switch_cpus16.num_cc_register_reads     49287291                       # number of times the CC registers were read
system.switch_cpus16.num_cc_register_writes     49136634                       # number of times the CC registers were written
system.switch_cpus16.num_conditional_control_insts     24759987                       # number of instructions that are conditional controls
system.switch_cpus16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus16.num_fp_insts                   0                       # number of float instructions
system.switch_cpus16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus16.num_func_calls           2499562                       # number of times a function call or return occured
system.switch_cpus16.num_idle_cycles      2752.021273                       # Number of idle cycles
system.switch_cpus16.num_int_alu_accesses    159668780                       # Number of integer alu accesses
system.switch_cpus16.num_int_insts          159668780                       # number of integer instructions
system.switch_cpus16.num_int_register_reads    229892305                       # number of times the integer registers were read
system.switch_cpus16.num_int_register_writes    126906029                       # number of times the integer registers were written
system.switch_cpus16.num_load_insts          41294571                       # Number of load instructions
system.switch_cpus16.num_mem_refs            70839861                       # number of memory refs
system.switch_cpus16.num_store_insts         29545290                       # Number of store instructions
system.switch_cpus16.num_vec_alu_accesses      7071120                       # Number of vector alu accesses
system.switch_cpus16.num_vec_insts            7071120                       # number of vector instructions
system.switch_cpus16.num_vec_register_reads      4714080                       # number of times the vector registers were read
system.switch_cpus16.num_vec_register_writes      2357040                       # number of times the vector registers were written
system.switch_cpus16.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus16.op_class::IntAlu        98540225     56.33%     56.33% # Class of executed instruction
system.switch_cpus16.op_class::IntMult        5567209      3.18%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::IntDiv             516      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::MemRead       41294571     23.60%     83.11% # Class of executed instruction
system.switch_cpus16.op_class::MemWrite      29545290     16.89%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::total        174947811                       # Class of executed instruction
system.switch_cpus17.Branches               148159634                       # Number of branches fetched
system.switch_cpus17.committedInsts         859178342                       # Number of instructions committed
system.switch_cpus17.committedOps           978381652                       # Number of ops (including micro ops) committed
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus17.numCycles             2548405595                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.num_busy_cycles       2548405595                       # Number of busy cycles
system.switch_cpus17.num_cc_register_reads    241607985                       # number of times the CC registers were read
system.switch_cpus17.num_cc_register_writes    233488940                       # number of times the CC registers were written
system.switch_cpus17.num_conditional_control_insts    116776306                       # number of instructions that are conditional controls
system.switch_cpus17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus17.num_fp_insts                   0                       # number of float instructions
system.switch_cpus17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus17.num_func_calls          18337571                       # number of times a function call or return occured
system.switch_cpus17.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus17.num_int_alu_accesses    812394094                       # Number of integer alu accesses
system.switch_cpus17.num_int_insts          812394094                       # number of integer instructions
system.switch_cpus17.num_int_register_reads   1386538235                       # number of times the integer registers were read
system.switch_cpus17.num_int_register_writes    700674147                       # number of times the integer registers were written
system.switch_cpus17.num_load_insts         192357261                       # Number of load instructions
system.switch_cpus17.num_mem_refs           337448907                       # number of memory refs
system.switch_cpus17.num_store_insts        145091646                       # Number of store instructions
system.switch_cpus17.num_vec_alu_accesses    150723430                       # Number of vector alu accesses
system.switch_cpus17.num_vec_insts          150723430                       # number of vector instructions
system.switch_cpus17.num_vec_register_reads    187934586                       # number of times the vector registers were read
system.switch_cpus17.num_vec_register_writes    110549762                       # number of times the vector registers were written
system.switch_cpus17.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus17.op_class::IntAlu       536959394     54.88%     54.88% # Class of executed instruction
system.switch_cpus17.op_class::IntMult       18318699      1.87%     56.75% # Class of executed instruction
system.switch_cpus17.op_class::IntDiv               0      0.00%     56.75% # Class of executed instruction
system.switch_cpus17.op_class::FloatAdd      16878705      1.73%     58.48% # Class of executed instruction
system.switch_cpus17.op_class::FloatCmp      11163704      1.14%     59.62% # Class of executed instruction
system.switch_cpus17.op_class::FloatCvt       4594761      0.47%     60.09% # Class of executed instruction
system.switch_cpus17.op_class::FloatMult     15223103      1.56%     61.65% # Class of executed instruction
system.switch_cpus17.op_class::FloatMultAcc     18320412      1.87%     63.52% # Class of executed instruction
system.switch_cpus17.op_class::FloatDiv       2563850      0.26%     63.78% # Class of executed instruction
system.switch_cpus17.op_class::FloatMisc     15895351      1.62%     65.41% # Class of executed instruction
system.switch_cpus17.op_class::FloatSqrt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus17.op_class::SimdAdd              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus17.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus17.op_class::SimdAlu        1014828      0.10%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdCmp              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdCvt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMisc             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMult             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShift            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdDiv              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSqrt             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAes              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::MemRead      192357261     19.66%     85.17% # Class of executed instruction
system.switch_cpus17.op_class::MemWrite     145091646     14.83%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::total        978381714                       # Class of executed instruction
system.switch_cpus18.Branches               172830665                       # Number of branches fetched
system.switch_cpus18.committedInsts         875970541                       # Number of instructions committed
system.switch_cpus18.committedOps           994546711                       # Number of ops (including micro ops) committed
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus18.numCycles             2548405595                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.num_busy_cycles       2548405595                       # Number of busy cycles
system.switch_cpus18.num_cc_register_reads    267828561                       # number of times the CC registers were read
system.switch_cpus18.num_cc_register_writes    258078516                       # number of times the CC registers were written
system.switch_cpus18.num_conditional_control_insts    138873951                       # number of instructions that are conditional controls
system.switch_cpus18.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus18.num_fp_insts                   0                       # number of float instructions
system.switch_cpus18.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus18.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus18.num_func_calls          19584548                       # number of times a function call or return occured
system.switch_cpus18.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus18.num_int_alu_accesses    803941061                       # Number of integer alu accesses
system.switch_cpus18.num_int_insts          803941061                       # number of integer instructions
system.switch_cpus18.num_int_register_reads   1358282326                       # number of times the integer registers were read
system.switch_cpus18.num_int_register_writes    708102371                       # number of times the integer registers were written
system.switch_cpus18.num_load_insts         196655916                       # Number of load instructions
system.switch_cpus18.num_mem_refs           330154286                       # number of memory refs
system.switch_cpus18.num_store_insts        133498370                       # Number of store instructions
system.switch_cpus18.num_vec_alu_accesses    155265572                       # Number of vector alu accesses
system.switch_cpus18.num_vec_insts          155265572                       # number of vector instructions
system.switch_cpus18.num_vec_register_reads    208561351                       # number of times the vector registers were read
system.switch_cpus18.num_vec_register_writes    124158122                       # number of times the vector registers were written
system.switch_cpus18.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus18.op_class::IntAlu       557852108     56.09%     56.09% # Class of executed instruction
system.switch_cpus18.op_class::IntMult        3671536      0.37%     56.46% # Class of executed instruction
system.switch_cpus18.op_class::IntDiv               0      0.00%     56.46% # Class of executed instruction
system.switch_cpus18.op_class::FloatAdd      20271674      2.04%     58.50% # Class of executed instruction
system.switch_cpus18.op_class::FloatCmp      13406613      1.35%     59.85% # Class of executed instruction
system.switch_cpus18.op_class::FloatCvt       5518426      0.55%     60.40% # Class of executed instruction
system.switch_cpus18.op_class::FloatMult     18281564      1.84%     62.24% # Class of executed instruction
system.switch_cpus18.op_class::FloatMultAcc     22001822      2.21%     64.45% # Class of executed instruction
system.switch_cpus18.op_class::FloatDiv       3079326      0.31%     64.76% # Class of executed instruction
system.switch_cpus18.op_class::FloatMisc     19090720      1.92%     66.68% # Class of executed instruction
system.switch_cpus18.op_class::FloatSqrt            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus18.op_class::SimdAdd              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus18.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus18.op_class::SimdAlu        1218710      0.12%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdCmp              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdCvt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdMisc             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdMult             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdShift            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdDiv              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdSqrt             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdAes              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus18.op_class::MemRead      196655916     19.77%     86.58% # Class of executed instruction
system.switch_cpus18.op_class::MemWrite     133498370     13.42%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::total        994546785                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6247346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1255609                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12438556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1255625                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           49805263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12108686                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46531965                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           272026                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         181652                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          358119                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          623                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          623                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9412720                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9412719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      49805264                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1922729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1993975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3916704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port      4825181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port      5792036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     10617217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      4843709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      5805036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     10648745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      4897012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      5723845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     10620857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      4917384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      5734031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     10651415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      4917233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      5741030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     10658263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      4893254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      5728288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     10621542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      4881641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      5775391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     10657032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      4867628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      5762907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     10630535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      4865182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      5766078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     10631260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      4905188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      5738385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     10643573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      4897443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      5715146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     10612589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      4904800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      5728877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     10633677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      4868433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      5766416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     10634849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      4871883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      5767111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     10638994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      4848705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      5753274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     10601979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      4911042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      5729744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     10640786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174060017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    119939584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    120479360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    240418944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    248457600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    278641664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total    527099264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    249474944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    279317120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    528792064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    253356288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    273585920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    526942208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    254587520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    274233344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    528820864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    254626048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    274559744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    529185792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    253321472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    274000768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    527322240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    252244480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    276811648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    529056128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    251424896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    276208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    527633664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    251038464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    275951360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    526989824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    254056576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    274591616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    528648192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    253480832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    273117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    526598528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    253849984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    274177280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    528027264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    251582080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    276405504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    527987584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    251756288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    276473728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    528230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    250182912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    275376640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    525559552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    254176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    274049152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    528226048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8685538176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          3829643                       # Total snoops (count)
system.membus.snoopTraffic                  444355072                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          59672285                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.581118                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.446562                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24177867     40.52%     40.52% # Request fanout histogram
system.membus.snoop_fanout::1                 5614891      9.41%     49.93% # Request fanout histogram
system.membus.snoop_fanout::2                 3185182      5.34%     55.27% # Request fanout histogram
system.membus.snoop_fanout::3                 2328121      3.90%     59.17% # Request fanout histogram
system.membus.snoop_fanout::4                 1886125      3.16%     62.33% # Request fanout histogram
system.membus.snoop_fanout::5                 1659100      2.78%     65.11% # Request fanout histogram
system.membus.snoop_fanout::6                 1527146      2.56%     67.67% # Request fanout histogram
system.membus.snoop_fanout::7                 1456493      2.44%     70.11% # Request fanout histogram
system.membus.snoop_fanout::8                 1432873      2.40%     72.51% # Request fanout histogram
system.membus.snoop_fanout::9                 1461024      2.45%     74.96% # Request fanout histogram
system.membus.snoop_fanout::10                1529125      2.56%     77.52% # Request fanout histogram
system.membus.snoop_fanout::11                1703527      2.85%     80.37% # Request fanout histogram
system.membus.snoop_fanout::12                2120833      3.55%     83.93% # Request fanout histogram
system.membus.snoop_fanout::13                2844546      4.77%     88.70% # Request fanout histogram
system.membus.snoop_fanout::14                3479693      5.83%     94.53% # Request fanout histogram
system.membus.snoop_fanout::15                2841008      4.76%     99.29% # Request fanout histogram
system.membus.snoop_fanout::16                 424731      0.71%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total            59672285                       # Request fanout histogram
system.membus.respLayer19.occupancy       34235351821                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer11.occupancy       34117885153                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer15.occupancy       34210275059                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer35.occupancy       34169632254                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer31.occupancy       34159476753                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer55.occupancy       34180166993                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer39.occupancy       34199669368                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer63.occupancy       34186565433                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        126408433958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        142833674996                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              13.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy       34174315570                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer59.occupancy       34074226743                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer27.occupancy       34242236975                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer23.occupancy       34128766170                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer43.occupancy       34093287404                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        34196850978                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13045456577                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        34111734085                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer47.occupancy       34165169855                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             3.2                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   117861.400000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  136718.419866                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value        12758                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       385826                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  937313098109                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      1767921                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    334359432                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst    142785250                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      477144682                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    334359432                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst    142785250                       # number of overall hits
system.cpu14.icache.overall_hits::total     477144682                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::total          184                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst    334359616                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst    142785250                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    477144866                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    334359616                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst    142785250                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    477144866                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    334359432                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst    142785250                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     477144682                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    334359616                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst    142785250                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    477144866                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         164.457499                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         477144866                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        2593178.619565                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965085902                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.457499                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263554                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.263554                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     18608649958                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    18608649958                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    155307978                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     66909036                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      222217014                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    155307978                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     66909036                       # number of overall hits
system.cpu14.dcache.overall_hits::total     222217014                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      8252432                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      3624390                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     11876822                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      8252432                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      3624390                       # number of overall misses
system.cpu14.dcache.overall_misses::total     11876822                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 312121283202                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 312121283202                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 312121283202                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 312121283202                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    163560410                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     70533426                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    234093836                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    163560410                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     70533426                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    234093836                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.050455                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.051385                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.050735                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.050455                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.051385                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.050735                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 86116.914350                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 26279.865372                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 86116.914350                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 26279.865372                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      2359196                       # number of writebacks
system.cpu14.dcache.writebacks::total         2359196                       # number of writebacks
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      3624390                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      3624390                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      3624390                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      3624390                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 296028841935                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 296028841935                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 296028841935                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 296028841935                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.051385                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.015483                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.051385                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.015483                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 81676.873056                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 81676.873056                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 81676.873056                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 81676.873056                       # average overall mshr miss latency
system.cpu14.dcache.replacements             11779156                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     88104325                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     38092431                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     126196756                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      6940093                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      3047256                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      9987349                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 275455013966                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 275455013966                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     95044418                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     41139687                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    136184105                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.073019                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.074071                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.073337                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 90394.444696                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 27580.393352                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      3047256                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      3047256                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 261990442820                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 261990442820                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.074071                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022376                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 85975.855924                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 85975.855924                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     67203653                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     28816605                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     96020258                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1312339                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       577134                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1889473                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  36666269236                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  36666269236                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     68515992                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     29393739                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     97909731                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.019154                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.019635                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.019298                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 63531.639508                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 19405.553419                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       577134                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       577134                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  34038399115                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  34038399115                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.019635                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.005895                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 58978.329322                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 58978.329322                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       547443                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       145732                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       693175                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         4037                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data         1905                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5942                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data     70559502                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total     70559502                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       551480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       147637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       699117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007320                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.012903                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.008499                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 37039.108661                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11874.705823                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         1905                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         1905                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data     61821812                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total     61821812                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.012903                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 32452.394751                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32452.394751                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       535492                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       140877                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       676369                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        15473                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data         6543                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        22016                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    144201640                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    144201640                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       550965                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       147420                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       698385                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.028083                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.044383                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.031524                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 22039.070763                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6549.856468                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         6543                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         6543                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    113318175                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    113318175                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044383                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.009369                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17318.993581                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17318.993581                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data       203604                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       203604                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data       181078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       181078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.989812                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         235491342                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        11857163                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           19.860682                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965098404                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    23.145602                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    33.844210                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.361650                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.528816                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.890466                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       247348501                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      247348501                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   198771.266667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  234742.488468                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         8667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       707055                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  937311884461                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2981569                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    334325719                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst    142892659                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      477218378                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    334325719                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst    142892659                       # number of overall hits
system.cpu15.icache.overall_hits::total     477218378                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::total          184                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst    334325903                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst    142892659                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    477218562                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    334325903                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst    142892659                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    477218562                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    334325719                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst    142892659                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     477218378                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    334325903                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst    142892659                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    477218562                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         164.460312                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         477218562                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        2593579.141304                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967046930                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.460312                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263558                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     18611524102                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    18611524102                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    155366681                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     66982782                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      222349463                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    155366681                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     66982782                       # number of overall hits
system.cpu15.dcache.overall_hits::total     222349463                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      8265321                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      3612674                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     11877995                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      8265321                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      3612674                       # number of overall misses
system.cpu15.dcache.overall_misses::total     11877995                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 311490226892                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 311490226892                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 311490226892                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 311490226892                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    163632002                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     70595456                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    234227458                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    163632002                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     70595456                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    234227458                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.050512                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.051174                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.050711                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.050512                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.051174                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.050711                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 86221.515391                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 26224.141944                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 86221.515391                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 26224.141944                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      2348245                       # number of writebacks
system.cpu15.dcache.writebacks::total         2348245                       # number of writebacks
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      3612674                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      3612674                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      3612674                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      3612674                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 295446324764                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 295446324764                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 295446324764                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 295446324764                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.051174                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.015424                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.051174                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.015424                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 81780.510714                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 81780.510714                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 81780.510714                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 81780.510714                       # average overall mshr miss latency
system.cpu15.dcache.replacements             11782724                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     88150467                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     38138074                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     126288541                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      6955206                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      3038200                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      9993406                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 274841524752                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 274841524752                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     95105673                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     41176274                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    136281947                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.073131                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.073785                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.073329                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 90461.959302                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 27502.287484                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      3038200                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      3038200                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 261415988544                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 261415988544                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.073785                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.022293                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 86043.048036                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 86043.048036                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     67216214                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     28844708                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     96060922                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1310115                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       574474                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1884589                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  36648702140                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  36648702140                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     68526329                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     29419182                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     97945511                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.019118                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.019527                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.019241                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 63795.232056                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 19446.522366                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       574474                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       574474                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  34030336220                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  34030336220                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.019527                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.005865                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 59237.382754                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 59237.382754                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       537523                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       145089                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       682612                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         4003                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data         1903                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         5906                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data     72733064                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total     72733064                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       541526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       146992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       688518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007392                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.012946                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.008578                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 38220.212296                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 12315.114121                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         1903                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         1903                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data     64052306                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total     64052306                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.012946                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.002764                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 33658.594850                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33658.594850                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       526189                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       140166                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       666355                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14880                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data         6598                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        21478                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    145264310                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    145264310                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       541069                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       146764                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       687833                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027501                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.044957                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.031226                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 22016.415580                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6763.400223                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data         6598                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total         6598                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    114203244                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    114203244                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.044957                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.009592                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17308.766899                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17308.766899                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data       489364                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       489364                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data       434018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       434018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.990575                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         235603822                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        11859046                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.867013                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967059432                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    23.150318                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    33.840258                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.361724                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.528754                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890478                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       247462855                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      247462855                       # Number of data accesses
system.cpu16.numPwrStateTransitions                44                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   132016.714286                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  162389.096770                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         6349                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       476427                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  937312093679                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2772351                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    334318013                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst    142827257                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      477145270                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    334318013                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst    142827257                       # number of overall hits
system.cpu16.icache.overall_hits::total     477145270                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          185                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          185                       # number of overall misses
system.cpu16.icache.overall_misses::total          185                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst    334318198                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst    142827257                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    477145455                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    334318198                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst    142827257                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    477145455                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    334318013                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst    142827257                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     477145270                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    334318198                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst    142827257                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    477145455                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         165.340651                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         477145455                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             185                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        2579164.621622                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206969007958                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   165.340651                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.264969                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.264969                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     18608672930                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    18608672930                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    155376377                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     66919662                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      222296039                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    155376377                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     66919662                       # number of overall hits
system.cpu16.dcache.overall_hits::total     222296039                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      8265977                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      3625383                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     11891360                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      8265977                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      3625383                       # number of overall misses
system.cpu16.dcache.overall_misses::total     11891360                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 311928109442                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 311928109442                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 311928109442                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 311928109442                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    163642354                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     70545045                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    234187399                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    163642354                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     70545045                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    234187399                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.050512                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.051391                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.050777                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.050512                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.051391                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.050777                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 86040.043064                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 26231.491557                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 86040.043064                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 26231.491557                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      2356919                       # number of writebacks
system.cpu16.dcache.writebacks::total         2356919                       # number of writebacks
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      3625383                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      3625383                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      3625383                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      3625383                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 295830549094                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 295830549094                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 295830549094                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 295830549094                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.051391                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.015481                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.051391                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.015481                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 81599.805895                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 81599.805895                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 81599.805895                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 81599.805895                       # average overall mshr miss latency
system.cpu16.dcache.replacements             11796380                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     88149527                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     38099790                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     126249317                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      6955731                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      3047894                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     10003625                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 275457341124                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 275457341124                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     95105258                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     41147684                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    136252942                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.073137                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.074072                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.073420                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 90376.286421                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 27535.752402                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      3047894                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      3047894                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 261989440318                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 261989440318                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.074072                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.022369                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 85957.530123                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 85957.530123                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     67226850                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     28819872                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     96046722                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1310246                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       577489                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1887735                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  36470768318                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  36470768318                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     68537096                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     29397361                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     97934457                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.019117                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.019644                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.019275                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 63154.048507                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 19319.855974                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       577489                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       577489                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  33841108776                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  33841108776                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.019644                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.005897                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 58600.438755                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 58600.438755                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       537280                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       146088                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       683368                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         4070                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data         1951                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         6021                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data     72954528                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total     72954528                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       541350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       148039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       689389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007518                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.013179                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.008734                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 37393.402358                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 12116.679621                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         1951                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         1951                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data     64019616                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total     64019616                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.013179                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.002830                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 32813.744746                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32813.744746                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       525983                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       141231                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       667214                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14877                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data         6578                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        21455                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    144942830                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    144942830                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       540860                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       147809                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       688669                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027506                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.044503                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.031154                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 22034.483126                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  6755.666744                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         6578                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         6578                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    114006914                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    114006914                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.044503                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.009552                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17331.546671                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17331.546671                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data       403636                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       403636                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data       356404                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       356404                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          57.006505                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         235565469                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        11872491                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           19.841284                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969020460                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    23.163783                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    33.842722                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.361934                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.528793                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.890727                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       247437948                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      247437948                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  937314866030                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   1966309174                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    859178405                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2825487579                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   1966309174                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    859178405                       # number of overall hits
system.cpu17.icache.overall_hits::total    2825487579                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          886                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          886                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          886                       # number of overall misses
system.cpu17.icache.overall_misses::total          886                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst   1966310060                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    859178405                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2825488465                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   1966310060                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    859178405                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2825488465                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu17.icache.writebacks::total             262                       # number of writebacks
system.cpu17.icache.replacements                  262                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   1966309174                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    859178405                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2825487579                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          886                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   1966310060                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    859178405                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2825488465                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.952106                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2825488465                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             886                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        3189038.899549                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   623.952106                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.999923                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses    110194051021                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses   110194051021                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    736227284                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    318598800                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total     1054826084                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    736227284                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    318598800                       # number of overall hits
system.cpu17.dcache.overall_hits::total    1054826084                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6887164                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      2706832                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      9593996                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6887164                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      2706832                       # number of overall misses
system.cpu17.dcache.overall_misses::total      9593996                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data  66406973946                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total  66406973946                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data  66406973946                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total  66406973946                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    743114448                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    321305632                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total   1064420080                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    743114448                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    321305632                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total   1064420080                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.009268                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.008424                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.009013                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.009268                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.008424                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.009013                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 24533.097712                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total  6921.722080                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 24533.097712                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total  6921.722080                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      3229162                       # number of writebacks
system.cpu17.dcache.writebacks::total         3229162                       # number of writebacks
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      2706832                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      2706832                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      2706832                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      2706832                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  64149476058                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  64149476058                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  64149476058                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  64149476058                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.008424                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.008424                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 23699.097712                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 23699.097712                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 23699.097712                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 23699.097712                       # average overall mshr miss latency
system.cpu17.dcache.replacements              9595858                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    419264101                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    182642296                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     601906397                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6219341                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      2705549                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      8924890                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data  66353069607                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total  66353069607                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    425483442                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    185347845                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    610831287                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.014617                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.014597                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.014611                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 24524.807944                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total  7434.609234                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      2705549                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      2705549                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  64096641741                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  64096641741                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.014597                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.004429                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 23690.807944                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 23690.807944                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    316963183                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data    135956504                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    452919687                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       667823                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data         1283                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       669106                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data     53904339                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total     53904339                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    317631006                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data    135957787                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    453588793                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.002103                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000009                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.001475                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 42014.293843                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total    80.561733                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data         1283                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total         1283                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data     52834317                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total     52834317                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 41180.293843                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 41180.293843                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     19900749                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data      9133760                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     29034509                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         2019                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data           99                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         2118                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data      4423119                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total      4423119                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     19902768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data      9133859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     29036627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000101                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 44677.969697                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  2088.347025                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data           99                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data      4340553                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total      4340553                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 43843.969697                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43843.969697                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     19902768                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data      9133859                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     29036627                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     19902768                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data      9133859                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     29036627                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs        1122493334                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         9596114                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          116.973739                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   145.123963                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data   110.875356                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.566890                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.433107                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     35929382802                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    35929382802                       # Number of data accesses
system.cpu10.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   99010.687500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  157561.665572                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value        10957                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       436161                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  937313281859                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      1584171                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    334356205                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst    142916289                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      477272494                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    334356205                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst    142916289                       # number of overall hits
system.cpu10.icache.overall_hits::total     477272494                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          184                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          184                       # number of overall misses
system.cpu10.icache.overall_misses::total          184                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst    334356389                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst    142916289                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    477272678                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    334356389                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst    142916289                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    477272678                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    334356205                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst    142916289                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     477272494                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    334356389                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst    142916289                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    477272678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         164.461516                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         477272678                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        2593873.250000                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957279296                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   164.461516                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.263560                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.263560                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     18613634626                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    18613634626                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    155284139                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     66867645                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      222151784                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    155284139                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     66867645                       # number of overall hits
system.cpu10.dcache.overall_hits::total     222151784                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      8290844                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      3627253                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     11918097                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      8290844                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      3627253                       # number of overall misses
system.cpu10.dcache.overall_misses::total     11918097                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 311709240500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 311709240500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 311709240500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 311709240500                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    163574983                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     70494898                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    234069881                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    163574983                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     70494898                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    234069881                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.050685                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.051454                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050917                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.050685                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.051454                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050917                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 85935.345701                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 26154.279538                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 85935.345701                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 26154.279538                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      2369969                       # number of writebacks
system.cpu10.dcache.writebacks::total         2369969                       # number of writebacks
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      3627253                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      3627253                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      3627253                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      3627253                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 295599193231                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 295599193231                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 295599193231                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 295599193231                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.051454                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.015496                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.051454                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.015496                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 81493.955131                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 81493.955131                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 81493.955131                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 81493.955131                       # average overall mshr miss latency
system.cpu10.dcache.replacements             11818922                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     88080804                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     38052645                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     126133449                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      6975377                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      3048553                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     10023930                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 275362667050                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 275362667050                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     95056181                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     41101198                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    136157379                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.073382                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.074172                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.073620                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 90325.694534                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 27470.529727                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      3048553                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      3048553                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 261889619936                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 261889619936                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.074172                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022390                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 85906.205316                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 85906.205316                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     67203335                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     28815000                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     96018335                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1315467                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       578700                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1894167                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  36346573450                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  36346573450                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     68518802                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     29393700                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     97912502                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.019199                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.019688                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.019346                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 62807.280888                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 19188.684762                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       578700                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       578700                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  33709573295                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  33709573295                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.019688                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.005910                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 58250.515457                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 58250.515457                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       545485                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       156003                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       701488                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4020                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data         1945                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5965                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data     71673966                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total     71673966                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       549505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       157948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       707453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007316                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.012314                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.008432                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 36850.368123                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 12015.752892                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         1945                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         1945                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data     62750298                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total     62750298                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.012314                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 32262.364010                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32262.364010                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       533618                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       150631                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       684249                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        15399                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data         7085                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        22484                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    156017816                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    156017816                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       549017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       157716                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       706733                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.028048                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.044923                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.031814                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 22020.863232                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6939.059598                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         7085                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         7085                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    122696204                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    122696204                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.044923                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.010025                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17317.742272                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17317.742272                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data       353628                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       353628                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data       313908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       313908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.980540                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         235484076                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        11898073                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           19.791783                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957291798                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    23.148517                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    33.832023                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.361696                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.528625                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.890321                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       247382140                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      247382140                       # Number of data accesses
system.cpu11.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   229931.777778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  243557.110761                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value        12108                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       717341                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  937310727258                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      4138772                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    334314712                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst    142856895                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      477171607                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    334314712                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst    142856895                       # number of overall hits
system.cpu11.icache.overall_hits::total     477171607                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::total          184                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst    334314896                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst    142856895                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    477171791                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    334314896                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst    142856895                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    477171791                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    334314712                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst    142856895                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     477171607                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    334314896                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst    142856895                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    477171791                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         164.462575                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         477171791                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        2593324.951087                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959201032                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.462575                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263562                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.263562                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     18609700033                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    18609700033                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    155404240                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     67001097                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      222405337                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    155404240                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     67001097                       # number of overall hits
system.cpu11.dcache.overall_hits::total     222405337                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      8261725                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      3615341                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     11877066                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      8261725                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      3615341                       # number of overall misses
system.cpu11.dcache.overall_misses::total     11877066                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 311576774666                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 311576774666                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 311576774666                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 311576774666                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    163665965                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     70616438                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    234282403                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    163665965                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     70616438                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    234282403                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.050479                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.051197                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.050696                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.050479                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.051197                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.050696                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 86181.849697                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 26233.480109                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 86181.849697                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 26233.480109                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      2355330                       # number of writebacks
system.cpu11.dcache.writebacks::total         2355330                       # number of writebacks
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      3615341                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      3615341                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      3615341                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      3615341                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 295527595344                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 295527595344                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 295527595344                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 295527595344                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.051197                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.015432                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.051197                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.015432                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 81742.661437                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 81742.661437                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 81742.661437                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 81742.661437                       # average overall mshr miss latency
system.cpu11.dcache.replacements             11782377                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     88172337                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     38155026                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     126327363                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      6949138                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      3039319                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      9988457                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 274888341170                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 274888341170                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     95121475                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     41194345                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    136315820                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.073055                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.073780                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.073274                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 90444.057096                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 27520.601147                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      3039319                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      3039319                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 261462596244                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 261462596244                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.073780                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.022296                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 86026.704089                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 86026.704089                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     67231903                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     28846071                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     96077974                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1312587                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       576022                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1888609                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  36688433496                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  36688433496                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     68544490                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     29422093                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     97966583                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.019149                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.019578                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.019278                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 63692.764332                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 19426.166822                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       576022                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       576022                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  34064999100                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  34064999100                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.019578                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.005880                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 59138.364681                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 59138.364681                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       535959                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       141765                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       677724                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4084                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data         1831                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5915                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data     71041722                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total     71041722                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       540043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       143596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       683639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007562                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.012751                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.008652                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 38799.411251                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 12010.434827                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         1831                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         1831                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data     62665928                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total     62665928                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.012751                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.002678                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 34224.974331                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34224.974331                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       524475                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       136950                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       661425                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        15035                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data         6428                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        21463                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    141576220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    141576220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       539510                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       143378                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       682888                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027868                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.044833                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.031430                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 22024.925327                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6596.292224                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data         6428                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total         6428                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    111450815                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    111450815                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.044833                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.009413                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17338.334630                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17338.334630                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data       603668                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       603668                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data       535574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       535574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.996520                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         235648948                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        11858133                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.872348                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959213534                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    23.151386                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    33.845134                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.361740                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.528830                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.890571                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       247507063                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      247507063                       # Number of data accesses
system.cpu12.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   181172.333333                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  224006.788482                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value        12763                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       676208                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  937312148445                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      2717585                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    334328328                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst    142731144                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      477059472                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    334328328                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst    142731144                       # number of overall hits
system.cpu12.icache.overall_hits::total     477059472                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::total          184                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst    334328512                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst    142731144                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    477059656                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    334328512                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst    142731144                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    477059656                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    334328328                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst    142731144                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     477059472                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    334328512                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst    142731144                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    477059656                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         164.460404                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         477059656                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        2592715.521739                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.460404                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263558                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     18605326768                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    18605326768                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    155387116                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     66866427                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      222253543                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    155387116                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     66866427                       # number of overall hits
system.cpu12.dcache.overall_hits::total     222253543                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      8254991                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      3622704                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     11877695                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      8254991                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      3622704                       # number of overall misses
system.cpu12.dcache.overall_misses::total     11877695                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 312451591400                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 312451591400                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 312451591400                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 312451591400                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    163642107                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     70489131                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    234131238                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    163642107                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     70489131                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    234131238                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.050445                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.051394                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.050731                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.050445                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.051394                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.050731                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 86248.170262                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 26305.742941                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 86248.170262                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 26305.742941                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      2360445                       # number of writebacks
system.cpu12.dcache.writebacks::total         2360445                       # number of writebacks
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      3622704                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      3622704                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      3622704                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      3622704                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 296362159345                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 296362159345                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 296362159345                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 296362159345                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.051394                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.015473                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.051394                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.015473                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 81806.893234                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 81806.893234                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 81806.893234                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 81806.893234                       # average overall mshr miss latency
system.cpu12.dcache.replacements             11781119                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     88164142                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     38067248                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     126231390                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      6941304                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      3045578                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      9986882                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 275621790646                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 275621790646                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     95105446                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     41112826                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    136218272                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.072985                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.074079                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.073315                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 90499.008939                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27598.382623                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      3045578                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      3045578                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 262162408526                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 262162408526                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.074079                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.022358                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 86079.689480                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 86079.689480                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     67222974                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     28799179                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     96022153                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1313687                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       577126                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1890813                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  36829800754                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  36829800754                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     68536661                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     29376305                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     97912966                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.019168                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.019646                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.019311                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 63815.875136                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 19478.288310                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       577126                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       577126                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  34199750819                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  34199750819                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.019646                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.005894                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 59258.724817                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 59258.724817                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       538572                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       147398                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       685970                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4129                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data         1862                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5991                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data     71041722                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total     71041722                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       542701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       149260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       691961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007608                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.012475                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.008658                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 38153.448980                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 11858.074111                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         1862                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         1862                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data     62506404                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total     62506404                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.012475                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.002691                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 33569.497315                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33569.497315                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       527075                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       142338                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       669413                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        15100                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data         6686                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        21786                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    147062812                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    147062812                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       542175                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       149024                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       691199                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027851                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.044865                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.031519                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 21995.634460                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6750.335628                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         6686                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         6686                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    115705472                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    115705472                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044865                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.009673                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17305.634460                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17305.634460                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data       567948                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       567948                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data       503470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       503470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.987217                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         235514412                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        11858367                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           19.860611                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    23.148610                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    33.838607                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.361697                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.528728                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.890425                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       247372765                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      247372765                       # Number of data accesses
system.cpu13.numPwrStateTransitions                56                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   108260.259259                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  161416.655793                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         6154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       535155                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  937311943003                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2923027                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    334327810                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst    142850162                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      477177972                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    334327810                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst    142850162                       # number of overall hits
system.cpu13.icache.overall_hits::total     477177972                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::total          184                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst    334327994                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst    142850162                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    477178156                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    334327994                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst    142850162                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    477178156                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    334327810                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst    142850162                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     477177972                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    334327994                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst    142850162                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    477178156                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         164.454558                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         477178156                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        2593359.543478                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963124874                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.454558                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263549                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.263549                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     18609948268                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    18609948268                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    155400414                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     66924140                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      222324554                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    155400414                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     66924140                       # number of overall hits
system.cpu13.dcache.overall_hits::total     222324554                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      8253068                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      3624136                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     11877204                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      8253068                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      3624136                       # number of overall misses
system.cpu13.dcache.overall_misses::total     11877204                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 311811231816                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 311811231816                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 311811231816                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 311811231816                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    163653482                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     70548276                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    234201758                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    163653482                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     70548276                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    234201758                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.050430                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.051371                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.050714                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.050430                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.051371                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.050714                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 86037.398104                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 26252.915401                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 86037.398104                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 26252.915401                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      2357192                       # number of writebacks
system.cpu13.dcache.writebacks::total         2357192                       # number of writebacks
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      3624136                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      3624136                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      3624136                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      3624136                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 295716187642                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 295716187642                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 295716187642                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 295716187642                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.051371                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.015474                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.051371                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.015474                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 81596.327412                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 81596.327412                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 81596.327412                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 81596.327412                       # average overall mshr miss latency
system.cpu13.dcache.replacements             11780745                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     88178692                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     38098921                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     126277613                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      6942597                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      3045373                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      9987970                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 275014377404                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 275014377404                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     95121289                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     41144294                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    136265583                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.072987                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.074017                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.073298                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 90305.646436                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27534.561818                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      3045373                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      3045373                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 261557612044                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 261557612044                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.074017                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.022349                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 85886.888747                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 85886.888747                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     67221722                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     28825219                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     96046941                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1310471                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       578763                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1889234                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  36796854412                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  36796854412                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     68532193                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     29403982                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     97936175                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.019122                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.019683                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.019290                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 63578.449922                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 19477.129044                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       578763                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       578763                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  34158575598                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  34158575598                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.019683                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.005910                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 59019.971211                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 59019.971211                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       536592                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       148068                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       684660                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         3993                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data         1907                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5900                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data     74413690                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total     74413690                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       540585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       149975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       690560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007386                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.012715                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.008544                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 39021.337179                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 12612.489831                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         1907                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         1907                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data     65673432                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total     65673432                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.012715                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 34438.087048                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34438.087048                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       525032                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       142969                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       668001                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        15094                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data         6758                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        21852                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    148884532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    148884532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       540126                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       149727                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       689853                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027945                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.045135                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.031676                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 22030.857058                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  6813.313747                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         6758                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         6758                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    117161455                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    117161455                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.045135                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.009796                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17336.705386                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17336.705386                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data       691182                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       691182                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data       614632                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       614632                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          57.021611                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         235582189                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        11857585                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.867637                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963137376                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    23.186668                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    33.834942                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.362292                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.528671                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.890963                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       247439756                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      247439756                       # Number of data accesses
system.switch_cpus18.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus18.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  937314866030                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2000023772                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    875970616                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2875994388                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2000023772                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    875970616                       # number of overall hits
system.cpu18.icache.overall_hits::total    2875994388                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          869                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          869                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          869                       # number of overall misses
system.cpu18.icache.overall_misses::total          869                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst   2000024641                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    875970616                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2875995257                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2000024641                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    875970616                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2875995257                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu18.icache.writebacks::total             245                       # number of writebacks
system.cpu18.icache.replacements                  245                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2000023772                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    875970616                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2875994388                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          869                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2000024641                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    875970616                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2875995257                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.882102                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2875995257                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        3309545.750288                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   623.882102                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.999811                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses    112163815892                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses   112163815892                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    674326043                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    307512266                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      981838309                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    674326043                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    307512266                       # number of overall hits
system.cpu18.dcache.overall_hits::total     981838309                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      4690955                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data      1923401                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total      6614356                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      4690955                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data      1923401                       # number of overall misses
system.cpu18.dcache.overall_misses::total      6614356                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data  57872405082                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total  57872405082                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data  57872405082                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total  57872405082                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    679016998                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    309435667                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    988452665                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    679016998                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    309435667                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    988452665                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.006908                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.006216                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.006692                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.006908                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.006216                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.006692                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 30088.580115                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  8749.514704                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 30088.580115                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  8749.514704                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      2998749                       # number of writebacks
system.cpu18.dcache.writebacks::total         2998749                       # number of writebacks
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      1923401                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      1923401                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      1923401                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      1923401                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  56268288648                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  56268288648                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  56268288648                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  56268288648                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.006216                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.001946                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.006216                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.001946                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 29254.580115                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 29254.580115                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 29254.580115                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 29254.580115                       # average overall mshr miss latency
system.cpu18.dcache.replacements              6614232                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    384308270                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    184983555                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     569291825                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      3938756                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data      1922598                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      5861354                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data  57819124158                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total  57819124158                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    388247026                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    186906153                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    575153179                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.010145                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.010286                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.010191                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 30073.434050                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  9864.465473                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      1922598                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      1922598                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  56215677426                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  56215677426                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.003343                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 29239.434050                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 29239.434050                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    290017773                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    122528711                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    412546484                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data       752199                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data          803                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total       753002                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data     53280924                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total     53280924                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    290769972                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    122529514                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    413299486                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.002587                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000007                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.001822                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 66352.333748                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total    70.758011                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data          803                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          803                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data     52611222                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total     52611222                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 65518.333748                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 65518.333748                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     22682871                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     10968823                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     33651694                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           99                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data           33                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data       363624                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       363624                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     22682970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     10968856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     33651826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 11018.909091                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  2754.727273                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           33                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     22682970                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     10968856                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     33651826                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     22682970                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     10968856                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     33651826                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1055756317                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         6614488                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          159.612704                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   149.606920                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data   106.392391                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.584402                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.415595                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     33790816632                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    33790816632                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 92101.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 82940.678371                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        36961                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       313499                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 1047846797787                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      1289421                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 952151912792                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 398825.916667                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 684421.120329                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        35709                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value      2256023                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1058912023795                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      4785911                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 941083190294                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 311897.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 548893.082404                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        35575                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      1635203                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 989924503742                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      3742774                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 1010071753484                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 113090.100000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 152293.795539                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        33745                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       531815                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 1036824394765                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      1130901                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 963174474334                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 390183.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 594183.303824                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        35510                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value      1650819                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 983665377337                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      3901833                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1016330720830                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 226052.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 270761.345327                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        37538                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       826063                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1010928400946                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      2712634                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 989068886420                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           37                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 425555.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 546067.397056                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        35641                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value      1845498                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           18                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 963215176832                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      7660002                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1036777163166                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2591                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1295                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 271106.389961                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 174673.390249                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            1      0.08%      0.08% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1294     99.92%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          946                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       985478                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1295                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1061798205567                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    351082775                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 937850711658                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           35                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean       418871                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 630261.971806                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        36982                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value      1983898                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           17                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 952584108099                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      7120807                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1047408771094                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           33                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 281900.312500                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 484301.397632                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        35967                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value      1852859                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 1016227190419                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      4510405                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 983768299176                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 351079.285714                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 413808.022921                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        37914                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value      1218803                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 1039492925558                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      4915110                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 960502159332                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           19                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 271328.111111                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 559777.962332                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        37655                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value      1758717                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 930711858633                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      2441953                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1069285699414                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           53                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean        70312                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 47131.889747                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        35352                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       187681                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 1026478071090                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      1828112                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 973520100798                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus17.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           31                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 251339.400000                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 297919.033316                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        35855                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       981324                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 971994036585                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      3770091                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 1028002193324                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    146764.117647                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   193653.452087                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5837                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       692062                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   937312371040                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2494990                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    334316999                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst    142878294                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       477195293                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    334316999                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst    142878294                       # number of overall hits
system.cpu8.icache.overall_hits::total      477195293                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::total          185                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    334317184                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst    142878294                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    477195478                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    334317184                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst    142878294                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    477195478                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    334316999                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst    142878294                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      477195293                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    334317184                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst    142878294                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    477195478                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          165.355790                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          477195478                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         2579435.016216                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.355790                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264993                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.264993                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      18610623827                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     18610623827                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    155384652                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     66928583                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       222313235                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    155384652                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     66928583                       # number of overall hits
system.cpu8.dcache.overall_hits::total      222313235                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      8277044                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      3622544                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      11899588                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      8277044                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      3622544                       # number of overall misses
system.cpu8.dcache.overall_misses::total     11899588                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 311703227038                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 311703227038                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 311703227038                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 311703227038                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    163661696                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     70551127                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    234212823                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    163661696                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     70551127                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    234212823                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.050574                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.051346                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.050807                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.050574                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.051346                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.050807                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 86045.394352                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26194.455391                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 86045.394352                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26194.455391                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      2357290                       # number of writebacks
system.cpu8.dcache.writebacks::total          2357290                       # number of writebacks
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      3622544                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      3622544                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      3622544                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      3622544                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 295616638823                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 295616638823                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 295616638823                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 295616638823                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.051346                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.015467                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.051346                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.015467                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 81604.706202                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 81604.706202                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 81604.706202                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 81604.706202                       # average overall mshr miss latency
system.cpu8.dcache.replacements              11803883                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     88149949                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     38102412                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      126252361                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      6966029                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      3045204                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     10011233                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 275203857716                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 275203857716                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     95115978                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     41147616                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    136263594                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.073237                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.074007                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.073470                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 90372.880673                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 27489.506809                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      3045204                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      3045204                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 261748487188                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 261748487188                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.074007                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.022348                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 85954.335798                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 85954.335798                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     67234703                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     28826171                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      96060874                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1311015                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       577340                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1888355                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  36499369322                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  36499369322                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     68545718                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     29403511                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     97949229                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.019126                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.019635                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.019279                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 63219.886587                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 19328.658712                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       577340                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       577340                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  33868151635                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  33868151635                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.019635                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.005894                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 58662.402804                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 58662.402804                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       536522                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       148521                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       685043                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         3970                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data         1820                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         5790                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data     69553984                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total     69553984                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       540492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       150341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       690833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007345                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.012106                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.008381                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 38216.474725                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 12012.777893                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         1820                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         1820                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data     61224886                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total     61224886                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.012106                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 33640.047253                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33640.047253                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       525121                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       143446                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       668567                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        14918                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data         6697                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        21615                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    147503954                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    147503954                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       540039                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       150143                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       690182                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027624                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.044604                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.031318                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 22025.377632                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  6824.147768                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         6697                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         6697                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    115952985                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    115952985                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.044604                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.009703                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17314.168284                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17314.168284                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data       362558                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total       362558                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data       319986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total       319986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.991009                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          235593848                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         11880292                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            19.830645                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    23.152619                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    33.838390                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.361760                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.528725                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.890485                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        247474130                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       247474130                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    137944.111111                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   168396.403420                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5121                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       520771                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   937312383036                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2482994                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    334320005                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst    142853213                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       477173218                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    334320005                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst    142853213                       # number of overall hits
system.cpu9.icache.overall_hits::total      477173218                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          211                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          211                       # number of overall misses
system.cpu9.icache.overall_misses::total          211                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst    334320216                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst    142853213                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    477173429                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    334320216                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst    142853213                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    477173429                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    334320005                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst    142853213                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      477173218                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    334320216                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst    142853213                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    477173429                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          188.660760                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          477173429                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              211                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         2261485.445498                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955121808                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   188.660760                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.302341                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.302341                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.338141                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      18609763942                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     18609763942                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    155371566                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     66890525                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       222262091                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    155371566                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     66890525                       # number of overall hits
system.cpu9.dcache.overall_hits::total      222262091                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      8286245                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      3623831                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      11910076                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      8286245                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      3623831                       # number of overall misses
system.cpu9.dcache.overall_misses::total     11910076                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 311907195382                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 311907195382                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 311907195382                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 311907195382                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    163657811                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     70514356                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    234172167                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    163657811                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     70514356                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    234172167                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.050632                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.051391                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.050860                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.050632                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.051391                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.050860                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 86071.120696                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 26188.514278                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 86071.120696                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 26188.514278                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      2352994                       # number of writebacks
system.cpu9.dcache.writebacks::total          2352994                       # number of writebacks
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      3623831                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      3623831                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      3623831                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      3623831                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 295815802057                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 295815802057                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 295815802057                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 295815802057                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.051391                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.015475                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.051391                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.015475                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 81630.683676                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 81630.683676                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 81630.683676                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 81630.683676                       # average overall mshr miss latency
system.cpu9.dcache.replacements              11812346                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     88137703                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     38074564                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      126212267                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      6975921                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      3048579                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     10024500                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 275591910866                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 275591910866                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     95113624                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     41123143                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    136236767                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.073343                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.074133                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.073581                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 90400.121127                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 27491.836088                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      3048579                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      3048579                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 262119572872                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 262119572872                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.074133                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.022377                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 85980.902208                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 85980.902208                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     67233863                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     28815961                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      96049824                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1310324                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       575252                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1885576                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  36315284516                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  36315284516                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     68544187                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     29391213                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     97935400                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.019116                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.019572                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.019253                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 63129.349426                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 19259.517790                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       575252                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       575252                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  33696229185                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  33696229185                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.019572                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.005874                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 58576.465940                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 58576.465940                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       536741                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       151080                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       687821                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4099                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data         1939                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         6038                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data     69916542                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total     69916542                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       540840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       153019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       693859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007579                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.012672                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.008702                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 36058.041258                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 11579.420669                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         1939                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         1939                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data     61029202                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total     61029202                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.012672                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 31474.575554                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31474.575554                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       525297                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       145771                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       671068                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        15054                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data         6989                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        22043                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    153972846                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    153972846                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       540351                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       152760                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       693111                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027860                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.045752                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.031803                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 22030.740592                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  6985.113006                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         6989                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         6989                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    121135705                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    121135705                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.045752                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.010084                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17332.337244                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17332.337244                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data       651890                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total       651890                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data       580012                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total       580012                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           57.000655                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          235559154                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         11890556                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            19.810609                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955134310                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    23.171363                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    33.829292                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.362053                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.528583                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.890635                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        247449693                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       247449693                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    120494.066667                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   173117.787203                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         7024                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       603668                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   937313058619                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      1807411                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    334310306                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst    142965525                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       477275831                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    334310306                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst    142965525                       # number of overall hits
system.cpu6.icache.overall_hits::total      477275831                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          186                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          186                       # number of overall misses
system.cpu6.icache.overall_misses::total          186                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst    334310492                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst    142965525                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    477276017                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    334310492                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst    142965525                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    477276017                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    334310306                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst    142965525                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      477275831                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    334310492                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst    142965525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    477276017                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          166.251709                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          477276017                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              186                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         2566000.091398                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949236938                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   166.251709                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.266429                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.266429                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.298077                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      18613764849                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     18613764849                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    155401593                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     66942800                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       222344393                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    155401593                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     66942800                       # number of overall hits
system.cpu6.dcache.overall_hits::total      222344393                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      8273220                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      3619516                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      11892736                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      8273220                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      3619516                       # number of overall misses
system.cpu6.dcache.overall_misses::total     11892736                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 311308446026                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 311308446026                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 311308446026                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 311308446026                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    163674813                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     70562316                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    234237129                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    163674813                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     70562316                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    234237129                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.050547                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.051295                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.050772                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.050547                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.051295                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.050772                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 86008.307748                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 26176.352189                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 86008.307748                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26176.352189                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      2353299                       # number of writebacks
system.cpu6.dcache.writebacks::total          2353299                       # number of writebacks
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      3619516                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      3619516                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      3619516                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      3619516                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 295236782296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 295236782296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 295236782296                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 295236782296                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.051295                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.015452                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.051295                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.015452                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 81568.027962                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 81568.027962                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 81568.027962                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 81568.027962                       # average overall mshr miss latency
system.cpu6.dcache.replacements              11797609                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     88159990                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     38107973                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      126267963                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      6963117                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      3042332                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     10005449                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 274839560152                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 274839560152                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     95123107                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     41150305                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    136273412                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.073201                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.073932                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.073422                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 90338.450949                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 27468.988164                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      3042332                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3042332                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 261396501160                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 261396501160                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.073932                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.022325                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 85919.781654                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 85919.781654                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     67241603                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     28834827                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      96076430                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1310103                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       577184                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1887287                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  36468885874                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  36468885874                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     68551706                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     29412011                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     97963717                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.019111                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.019624                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.019265                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 63184.159426                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 19323.444645                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       577184                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       577184                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  33840281136                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  33840281136                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.019624                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.005892                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 58629.970921                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 58629.970921                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       534445                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       152025                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       686470                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         3980                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data         1817                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5797                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data     68575256                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     68575256                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       538425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       153842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       692267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007392                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.011811                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.008374                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 37740.922400                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 11829.438675                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         1817                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         1817                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data     60254896                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     60254896                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.011811                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 33161.747936                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33161.747936                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       523301                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       146807                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       670108                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14627                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data         6806                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        21433                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    150120444                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    150120444                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       537928                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       153613                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       691541                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.027191                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.044306                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.030993                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 22057.073758                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  7004.173191                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         6806                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6806                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    118226418                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    118226418                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.044306                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.009842                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17370.910667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17370.910667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data       635816                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       635816                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data       563966                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       563966                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.986199                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          235620952                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         11873914                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            19.843579                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949249440                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    23.150155                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    33.836044                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.361721                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.528688                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.890409                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        247494851                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       247494851                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    174948.230769                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   201231.786629                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4885                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       635967                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   937312591703                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      2274327                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    334342650                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst    142799274                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       477141924                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    334342650                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst    142799274                       # number of overall hits
system.cpu7.icache.overall_hits::total      477141924                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          185                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          185                       # number of overall misses
system.cpu7.icache.overall_misses::total          185                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst    334342835                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst    142799274                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    477142109                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    334342835                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst    142799274                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    477142109                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    334342650                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst    142799274                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      477141924                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    334342835                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst    142799274                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    477142109                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          165.346914                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          477142109                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         2579146.535135                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951197966                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   165.346914                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.264979                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.264979                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      18608542436                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     18608542436                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    155358582                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     66889821                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       222248403                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    155358582                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     66889821                       # number of overall hits
system.cpu7.dcache.overall_hits::total      222248403                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      8252832                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      3631762                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      11884594                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      8252832                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      3631762                       # number of overall misses
system.cpu7.dcache.overall_misses::total     11884594                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 312121272486                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 312121272486                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 312121272486                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 312121272486                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    163611414                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     70521583                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    234132997                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    163611414                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     70521583                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    234132997                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.050442                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.051499                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.050760                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.050442                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.051499                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.050760                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 85942.105371                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 26262.678598                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 85942.105371                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26262.678598                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      2352352                       # number of writebacks
system.cpu7.dcache.writebacks::total          2352352                       # number of writebacks
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      3631762                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      3631762                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      3631762                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      3631762                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 295994237586                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 295994237586                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 295994237586                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 295994237586                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.051499                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.015512                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.051499                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.015512                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 81501.551474                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 81501.551474                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 81501.551474                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 81501.551474                       # average overall mshr miss latency
system.cpu7.dcache.replacements              11787293                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     88130827                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     38072373                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      126203200                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      6946326                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      3053303                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      9999629                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 275666222754                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 275666222754                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     95077153                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     41125676                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    136202829                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.073060                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.074243                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.073417                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 90284.594341                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27567.645035                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      3053303                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3053303                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 262174550174                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 262174550174                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.074243                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.022417                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 85865.880384                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 85865.880384                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     67227755                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     28817448                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      96045203                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1306506                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       578459                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1884965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  36455049732                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  36455049732                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     68534261                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     29395907                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     97930168                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.019064                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.019678                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019248                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 63020.974230                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 19339.908026                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       578459                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       578459                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  33819687412                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  33819687412                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.019678                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.005907                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 58465.141716                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 58465.141716                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       542775                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       148054                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       690829                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4094                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data         1850                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5944                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data     68809222                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     68809222                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       546869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       149904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       696773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007486                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.012341                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.008531                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 37194.174054                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 11576.248654                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         1850                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1850                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data     60316662                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     60316662                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.012341                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.002655                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 32603.601081                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32603.601081                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       531109                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       143018                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       674127                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        15261                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data         6679                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        21940                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    147302136                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    147302136                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       546370                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       149697                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       696067                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.027932                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.044617                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.031520                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 22054.519539                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6713.862170                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         6679                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6679                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    115893614                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    115893614                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.044617                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.009595                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17351.941009                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17351.941009                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data       450072                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       450072                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data       401640                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       401640                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.982179                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          235525850                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         11865138                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            19.850241                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951210468                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    23.148745                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    33.833434                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.361699                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.528647                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.890347                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        247390975                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       247390975                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    159105.650000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   172210.683296                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        12997                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       595045                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   937311683917                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      3182113                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    334346853                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst    142901438                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       477248291                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    334346853                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst    142901438                       # number of overall hits
system.cpu4.icache.overall_hits::total      477248291                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::total          214                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst    334347067                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst    142901438                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    477248505                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    334347067                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst    142901438                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    477248505                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    334346853                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst    142901438                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      477248291                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    334347067                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst    142901438                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    477248505                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          191.352732                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          477248505                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2230133.200935                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945155928                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.352732                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306655                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.306655                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      18612691909                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     18612691909                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    155340500                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     66958507                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       222299007                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    155340500                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     66958507                       # number of overall hits
system.cpu4.dcache.overall_hits::total      222299007                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      8262496                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      3628742                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      11891238                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      8262496                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      3628742                       # number of overall misses
system.cpu4.dcache.overall_misses::total     11891238                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 311535437696                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 311535437696                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 311535437696                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 311535437696                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    163602996                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     70587249                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    234190245                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    163602996                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     70587249                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    234190245                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.050503                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.051408                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.050776                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.050503                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.051408                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.050776                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 85852.187258                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 26198.738743                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 85852.187258                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 26198.738743                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      2347099                       # number of writebacks
system.cpu4.dcache.writebacks::total          2347099                       # number of writebacks
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      3628742                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3628742                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      3628742                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3628742                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 295421203423                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 295421203423                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 295421203423                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 295421203423                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.051408                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.015495                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.051408                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.015495                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 81411.465302                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 81411.465302                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 81411.465302                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 81411.465302                       # average overall mshr miss latency
system.cpu4.dcache.replacements              11795123                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     88118054                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     38120933                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      126238987                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      6957584                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      3050895                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     10008479                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 275537409290                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 275537409290                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     95075638                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     41171828                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    136247466                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.073179                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.074102                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.073458                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 90313.632324                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27530.397905                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      3050895                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3050895                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 262057076792                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 262057076792                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.074102                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.022392                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 85895.147749                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 85895.147749                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     67222446                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     28837574                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      96060020                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1304912                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       577847                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1882759                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  35998028406                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  35998028406                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     68527358                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     29415421                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     97942779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.019042                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.019644                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.019223                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 62296.816296                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 19119.828085                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       577847                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       577847                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  33364126631                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  33364126631                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.019644                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.005900                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 57738.686246                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 57738.686246                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       542747                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       145807                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       688554                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4035                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data         1847                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5882                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data     67300052                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     67300052                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       546782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       147654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       694436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007380                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.012509                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.008470                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 36437.494315                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11441.695342                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         1847                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1847                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data     58834630                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     58834630                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.012509                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 31854.158094                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31854.158094                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       531173                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       140922                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       672095                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        15119                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data         6533                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        21652                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    143808720                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    143808720                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       546292                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       147455                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       693747                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027676                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.044305                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.031210                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 22012.661871                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6641.821541                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         6533                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6533                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    113093595                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    113093595                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.044305                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.009417                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17311.127353                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17311.127353                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data       639388                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       639388                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data       567378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       567378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           57.060617                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          235578445                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         11872093                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            19.843042                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945168430                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    23.219149                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    33.841468                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.362799                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.528773                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.891572                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        247450521                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       247450521                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    134784.631579                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   194598.323855                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4218                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       572439                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   937312305122                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      2560908                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    334317656                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst    142826646                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       477144302                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    334317656                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst    142826646                       # number of overall hits
system.cpu5.icache.overall_hits::total      477144302                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          212                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          212                       # number of overall misses
system.cpu5.icache.overall_misses::total          212                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst    334317868                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst    142826646                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    477144514                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    334317868                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst    142826646                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    477144514                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    334317656                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst    142826646                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      477144302                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    334317868                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst    142826646                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    477144514                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          189.562692                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          477144514                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              212                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         2250681.669811                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947115170                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   189.562692                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.303786                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.303786                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.339744                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      18608636258                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     18608636258                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    155386999                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     66922775                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       222309774                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    155386999                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     66922775                       # number of overall hits
system.cpu5.dcache.overall_hits::total      222309774                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      8283525                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      3631057                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      11914582                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      8283525                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      3631057                       # number of overall misses
system.cpu5.dcache.overall_misses::total     11914582                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 311925312566                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 311925312566                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 311925312566                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 311925312566                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    163670524                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     70553832                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    234224356                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    163670524                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     70553832                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    234224356                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.050611                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.051465                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.050868                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.050611                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.051465                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.050868                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 85904.824013                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26180.130580                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 85904.824013                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26180.130580                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      2356954                       # number of writebacks
system.cpu5.dcache.writebacks::total          2356954                       # number of writebacks
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      3631057                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3631057                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      3631057                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3631057                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 295800419035                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 295800419035                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 295800419035                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 295800419035                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.051465                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.015502                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.051465                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.015502                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 81463.997683                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 81463.997683                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 81463.997683                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 81463.997683                       # average overall mshr miss latency
system.cpu5.dcache.replacements              11819722                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     88153915                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     38101288                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      126255203                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      6973105                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      3052845                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     10025950                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 275755953180                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 275755953180                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     95127020                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     41154133                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    136281153                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.073303                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.074181                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 90327.531591                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 27504.221862                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      3052845                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3052845                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 262266661204                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 262266661204                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.074181                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.022401                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 85908.934520                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 85908.934520                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     67233084                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     28821487                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      96054571                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1310420                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       578212                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1888632                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  36169359386                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  36169359386                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     68543504                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     29399699                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     97943203                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.019118                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.019667                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.019283                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 62553.802733                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 19151.088929                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       578212                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       578212                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  33533757831                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  33533757831                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.019667                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.005904                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 57995.610314                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 57995.610314                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       533685                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       145706                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       679391                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         4011                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data         1864                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5875                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data     71404280                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     71404280                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       537696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       147570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       685266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007460                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.012631                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.008573                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 38307.017167                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 12153.920000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         1864                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1864                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data     62889330                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     62889330                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.012631                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.002720                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 33738.910944                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33738.910944                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       522466                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       140827                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       663293                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14763                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data         6516                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        21279                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    143383652                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    143383652                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       537229                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       147343                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       684572                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027480                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.044223                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.031084                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 22004.857581                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6738.270219                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data         6516                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6516                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    112736827                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    112736827                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.044223                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.009518                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17301.538828                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17301.538828                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data       684038                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       684038                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data       605390                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       605390                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           57.067344                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          235594212                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         11895718                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            19.804959                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947127672                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    23.221694                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    33.845651                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.362839                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.528838                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.891677                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        247489912                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       247489912                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    247222.055556                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   270369.342941                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5974                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       733631                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   937310416033                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4449997                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    334320429                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst    143007896                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       477328325                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    334320429                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst    143007896                       # number of overall hits
system.cpu2.icache.overall_hits::total      477328325                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst    334320643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst    143007896                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    477328539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    334320643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst    143007896                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    477328539                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    334320429                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst    143007896                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      477328325                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    334320643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst    143007896                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    477328539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          191.342874                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          477328539                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2230507.191589                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206941005264                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   191.342874                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.306639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.306639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      18615813235                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     18615813235                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    155400474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     67035679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       222436153                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    155400474                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     67035679                       # number of overall hits
system.cpu2.dcache.overall_hits::total      222436153                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      8278536                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      3627557                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11906093                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      8278536                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      3627557                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11906093                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 310895647846                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 310895647846                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 310895647846                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 310895647846                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    163679010                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     70663236                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    234342246                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    163679010                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     70663236                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    234342246                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.050578                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.051336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.050578                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.051336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050806                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 85703.862915                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26112.314749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 85703.862915                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26112.314749                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2369911                       # number of writebacks
system.cpu2.dcache.writebacks::total          2369911                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      3627557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3627557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      3627557                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3627557                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 294787584378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 294787584378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 294787584378                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 294787584378                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.051336                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015480                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.051336                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015480                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 81263.391417                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81263.391417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 81263.391417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81263.391417                       # average overall mshr miss latency
system.cpu2.dcache.replacements              11811853                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     88178849                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     38168659                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      126347508                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      6961529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      3048431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10009960                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 275070836436                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 275070836436                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     95140378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     41217090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    136357468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.073171                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.073960                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.073410                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 90233.578007                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27479.713849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      3048431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3048431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 261601847044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 261601847044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.073960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022356                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 85815.243003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85815.243003                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     67221625                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     28867020                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      96088645                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1317007                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       579126                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1896133                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  35824811410                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  35824811410                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     68538632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     29446146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     97984778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.019216                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.019667                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019351                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 61860.133045                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 18893.617383                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       579126                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       579126                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  33185737334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33185737334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.019667                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005910                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 57303.138409                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57303.138409                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       532624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       144238                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       676862                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         4015                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data         1851                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5866                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data     68510960                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     68510960                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       536639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       146089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       682728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007482                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.012670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008592                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 37012.944354                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11679.331742                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         1851                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1851                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data     60042846                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     60042846                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.012670                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002711                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 32438.058347                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32438.058347                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       521515                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       139365                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       660880                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14696                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data         6509                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21205                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    143414014                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    143414014                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       536211                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       145874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       682085                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.027407                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.044621                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.031089                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 22033.186972                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6763.216883                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         6509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    112782241                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    112782241                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.044621                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009543                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17327.122599                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17327.122599                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data       685824                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       685824                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data       612222                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       612222                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           57.053327                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          235707077                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11887494                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.828155                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941017766                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    23.210604                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    33.842722                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.362666                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.528793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891458                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        247594553                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       247594553                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    278428.812500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248611.919273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5240                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       778820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   937310411169                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      4454861                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    334325864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst    142994000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       477319864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    334325864                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst    142994000                       # number of overall hits
system.cpu3.icache.overall_hits::total      477319864                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::total          214                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst    334326078                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst    142994000                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    477320078                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    334326078                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst    142994000                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    477320078                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    334325864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst    142994000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      477319864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    334326078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst    142994000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    477320078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          191.357708                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          477320078                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2230467.654206                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943035946                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.357708                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.306663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      18615483256                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     18615483256                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    155406793                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     67030526                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       222437319                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    155406793                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     67030526                       # number of overall hits
system.cpu3.dcache.overall_hits::total      222437319                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      8254833                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      3618784                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11873617                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      8254833                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      3618784                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11873617                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 310950340524                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 310950340524                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 310950340524                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 310950340524                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    163661626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     70649310                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    234310936                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    163661626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     70649310                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    234310936                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.050438                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.051222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050675                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.050438                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.051222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.050675                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 85926.747914                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26188.341811                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 85926.747914                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26188.341811                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2345724                       # number of writebacks
system.cpu3.dcache.writebacks::total          2345724                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      3618784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3618784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      3618784                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3618784                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 294885039242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 294885039242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 294885039242                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 294885039242                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.051222                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.015444                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.051222                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.015444                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 81487.328131                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81487.328131                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 81487.328131                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81487.328131                       # average overall mshr miss latency
system.cpu3.dcache.replacements              11777997                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     88177396                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     38168030                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      126345426                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      6946980                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      3042820                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9989800                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 274868164728                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 274868164728                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     95124376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     41210850                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    136335226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.073030                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.073835                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073274                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 90333.363370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27514.881652                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      3042820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3042820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 261427793318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 261427793318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.073835                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.022319                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 85916.285984                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85916.285984                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     67229397                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     28862496                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      96091893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1307853                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       575964                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1883817                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  36082175796                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  36082175796                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     68537250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     29438460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     97975710                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.019082                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.019565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.019227                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 62646.581724                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19153.758457                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       575964                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       575964                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  33457245924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33457245924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.019565                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 58089.126966                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 58089.126966                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       535438                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       144675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       680113                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4017                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data         1852                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5869                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data     69353952                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     69353952                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       539455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       146527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       685982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007446                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.012639                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.008556                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 37448.138229                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11816.996422                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         1852                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1852                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data     60870896                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     60870896                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.012639                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 32867.654428                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32867.654428                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       524191                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       139674                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       663865                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14770                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data         6624                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21394                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    146201960                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    146201960                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       538961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       146298                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       685259                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.027405                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.045277                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.031220                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 22071.551932                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6833.783304                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         6624                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6624                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    115031205                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    115031205                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.045277                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.009666                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17365.822011                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17365.822011                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data       453644                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       453644                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data       401472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       401472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           57.074723                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          235682190                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         11854526                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.881199                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943048448                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    23.234341                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    33.840381                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.363037                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.528756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        247536703                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       247536703                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3164                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    68840.437065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33652.188009                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       439703                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937206029299                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    108836731                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2000208767                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    865625684                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2865834451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2000208767                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    865625684                       # number of overall hits
system.cpu0.icache.overall_hits::total     2865834451                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1015                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1015                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1015                       # number of overall misses
system.cpu0.icache.overall_misses::total         1015                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst   2000209782                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    865625684                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2865835466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2000209782                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    865625684                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2865835466                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          391                       # number of writebacks
system.cpu0.icache.writebacks::total              391                       # number of writebacks
system.cpu0.icache.replacements                   391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2000208767                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    865625684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2865834451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2000209782                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    865625684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2865835466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.757264                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2865835466                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1015                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2823483.217734                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   623.757264                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.999611                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     111767584189                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    111767584189                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    681639256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    293997081                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       975636337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    681639256                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    293997081                       # number of overall hits
system.cpu0.dcache.overall_hits::total      975636337                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7951080                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      1706206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9657286                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7951080                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      1706206                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9657286                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  70700869650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  70700869650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  70700869650                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  70700869650                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    689590336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    295703287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    985293623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    689590336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    295703287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    985293623                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011530                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.005770                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009801                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011530                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.005770                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009801                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 41437.475692                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7320.987454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 41437.475692                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7320.987454                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3136539                       # number of writebacks
system.cpu0.dcache.writebacks::total          3136539                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      1706206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1706206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      1706206                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1706206                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  69277893846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  69277893846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  69277893846                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  69277893846                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005770                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005770                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001732                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 40603.475692                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40603.475692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 40603.475692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40603.475692                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8699509                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    399929471                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    176848523                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      576777994                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6034246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      1243393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7277639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  33806546952                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33806546952                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    405963717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    178091916                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584055633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.006982                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 27188.947462                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4645.262969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1243393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1243393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  32769557190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  32769557190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006982                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 26354.947462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26354.947462                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    281709785                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    117148558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     398858343                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1916834                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data       462813                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2379647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data  36894322698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36894322698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    283626619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    117611371                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    401237990                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006758                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.003935                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005931                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 79717.559139                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15504.115820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data       462813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       462813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data  36508336656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36508336656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003935                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 78883.559139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78883.559139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25658055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     13093037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     38751092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data         3477                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9071                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data    118975938                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    118975938                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25663649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     13096514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     38760163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000265                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000234                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 34217.986195                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13116.077389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data         3477                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3477                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    116076120                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    116076120                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 33383.986195                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33383.986195                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25505180                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     13019518                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     38524698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       156094                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data        75450                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       231544                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   2610120177                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   2610120177                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25661274                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     13094968                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     38756242                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.006083                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005762                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 34594.038131                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11272.674641                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data        75450                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        75450                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   2547538485                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   2547538485                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005762                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001947                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 33764.592247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33764.592247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data     18163269                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     18163269                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data     17819661                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     17819661                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.629326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1062810472                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9227771                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           115.175211                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   137.997638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.631689                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.539053                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.459499                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      34019148667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     34019148667                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    239662.294118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   251242.723034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       827238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   937310791771                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      4074259                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    334314444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    142952370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       477266814                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    334314444                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    142952370                       # number of overall hits
system.cpu1.icache.overall_hits::total      477266814                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          213                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst    334314657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    142952370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    477267027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    334314657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    142952370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    477267027                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    334314444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    142952370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      477266814                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    334314657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    142952370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    477267027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          190.459562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          477267027                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              213                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2240690.267606                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938944220                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   190.459562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.305224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.305224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.341346                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      18613414266                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     18613414266                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    155433996                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data     66963192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       222397188                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    155433996                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data     66963192                       # number of overall hits
system.cpu1.dcache.overall_hits::total      222397188                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      8261862                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      3617418                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11879280                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      8261862                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      3617418                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11879280                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 311293297174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 311293297174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 311293297174                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 311293297174                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    163695858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data     70580610                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    234276468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    163695858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data     70580610                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    234276468                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.050471                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.051252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050706                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.050471                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.051252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050706                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 86054.002378                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26204.727658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 86054.002378                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26204.727658                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2344520                       # number of writebacks
system.cpu1.dcache.writebacks::total          2344520                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      3617418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3617418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      3617418                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3617418                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 295228234097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 295228234097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 295228234097                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 295228234097                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.051252                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.051252                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015441                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 81612.972042                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81612.972042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 81612.972042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81612.972042                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11783488                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     88189223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     38124323                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      126313546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      6955243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      3039898                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9995141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 274637820736                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 274637820736                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     95144466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     41164221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    136308687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.073102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.073848                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.073327                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 90344.419693                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27477.133213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      3039898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3039898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 261205762982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 261205762982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.073848                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 85925.831387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85925.831387                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     67244773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     28838869                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      96083642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1306619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data       577520                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1884139                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data  36655476438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  36655476438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     68551392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     29416389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     97967781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.019060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.019633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 63470.488361                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19454.762328                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       577520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       577520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  34022471115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34022471115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.019633                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 58911.329677                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58911.329677                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       532127                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       149562                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       681689                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         4078                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data         1919                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5997                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data     76728346                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     76728346                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       536205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       151481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       687686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007605                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.012668                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.008721                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 39983.504950                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12794.454894                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         1919                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1919                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data     67900268                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     67900268                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.012668                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 35383.151641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35383.151641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       520778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       144445                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       665223                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14926                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data         6796                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        21722                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    149788248                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    149788248                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       535704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       151241                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       686945                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027862                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.044935                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031621                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 22040.648617                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6895.693214                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data         6796                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6796                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    117840866                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    117840866                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.044935                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.009893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17339.738964                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17339.738964                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data       642960                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       642960                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data       567706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       567706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           57.072132                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          235651116                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11860126                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.869192                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938956722                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    23.232257                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    33.839875                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.363004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.528748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        247511225                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       247511225                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           31                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 198483.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 288496.337667                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        36817                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      1172312                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 997320754136                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      2977254                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1002676268610                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 387353.785714                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 491837.195337                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        35477                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value      1421373                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 1034434115659                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      5422953                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 965560461388                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6418894                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2521923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4660736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          248514                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        151972                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         382060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           321914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          321623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9800864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      5671985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side      8120793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      5770302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19563080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    315231616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side    442546560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    340642560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1098420736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5976615                       # Total snoops (count)
system.tol2bus.snoopTraffic                 157732480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11683087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10427236     89.25%     89.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1255835     10.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11683087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8254297459                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3351764833                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5644109215                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1359026995                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        4010645682                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           33                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 427209.125000                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 791961.709394                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        35394                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value      2315124                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 1044651168316                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      6835346                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 955341996338                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.data     29842944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    204390400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    205220352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    207483264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    208357504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    208341632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    207277696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    206791680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    206202368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    206072192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    207741568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    207539200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    207779968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    206227968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    206399488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    205425536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    208063488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     23124736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data     23192448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        3385474432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    772082432                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      772082432                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       233148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      1596800                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      1603284                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      1620963                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      1627793                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      1627669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      1619357                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      1615560                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      1610956                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      1609939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      1622981                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      1621400                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      1623281                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      1611156                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      1612496                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      1604887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      1625496                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       180662                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data       181191                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           26449019                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      6031894                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           6031894                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.data     28082583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    192333922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    193114918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    195244346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    196067017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    196052081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    195050904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    194593557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    194039007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    193916510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    195487413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    195296982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    195523548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    194063097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    194224499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    193307998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    195790344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data     21760666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data     21824384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3185773776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     726539223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           726539223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     726539223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     28082583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    192333922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    193114918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    195244346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    196067017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    196052081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    195050904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    194593557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    194039007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    193916510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    195487413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    195296982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    195523548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    194063097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    194224499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    193307998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    195790344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data     21760666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data     21824384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          3912312999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8107164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples    455832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   2828106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   2832677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   2848973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   2854904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   2854383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   2851496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   2840195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   2838001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   2843994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   2846921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   2864326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   2861213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   2831440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   2848938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   2832270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   2859036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples    361306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples    362376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000059929754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       491232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       491232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           69759501                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           7642841                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   26449020                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   6031894                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 52898040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                12063788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               6181653                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              3956624                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1112438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          4936737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1769650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          2971543                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          3026257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1224701                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          8087964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          3080608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          1279002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1546966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         2116228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         1757162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         5724996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         2625112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         3482028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1974995                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           497147                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           345151                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           403541                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           507849                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           483382                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           511645                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           446879                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           274578                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           428330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           501492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          618582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1066219                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          561134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          419281                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          501001                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          540931                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      4.30                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.75                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                1641355082845                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              233581935000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           2517287339095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    35134.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               53884.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                29656629                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                5133044                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.48                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.31                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             52898040                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            12063788                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8045902                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                9031320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                8254783                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                8157673                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                4495484                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                4030471                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                1743421                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                1456812                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 565725                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 456508                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                177389                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                143038                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                 58307                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                 47525                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                 19767                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                 16087                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                  6469                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                  5127                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                  1939                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                  1494                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                   528                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                   385                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                   116                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 66588                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 78624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                222892                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                394539                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                447848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                499800                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                507473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                514515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                513921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                513773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                513831                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                514322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                513306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                510608                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                507735                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                504107                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                501013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                498734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                274486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                  5712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  2478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                   494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   268                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                    49                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     20033841                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   175.138834                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   155.755278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   115.556895                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       274707      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     15266381     76.20%     77.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      2923435     14.59%     92.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       891381      4.45%     96.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       335212      1.67%     98.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       150080      0.75%     99.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        77937      0.39%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        43601      0.22%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        71107      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     20033841                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       491232                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     95.100364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    87.326596                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    38.993462                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15            95      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31         5566      1.13%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        33994      6.92%      8.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        67179     13.68%     21.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79        83502     17.00%     38.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        82572     16.81%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        70274     14.31%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        53275     10.85%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        37500      7.63%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        24241      4.93%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        14694      2.99%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         8566      1.74%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         4714      0.96%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         2455      0.50%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239         1336      0.27%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          661      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          334      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287          141      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           58      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319           42      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-399            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       491232                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       491232                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.503693                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.465634                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.183341                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          399762     81.38%     81.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           12116      2.47%     83.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           33040      6.73%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           29296      5.96%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            7794      1.59%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            6837      1.39%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            1171      0.24%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             951      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             122      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25             119      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       491232                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            2989848768                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              395625792                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              518857088                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             3385474560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           772082432                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     2813.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      488.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  3185.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   726.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       25.79                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   21.98                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   3.81                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062685095272                       # Total gap between requests
system.mem_ctrls0.avgGap                     32717.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     29173248                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    180998784                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    181291328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    182334272                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    182713856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    182680512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    182495744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    181772480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    181632064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    182015616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    182202944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    183316864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    183117632                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    181212160                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    182332032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    181265280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    182978304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     23123584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data     23192064                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    518857088                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 27452391.181020859629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 170322119.143439203501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 170597406.705717504025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 171578830.051787793636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 171936023.342505961657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 171904646.221537441015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 171730777.223003774881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 171050176.754548907280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 170918043.542639344931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 171278970.770977556705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 171455248.761524170637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 172503461.411153137684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 172315981.607746362686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 170522908.627717435360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 171576722.183776497841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 170572895.211985886097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 172184872.217442274094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 21759581.705650158226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 21824022.241996206343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 488251008.143534898758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data       466296                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      3193600                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      3206568                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      3241926                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      3255586                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      3255338                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      3238716                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      3231120                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      3221912                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      3219878                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      3245962                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      3242800                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      3246562                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      3222312                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      3224992                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      3209774                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      3250992                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data       361324                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data       362382                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     12063788                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data  24902159029                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 153089659211                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 152173095558                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 153039320222                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 153420695522                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 153580510799                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 152895979055                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 152740349997                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 152552697960                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 152875737203                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 153232381955                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 153746121347                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 154348949515                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 152425623383                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 152896128051                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 152702067584                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 153699201097                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  21468147378                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data  21498514229                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 26871258642595                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     53404.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     47936.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     47456.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     47206.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     47125.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     47178.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     47208.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     47271.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     47348.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     47478.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     47207.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     47411.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     47542.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     47303.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     47409.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     47574.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     47277.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     59415.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     59325.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   2227431.27                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         63690142320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         33852083100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       146416331460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       24204983400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    481637841330                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2481319680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      836169997770                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       786.846424                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   2571222725                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1024628591245                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         79351582380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         42176343495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       187138657440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       18114297840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    482199272520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      2008521120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      894875971275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       842.089479                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   1291823397                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1025907990573                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.data     30535424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    231405312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    231946496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    228431360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    228844800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    229142400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    228572032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    230471168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    229996672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    229996928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    229032960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    228041600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    228760448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    230125440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    230320384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    229572736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    228653312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     23152768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data     23149824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3750152064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    777829376                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      777829376                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       238558                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      1807854                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      1812082                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      1784620                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      1787850                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      1790175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      1785719                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      1800556                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      1796849                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      1796851                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      1789320                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      1781575                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      1787191                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      1797855                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      1799378                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      1793537                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      1786354                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       180881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data       180858                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           29298063                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      6076792                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           6076792                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.data     28734216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    217755292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    218264553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    214956766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    215345819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    215625864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    215089140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    216876251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    216429744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    216429985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    215522879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    214589997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    215266442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    216550917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    216734362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    216030815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    215165626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data     21787044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data     21784274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3528939988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     731947170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           731947170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     731947170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     28734216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    217755292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    218264553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    214956766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    215345819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    215625864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    215089140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    216876251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    216429744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    216429985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    215522879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    214589997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    215266442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    216550917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    216734362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    216030815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    215165626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data     21787044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data     21784274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4260887158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   7977634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples    465361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   3187295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   3178041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   3171355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   3172325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   3179686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   3187970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   3200987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   3200885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   3212967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   3183328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   3188841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   3196938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   3197385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   3211761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   3203274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   3183685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples    361730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples    361702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000062439638                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       485922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       485922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           77222451                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           7521379                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   29298063                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   6076792                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 58596126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                12153584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               6350610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              4175950                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1821097                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          6941082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1146512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3         11867474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2035024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          2437622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          3198212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          3546310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2150924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1388585                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         2918255                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         4652734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         2181063                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         2972912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1957902                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1029808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           454518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           326339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           434110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           481612                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           505874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           480081                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           459004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           303734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           398372                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           521175                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          563198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          991699                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          608441                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          398850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          518844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          531761                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.87                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                1795253595918                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              261227580000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           2774857020918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    34361.87                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               53111.87                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                35176410                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                5019773                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.33                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.92                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             58596126                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            12153584                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8242138                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                9380145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                9057963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                9016021                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                5346961                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                4819763                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                2260235                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                1897441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 796482                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 646094                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                270731                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                220939                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 98789                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 82129                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 38416                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 32056                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                 14680                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                 11948                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  5075                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                  3986                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                  1564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                  1153                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   383                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                   276                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    75                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 52868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 63067                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                194422                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                384654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                435217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                492860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                500851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                508818                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                508269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                508265                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                507880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                508135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                507380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                505302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                503063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                499689                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                496517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                494009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                296200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                  6263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                  2920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                   555                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                    66                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     20026929                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   192.454770                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   163.310494                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   155.054717                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       254559      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     14739095     73.60%     74.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      2927518     14.62%     89.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       960384      4.80%     94.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       413740      2.07%     96.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       225128      1.12%     97.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       139851      0.70%     98.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        93840      0.47%     98.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       272814      1.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     20026929                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       485922                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    107.518235                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    98.582133                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    44.308433                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15            54      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31         3334      0.69%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        21112      4.34%      5.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        49404     10.17%     15.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79        66970     13.78%     28.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        73487     15.12%     44.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        69460     14.29%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        59632     12.27%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        46619      9.59%     80.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        34250      7.05%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        23443      4.82%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191        15238      3.14%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         9573      1.97%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         5831      1.20%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         3369      0.69%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255         1854      0.38%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271         1074      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          569      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          332      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          149      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           76      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           43      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       485922                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       485922                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.417474                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.384988                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.093473                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          410883     84.56%     84.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           10667      2.20%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           25247      5.20%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           25649      5.28%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5774      1.19%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            5880      1.21%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             826      0.17%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             802      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              90      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              86      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       485922                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            3343713024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              406439040                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              510567168                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             3750152064                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           777829376                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     3146.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      480.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3528.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   731.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       28.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   24.58                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062685105988                       # Total gap between requests
system.mem_ctrls1.avgGap                     30040.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     29783104                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    203986880                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    203394624                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    202966720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    203028800                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    203499904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    204030080                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    204863168                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    204856640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    205629888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    203732992                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    204085824                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    204604032                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    204632640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    205552704                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    205009536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    203755840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     23150720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data     23148928                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    510567168                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 28026273.303302638233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 191954204.946804702282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 191396884.644611865282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 190994221.629649519920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 191052639.685963243246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 191495954.441143870354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 191994856.687022984028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 192778802.912832826376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 192772659.983199834824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 193500296.020707279444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 191715293.163921713829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 192047312.488104701042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 192534952.696323335171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 192561873.182067900896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 193427664.911517262459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 192916537.031172484159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 191736793.417637169361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 21785117.020987283438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 21783430.726578228176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 480450089.757643520832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data       477116                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      3615708                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      3624164                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      3569240                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      3575700                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      3580350                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      3571438                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      3601112                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      3593698                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      3593702                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      3578640                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      3563150                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      3574382                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      3595710                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      3598756                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      3587074                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      3572708                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data       361762                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data       361716                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     12153584                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data  25953314864                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 168873504396                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 168492446431                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 168201640535                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 168311998826                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 168739122176                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 168795459983                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 169770446071                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 169770780509                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 169566548312                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 168872829664                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 168525971707                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 169167376767                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 170055901139                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 169838203293                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 169768286372                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 168793848998                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  21687681413                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data  21671659462                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 26978953640096                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     54396.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     46705.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     46491.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     47125.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     47071.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     47129.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     47262.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     47143.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     47241.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     47184.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     47189.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     47296.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     47327.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     47294.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     47193.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     47327.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     47245.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     59950.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     59913.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   2219835.21                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         59133158700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         31429988865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       137460586620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       23658814800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    481205814390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      2845094880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      819620754735                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       771.273380                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   3513152670                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1023686661300                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         83859228600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         44572206690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       235572397620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       17984319840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    482556446490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      1707761760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      950139657480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       894.093299                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    594151750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1026605662220                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data       946419                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      2345388                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      1561385                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4853192                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data       946419                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      2345388                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      1561385                       # number of overall hits
system.l2.overall_hits::total                 4853192                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.data       615927                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data       361543                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data       362049                       # number of demand (read+write) misses
system.l2.demand_misses::total                1339519                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.data       615927                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data       361543                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data       362049                       # number of overall misses
system.l2.overall_misses::total               1339519                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.data  54345554924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data  40158658746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data  40184505240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     134688718910                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data  54345554924                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data  40158658746                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data  40184505240                       # number of overall miss cycles
system.l2.overall_miss_latency::total    134688718910                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.data      1562346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      2706931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      1923434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6192711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      1562346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      2706931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      1923434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6192711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.394232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.133562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.188231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216306                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.394232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.133562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.188231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216306                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.data 88233.759722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 111075.746857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 110991.896787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100550.062306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 88233.759722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 111075.746857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 110991.896787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100550.062306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              682975                       # number of writebacks
system.l2.writebacks::total                    682975                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.data       615927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data       361543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data       362049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1339519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data       615927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data       361543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data       362049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1339519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.data  49081888396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data  37070389793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data  37092856541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 123245134730                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data  49081888396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data  37070389793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data  37092856541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123245134730                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.394232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.133562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.188231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216306                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.394232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.133562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.188231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216306                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 79687.833779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 102533.833577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 102452.586642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92007.007538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 79687.833779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 102533.833577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 102452.586642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92007.007538                       # average overall mshr miss latency
system.l2.replacements                        1159601                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1838948                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1838948                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1838948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1838948                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus00.data       147337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             147337                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data   4616210141                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   4616210141                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       147337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           147337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 31330.963309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31330.963309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       147337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        147337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   3356912270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3356912270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 22783.905401                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22783.905401                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data        75415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            75415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   2453360498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   2453360498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data        75415                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          75415                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 32531.465862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 32531.465862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data        75415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        75415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   1811832919                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1811832919                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24024.834834                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24024.834834                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data           35                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total           35                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data     17284129                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total     17284129                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data           35                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total           35                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 493832.257143                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 493832.257143                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data           35                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total           35                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data     13761691                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     13761691                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 393191.171429                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 393191.171429                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        15518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data          886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data          361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       299958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus17.data          397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data          442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              300797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data  31175539481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus17.data     43465995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data     48443724                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31267449200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       315476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data         1283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data          803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            317562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.950811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus17.data     0.309431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data     0.550436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 103933.015559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus17.data 109486.133501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data 109601.185520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103948.673690                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       299958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus17.data          397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data          442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         300797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data  28611795144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus17.data     40077654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data     44675915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28696548713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.950811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus17.data     0.309431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data     0.550436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 95386.004521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus17.data 100951.269521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 101076.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95401.711829                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data       930901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      2344502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      1561024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4836427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       315969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data       361146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data       361607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1038722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  23170015443                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data  40115192751                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data  40136061516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 103421269710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1246870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      2705648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      1922631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5875149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.253410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.133479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.188079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 73330.027449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 111077.494285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 110993.596684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99565.879716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       315969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data       361146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data       361607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1038722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  20470093252                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data  37030312139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data  37048180626                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94548586017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.253410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.133479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.188079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 64785.131617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 102535.573256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 102454.268380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91023.956378                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.658002                       # Cycle average of tags in use
system.l2.tags.total_refs                    26772528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1372923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.500386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.177604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data     590.610867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data    1545.132326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1060.624159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data 10066.250480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data 10155.974392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data  9325.888174                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.018024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.047154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.032368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.307198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.309936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.284604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21772                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999786                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 200353440                       # Number of tag accesses
system.l2.tags.data_accesses                200353440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
