{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "DRAM_ADDR[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[2]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[3]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[4]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[5]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[6]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[7]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[8]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[9]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[10]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[11]",
					"strict" : false
				},
				{
					"name" : "DRAM_ADDR[12]",
					"strict" : false
				},
				{
					"name" : "DRAM_BA[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_BA[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_CS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_CAS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_RAS_N",
					"strict" : false
				},
				{
					"name" : "DRAM_WE_N",
					"strict" : false
				},
				{
					"name" : "DRAM_UDQM",
					"strict" : false
				},
				{
					"name" : "DRAM_LDQM",
					"strict" : false
				},
				{
					"name" : "AUD_DACDAT",
					"strict" : false
				},
				{
					"name" : "AUD_XCK",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SCLK",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[0]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[1]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[2]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[3]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[4]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[5]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[6]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[7]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[8]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[9]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[10]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[11]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[12]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[13]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[14]",
					"strict" : false
				},
				{
					"name" : "DRAM_DQ[15]",
					"strict" : false
				},
				{
					"name" : "AUD_ADCLRCK",
					"strict" : false
				},
				{
					"name" : "AUD_BCLK",
					"strict" : false
				},
				{
					"name" : "AUD_DACLRCK",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDAT",
					"strict" : false
				},
				{
					"name" : "GPIO_0[0]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[1]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[2]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[3]",
					"strict" : false
				},
				{
					"name" : "CLOCK2_50",
					"strict" : false
				},
				{
					"name" : "KEY[0]",
					"strict" : false
				},
				{
					"name" : "SW[0]",
					"strict" : false
				},
				{
					"name" : "SW[3]",
					"strict" : false
				},
				{
					"name" : "SW[4]",
					"strict" : false
				},
				{
					"name" : "SW[6]",
					"strict" : false
				},
				{
					"name" : "SW[5]",
					"strict" : false
				},
				{
					"name" : "SW[7]",
					"strict" : false
				},
				{
					"name" : "AUD_ADCDAT",
					"strict" : false
				},
				{
					"name" : "SW[2]",
					"strict" : false
				},
				{
					"name" : "SW[1]",
					"strict" : false
				}
			]
		}
	]
}