/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire [12:0] celloutsig_0_62z;
  wire [8:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [8:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_16z ? celloutsig_0_35z[1] : celloutsig_0_18z[2];
  assign celloutsig_0_50z = celloutsig_0_47z ? celloutsig_0_3z[8] : celloutsig_0_23z;
  assign celloutsig_1_19z = celloutsig_1_9z ? celloutsig_1_17z[0] : celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_10z ? celloutsig_0_7z[4] : celloutsig_0_7z[0];
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[34]) & in_data[13]);
  assign celloutsig_0_0z = ~((in_data[45] | in_data[24]) & (in_data[5] | in_data[9]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_1z) & (celloutsig_1_12z | celloutsig_1_10z));
  assign celloutsig_0_11z = ~((celloutsig_0_3z[9] | _01_) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_0_27z = ~((celloutsig_0_14z[6] | celloutsig_0_18z[3]) & (_02_ | celloutsig_0_21z));
  assign celloutsig_0_32z = celloutsig_0_21z | ~(celloutsig_0_25z);
  assign celloutsig_0_39z = _00_ | ~(celloutsig_0_19z[4]);
  assign celloutsig_0_42z = celloutsig_0_6z | ~(celloutsig_0_8z[2]);
  assign celloutsig_0_6z = celloutsig_0_3z[11] | ~(in_data[88]);
  assign celloutsig_0_13z = celloutsig_0_7z[2] | ~(celloutsig_0_2z[4]);
  assign celloutsig_0_23z = celloutsig_0_10z | ~(celloutsig_0_19z[6]);
  assign celloutsig_0_58z = celloutsig_0_30z[2] | celloutsig_0_11z;
  assign celloutsig_0_21z = celloutsig_0_18z[1] | celloutsig_0_8z[0];
  assign celloutsig_1_15z = celloutsig_1_14z ^ celloutsig_1_1z;
  assign celloutsig_1_18z = in_data[187] ^ celloutsig_1_5z[10];
  reg [2:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_14z[11:9];
  assign { _03_[2:1], _00_ } = _26_;
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_4z[13:12], celloutsig_0_1z };
  assign { _04_[2:1], _01_ } = _27_;
  reg [11:0] _28_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _28_ <= 12'h000;
    else _28_ <= { celloutsig_0_8z[6:4], celloutsig_0_7z };
  assign { _05_[11:5], _02_, _05_[3:0] } = _28_;
  assign celloutsig_0_3z = { in_data[30:19], celloutsig_0_0z } / { 1'h1, in_data[46:37], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_17z = { in_data[167:163], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_11z } / { 1'h1, in_data[146:141], celloutsig_1_12z };
  assign celloutsig_0_17z = celloutsig_0_14z[10:0] / { 1'h1, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, _05_[11:5], _02_, _05_[3:0] } / { 1'h1, in_data[32:31], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[178:171] == { in_data[147:141], celloutsig_1_0z };
  assign celloutsig_0_25z = { _04_[1], _01_, celloutsig_0_2z } == celloutsig_0_4z[13:7];
  assign celloutsig_0_40z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_30z, _04_[2:1], _01_ } === { celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_4z };
  assign celloutsig_0_55z = { in_data[91:90], celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_43z, celloutsig_0_25z } === { celloutsig_0_35z[11:1], celloutsig_0_32z, celloutsig_0_47z };
  assign celloutsig_0_79z = { in_data[86:54], celloutsig_0_6z, _03_[2:1], _00_, celloutsig_0_55z } === { celloutsig_0_2z[4], celloutsig_0_66z, celloutsig_0_24z, celloutsig_0_78z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_5z[10:7] === { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_2z[3:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z } === { celloutsig_0_2z[2:1], celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_8z[4:0], celloutsig_0_27z, celloutsig_0_13z } === { in_data[92:87], celloutsig_0_20z };
  assign celloutsig_1_12z = { celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } >= celloutsig_1_5z[10:7];
  assign celloutsig_0_33z = { _05_[10:5], celloutsig_0_8z, celloutsig_0_0z } > { celloutsig_0_22z[4], celloutsig_0_1z, _05_[11:5], _02_, _05_[3:0], celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[182:180] > in_data[162:160];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[146:143] > { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[102:96] > { in_data[190:185], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z[12:5], celloutsig_1_9z } > { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_34z = { _04_[2:1], _01_ } || { _04_[2:1], celloutsig_0_32z };
  assign celloutsig_0_48z = { celloutsig_0_14z[6:3], celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_31z, _03_[2:1], _00_ } || { celloutsig_0_41z[8:1], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_0_24z = { celloutsig_0_3z[7:5], celloutsig_0_13z } || { celloutsig_0_20z, _04_[2:1], _01_ };
  assign celloutsig_0_2z = ~ in_data[59:55];
  assign celloutsig_0_43z = ~ { celloutsig_0_41z[1:0], celloutsig_0_33z };
  assign celloutsig_1_5z = ~ in_data[165:152];
  assign celloutsig_0_9z = ~ celloutsig_0_4z[13:11];
  assign celloutsig_0_31z = & { celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_20z = ~^ celloutsig_0_7z;
  assign celloutsig_0_62z = { celloutsig_0_35z[10:1], celloutsig_0_29z } <<< { celloutsig_0_7z[1:0], celloutsig_0_59z, celloutsig_0_10z, celloutsig_0_59z, celloutsig_0_28z, celloutsig_0_43z };
  assign celloutsig_1_7z = celloutsig_1_5z[12:6] <<< { in_data[178:173], celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_4z[17:6] <<< celloutsig_0_4z[16:5];
  assign celloutsig_0_7z = celloutsig_0_4z[13:5] >>> { _04_[2:1], _01_, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_4z[1:0], celloutsig_0_16z, _04_[2:1], _01_ } >>> celloutsig_0_17z[8:3];
  assign celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_24z } >>> { celloutsig_0_7z[0], celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_22z[21:11], celloutsig_0_11z } ~^ { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_41z = { celloutsig_0_14z[8:0], celloutsig_0_40z, celloutsig_0_6z } ~^ { celloutsig_0_35z[7:6], celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_39z };
  assign celloutsig_0_4z = { in_data[88:83], celloutsig_0_3z } ~^ { in_data[71:59], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_59z = { celloutsig_0_4z[16], celloutsig_0_10z, celloutsig_0_50z } ~^ celloutsig_0_4z[8:6];
  assign celloutsig_0_66z = celloutsig_0_62z[11:3] ~^ { celloutsig_0_35z[7:1], celloutsig_0_32z, celloutsig_0_39z };
  assign celloutsig_0_78z = { celloutsig_0_3z[6:0], celloutsig_0_48z, celloutsig_0_41z } ~^ { celloutsig_0_44z[11], celloutsig_0_44z[13], celloutsig_0_44z[9:2], celloutsig_0_44z[3], celloutsig_0_44z[0], celloutsig_0_50z, celloutsig_0_32z, celloutsig_0_58z, celloutsig_0_43z, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_4z[17:15], celloutsig_0_2z } ~^ { celloutsig_0_7z[7:1], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_0z } ~^ celloutsig_0_4z[11:2];
  assign celloutsig_0_29z = celloutsig_0_9z ~^ in_data[29:27];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_30z = 5'h00;
    else if (clkin_data[64]) celloutsig_0_30z = celloutsig_0_14z[9:5];
  assign { celloutsig_0_44z[2], celloutsig_0_44z[3], celloutsig_0_44z[12], celloutsig_0_44z[4], celloutsig_0_44z[9:5], celloutsig_0_44z[0], celloutsig_0_44z[13], celloutsig_0_44z[11], celloutsig_0_44z[15:14] } = ~ { celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_14z[1], celloutsig_0_13z };
  assign _03_[0] = _00_;
  assign _04_[0] = _01_;
  assign _05_[4] = _02_;
  assign { celloutsig_0_44z[10], celloutsig_0_44z[1] } = { celloutsig_0_44z[13], celloutsig_0_44z[3] };
  assign { out_data[128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
