// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/04/2020 19:07:57"

// 
// Device: Altera 5M2210ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module actividad06 (
	a,
	b,
	sel,
	en,
	clk,
	dataOut,
	zeroFlag);
input 	[7:0] a;
input 	[7:0] b;
input 	[2:0] sel;
input 	en;
input 	clk;
output 	[7:0] dataOut;
output 	zeroFlag;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mem|data~720_regout ;
wire \mem|data~688_regout ;
wire \mem|data~680_regout ;
wire \mem|data~712_regout ;
wire \mem|data~704_regout ;
wire \mem|data~672_regout ;
wire \mem|data~696_regout ;
wire \mem|data~728_regout ;
wire \mem|data~808_regout ;
wire \mem|data~816_regout ;
wire \mem|data~848_regout ;
wire \mem|data~840_regout ;
wire \mem|data~784_regout ;
wire \mem|data~776_regout ;
wire \mem|data~872_regout ;
wire \mem|data~880_regout ;
wire \mem|data~584_regout ;
wire \mem|data~592_regout ;
wire \mem|data~560_regout ;
wire \mem|data~552_regout ;
wire \mem|data~520_regout ;
wire \mem|data~528_regout ;
wire \mem|data~624_regout ;
wire \mem|data~616_regout ;
wire \mem|data~968_regout ;
wire \mem|data~936_regout ;
wire \mem|data~944_regout ;
wire \mem|data~976_regout ;
wire \mem|data~928_regout ;
wire \mem|data~960_regout ;
wire \mem|data~984_regout ;
wire \mem|data~952_regout ;
wire \mem|data~296_regout ;
wire \mem|data~304_regout ;
wire \mem|data~336_regout ;
wire \mem|data~328_regout ;
wire \mem|data~272_regout ;
wire \mem|data~264_regout ;
wire \mem|data~360_regout ;
wire \mem|data~368_regout ;
wire \mem|data~208_regout ;
wire \mem|data~176_regout ;
wire \mem|data~168_regout ;
wire \mem|data~200_regout ;
wire \mem|data~192_regout ;
wire \mem|data~160_regout ;
wire \mem|data~184_regout ;
wire \mem|data~216_regout ;
wire \mem|data~72_regout ;
wire \mem|data~80_regout ;
wire \mem|data~48_regout ;
wire \mem|data~40_regout ;
wire \mem|data~8_regout ;
wire \mem|data~16_regout ;
wire \mem|data~112_regout ;
wire \mem|data~104_regout ;
wire \mem|data~456_regout ;
wire \mem|data~424_regout ;
wire \mem|data~432_regout ;
wire \mem|data~464_regout ;
wire \mem|data~416_regout ;
wire \mem|data~448_regout ;
wire \mem|data~472_regout ;
wire \mem|data~440_regout ;
wire \mem|data~721_regout ;
wire \mem|data~689_regout ;
wire \mem|data~681_regout ;
wire \mem|data~713_regout ;
wire \mem|data~705_regout ;
wire \mem|data~673_regout ;
wire \mem|data~697_regout ;
wire \mem|data~729_regout ;
wire \mem|data~809_regout ;
wire \mem|data~817_regout ;
wire \mem|data~849_regout ;
wire \mem|data~841_regout ;
wire \mem|data~785_regout ;
wire \mem|data~777_regout ;
wire \mem|data~873_regout ;
wire \mem|data~881_regout ;
wire \mem|data~585_regout ;
wire \mem|data~593_regout ;
wire \mem|data~561_regout ;
wire \mem|data~553_regout ;
wire \mem|data~521_regout ;
wire \mem|data~529_regout ;
wire \mem|data~625_regout ;
wire \mem|data~617_regout ;
wire \mem|data~969_regout ;
wire \mem|data~937_regout ;
wire \mem|data~945_regout ;
wire \mem|data~977_regout ;
wire \mem|data~929_regout ;
wire \mem|data~961_regout ;
wire \mem|data~985_regout ;
wire \mem|data~953_regout ;
wire \mem|data~297_regout ;
wire \mem|data~305_regout ;
wire \mem|data~337_regout ;
wire \mem|data~329_regout ;
wire \mem|data~273_regout ;
wire \mem|data~265_regout ;
wire \mem|data~361_regout ;
wire \mem|data~369_regout ;
wire \mem|data~209_regout ;
wire \mem|data~177_regout ;
wire \mem|data~169_regout ;
wire \mem|data~201_regout ;
wire \mem|data~193_regout ;
wire \mem|data~161_regout ;
wire \mem|data~185_regout ;
wire \mem|data~217_regout ;
wire \mem|data~73_regout ;
wire \mem|data~81_regout ;
wire \mem|data~49_regout ;
wire \mem|data~41_regout ;
wire \mem|data~9_regout ;
wire \mem|data~17_regout ;
wire \mem|data~113_regout ;
wire \mem|data~105_regout ;
wire \mem|data~457_regout ;
wire \mem|data~425_regout ;
wire \mem|data~433_regout ;
wire \mem|data~465_regout ;
wire \mem|data~417_regout ;
wire \mem|data~449_regout ;
wire \mem|data~473_regout ;
wire \mem|data~441_regout ;
wire \mem|data~722_regout ;
wire \mem|data~690_regout ;
wire \mem|data~682_regout ;
wire \mem|data~714_regout ;
wire \mem|data~706_regout ;
wire \mem|data~674_regout ;
wire \mem|data~698_regout ;
wire \mem|data~730_regout ;
wire \mem|data~810_regout ;
wire \mem|data~818_regout ;
wire \mem|data~850_regout ;
wire \mem|data~842_regout ;
wire \mem|data~786_regout ;
wire \mem|data~778_regout ;
wire \mem|data~874_regout ;
wire \mem|data~882_regout ;
wire \mem|data~586_regout ;
wire \mem|data~594_regout ;
wire \mem|data~562_regout ;
wire \mem|data~554_regout ;
wire \mem|data~522_regout ;
wire \mem|data~530_regout ;
wire \mem|data~626_regout ;
wire \mem|data~618_regout ;
wire \mem|data~970_regout ;
wire \mem|data~938_regout ;
wire \mem|data~946_regout ;
wire \mem|data~978_regout ;
wire \mem|data~930_regout ;
wire \mem|data~962_regout ;
wire \mem|data~986_regout ;
wire \mem|data~954_regout ;
wire \mem|data~298_regout ;
wire \mem|data~306_regout ;
wire \mem|data~338_regout ;
wire \mem|data~330_regout ;
wire \mem|data~274_regout ;
wire \mem|data~266_regout ;
wire \mem|data~362_regout ;
wire \mem|data~370_regout ;
wire \mem|data~210_regout ;
wire \mem|data~178_regout ;
wire \mem|data~170_regout ;
wire \mem|data~202_regout ;
wire \mem|data~194_regout ;
wire \mem|data~162_regout ;
wire \mem|data~186_regout ;
wire \mem|data~218_regout ;
wire \mem|data~74_regout ;
wire \mem|data~82_regout ;
wire \mem|data~50_regout ;
wire \mem|data~42_regout ;
wire \mem|data~10_regout ;
wire \mem|data~18_regout ;
wire \mem|data~114_regout ;
wire \mem|data~106_regout ;
wire \mem|data~458_regout ;
wire \mem|data~426_regout ;
wire \mem|data~434_regout ;
wire \mem|data~466_regout ;
wire \mem|data~418_regout ;
wire \mem|data~450_regout ;
wire \mem|data~474_regout ;
wire \mem|data~442_regout ;
wire \mem|data~723_regout ;
wire \mem|data~691_regout ;
wire \mem|data~683_regout ;
wire \mem|data~715_regout ;
wire \mem|data~707_regout ;
wire \mem|data~675_regout ;
wire \mem|data~699_regout ;
wire \mem|data~731_regout ;
wire \mem|data~811_regout ;
wire \mem|data~819_regout ;
wire \mem|data~851_regout ;
wire \mem|data~843_regout ;
wire \mem|data~787_regout ;
wire \mem|data~779_regout ;
wire \mem|data~875_regout ;
wire \mem|data~883_regout ;
wire \mem|data~587_regout ;
wire \mem|data~595_regout ;
wire \mem|data~563_regout ;
wire \mem|data~555_regout ;
wire \mem|data~523_regout ;
wire \mem|data~531_regout ;
wire \mem|data~627_regout ;
wire \mem|data~619_regout ;
wire \mem|data~971_regout ;
wire \mem|data~939_regout ;
wire \mem|data~947_regout ;
wire \mem|data~979_regout ;
wire \mem|data~931_regout ;
wire \mem|data~963_regout ;
wire \mem|data~987_regout ;
wire \mem|data~955_regout ;
wire \mem|data~299_regout ;
wire \mem|data~307_regout ;
wire \mem|data~339_regout ;
wire \mem|data~331_regout ;
wire \mem|data~275_regout ;
wire \mem|data~267_regout ;
wire \mem|data~363_regout ;
wire \mem|data~371_regout ;
wire \mem|data~211_regout ;
wire \mem|data~179_regout ;
wire \mem|data~171_regout ;
wire \mem|data~203_regout ;
wire \mem|data~195_regout ;
wire \mem|data~163_regout ;
wire \mem|data~187_regout ;
wire \mem|data~219_regout ;
wire \mem|data~75_regout ;
wire \mem|data~83_regout ;
wire \mem|data~51_regout ;
wire \mem|data~43_regout ;
wire \mem|data~11_regout ;
wire \mem|data~19_regout ;
wire \mem|data~115_regout ;
wire \mem|data~107_regout ;
wire \mem|data~459_regout ;
wire \mem|data~427_regout ;
wire \mem|data~435_regout ;
wire \mem|data~467_regout ;
wire \mem|data~419_regout ;
wire \mem|data~451_regout ;
wire \mem|data~475_regout ;
wire \mem|data~443_regout ;
wire \mem|data~724_regout ;
wire \mem|data~692_regout ;
wire \mem|data~684_regout ;
wire \mem|data~716_regout ;
wire \mem|data~708_regout ;
wire \mem|data~676_regout ;
wire \mem|data~700_regout ;
wire \mem|data~732_regout ;
wire \mem|data~812_regout ;
wire \mem|data~820_regout ;
wire \mem|data~852_regout ;
wire \mem|data~844_regout ;
wire \mem|data~788_regout ;
wire \mem|data~780_regout ;
wire \mem|data~876_regout ;
wire \mem|data~884_regout ;
wire \mem|data~588_regout ;
wire \mem|data~596_regout ;
wire \mem|data~564_regout ;
wire \mem|data~556_regout ;
wire \mem|data~524_regout ;
wire \mem|data~532_regout ;
wire \mem|data~628_regout ;
wire \mem|data~620_regout ;
wire \mem|data~972_regout ;
wire \mem|data~940_regout ;
wire \mem|data~948_regout ;
wire \mem|data~980_regout ;
wire \mem|data~932_regout ;
wire \mem|data~964_regout ;
wire \mem|data~988_regout ;
wire \mem|data~956_regout ;
wire \mem|data~300_regout ;
wire \mem|data~308_regout ;
wire \mem|data~340_regout ;
wire \mem|data~332_regout ;
wire \mem|data~276_regout ;
wire \mem|data~268_regout ;
wire \mem|data~364_regout ;
wire \mem|data~372_regout ;
wire \mem|data~212_regout ;
wire \mem|data~180_regout ;
wire \mem|data~172_regout ;
wire \mem|data~204_regout ;
wire \mem|data~196_regout ;
wire \mem|data~164_regout ;
wire \mem|data~188_regout ;
wire \mem|data~220_regout ;
wire \mem|data~76_regout ;
wire \mem|data~84_regout ;
wire \mem|data~52_regout ;
wire \mem|data~44_regout ;
wire \mem|data~12_regout ;
wire \mem|data~20_regout ;
wire \mem|data~116_regout ;
wire \mem|data~108_regout ;
wire \mem|data~460_regout ;
wire \mem|data~428_regout ;
wire \mem|data~436_regout ;
wire \mem|data~468_regout ;
wire \mem|data~420_regout ;
wire \mem|data~452_regout ;
wire \mem|data~476_regout ;
wire \mem|data~444_regout ;
wire \mem|data~725_regout ;
wire \mem|data~693_regout ;
wire \mem|data~685_regout ;
wire \mem|data~717_regout ;
wire \mem|data~709_regout ;
wire \mem|data~677_regout ;
wire \mem|data~701_regout ;
wire \mem|data~733_regout ;
wire \mem|data~813_regout ;
wire \mem|data~821_regout ;
wire \mem|data~853_regout ;
wire \mem|data~845_regout ;
wire \mem|data~789_regout ;
wire \mem|data~781_regout ;
wire \mem|data~877_regout ;
wire \mem|data~885_regout ;
wire \mem|data~589_regout ;
wire \mem|data~597_regout ;
wire \mem|data~565_regout ;
wire \mem|data~557_regout ;
wire \mem|data~525_regout ;
wire \mem|data~533_regout ;
wire \mem|data~629_regout ;
wire \mem|data~621_regout ;
wire \mem|data~973_regout ;
wire \mem|data~941_regout ;
wire \mem|data~949_regout ;
wire \mem|data~981_regout ;
wire \mem|data~933_regout ;
wire \mem|data~965_regout ;
wire \mem|data~989_regout ;
wire \mem|data~957_regout ;
wire \mem|data~301_regout ;
wire \mem|data~309_regout ;
wire \mem|data~341_regout ;
wire \mem|data~333_regout ;
wire \mem|data~277_regout ;
wire \mem|data~269_regout ;
wire \mem|data~365_regout ;
wire \mem|data~373_regout ;
wire \mem|data~213_regout ;
wire \mem|data~181_regout ;
wire \mem|data~173_regout ;
wire \mem|data~205_regout ;
wire \mem|data~197_regout ;
wire \mem|data~165_regout ;
wire \mem|data~189_regout ;
wire \mem|data~221_regout ;
wire \mem|data~77_regout ;
wire \mem|data~85_regout ;
wire \mem|data~53_regout ;
wire \mem|data~45_regout ;
wire \mem|data~13_regout ;
wire \mem|data~21_regout ;
wire \mem|data~117_regout ;
wire \mem|data~109_regout ;
wire \mem|data~461_regout ;
wire \mem|data~429_regout ;
wire \mem|data~437_regout ;
wire \mem|data~469_regout ;
wire \mem|data~421_regout ;
wire \mem|data~453_regout ;
wire \mem|data~477_regout ;
wire \mem|data~445_regout ;
wire \mem|data~726_regout ;
wire \mem|data~694_regout ;
wire \mem|data~686_regout ;
wire \mem|data~718_regout ;
wire \mem|data~710_regout ;
wire \mem|data~678_regout ;
wire \mem|data~702_regout ;
wire \mem|data~734_regout ;
wire \mem|data~814_regout ;
wire \mem|data~822_regout ;
wire \mem|data~854_regout ;
wire \mem|data~846_regout ;
wire \mem|data~790_regout ;
wire \mem|data~782_regout ;
wire \mem|data~878_regout ;
wire \mem|data~886_regout ;
wire \mem|data~590_regout ;
wire \mem|data~598_regout ;
wire \mem|data~566_regout ;
wire \mem|data~558_regout ;
wire \mem|data~526_regout ;
wire \mem|data~534_regout ;
wire \mem|data~630_regout ;
wire \mem|data~622_regout ;
wire \mem|data~974_regout ;
wire \mem|data~942_regout ;
wire \mem|data~950_regout ;
wire \mem|data~982_regout ;
wire \mem|data~934_regout ;
wire \mem|data~966_regout ;
wire \mem|data~990_regout ;
wire \mem|data~958_regout ;
wire \mem|data~302_regout ;
wire \mem|data~310_regout ;
wire \mem|data~342_regout ;
wire \mem|data~334_regout ;
wire \mem|data~278_regout ;
wire \mem|data~270_regout ;
wire \mem|data~366_regout ;
wire \mem|data~374_regout ;
wire \mem|data~214_regout ;
wire \mem|data~182_regout ;
wire \mem|data~174_regout ;
wire \mem|data~206_regout ;
wire \mem|data~198_regout ;
wire \mem|data~166_regout ;
wire \mem|data~190_regout ;
wire \mem|data~222_regout ;
wire \mem|data~78_regout ;
wire \mem|data~86_regout ;
wire \mem|data~54_regout ;
wire \mem|data~46_regout ;
wire \mem|data~14_regout ;
wire \mem|data~22_regout ;
wire \mem|data~118_regout ;
wire \mem|data~110_regout ;
wire \mem|data~462_regout ;
wire \mem|data~430_regout ;
wire \mem|data~438_regout ;
wire \mem|data~470_regout ;
wire \mem|data~422_regout ;
wire \mem|data~454_regout ;
wire \mem|data~478_regout ;
wire \mem|data~446_regout ;
wire \mem|data~727_regout ;
wire \mem|data~695_regout ;
wire \mem|data~687_regout ;
wire \mem|data~719_regout ;
wire \mem|data~711_regout ;
wire \mem|data~679_regout ;
wire \mem|data~703_regout ;
wire \mem|data~735_regout ;
wire \mem|data~815_regout ;
wire \mem|data~823_regout ;
wire \mem|data~855_regout ;
wire \mem|data~847_regout ;
wire \mem|data~791_regout ;
wire \mem|data~783_regout ;
wire \mem|data~879_regout ;
wire \mem|data~887_regout ;
wire \mem|data~591_regout ;
wire \mem|data~599_regout ;
wire \mem|data~567_regout ;
wire \mem|data~559_regout ;
wire \mem|data~527_regout ;
wire \mem|data~535_regout ;
wire \mem|data~631_regout ;
wire \mem|data~623_regout ;
wire \mem|data~975_regout ;
wire \mem|data~943_regout ;
wire \mem|data~951_regout ;
wire \mem|data~983_regout ;
wire \mem|data~935_regout ;
wire \mem|data~967_regout ;
wire \mem|data~991_regout ;
wire \mem|data~959_regout ;
wire \mem|data~303_regout ;
wire \mem|data~311_regout ;
wire \mem|data~343_regout ;
wire \mem|data~335_regout ;
wire \mem|data~279_regout ;
wire \mem|data~271_regout ;
wire \mem|data~367_regout ;
wire \mem|data~375_regout ;
wire \mem|data~215_regout ;
wire \mem|data~183_regout ;
wire \mem|data~175_regout ;
wire \mem|data~207_regout ;
wire \mem|data~199_regout ;
wire \mem|data~167_regout ;
wire \mem|data~191_regout ;
wire \mem|data~223_regout ;
wire \mem|data~79_regout ;
wire \mem|data~87_regout ;
wire \mem|data~55_regout ;
wire \mem|data~47_regout ;
wire \mem|data~15_regout ;
wire \mem|data~23_regout ;
wire \mem|data~119_regout ;
wire \mem|data~111_regout ;
wire \mem|data~463_regout ;
wire \mem|data~431_regout ;
wire \mem|data~439_regout ;
wire \mem|data~471_regout ;
wire \mem|data~423_regout ;
wire \mem|data~455_regout ;
wire \mem|data~479_regout ;
wire \mem|data~447_regout ;
wire \alu|Add0~42 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 ;
wire \clk~combout ;
wire \alu|Mult0|auto_generated|op_5~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ;
wire \alu|Mux0~3_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[9]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ;
wire \alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \alu|Mux0~2_combout ;
wire \alu|res~1_combout ;
wire \alu|Add0~41_combout ;
wire \alu|Add0~44_cout0 ;
wire \alu|Add0~44COUT1_54 ;
wire \alu|Add0~5_combout ;
wire \alu|Mux0~1_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Mux7~1_combout ;
wire \en~combout ;
wire \mem|data~1705_combout ;
wire \mem|data~1709_combout ;
wire \mem|data~1710_combout ;
wire \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ;
wire \mem|data~1735_combout ;
wire \mem|data~1736_combout ;
wire \mem|data~760_regout ;
wire \mem|data~1733_combout ;
wire \mem|data~1734_combout ;
wire \mem|data~664_regout ;
wire \mem|data~1731_combout ;
wire \mem|data~1732_combout ;
wire \mem|data~1031 ;
wire \mem|data~1729_combout ;
wire \mem|data~1730_combout ;
wire \mem|data~1032 ;
wire \mem|data~656_regout ;
wire \mem|data~1707_combout ;
wire \mem|data~1708_combout ;
wire \mem|data~1024 ;
wire \mem|data~1711_combout ;
wire \mem|data~1712_combout ;
wire \mem|data~752_regout ;
wire \mem|data~1704_combout ;
wire \mem|data~1706_combout ;
wire \mem|data~1025 ;
wire \mem|data~1727_combout ;
wire \mem|data~1728_combout ;
wire \mem|data~736_regout ;
wire \mem|data~1725_combout ;
wire \mem|data~1726_combout ;
wire \mem|data~640_regout ;
wire \mem|data~1723_combout ;
wire \mem|data~1724_combout ;
wire \mem|data~1028 ;
wire \mem|data~1721_combout ;
wire \mem|data~1722_combout ;
wire \mem|data~1029 ;
wire \mem|data~1719_combout ;
wire \mem|data~1720_combout ;
wire \mem|data~744_regout ;
wire \mem|data~1717_combout ;
wire \mem|data~1718_combout ;
wire \mem|data~648_regout ;
wire \mem|data~1715_combout ;
wire \mem|data~1716_combout ;
wire \mem|data~1026 ;
wire \mem|data~1713_combout ;
wire \mem|data~1714_combout ;
wire \mem|data~1027 ;
wire \mem|data~1030_combout ;
wire \mem|data~1033_combout ;
wire \mem|data~1784_combout ;
wire \mem|data~1016_regout ;
wire \mem|data~1783_combout ;
wire \mem|data~920_regout ;
wire \mem|data~1782_combout ;
wire \mem|data~1062 ;
wire \mem|data~1781_combout ;
wire \mem|data~1063 ;
wire \mem|data~1772_combout ;
wire \mem|data~1000_regout ;
wire \mem|data~1771_combout ;
wire \mem|data~904_regout ;
wire \mem|data~1770_combout ;
wire \mem|data~1055 ;
wire \mem|data~1769_combout ;
wire \mem|data~1056 ;
wire \mem|data~1776_combout ;
wire \mem|data~1008_regout ;
wire \mem|data~1775_combout ;
wire \mem|data~912_regout ;
wire \mem|data~1774_combout ;
wire \mem|data~1057 ;
wire \mem|data~1773_combout ;
wire \mem|data~1058 ;
wire \mem|data~1780_combout ;
wire \mem|data~992_regout ;
wire \mem|data~1779_combout ;
wire \mem|data~896_regout ;
wire \mem|data~1778_combout ;
wire \mem|data~1059 ;
wire \mem|data~1777_combout ;
wire \mem|data~1060 ;
wire \mem|data~1061_combout ;
wire \mem|data~1064_combout ;
wire \mem|data~1756_combout ;
wire \mem|data~600_regout ;
wire \mem|data~1755_combout ;
wire \mem|data~576_regout ;
wire \mem|data~1754_combout ;
wire \mem|data~1044 ;
wire \mem|data~1753_combout ;
wire \mem|data~1045 ;
wire \mem|data~1764_combout ;
wire \mem|data~536_regout ;
wire \mem|data~1763_combout ;
wire \mem|data~512_regout ;
wire \mem|data~1762_combout ;
wire \mem|data~1048 ;
wire \mem|data~1761_combout ;
wire \mem|data~1049 ;
wire \mem|data~1760_combout ;
wire \mem|data~568_regout ;
wire \mem|data~1759_combout ;
wire \mem|data~544_regout ;
wire \mem|data~1758_combout ;
wire \mem|data~1046 ;
wire \mem|data~1757_combout ;
wire \mem|data~1047 ;
wire \mem|data~1050_combout ;
wire \mem|data~1768_combout ;
wire \mem|data~632_regout ;
wire \mem|data~1767_combout ;
wire \mem|data~608_regout ;
wire \mem|data~1766_combout ;
wire \mem|data~1051 ;
wire \mem|data~1765_combout ;
wire \mem|data~1052 ;
wire \mem|data~1053_combout ;
wire \mem|data~1740_combout ;
wire \mem|data~824_regout ;
wire \mem|data~1739_combout ;
wire \mem|data~800_regout ;
wire \mem|data~1738_combout ;
wire \mem|data~1034 ;
wire \mem|data~1737_combout ;
wire \mem|data~1035 ;
wire \mem|data~1743_combout ;
wire \mem|data~832_regout ;
wire \mem|data~1742_combout ;
wire \mem|data~1036 ;
wire \mem|data~1744_combout ;
wire \mem|data~856_regout ;
wire \mem|data~1741_combout ;
wire \mem|data~1037 ;
wire \mem|data~1748_combout ;
wire \mem|data~792_regout ;
wire \mem|data~1747_combout ;
wire \mem|data~768_regout ;
wire \mem|data~1746_combout ;
wire \mem|data~1038 ;
wire \mem|data~1745_combout ;
wire \mem|data~1039 ;
wire \mem|data~1040_combout ;
wire \mem|data~1752_combout ;
wire \mem|data~888_regout ;
wire \mem|data~1751_combout ;
wire \mem|data~864_regout ;
wire \mem|data~1750_combout ;
wire \mem|data~1041 ;
wire \mem|data~1749_combout ;
wire \mem|data~1042 ;
wire \mem|data~1043_combout ;
wire \mem|data~1054_combout ;
wire \mem|data~1065_combout ;
wire \mem|data~1785_combout ;
wire \mem|data~1838_combout ;
wire \mem|data~488_regout ;
wire \mem|data~1837_combout ;
wire \mem|data~392_regout ;
wire \mem|data~1836_combout ;
wire \mem|data~1097 ;
wire \mem|data~1835_combout ;
wire \mem|data~1098 ;
wire \mem|data~1850_combout ;
wire \mem|data~504_regout ;
wire \mem|data~1849_combout ;
wire \mem|data~408_regout ;
wire \mem|data~1848_combout ;
wire \mem|data~1104 ;
wire \mem|data~1847_combout ;
wire \mem|data~1105 ;
wire \mem|data~1845_combout ;
wire \mem|data~384_regout ;
wire \mem|data~1844_combout ;
wire \mem|data~1101 ;
wire \mem|data~1846_combout ;
wire \mem|data~480_regout ;
wire \mem|data~1843_combout ;
wire \mem|data~1102 ;
wire \mem|data~1842_combout ;
wire \mem|data~496_regout ;
wire \mem|data~1841_combout ;
wire \mem|data~400_regout ;
wire \mem|data~1840_combout ;
wire \mem|data~1099 ;
wire \mem|data~1839_combout ;
wire \mem|data~1100 ;
wire \mem|data~1103_combout ;
wire \mem|data~1106_combout ;
wire \mem|data~1789_combout ;
wire \mem|data~312_regout ;
wire \mem|data~1788_combout ;
wire \mem|data~288_regout ;
wire \mem|data~1787_combout ;
wire \mem|data~1066 ;
wire \mem|data~1786_combout ;
wire \mem|data~1067 ;
wire \mem|data~1797_combout ;
wire \mem|data~280_regout ;
wire \mem|data~1796_combout ;
wire \mem|data~256_regout ;
wire \mem|data~1795_combout ;
wire \mem|data~1070 ;
wire \mem|data~1794_combout ;
wire \mem|data~1071 ;
wire \mem|data~1793_combout ;
wire \mem|data~344_regout ;
wire \mem|data~1792_combout ;
wire \mem|data~320_regout ;
wire \mem|data~1791_combout ;
wire \mem|data~1068 ;
wire \mem|data~1790_combout ;
wire \mem|data~1069 ;
wire \mem|data~1072_combout ;
wire \mem|data~1801_combout ;
wire \mem|data~376_regout ;
wire \mem|data~1800_combout ;
wire \mem|data~352_regout ;
wire \mem|data~1799_combout ;
wire \mem|data~1073 ;
wire \mem|data~1798_combout ;
wire \mem|data~1074 ;
wire \mem|data~1075_combout ;
wire \mem|data~1802_combout ;
wire \mem|data~1834_combout ;
wire \mem|data~120_regout ;
wire \mem|data~1833_combout ;
wire \mem|data~96_regout ;
wire \mem|data~1832_combout ;
wire \mem|data~1093 ;
wire \mem|data~1831_combout ;
wire \mem|data~1094 ;
wire \mem|data~1826_combout ;
wire \mem|data~56_regout ;
wire \mem|data~1825_combout ;
wire \mem|data~32_regout ;
wire \mem|data~1824_combout ;
wire \mem|data~1088 ;
wire \mem|data~1823_combout ;
wire \mem|data~1089 ;
wire \mem|data~1830_combout ;
wire \mem|data~24_regout ;
wire \mem|data~1829_combout ;
wire \mem|data~0_regout ;
wire \mem|data~1828_combout ;
wire \mem|data~1090 ;
wire \mem|data~1827_combout ;
wire \mem|data~1091 ;
wire \mem|data~1092_combout ;
wire \mem|data~1822_combout ;
wire \mem|data~88_regout ;
wire \mem|data~1821_combout ;
wire \mem|data~64_regout ;
wire \mem|data~1820_combout ;
wire \mem|data~1086 ;
wire \mem|data~1819_combout ;
wire \mem|data~1087 ;
wire \mem|data~1095_combout ;
wire \mem|data~1818_combout ;
wire \mem|data~248_regout ;
wire \mem|data~1817_combout ;
wire \mem|data~152_regout ;
wire \mem|data~1816_combout ;
wire \mem|data~1083 ;
wire \mem|data~1815_combout ;
wire \mem|data~1084 ;
wire \mem|data~1806_combout ;
wire \mem|data~240_regout ;
wire \mem|data~1805_combout ;
wire \mem|data~144_regout ;
wire \mem|data~1804_combout ;
wire \mem|data~1076 ;
wire \mem|data~1803_combout ;
wire \mem|data~1077 ;
wire \mem|data~1814_combout ;
wire \mem|data~224_regout ;
wire \mem|data~1813_combout ;
wire \mem|data~128_regout ;
wire \mem|data~1812_combout ;
wire \mem|data~1080 ;
wire \mem|data~1811_combout ;
wire \mem|data~1081 ;
wire \mem|data~1810_combout ;
wire \mem|data~232_regout ;
wire \mem|data~1809_combout ;
wire \mem|data~136_regout ;
wire \mem|data~1808_combout ;
wire \mem|data~1078 ;
wire \mem|data~1807_combout ;
wire \mem|data~1079 ;
wire \mem|data~1082_combout ;
wire \mem|data~1085_combout ;
wire \mem|data~1096_combout ;
wire \mem|data~1107_combout ;
wire \alu|Mult0|auto_generated|op_5~7 ;
wire \alu|Mult0|auto_generated|op_5~7COUT1_41 ;
wire \alu|Mult0|auto_generated|op_5~0_combout ;
wire \alu|Mux6~2_combout ;
wire \alu|res~0_combout ;
wire \alu|Add0~40_combout ;
wire \alu|Add0~7 ;
wire \alu|Add0~7COUT1_55 ;
wire \alu|Add0~0_combout ;
wire \alu|Mux6~0_combout ;
wire \alu|Mux6~1_combout ;
wire \alu|Mux6~3 ;
wire \mem|data~313_regout ;
wire \mem|data~289_regout ;
wire \mem|data~1151 ;
wire \mem|data~1152 ;
wire \mem|data~377_regout ;
wire \mem|data~353_regout ;
wire \mem|data~1158 ;
wire \mem|data~1159 ;
wire \mem|data~281_regout ;
wire \mem|data~257_regout ;
wire \mem|data~1155 ;
wire \mem|data~1156 ;
wire \mem|data~345_regout ;
wire \mem|data~321_regout ;
wire \mem|data~1153 ;
wire \mem|data~1154 ;
wire \mem|data~1157_combout ;
wire \mem|data~1160_combout ;
wire \mem|data~505_regout ;
wire \mem|data~409_regout ;
wire \mem|data~1189 ;
wire \mem|data~1190 ;
wire \mem|data~489_regout ;
wire \mem|data~393_regout ;
wire \mem|data~1182 ;
wire \mem|data~1183 ;
wire \mem|data~481_regout ;
wire \mem|data~385_regout ;
wire \mem|data~1186 ;
wire \mem|data~1187 ;
wire \mem|data~497_regout ;
wire \mem|data~401_regout ;
wire \mem|data~1184 ;
wire \mem|data~1185 ;
wire \mem|data~1188_combout ;
wire \mem|data~1191_combout ;
wire \mem|data~121_regout ;
wire \mem|data~97_regout ;
wire \mem|data~1178 ;
wire \mem|data~1179 ;
wire \mem|data~89_regout ;
wire \mem|data~65_regout ;
wire \mem|data~1171 ;
wire \mem|data~1172 ;
wire \mem|data~25_regout ;
wire \mem|data~1_regout ;
wire \mem|data~1175 ;
wire \mem|data~1176 ;
wire \mem|data~57_regout ;
wire \mem|data~33_regout ;
wire \mem|data~1173 ;
wire \mem|data~1174 ;
wire \mem|data~1177_combout ;
wire \mem|data~1180_combout ;
wire \mem|data~241_regout ;
wire \mem|data~145_regout ;
wire \mem|data~1161 ;
wire \mem|data~1162 ;
wire \mem|data~249_regout ;
wire \mem|data~153_regout ;
wire \mem|data~1168 ;
wire \mem|data~1169 ;
wire \mem|data~233_regout ;
wire \mem|data~137_regout ;
wire \mem|data~1163 ;
wire \mem|data~1164 ;
wire \mem|data~225_regout ;
wire \mem|data~129_regout ;
wire \mem|data~1165 ;
wire \mem|data~1166 ;
wire \mem|data~1167_combout ;
wire \mem|data~1170_combout ;
wire \mem|data~1181_combout ;
wire \mem|data~1192_combout ;
wire \mem|data~665_regout ;
wire \mem|data~1116 ;
wire \mem|data~761_regout ;
wire \mem|data~1117 ;
wire \mem|data~753_regout ;
wire \mem|data~657_regout ;
wire \mem|data~1109 ;
wire \mem|data~1110 ;
wire \mem|data~745_regout ;
wire \mem|data~649_regout ;
wire \mem|data~1111 ;
wire \mem|data~1112 ;
wire \mem|data~737_regout ;
wire \mem|data~641_regout ;
wire \mem|data~1113 ;
wire \mem|data~1114 ;
wire \mem|data~1115_combout ;
wire \mem|data~1118_combout ;
wire \mem|data~1001_regout ;
wire \mem|data~905_regout ;
wire \mem|data~1140 ;
wire \mem|data~1141 ;
wire \mem|data~1017_regout ;
wire \mem|data~921_regout ;
wire \mem|data~1147 ;
wire \mem|data~1148 ;
wire \mem|data~1009_regout ;
wire \mem|data~913_regout ;
wire \mem|data~1142 ;
wire \mem|data~1143 ;
wire \mem|data~993_regout ;
wire \mem|data~897_regout ;
wire \mem|data~1144 ;
wire \mem|data~1145 ;
wire \mem|data~1146_combout ;
wire \mem|data~1149_combout ;
wire \mem|data~825_regout ;
wire \mem|data~801_regout ;
wire \mem|data~1119 ;
wire \mem|data~1120 ;
wire \mem|data~857_regout ;
wire \mem|data~833_regout ;
wire \mem|data~1121 ;
wire \mem|data~1122 ;
wire \mem|data~793_regout ;
wire \mem|data~769_regout ;
wire \mem|data~1123 ;
wire \mem|data~1124 ;
wire \mem|data~1125_combout ;
wire \mem|data~889_regout ;
wire \mem|data~865_regout ;
wire \mem|data~1126 ;
wire \mem|data~1127 ;
wire \mem|data~1128_combout ;
wire \mem|data~633_regout ;
wire \mem|data~609_regout ;
wire \mem|data~1136 ;
wire \mem|data~1137 ;
wire \mem|data~601_regout ;
wire \mem|data~577_regout ;
wire \mem|data~1129 ;
wire \mem|data~1130 ;
wire \mem|data~569_regout ;
wire \mem|data~545_regout ;
wire \mem|data~1131 ;
wire \mem|data~1132 ;
wire \mem|data~537_regout ;
wire \mem|data~513_regout ;
wire \mem|data~1133 ;
wire \mem|data~1134 ;
wire \mem|data~1135_combout ;
wire \mem|data~1138_combout ;
wire \mem|data~1139_combout ;
wire \mem|data~1150_combout ;
wire \alu|Add0~48_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~2COUT1_56 ;
wire \alu|Add0~15_combout ;
wire \alu|res~3_combout ;
wire \alu|Mux5~0_combout ;
wire \alu|Mux5~1_combout ;
wire \alu|Mult0|auto_generated|cs2a[0]~COUT ;
wire \alu|Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ;
wire \alu|Mult0|auto_generated|cs1a[0]~COUT ;
wire \alu|Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ;
wire \alu|Mult0|auto_generated|op_1~5_combout ;
wire \alu|Mult0|auto_generated|op_5~2 ;
wire \alu|Mult0|auto_generated|op_5~2COUT1_42 ;
wire \alu|Mult0|auto_generated|op_5~15_combout ;
wire \alu|Mux5~2_combout ;
wire \alu|Mux5~3 ;
wire \mem|data~250_regout ;
wire \mem|data~154_regout ;
wire \mem|data~1253 ;
wire \mem|data~1254 ;
wire \mem|data~242_regout ;
wire \mem|data~146_regout ;
wire \mem|data~1246 ;
wire \mem|data~1247 ;
wire \mem|data~226_regout ;
wire \mem|data~130_regout ;
wire \mem|data~1250 ;
wire \mem|data~1251 ;
wire \mem|data~234_regout ;
wire \mem|data~138_regout ;
wire \mem|data~1248 ;
wire \mem|data~1249 ;
wire \mem|data~1252_combout ;
wire \mem|data~1255_combout ;
wire \mem|data~122_regout ;
wire \mem|data~98_regout ;
wire \mem|data~1263 ;
wire \mem|data~1264 ;
wire \mem|data~90_regout ;
wire \mem|data~66_regout ;
wire \mem|data~1256 ;
wire \mem|data~1257 ;
wire \mem|data~58_regout ;
wire \mem|data~34_regout ;
wire \mem|data~1258 ;
wire \mem|data~1259 ;
wire \mem|data~26_regout ;
wire \mem|data~2_regout ;
wire \mem|data~1260 ;
wire \mem|data~1261 ;
wire \mem|data~1262_combout ;
wire \mem|data~1265_combout ;
wire \mem|data~1266_combout ;
wire \mem|data~314_regout ;
wire \mem|data~290_regout ;
wire \mem|data~1236 ;
wire \mem|data~1237 ;
wire \mem|data~378_regout ;
wire \mem|data~354_regout ;
wire \mem|data~1243 ;
wire \mem|data~1244 ;
wire \mem|data~282_regout ;
wire \mem|data~258_regout ;
wire \mem|data~1240 ;
wire \mem|data~1241 ;
wire \mem|data~346_regout ;
wire \mem|data~322_regout ;
wire \mem|data~1238 ;
wire \mem|data~1239 ;
wire \mem|data~1242_combout ;
wire \mem|data~1245_combout ;
wire \mem|data~410_regout ;
wire \mem|data~1274 ;
wire \mem|data~506_regout ;
wire \mem|data~1275 ;
wire \mem|data~490_regout ;
wire \mem|data~394_regout ;
wire \mem|data~1267 ;
wire \mem|data~1268 ;
wire \mem|data~498_regout ;
wire \mem|data~402_regout ;
wire \mem|data~1269 ;
wire \mem|data~1270 ;
wire \mem|data~482_regout ;
wire \mem|data~386_regout ;
wire \mem|data~1271 ;
wire \mem|data~1272 ;
wire \mem|data~1273_combout ;
wire \mem|data~1276_combout ;
wire \mem|data~1277_combout ;
wire \mem|data~1018_regout ;
wire \mem|data~922_regout ;
wire \mem|data~1232 ;
wire \mem|data~1233 ;
wire \mem|data~1002_regout ;
wire \mem|data~906_regout ;
wire \mem|data~1225 ;
wire \mem|data~1226 ;
wire \mem|data~1010_regout ;
wire \mem|data~914_regout ;
wire \mem|data~1227 ;
wire \mem|data~1228 ;
wire \mem|data~994_regout ;
wire \mem|data~898_regout ;
wire \mem|data~1229 ;
wire \mem|data~1230 ;
wire \mem|data~1231_combout ;
wire \mem|data~1234_combout ;
wire \mem|data~826_regout ;
wire \mem|data~802_regout ;
wire \mem|data~1204 ;
wire \mem|data~1205 ;
wire \mem|data~890_regout ;
wire \mem|data~866_regout ;
wire \mem|data~1211 ;
wire \mem|data~1212 ;
wire \mem|data~858_regout ;
wire \mem|data~834_regout ;
wire \mem|data~1206 ;
wire \mem|data~1207 ;
wire \mem|data~794_regout ;
wire \mem|data~770_regout ;
wire \mem|data~1208 ;
wire \mem|data~1209 ;
wire \mem|data~1210_combout ;
wire \mem|data~1213_combout ;
wire \mem|data~634_regout ;
wire \mem|data~610_regout ;
wire \mem|data~1221 ;
wire \mem|data~1222 ;
wire \mem|data~602_regout ;
wire \mem|data~578_regout ;
wire \mem|data~1214 ;
wire \mem|data~1215 ;
wire \mem|data~538_regout ;
wire \mem|data~514_regout ;
wire \mem|data~1218 ;
wire \mem|data~1219 ;
wire \mem|data~570_regout ;
wire \mem|data~546_regout ;
wire \mem|data~1216 ;
wire \mem|data~1217 ;
wire \mem|data~1220_combout ;
wire \mem|data~1223_combout ;
wire \mem|data~1224_combout ;
wire \mem|data~762_regout ;
wire \mem|data~666_regout ;
wire \mem|data~1201 ;
wire \mem|data~1202 ;
wire \mem|data~754_regout ;
wire \mem|data~658_regout ;
wire \mem|data~1194 ;
wire \mem|data~1195 ;
wire \mem|data~738_regout ;
wire \mem|data~642_regout ;
wire \mem|data~1198 ;
wire \mem|data~1199 ;
wire \mem|data~746_regout ;
wire \mem|data~650_regout ;
wire \mem|data~1196 ;
wire \mem|data~1197 ;
wire \mem|data~1200_combout ;
wire \mem|data~1203_combout ;
wire \mem|data~1235_combout ;
wire \alu|res~4_combout ;
wire \alu|Add0~49_combout ;
wire \alu|Add0~17 ;
wire \alu|Add0~17COUT1_57 ;
wire \alu|Add0~20_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Mux4~1_combout ;
wire \alu|Mult0|auto_generated|op_1~7 ;
wire \alu|Mult0|auto_generated|op_1~7COUT1_31 ;
wire \alu|Mult0|auto_generated|op_1~10_combout ;
wire \alu|Mult0|auto_generated|op_5~17 ;
wire \alu|Mult0|auto_generated|op_5~17COUT1_43 ;
wire \alu|Mult0|auto_generated|op_5~20_combout ;
wire \alu|Mux4~2_combout ;
wire \alu|Mux4~3 ;
wire \mem|data~491_regout ;
wire \mem|data~395_regout ;
wire \mem|data~1352 ;
wire \mem|data~1353 ;
wire \mem|data~507_regout ;
wire \mem|data~411_regout ;
wire \mem|data~1359 ;
wire \mem|data~1360 ;
wire \mem|data~499_regout ;
wire \mem|data~403_regout ;
wire \mem|data~1354 ;
wire \mem|data~1355 ;
wire \mem|data~483_regout ;
wire \mem|data~387_regout ;
wire \mem|data~1356 ;
wire \mem|data~1357 ;
wire \mem|data~1358_combout ;
wire \mem|data~1361_combout ;
wire \mem|data~379_regout ;
wire \mem|data~355_regout ;
wire \mem|data~1328 ;
wire \mem|data~1329 ;
wire \mem|data~315_regout ;
wire \mem|data~291_regout ;
wire \mem|data~1321 ;
wire \mem|data~1322 ;
wire \mem|data~347_regout ;
wire \mem|data~323_regout ;
wire \mem|data~1323 ;
wire \mem|data~1324 ;
wire \mem|data~283_regout ;
wire \mem|data~259_regout ;
wire \mem|data~1325 ;
wire \mem|data~1326 ;
wire \mem|data~1327_combout ;
wire \mem|data~1330_combout ;
wire \mem|data~243_regout ;
wire \mem|data~147_regout ;
wire \mem|data~1331 ;
wire \mem|data~1332 ;
wire \mem|data~251_regout ;
wire \mem|data~155_regout ;
wire \mem|data~1338 ;
wire \mem|data~1339 ;
wire \mem|data~235_regout ;
wire \mem|data~139_regout ;
wire \mem|data~1333 ;
wire \mem|data~1334 ;
wire \mem|data~227_regout ;
wire \mem|data~131_regout ;
wire \mem|data~1335 ;
wire \mem|data~1336 ;
wire \mem|data~1337_combout ;
wire \mem|data~1340_combout ;
wire \mem|data~91_regout ;
wire \mem|data~67_regout ;
wire \mem|data~1341 ;
wire \mem|data~1342 ;
wire \mem|data~123_regout ;
wire \mem|data~99_regout ;
wire \mem|data~1348 ;
wire \mem|data~1349 ;
wire \mem|data~27_regout ;
wire \mem|data~3_regout ;
wire \mem|data~1345 ;
wire \mem|data~1346 ;
wire \mem|data~59_regout ;
wire \mem|data~35_regout ;
wire \mem|data~1343 ;
wire \mem|data~1344 ;
wire \mem|data~1347_combout ;
wire \mem|data~1350_combout ;
wire \mem|data~1351_combout ;
wire \mem|data~1362_combout ;
wire \mem|data~1003_regout ;
wire \mem|data~907_regout ;
wire \mem|data~1310 ;
wire \mem|data~1311 ;
wire \mem|data~1019_regout ;
wire \mem|data~923_regout ;
wire \mem|data~1317 ;
wire \mem|data~1318 ;
wire \mem|data~995_regout ;
wire \mem|data~899_regout ;
wire \mem|data~1314 ;
wire \mem|data~1315 ;
wire \mem|data~1011_regout ;
wire \mem|data~915_regout ;
wire \mem|data~1312 ;
wire \mem|data~1313 ;
wire \mem|data~1316_combout ;
wire \mem|data~1319_combout ;
wire \mem|data~827_regout ;
wire \mem|data~803_regout ;
wire \mem|data~1289 ;
wire \mem|data~1290 ;
wire \mem|data~891_regout ;
wire \mem|data~867_regout ;
wire \mem|data~1296 ;
wire \mem|data~1297 ;
wire \mem|data~859_regout ;
wire \mem|data~835_regout ;
wire \mem|data~1291 ;
wire \mem|data~1292 ;
wire \mem|data~795_regout ;
wire \mem|data~771_regout ;
wire \mem|data~1293 ;
wire \mem|data~1294 ;
wire \mem|data~1295_combout ;
wire \mem|data~1298_combout ;
wire \mem|data~603_regout ;
wire \mem|data~579_regout ;
wire \mem|data~1299 ;
wire \mem|data~1300 ;
wire \mem|data~635_regout ;
wire \mem|data~611_regout ;
wire \mem|data~1306 ;
wire \mem|data~1307 ;
wire \mem|data~539_regout ;
wire \mem|data~515_regout ;
wire \mem|data~1303 ;
wire \mem|data~1304 ;
wire \mem|data~571_regout ;
wire \mem|data~547_regout ;
wire \mem|data~1301 ;
wire \mem|data~1302 ;
wire \mem|data~1305_combout ;
wire \mem|data~1308_combout ;
wire \mem|data~1309_combout ;
wire \mem|data~763_regout ;
wire \mem|data~667_regout ;
wire \mem|data~1286 ;
wire \mem|data~1287 ;
wire \mem|data~755_regout ;
wire \mem|data~659_regout ;
wire \mem|data~1279 ;
wire \mem|data~1280 ;
wire \mem|data~747_regout ;
wire \mem|data~651_regout ;
wire \mem|data~1281 ;
wire \mem|data~1282 ;
wire \mem|data~739_regout ;
wire \mem|data~643_regout ;
wire \mem|data~1283 ;
wire \mem|data~1284 ;
wire \mem|data~1285_combout ;
wire \mem|data~1288_combout ;
wire \mem|data~1320_combout ;
wire \alu|Mult0|auto_generated|cs1a[1]~COUT ;
wire \alu|Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ;
wire \alu|Mult0|auto_generated|op_2~0_combout ;
wire \alu|Mult0|auto_generated|cs2a[1]~COUT ;
wire \alu|Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ;
wire \alu|Mult0|auto_generated|op_1~12 ;
wire \alu|Mult0|auto_generated|op_1~12COUT1_32 ;
wire \alu|Mult0|auto_generated|op_1~0_combout ;
wire \alu|Mult0|auto_generated|op_5~22 ;
wire \alu|Mult0|auto_generated|op_5~22COUT1_44 ;
wire \alu|Mult0|auto_generated|op_5~10_combout ;
wire \alu|Mux3~2_combout ;
wire \alu|res~2_combout ;
wire \alu|Add0~47_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~10_combout ;
wire \alu|Mux3~0_combout ;
wire \alu|Mux3~1_combout ;
wire \alu|Mux3~3 ;
wire \mem|data~508_regout ;
wire \mem|data~412_regout ;
wire \mem|data~1444 ;
wire \mem|data~1445 ;
wire \mem|data~492_regout ;
wire \mem|data~396_regout ;
wire \mem|data~1437 ;
wire \mem|data~1438 ;
wire \mem|data~500_regout ;
wire \mem|data~404_regout ;
wire \mem|data~1439 ;
wire \mem|data~1440 ;
wire \mem|data~484_regout ;
wire \mem|data~388_regout ;
wire \mem|data~1441 ;
wire \mem|data~1442 ;
wire \mem|data~1443_combout ;
wire \mem|data~1446_combout ;
wire \mem|data~316_regout ;
wire \mem|data~292_regout ;
wire \mem|data~1406 ;
wire \mem|data~1407 ;
wire \mem|data~380_regout ;
wire \mem|data~356_regout ;
wire \mem|data~1413 ;
wire \mem|data~1414 ;
wire \mem|data~284_regout ;
wire \mem|data~260_regout ;
wire \mem|data~1410 ;
wire \mem|data~1411 ;
wire \mem|data~348_regout ;
wire \mem|data~324_regout ;
wire \mem|data~1408 ;
wire \mem|data~1409 ;
wire \mem|data~1412_combout ;
wire \mem|data~1415_combout ;
wire \mem|data~244_regout ;
wire \mem|data~148_regout ;
wire \mem|data~1416 ;
wire \mem|data~1417 ;
wire \mem|data~252_regout ;
wire \mem|data~156_regout ;
wire \mem|data~1423 ;
wire \mem|data~1424 ;
wire \mem|data~228_regout ;
wire \mem|data~132_regout ;
wire \mem|data~1420 ;
wire \mem|data~1421 ;
wire \mem|data~236_regout ;
wire \mem|data~140_regout ;
wire \mem|data~1418 ;
wire \mem|data~1419 ;
wire \mem|data~1422_combout ;
wire \mem|data~1425_combout ;
wire \mem|data~92_regout ;
wire \mem|data~68_regout ;
wire \mem|data~1426 ;
wire \mem|data~1427 ;
wire \mem|data~124_regout ;
wire \mem|data~100_regout ;
wire \mem|data~1433 ;
wire \mem|data~1434 ;
wire \mem|data~60_regout ;
wire \mem|data~36_regout ;
wire \mem|data~1428 ;
wire \mem|data~1429 ;
wire \mem|data~28_regout ;
wire \mem|data~4_regout ;
wire \mem|data~1430 ;
wire \mem|data~1431 ;
wire \mem|data~1432_combout ;
wire \mem|data~1435_combout ;
wire \mem|data~1436_combout ;
wire \mem|data~1447_combout ;
wire \mem|data~636_regout ;
wire \mem|data~612_regout ;
wire \mem|data~1391 ;
wire \mem|data~1392 ;
wire \mem|data~604_regout ;
wire \mem|data~580_regout ;
wire \mem|data~1384 ;
wire \mem|data~1385 ;
wire \mem|data~540_regout ;
wire \mem|data~516_regout ;
wire \mem|data~1388 ;
wire \mem|data~1389 ;
wire \mem|data~572_regout ;
wire \mem|data~548_regout ;
wire \mem|data~1386 ;
wire \mem|data~1387 ;
wire \mem|data~1390_combout ;
wire \mem|data~1393_combout ;
wire \mem|data~828_regout ;
wire \mem|data~804_regout ;
wire \mem|data~1374 ;
wire \mem|data~1375 ;
wire \mem|data~892_regout ;
wire \mem|data~868_regout ;
wire \mem|data~1381 ;
wire \mem|data~1382 ;
wire \mem|data~796_regout ;
wire \mem|data~772_regout ;
wire \mem|data~1378 ;
wire \mem|data~1379 ;
wire \mem|data~860_regout ;
wire \mem|data~836_regout ;
wire \mem|data~1376 ;
wire \mem|data~1377 ;
wire \mem|data~1380_combout ;
wire \mem|data~1383_combout ;
wire \mem|data~1394_combout ;
wire \mem|data~764_regout ;
wire \mem|data~668_regout ;
wire \mem|data~1371 ;
wire \mem|data~1372 ;
wire \mem|data~756_regout ;
wire \mem|data~660_regout ;
wire \mem|data~1364 ;
wire \mem|data~1365 ;
wire \mem|data~748_regout ;
wire \mem|data~652_regout ;
wire \mem|data~1366 ;
wire \mem|data~1367 ;
wire \mem|data~740_regout ;
wire \mem|data~644_regout ;
wire \mem|data~1368 ;
wire \mem|data~1369 ;
wire \mem|data~1370_combout ;
wire \mem|data~1373_combout ;
wire \mem|data~1004_regout ;
wire \mem|data~908_regout ;
wire \mem|data~1395 ;
wire \mem|data~1396 ;
wire \mem|data~1020_regout ;
wire \mem|data~924_regout ;
wire \mem|data~1402 ;
wire \mem|data~1403 ;
wire \mem|data~1012_regout ;
wire \mem|data~916_regout ;
wire \mem|data~1397 ;
wire \mem|data~1398 ;
wire \mem|data~996_regout ;
wire \mem|data~900_regout ;
wire \mem|data~1399 ;
wire \mem|data~1400 ;
wire \mem|data~1401_combout ;
wire \mem|data~1404_combout ;
wire \mem|data~1405_combout ;
wire \alu|Add0~52_combout ;
wire \alu|Add0~12 ;
wire \alu|Add0~12COUT1_58 ;
wire \alu|Add0~35_combout ;
wire \alu|res~7_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Mux2~1_combout ;
wire \alu|Mult0|auto_generated|op_2~2 ;
wire \alu|Mult0|auto_generated|op_2~2COUT1_21 ;
wire \alu|Mult0|auto_generated|op_2~15_combout ;
wire \alu|Mult0|auto_generated|op_1~2 ;
wire \alu|Mult0|auto_generated|op_1~25_combout ;
wire \alu|Mult0|auto_generated|op_5~12 ;
wire \alu|Mult0|auto_generated|op_5~35_combout ;
wire \alu|Mux2~2_combout ;
wire \alu|Mux2~3 ;
wire \mem|data~1021_regout ;
wire \mem|data~925_regout ;
wire \mem|data~1487 ;
wire \mem|data~1488 ;
wire \mem|data~1005_regout ;
wire \mem|data~909_regout ;
wire \mem|data~1480 ;
wire \mem|data~1481 ;
wire \mem|data~997_regout ;
wire \mem|data~901_regout ;
wire \mem|data~1484 ;
wire \mem|data~1485 ;
wire \mem|data~1013_regout ;
wire \mem|data~917_regout ;
wire \mem|data~1482 ;
wire \mem|data~1483 ;
wire \mem|data~1486_combout ;
wire \mem|data~1489_combout ;
wire \mem|data~765_regout ;
wire \mem|data~669_regout ;
wire \mem|data~1456 ;
wire \mem|data~1457 ;
wire \mem|data~757_regout ;
wire \mem|data~661_regout ;
wire \mem|data~1449 ;
wire \mem|data~1450 ;
wire \mem|data~749_regout ;
wire \mem|data~653_regout ;
wire \mem|data~1451 ;
wire \mem|data~1452 ;
wire \mem|data~741_regout ;
wire \mem|data~645_regout ;
wire \mem|data~1453 ;
wire \mem|data~1454 ;
wire \mem|data~1455_combout ;
wire \mem|data~1458_combout ;
wire \mem|data~605_regout ;
wire \mem|data~581_regout ;
wire \mem|data~1469 ;
wire \mem|data~1470 ;
wire \mem|data~637_regout ;
wire \mem|data~613_regout ;
wire \mem|data~1476 ;
wire \mem|data~1477 ;
wire \mem|data~541_regout ;
wire \mem|data~517_regout ;
wire \mem|data~1473 ;
wire \mem|data~1474 ;
wire \mem|data~573_regout ;
wire \mem|data~549_regout ;
wire \mem|data~1471 ;
wire \mem|data~1472 ;
wire \mem|data~1475_combout ;
wire \mem|data~1478_combout ;
wire \mem|data~893_regout ;
wire \mem|data~869_regout ;
wire \mem|data~1466 ;
wire \mem|data~1467 ;
wire \mem|data~829_regout ;
wire \mem|data~805_regout ;
wire \mem|data~1459 ;
wire \mem|data~1460 ;
wire \mem|data~797_regout ;
wire \mem|data~773_regout ;
wire \mem|data~1463 ;
wire \mem|data~1464 ;
wire \mem|data~861_regout ;
wire \mem|data~837_regout ;
wire \mem|data~1461 ;
wire \mem|data~1462 ;
wire \mem|data~1465_combout ;
wire \mem|data~1468_combout ;
wire \mem|data~1479_combout ;
wire \mem|data~1490_combout ;
wire \mem|data~493_regout ;
wire \mem|data~397_regout ;
wire \mem|data~1522 ;
wire \mem|data~1523 ;
wire \mem|data~509_regout ;
wire \mem|data~413_regout ;
wire \mem|data~1529 ;
wire \mem|data~1530 ;
wire \mem|data~485_regout ;
wire \mem|data~389_regout ;
wire \mem|data~1526 ;
wire \mem|data~1527 ;
wire \mem|data~501_regout ;
wire \mem|data~405_regout ;
wire \mem|data~1524 ;
wire \mem|data~1525 ;
wire \mem|data~1528_combout ;
wire \mem|data~1531_combout ;
wire \mem|data~317_regout ;
wire \mem|data~293_regout ;
wire \mem|data~1491 ;
wire \mem|data~1492 ;
wire \mem|data~285_regout ;
wire \mem|data~261_regout ;
wire \mem|data~1495 ;
wire \mem|data~1496 ;
wire \mem|data~349_regout ;
wire \mem|data~325_regout ;
wire \mem|data~1493 ;
wire \mem|data~1494 ;
wire \mem|data~1497_combout ;
wire \mem|data~381_regout ;
wire \mem|data~357_regout ;
wire \mem|data~1498 ;
wire \mem|data~1499 ;
wire \mem|data~1500_combout ;
wire \mem|data~253_regout ;
wire \mem|data~157_regout ;
wire \mem|data~1508 ;
wire \mem|data~1509 ;
wire \mem|data~245_regout ;
wire \mem|data~149_regout ;
wire \mem|data~1501 ;
wire \mem|data~1502 ;
wire \mem|data~229_regout ;
wire \mem|data~133_regout ;
wire \mem|data~1505 ;
wire \mem|data~1506 ;
wire \mem|data~237_regout ;
wire \mem|data~141_regout ;
wire \mem|data~1503 ;
wire \mem|data~1504 ;
wire \mem|data~1507_combout ;
wire \mem|data~1510_combout ;
wire \mem|data~125_regout ;
wire \mem|data~101_regout ;
wire \mem|data~1518 ;
wire \mem|data~1519 ;
wire \mem|data~93_regout ;
wire \mem|data~69_regout ;
wire \mem|data~1511 ;
wire \mem|data~1512 ;
wire \mem|data~61_regout ;
wire \mem|data~37_regout ;
wire \mem|data~1513 ;
wire \mem|data~1514 ;
wire \mem|data~29_regout ;
wire \mem|data~5_regout ;
wire \mem|data~1515 ;
wire \mem|data~1516 ;
wire \mem|data~1517_combout ;
wire \mem|data~1520_combout ;
wire \mem|data~1521_combout ;
wire \mem|data~1532_combout ;
wire \alu|Mult0|auto_generated|cs2a[2]~COUT ;
wire \alu|Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ;
wire \alu|Mult0|auto_generated|op_1~27 ;
wire \alu|Mult0|auto_generated|op_1~27COUT1_33 ;
wire \alu|Mult0|auto_generated|op_1~15_combout ;
wire \alu|Mult0|auto_generated|op_2~17 ;
wire \alu|Mult0|auto_generated|op_2~17COUT1_22 ;
wire \alu|Mult0|auto_generated|op_2~5_combout ;
wire \alu|Mult0|auto_generated|op_5~37 ;
wire \alu|Mult0|auto_generated|op_5~37COUT1_45 ;
wire \alu|Mult0|auto_generated|op_5~25_combout ;
wire \alu|Mux1~2_combout ;
wire \alu|Add0~50_combout ;
wire \alu|Add0~37 ;
wire \alu|Add0~37COUT1_59 ;
wire \alu|Add0~25_combout ;
wire \alu|res~5_combout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \alu|Mux1~3 ;
wire \mem|data~510_regout ;
wire \mem|data~414_regout ;
wire \mem|data~1614 ;
wire \mem|data~1615 ;
wire \mem|data~494_regout ;
wire \mem|data~398_regout ;
wire \mem|data~1607 ;
wire \mem|data~1608 ;
wire \mem|data~502_regout ;
wire \mem|data~406_regout ;
wire \mem|data~1609 ;
wire \mem|data~1610 ;
wire \mem|data~486_regout ;
wire \mem|data~390_regout ;
wire \mem|data~1611 ;
wire \mem|data~1612 ;
wire \mem|data~1613_combout ;
wire \mem|data~1616_combout ;
wire \mem|data~126_regout ;
wire \mem|data~102_regout ;
wire \mem|data~1603 ;
wire \mem|data~1604 ;
wire \mem|data~30_regout ;
wire \mem|data~6_regout ;
wire \mem|data~1600 ;
wire \mem|data~1601 ;
wire \mem|data~62_regout ;
wire \mem|data~38_regout ;
wire \mem|data~1598 ;
wire \mem|data~1599 ;
wire \mem|data~1602_combout ;
wire \mem|data~94_regout ;
wire \mem|data~70_regout ;
wire \mem|data~1596 ;
wire \mem|data~1597 ;
wire \mem|data~1605_combout ;
wire \mem|data~254_regout ;
wire \mem|data~158_regout ;
wire \mem|data~1593 ;
wire \mem|data~1594 ;
wire \mem|data~246_regout ;
wire \mem|data~150_regout ;
wire \mem|data~1586 ;
wire \mem|data~1587 ;
wire \mem|data~238_regout ;
wire \mem|data~142_regout ;
wire \mem|data~1588 ;
wire \mem|data~1589 ;
wire \mem|data~230_regout ;
wire \mem|data~134_regout ;
wire \mem|data~1590 ;
wire \mem|data~1591 ;
wire \mem|data~1592_combout ;
wire \mem|data~1595_combout ;
wire \mem|data~1606_combout ;
wire \mem|data~318_regout ;
wire \mem|data~294_regout ;
wire \mem|data~1576 ;
wire \mem|data~1577 ;
wire \mem|data~286_regout ;
wire \mem|data~262_regout ;
wire \mem|data~1580 ;
wire \mem|data~1581 ;
wire \mem|data~350_regout ;
wire \mem|data~326_regout ;
wire \mem|data~1578 ;
wire \mem|data~1579 ;
wire \mem|data~1582_combout ;
wire \mem|data~382_regout ;
wire \mem|data~358_regout ;
wire \mem|data~1583 ;
wire \mem|data~1584 ;
wire \mem|data~1585_combout ;
wire \mem|data~1617_combout ;
wire \mem|data~1022_regout ;
wire \mem|data~926_regout ;
wire \mem|data~1572 ;
wire \mem|data~1573 ;
wire \mem|data~1006_regout ;
wire \mem|data~910_regout ;
wire \mem|data~1565 ;
wire \mem|data~1566 ;
wire \mem|data~998_regout ;
wire \mem|data~902_regout ;
wire \mem|data~1569 ;
wire \mem|data~1570 ;
wire \mem|data~1014_regout ;
wire \mem|data~918_regout ;
wire \mem|data~1567 ;
wire \mem|data~1568 ;
wire \mem|data~1571_combout ;
wire \mem|data~1574_combout ;
wire \mem|data~766_regout ;
wire \mem|data~670_regout ;
wire \mem|data~1541 ;
wire \mem|data~1542 ;
wire \mem|data~758_regout ;
wire \mem|data~662_regout ;
wire \mem|data~1534 ;
wire \mem|data~1535 ;
wire \mem|data~750_regout ;
wire \mem|data~654_regout ;
wire \mem|data~1536 ;
wire \mem|data~1537 ;
wire \mem|data~742_regout ;
wire \mem|data~646_regout ;
wire \mem|data~1538 ;
wire \mem|data~1539 ;
wire \mem|data~1540_combout ;
wire \mem|data~1543_combout ;
wire \mem|data~606_regout ;
wire \mem|data~582_regout ;
wire \mem|data~1554 ;
wire \mem|data~1555 ;
wire \mem|data~574_regout ;
wire \mem|data~550_regout ;
wire \mem|data~1556 ;
wire \mem|data~1557 ;
wire \mem|data~542_regout ;
wire \mem|data~518_regout ;
wire \mem|data~1558 ;
wire \mem|data~1559 ;
wire \mem|data~1560_combout ;
wire \mem|data~638_regout ;
wire \mem|data~614_regout ;
wire \mem|data~1561 ;
wire \mem|data~1562 ;
wire \mem|data~1563_combout ;
wire \mem|data~894_regout ;
wire \mem|data~870_regout ;
wire \mem|data~1551 ;
wire \mem|data~1552 ;
wire \mem|data~830_regout ;
wire \mem|data~806_regout ;
wire \mem|data~1544 ;
wire \mem|data~1545 ;
wire \mem|data~862_regout ;
wire \mem|data~838_regout ;
wire \mem|data~1546 ;
wire \mem|data~1547 ;
wire \mem|data~798_regout ;
wire \mem|data~774_regout ;
wire \mem|data~1548 ;
wire \mem|data~1549 ;
wire \mem|data~1550_combout ;
wire \mem|data~1553_combout ;
wire \mem|data~1564_combout ;
wire \mem|data~1575_combout ;
wire \alu|Mux0~6_combout ;
wire \alu|Mult0|auto_generated|cs1a[2]~COUT ;
wire \alu|Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ;
wire \alu|Mult0|auto_generated|op_2~7 ;
wire \alu|Mult0|auto_generated|op_2~7COUT1_23 ;
wire \alu|Mult0|auto_generated|op_2~10_combout ;
wire \alu|Mult0|auto_generated|op_3~0_combout ;
wire \alu|Mult0|auto_generated|op_1~17 ;
wire \alu|Mult0|auto_generated|op_1~17COUT1_34 ;
wire \alu|Mult0|auto_generated|op_1~20_combout ;
wire \alu|Mult0|auto_generated|op_5~27 ;
wire \alu|Mult0|auto_generated|op_5~27COUT1_46 ;
wire \alu|Mult0|auto_generated|op_5~30_combout ;
wire \alu|Mux0~7_combout ;
wire \alu|Add0~51_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~27COUT1_60 ;
wire \alu|Add0~30_combout ;
wire \alu|res~6_combout ;
wire \alu|Mux0~4_combout ;
wire \alu|Mux0~5_combout ;
wire \alu|Mux0~8 ;
wire \mem|data~319_regout ;
wire \mem|data~295_regout ;
wire \mem|data~1661 ;
wire \mem|data~1662 ;
wire \mem|data~383_regout ;
wire \mem|data~359_regout ;
wire \mem|data~1668 ;
wire \mem|data~1669 ;
wire \mem|data~351_regout ;
wire \mem|data~327_regout ;
wire \mem|data~1663 ;
wire \mem|data~1664 ;
wire \mem|data~287_regout ;
wire \mem|data~263_regout ;
wire \mem|data~1665 ;
wire \mem|data~1666 ;
wire \mem|data~1667_combout ;
wire \mem|data~1670_combout ;
wire \mem|data~511_regout ;
wire \mem|data~415_regout ;
wire \mem|data~1699 ;
wire \mem|data~1700 ;
wire \mem|data~495_regout ;
wire \mem|data~399_regout ;
wire \mem|data~1692 ;
wire \mem|data~1693 ;
wire \mem|data~487_regout ;
wire \mem|data~391_regout ;
wire \mem|data~1696 ;
wire \mem|data~1697 ;
wire \mem|data~503_regout ;
wire \mem|data~407_regout ;
wire \mem|data~1694 ;
wire \mem|data~1695 ;
wire \mem|data~1698_combout ;
wire \mem|data~1701_combout ;
wire \mem|data~255_regout ;
wire \mem|data~159_regout ;
wire \mem|data~1678 ;
wire \mem|data~1679 ;
wire \mem|data~247_regout ;
wire \mem|data~151_regout ;
wire \mem|data~1671 ;
wire \mem|data~1672 ;
wire \mem|data~239_regout ;
wire \mem|data~143_regout ;
wire \mem|data~1673 ;
wire \mem|data~1674 ;
wire \mem|data~231_regout ;
wire \mem|data~135_regout ;
wire \mem|data~1675 ;
wire \mem|data~1676 ;
wire \mem|data~1677_combout ;
wire \mem|data~1680_combout ;
wire \mem|data~127_regout ;
wire \mem|data~103_regout ;
wire \mem|data~1688 ;
wire \mem|data~1689 ;
wire \mem|data~95_regout ;
wire \mem|data~71_regout ;
wire \mem|data~1681 ;
wire \mem|data~1682 ;
wire \mem|data~63_regout ;
wire \mem|data~39_regout ;
wire \mem|data~1683 ;
wire \mem|data~1684 ;
wire \mem|data~31_regout ;
wire \mem|data~7_regout ;
wire \mem|data~1685 ;
wire \mem|data~1686 ;
wire \mem|data~1687_combout ;
wire \mem|data~1690_combout ;
wire \mem|data~1691_combout ;
wire \mem|data~1702_combout ;
wire \mem|data~1023_regout ;
wire \mem|data~927_regout ;
wire \mem|data~1657 ;
wire \mem|data~1658 ;
wire \mem|data~1007_regout ;
wire \mem|data~911_regout ;
wire \mem|data~1650 ;
wire \mem|data~1651 ;
wire \mem|data~999_regout ;
wire \mem|data~903_regout ;
wire \mem|data~1654 ;
wire \mem|data~1655 ;
wire \mem|data~1015_regout ;
wire \mem|data~919_regout ;
wire \mem|data~1652 ;
wire \mem|data~1653 ;
wire \mem|data~1656_combout ;
wire \mem|data~1659_combout ;
wire \mem|data~639_regout ;
wire \mem|data~615_regout ;
wire \mem|data~1646 ;
wire \mem|data~1647 ;
wire \mem|data~607_regout ;
wire \mem|data~583_regout ;
wire \mem|data~1639 ;
wire \mem|data~1640 ;
wire \mem|data~575_regout ;
wire \mem|data~551_regout ;
wire \mem|data~1641 ;
wire \mem|data~1642 ;
wire \mem|data~543_regout ;
wire \mem|data~519_regout ;
wire \mem|data~1643 ;
wire \mem|data~1644 ;
wire \mem|data~1645_combout ;
wire \mem|data~1648_combout ;
wire \mem|data~831_regout ;
wire \mem|data~807_regout ;
wire \mem|data~1629 ;
wire \mem|data~1630 ;
wire \mem|data~863_regout ;
wire \mem|data~839_regout ;
wire \mem|data~1631 ;
wire \mem|data~1632 ;
wire \mem|data~799_regout ;
wire \mem|data~775_regout ;
wire \mem|data~1633 ;
wire \mem|data~1634 ;
wire \mem|data~1635_combout ;
wire \mem|data~895_regout ;
wire \mem|data~871_regout ;
wire \mem|data~1636 ;
wire \mem|data~1637 ;
wire \mem|data~1638_combout ;
wire \mem|data~1649_combout ;
wire \mem|data~767_regout ;
wire \mem|data~671_regout ;
wire \mem|data~1626 ;
wire \mem|data~1627 ;
wire \mem|data~759_regout ;
wire \mem|data~663_regout ;
wire \mem|data~1619 ;
wire \mem|data~1620 ;
wire \mem|data~751_regout ;
wire \mem|data~655_regout ;
wire \mem|data~1621 ;
wire \mem|data~1622 ;
wire \mem|data~743_regout ;
wire \mem|data~647_regout ;
wire \mem|data~1623 ;
wire \mem|data~1624 ;
wire \mem|data~1625_combout ;
wire \mem|data~1628_combout ;
wire \mem|data~1660_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|Equal0~2_combout ;
wire [8:0] \alu|Mult0|auto_generated|le7a ;
wire [7:0] \mem|dataOut ;
wire [9:0] \alu|Mult0|auto_generated|le5a ;
wire [7:0] \b~combout ;
wire [7:0] \a~combout ;
wire [4:0] \alu|Mult0|auto_generated|cs2a ;
wire [2:0] \sel~combout ;
wire [4:0] \alu|Mult0|auto_generated|cs1a ;
wire [9:0] \alu|Mult0|auto_generated|le3a ;
wire [9:0] \alu|Mult0|auto_generated|le4a ;
wire [9:0] \alu|Mult0|auto_generated|le6a ;


// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [6]),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [4]),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [1]),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [3]),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [0]),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y13_N6
maxv_lcell \alu|Mult0|auto_generated|cs2a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|cs2a [0] = (\b~combout [0])
// \alu|Mult0|auto_generated|cs2a[0]~COUT  = CARRY(((\b~combout [1])))
// \alu|Mult0|auto_generated|cs2a[0]~COUTCOUT1_9  = CARRY(((\b~combout [1])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs2a [0]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs2a[0]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs2a[0] .lut_mask = "aacc";
defparam \alu|Mult0|auto_generated|cs2a[0] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs2a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs2a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs2a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|cs2a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N1
maxv_lcell \alu|Mult0|auto_generated|cs1a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|cs1a [0] = ((\b~combout [1]))
// \alu|Mult0|auto_generated|cs1a[0]~COUT  = CARRY(((\b~combout [1])))
// \alu|Mult0|auto_generated|cs1a[0]~COUTCOUT1_9  = CARRY(((\b~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs1a [0]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs1a[0]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs1a[0] .lut_mask = "cccc";
defparam \alu|Mult0|auto_generated|cs1a[0] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs1a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs1a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs1a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|cs1a[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [0]),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y13_N8
maxv_lcell \alu|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [0] = \alu|Mult0|auto_generated|cs1a [0] $ (((\alu|Mult0|auto_generated|cs2a [0] & (\a~combout [0]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [0]),
	.datab(\alu|Mult0|auto_generated|cs1a [0]),
	.datac(\a~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[0] .lut_mask = "6c6c";
defparam \alu|Mult0|auto_generated|le3a[0] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N0
maxv_lcell \alu|Mult0|auto_generated|op_5~5 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~5_combout  = \alu|Mult0|auto_generated|le3a [0] $ ((\alu|Mult0|auto_generated|cs1a [0]))
// \alu|Mult0|auto_generated|op_5~7  = CARRY((\alu|Mult0|auto_generated|le3a [0] & (\alu|Mult0|auto_generated|cs1a [0])))
// \alu|Mult0|auto_generated|op_5~7COUT1_41  = CARRY((\alu|Mult0|auto_generated|le3a [0] & (\alu|Mult0|auto_generated|cs1a [0])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le3a [0]),
	.datab(\alu|Mult0|auto_generated|cs1a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~7 ),
	.cout1(\alu|Mult0|auto_generated|op_5~7COUT1_41 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~5 .lut_mask = "6688";
defparam \alu|Mult0|auto_generated|op_5~5 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~5 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~5 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~5 .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|op_5~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [5]),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [7]),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|selnose[27]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  = (!\b~combout [5] & (!\b~combout [4] & (!\b~combout [6] & !\b~combout [7])))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\b~combout [6]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .lut_mask = "0001";
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|selnose[27]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [2]),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y13_N5
maxv_lcell \alu|Mux0~3 (
// Equation(s):
// \alu|Mux0~3_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (((!\b~combout [2] & !\b~combout [3]))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datab(vcc),
	.datac(\b~combout [2]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~3 .lut_mask = "000a";
defparam \alu|Mux0~3 .operation_mode = "normal";
defparam \alu|Mux0~3 .output_mode = "comb_only";
defparam \alu|Mux0~3 .register_cascade_mode = "off";
defparam \alu|Mux0~3 .sum_lutc_input = "datac";
defparam \alu|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [6]),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y13_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[9]~0_combout  = (\b~combout [1] & (!\a~combout [6] & ((\b~combout [0])))) # (!\b~combout [1] & (((!\b~combout [0]))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .lut_mask = "4433";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [7]),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  = ((\a~combout [7] & ((\alu|Div0|auto_generated|divider|divider|StageOut[9]~0_combout ) # (!\alu|Mux0~3_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~3_combout ),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[9]~0_combout ),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .lut_mask = "f500";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[9]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|selnose[9]~3 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout  = (\a~combout [6] & (\b~combout [1] & ((!\a~combout [7])))) # (!\a~combout [6] & ((\b~combout [0]) # ((\b~combout [1] & !\a~combout [7]))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\b~combout [1]),
	.datac(\b~combout [0]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .lut_mask = "50dc";
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|selnose[9]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  = \a~combout [6] $ (((\alu|Mux0~3_combout  & (\b~combout [0] & !\alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~3_combout ),
	.datab(\b~combout [0]),
	.datac(\a~combout [6]),
	.datad(\alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .lut_mask = "f078";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[8]~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [5]),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout  = \a~combout [5] $ ((\b~combout [0]))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27  = CARRY((\a~combout [5]) # ((!\b~combout [0])))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33  = CARRY((\a~combout [5]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .lut_mask = "66bb";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  $ (\b~combout [1] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 )) 
// # (!\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0  = CARRY((!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31  = CARRY((!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .lut_mask = "ff55";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  $ (\b~combout [2] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 )) 
// # (!\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  = (((!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|selnose[18]~4 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  = ((\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (!\b~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datac(\b~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .lut_mask = "0c0c";
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|selnose[18]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout )) # (!\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = "f780";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[18]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ))) # (!\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout )))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = "f870";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[17]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout )) # (!\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout  & ((\a~combout [5]))))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (((\a~combout [5]))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.datac(\a~combout [5]),
	.datad(\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = "d8f0";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[16]~13 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [4]),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y13_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout  = \a~combout [4] $ ((\b~combout [0]))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32  = CARRY((\a~combout [4]) # ((!\b~combout [0])))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39  = CARRY((\a~combout [4]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .lut_mask = "66bb";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout  = \b~combout [1] $ (\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout  $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22  = CARRY((\b~combout [1] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ) # (!\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))) # 
// (!\b~combout [1] & (!\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40  = CARRY((\b~combout [1] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))) # (!\b~combout [1] & (!\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .lut_mask = "692b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ff33";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  $ (\b~combout [2] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \b~combout [3] $ (\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout  $ ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )) # (!\b~combout 
// [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 )) 
// # (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "964d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = "accc";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[27]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout )))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = "caaa";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[26]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout )) # (!\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = "bf80";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[25]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\a~combout [4])))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\a~combout [4]))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .lut_mask = "caaa";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[24]~18 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [3]),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y13_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout  = \a~combout [3] $ ((\b~combout [0]))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37  = CARRY((\a~combout [3]) # ((!\b~combout [0])))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45  = CARRY((\a~combout [3]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .lut_mask = "66bb";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  $ (\b~combout [1] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ff33";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  $ (\b~combout [2] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b~combout [3] $ (\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout  $ ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )) # (!\b~combout 
// [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 
// )) # (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "964d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \b~combout [4] $ (\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((\b~combout [4] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ) # (!\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # 
// (!\b~combout [4] & (!\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44  = CARRY((\b~combout [4] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (!\b~combout [4] & (!\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|selnose[36]~2 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  = ((!\b~combout [5] & (!\b~combout [6] & !\b~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [5]),
	.datac(\b~combout [6]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .lut_mask = "0003";
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|selnose[36]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )) # (!\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .lut_mask = "df80";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[34]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout )) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .lut_mask = "f780";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[33]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\a~combout [3])))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\a~combout [3]))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .lut_mask = "caaa";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[32]~22 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [2]),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y13_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout  = \b~combout [0] $ ((\a~combout [2]))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42  = CARRY(((\a~combout [2])) # (!\b~combout [0]))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50  = CARRY(((\a~combout [2])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .lut_mask = "66dd";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  $ (\b~combout [1] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "ff33";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \b~combout [2] $ (\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout  $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\b~combout [2] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ) # (!\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ))) # 
// (!\b~combout [2] & (!\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47  = CARRY((\b~combout [2] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ))) # (!\b~combout [2] & (!\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "692b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \b~combout [3] $ (\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout  $ ((\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )) # 
// (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 
// )) # (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "964d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & 
// (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )) # (!\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ))))) # 
// (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .lut_mask = "df80";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[35]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \b~combout [4] $ (\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout  $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((\b~combout [4] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ) # (!\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ))) 
// # (!\b~combout [4] & (!\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "692b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout )))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .lut_mask = "ec4c";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[36]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  $ (\b~combout [5] $ ((\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\b~combout [5]))) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & (!\b~combout [5] & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\b~combout [5]))) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & (!\b~combout [5] & !\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "962b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = ((((!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ) # 
// (\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|selnose[45]~1 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  = (\b~combout [6]) # (((\b~combout [7]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .lut_mask = "ffaf";
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|selnose[45]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout )))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .lut_mask = "ee22";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[43]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout  = ((\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout )) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .lut_mask = "f3c0";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[42]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  = ((\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout ))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .lut_mask = "f0aa";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[41]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  = (\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (((\a~combout [2])))) # (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & 
// (((\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .lut_mask = "fa50";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[40]~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [1]),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y12_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout  = \a~combout [1] $ ((\b~combout [0]))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47  = CARRY((\a~combout [1]) # ((!\b~combout [0])))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56  = CARRY((\a~combout [1]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .lut_mask = "66bb";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  $ (\b~combout [1] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .lut_mask = "ff33";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  $ (\b~combout [2] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \b~combout [3] $ (\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout  $ ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )) # 
// (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53  = CARRY((\b~combout [3] & (\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 
// )) # (!\b~combout [3] & ((\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout  $ (\b~combout [4] $ ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout  & (\b~combout [4] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout  & ((\b~combout [4]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout  = ((\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout ))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .lut_mask = "fc30";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[45]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  = ((\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ))) # 
// (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .lut_mask = "f0aa";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[44]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  $ (\b~combout [5] $ ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & (!\b~combout [5] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) 
// # (!\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & (!\b~combout [5] & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "962b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \b~combout [6] $ (\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout  $ ((!(!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & 
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((\b~combout [6] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (!\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))) # 
// (!\b~combout [6] & (!\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55  = CARRY((\b~combout [6] & ((!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))) # (!\b~combout [6] & (!\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!(!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ) # 
// (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout )) # (!\b~combout 
// [7] & ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ))))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .lut_mask = "aae2";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[52]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ))) # (!\b~combout 
// [7] & (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .lut_mask = "ccac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[51]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout )) # (!\b~combout 
// [7] & ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ))))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .lut_mask = "aaca";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[50]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  = (\b~combout [7] & (((\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout )))) # (!\b~combout [7] & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// ((\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout )))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .lut_mask = "fb40";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[49]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N8
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\a~combout [1])) # (!\b~combout [7] & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ))))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\a~combout [1]))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .lut_mask = "aaca";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[48]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0  = CARRY((\a~combout [0]) # ((!\b~combout [0])))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64  = CARRY((\a~combout [0]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .lut_mask = "ffbb";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & (\b~combout [1] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & ((\b~combout [1]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .lut_mask = "ff4d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout  = (((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout )))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58  = CARRY(((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .lut_mask = "ff33";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N1
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & (\b~combout [2] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & ((\b~combout [2]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .lut_mask = "ff4d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N2
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ) # (!\b~combout 
// [3]))) # (!\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & (!\b~combout [3] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 )))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ) # (!\b~combout 
// [3]))) # (!\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & (!\b~combout [3] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .lut_mask = "ff2b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & (\b~combout [4] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & ((\b~combout [4]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & (\b~combout [4] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 
// )) # (!\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & ((\b~combout [4]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .lut_mask = "ff4d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N4
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout  & ((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ) # (!\b~combout 
// [5]))) # (!\alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout  & (!\b~combout [5] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 )))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[52]~17_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ),
	.regout(),
	.cout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .lut_mask = "ff2b";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N9
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout  = (\b~combout [7] & (((\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout )))) # (!\b~combout [7] & 
// ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .lut_mask = "f4b0";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[54]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N0
maxv_lcell \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout  = (\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout )) # (!\b~combout 
// [7] & ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ))))) # (!\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout ))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .lut_mask = "aae2";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|StageOut[53]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N5
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & (\b~combout [6] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout )) # 
// (!\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & ((\b~combout [6]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62  = CARRY((\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & (\b~combout [6] & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout )) 
// # (!\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & ((\b~combout [6]) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|StageOut[53]~12_combout ),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .lut_mask = "ff4d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N6
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0  = CARRY((\b~combout [7] & (\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 )) # 
// (!\b~combout [7] & ((\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ))))
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63  = CARRY((\b~combout [7] & (\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout  & !\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 )) 
// # (!\b~combout [7] & ((\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout ) # (!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\alu|Div0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.regout(),
	.cout(),
	.cout0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ),
	.cout1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ));
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .lut_mask = "ff4d";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .operation_mode = "arithmetic";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .output_mode = "none";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N7
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = ((((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  & \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ) # 
// (\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  & \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ),
	.cin1(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin_used = "true";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [0]),
	.padio(sel[0]));
// synopsys translate_off
defparam \sel[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y12_N3
maxv_lcell \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = ((\sel~combout [0] & ((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))) # (!\sel~combout [0] & (\alu|Mult0|auto_generated|op_5~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|op_5~5_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "f0cc";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "datac";
defparam \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [2]),
	.padio(sel[2]));
// synopsys translate_off
defparam \sel[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [1]),
	.padio(sel[1]));
// synopsys translate_off
defparam \sel[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y13_N1
maxv_lcell \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = (((\sel~combout [1]) # (!\sel~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sel~combout [1]),
	.datad(\sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~2 .lut_mask = "f0ff";
defparam \alu|Mux0~2 .operation_mode = "normal";
defparam \alu|Mux0~2 .output_mode = "comb_only";
defparam \alu|Mux0~2 .register_cascade_mode = "off";
defparam \alu|Mux0~2 .sum_lutc_input = "datac";
defparam \alu|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N6
maxv_lcell \alu|res~1 (
// Equation(s):
// \alu|res~1_combout  = (\a~combout [0] & (((\b~combout [0]))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(vcc),
	.datac(\b~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~1 .lut_mask = "a0a0";
defparam \alu|res~1 .operation_mode = "normal";
defparam \alu|res~1 .output_mode = "comb_only";
defparam \alu|res~1 .register_cascade_mode = "off";
defparam \alu|res~1 .sum_lutc_input = "datac";
defparam \alu|res~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N9
maxv_lcell \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_combout  = ((\b~combout [0] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [0]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~41 .lut_mask = "0ff0";
defparam \alu|Add0~41 .operation_mode = "normal";
defparam \alu|Add0~41 .output_mode = "comb_only";
defparam \alu|Add0~41 .register_cascade_mode = "off";
defparam \alu|Add0~41 .sum_lutc_input = "datac";
defparam \alu|Add0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N0
maxv_lcell \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_cout0  = CARRY(((\sel~combout [0])))
// \alu|Add0~44COUT1_54  = CARRY(((\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~42 ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~44_cout0 ),
	.cout1(\alu|Add0~44COUT1_54 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = "ffcc";
defparam \alu|Add0~44 .operation_mode = "arithmetic";
defparam \alu|Add0~44 .output_mode = "none";
defparam \alu|Add0~44 .register_cascade_mode = "off";
defparam \alu|Add0~44 .sum_lutc_input = "datac";
defparam \alu|Add0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N1
maxv_lcell \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_combout  = \a~combout [0] $ (\alu|Add0~41_combout  $ ((\alu|Add0~44_cout0 )))
// \alu|Add0~7  = CARRY((\a~combout [0] & (!\alu|Add0~41_combout  & !\alu|Add0~44_cout0 )) # (!\a~combout [0] & ((!\alu|Add0~44_cout0 ) # (!\alu|Add0~41_combout ))))
// \alu|Add0~7COUT1_55  = CARRY((\a~combout [0] & (!\alu|Add0~41_combout  & !\alu|Add0~44COUT1_54 )) # (!\a~combout [0] & ((!\alu|Add0~44COUT1_54 ) # (!\alu|Add0~41_combout ))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\alu|Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Add0~44_cout0 ),
	.cin1(\alu|Add0~44COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~7 ),
	.cout1(\alu|Add0~7COUT1_55 ));
// synopsys translate_off
defparam \alu|Add0~5 .cin0_used = "true";
defparam \alu|Add0~5 .cin1_used = "true";
defparam \alu|Add0~5 .lut_mask = "9617";
defparam \alu|Add0~5 .operation_mode = "arithmetic";
defparam \alu|Add0~5 .output_mode = "comb_only";
defparam \alu|Add0~5 .register_cascade_mode = "off";
defparam \alu|Add0~5 .sum_lutc_input = "cin";
defparam \alu|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N6
maxv_lcell \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = ((\sel~combout [2] & ((\sel~combout [1]) # (\sel~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [0]),
	.datad(\sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~1 .lut_mask = "fc00";
defparam \alu|Mux0~1 .operation_mode = "normal";
defparam \alu|Mux0~1 .output_mode = "comb_only";
defparam \alu|Mux0~1 .register_cascade_mode = "off";
defparam \alu|Mux0~1 .sum_lutc_input = "datac";
defparam \alu|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N3
maxv_lcell \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = (((\sel~combout [1] & !\sel~combout [0])) # (!\sel~combout [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [0]),
	.datad(\sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~0 .lut_mask = "0cff";
defparam \alu|Mux0~0 .operation_mode = "normal";
defparam \alu|Mux0~0 .output_mode = "comb_only";
defparam \alu|Mux0~0 .register_cascade_mode = "off";
defparam \alu|Mux0~0 .sum_lutc_input = "datac";
defparam \alu|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N4
maxv_lcell \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = (\alu|Mux0~1_combout  & (!\alu|res~1_combout  & ((\alu|Mux0~0_combout )))) # (!\alu|Mux0~1_combout  & (((\alu|Add0~5_combout ) # (!\alu|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\alu|res~1_combout ),
	.datab(\alu|Add0~5_combout ),
	.datac(\alu|Mux0~1_combout ),
	.datad(\alu|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux7~0 .lut_mask = "5c0f";
defparam \alu|Mux7~0 .operation_mode = "normal";
defparam \alu|Mux7~0 .output_mode = "comb_only";
defparam \alu|Mux7~0 .register_cascade_mode = "off";
defparam \alu|Mux7~0 .sum_lutc_input = "datac";
defparam \alu|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N5
maxv_lcell \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = (\alu|Mux0~2_combout  & (((\alu|Mux7~0_combout )))) # (!\alu|Mux0~2_combout  & ((\a~combout [0] & ((\b~combout [0]) # (!\alu|Mux7~0_combout ))) # (!\a~combout [0] & (\b~combout [0] & !\alu|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~2_combout ),
	.datad(\alu|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux7~1 .lut_mask = "f80e";
defparam \alu|Mux7~1 .operation_mode = "normal";
defparam \alu|Mux7~1 .output_mode = "comb_only";
defparam \alu|Mux7~1 .register_cascade_mode = "off";
defparam \alu|Mux7~1 .sum_lutc_input = "datac";
defparam \alu|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \en~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\en~combout ),
	.padio(en));
// synopsys translate_off
defparam \en~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y11_N8
maxv_lcell \mem|data~1705 (
// Equation(s):
// \mem|data~1705_combout  = ((\en~combout  & ((\b~combout [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\en~combout ),
	.datac(vcc),
	.datad(\b~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1705_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1705 .lut_mask = "cc00";
defparam \mem|data~1705 .operation_mode = "normal";
defparam \mem|data~1705 .output_mode = "comb_only";
defparam \mem|data~1705 .register_cascade_mode = "off";
defparam \mem|data~1705 .sum_lutc_input = "datac";
defparam \mem|data~1705 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxv_lcell \mem|data~1709 (
// Equation(s):
// \mem|data~1709_combout  = (\b~combout [1] & (!\b~combout [3] & (!\b~combout [0] & !\b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [3]),
	.datac(\b~combout [0]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1709_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1709 .lut_mask = "0002";
defparam \mem|data~1709 .operation_mode = "normal";
defparam \mem|data~1709 .output_mode = "comb_only";
defparam \mem|data~1709 .register_cascade_mode = "off";
defparam \mem|data~1709 .sum_lutc_input = "datac";
defparam \mem|data~1709 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N4
maxv_lcell \mem|data~1710 (
// Equation(s):
// \mem|data~1710_combout  = (!\b~combout [5] & (\b~combout [4] & (\mem|data~1705_combout  & \mem|data~1709_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1709_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1710_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1710 .lut_mask = "4000";
defparam \mem|data~1710 .operation_mode = "normal";
defparam \mem|data~1710 .output_mode = "comb_only";
defparam \mem|data~1710 .register_cascade_mode = "off";
defparam \mem|data~1710 .sum_lutc_input = "datac";
defparam \mem|data~1710 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N7
maxv_lcell \mem|data~656 (
// Equation(s):
// \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6  = (\sel~combout [2] & (((\alu|Mux7~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )) # 
// (!\sel~combout [1] & ((\alu|Mux7~1_combout )))))
// \mem|data~656_regout  = DFFEAS(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datab(\sel~combout [2]),
	.datac(\sel~combout [1]),
	.datad(\alu|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.regout(\mem|data~656_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~656 .lut_mask = "ef20";
defparam \mem|data~656 .operation_mode = "normal";
defparam \mem|data~656 .output_mode = "reg_and_comb";
defparam \mem|data~656 .register_cascade_mode = "off";
defparam \mem|data~656 .sum_lutc_input = "datac";
defparam \mem|data~656 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \mem|data~1735 (
// Equation(s):
// \mem|data~1735_combout  = (\b~combout [3] & (\b~combout [0] & (\b~combout [1] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [0]),
	.datac(\b~combout [1]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1735_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1735 .lut_mask = "8000";
defparam \mem|data~1735 .operation_mode = "normal";
defparam \mem|data~1735 .output_mode = "comb_only";
defparam \mem|data~1735 .register_cascade_mode = "off";
defparam \mem|data~1735 .sum_lutc_input = "datac";
defparam \mem|data~1735 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \mem|data~1736 (
// Equation(s):
// \mem|data~1736_combout  = (\b~combout [4] & (!\b~combout [5] & (\mem|data~1705_combout  & \mem|data~1735_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1735_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1736_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1736 .lut_mask = "2000";
defparam \mem|data~1736 .operation_mode = "normal";
defparam \mem|data~1736 .output_mode = "comb_only";
defparam \mem|data~1736 .register_cascade_mode = "off";
defparam \mem|data~1736 .sum_lutc_input = "datac";
defparam \mem|data~1736 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \mem|data~760 (
// Equation(s):
// \mem|data~760_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~760_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~760 .lut_mask = "0000";
defparam \mem|data~760 .operation_mode = "normal";
defparam \mem|data~760 .output_mode = "reg_only";
defparam \mem|data~760 .register_cascade_mode = "off";
defparam \mem|data~760 .sum_lutc_input = "datac";
defparam \mem|data~760 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \mem|data~1733 (
// Equation(s):
// \mem|data~1733_combout  = (\b~combout [0] & (!\b~combout [2] & (!\b~combout [3] & \b~combout [1])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [2]),
	.datac(\b~combout [3]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1733_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1733 .lut_mask = "0200";
defparam \mem|data~1733 .operation_mode = "normal";
defparam \mem|data~1733 .output_mode = "comb_only";
defparam \mem|data~1733 .register_cascade_mode = "off";
defparam \mem|data~1733 .sum_lutc_input = "datac";
defparam \mem|data~1733 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \mem|data~1734 (
// Equation(s):
// \mem|data~1734_combout  = (\mem|data~1705_combout  & (\mem|data~1733_combout  & (!\b~combout [5] & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\mem|data~1733_combout ),
	.datac(\b~combout [5]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1734_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1734 .lut_mask = "0800";
defparam \mem|data~1734 .operation_mode = "normal";
defparam \mem|data~1734 .output_mode = "comb_only";
defparam \mem|data~1734 .register_cascade_mode = "off";
defparam \mem|data~1734 .sum_lutc_input = "datac";
defparam \mem|data~1734 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \mem|data~664 (
// Equation(s):
// \mem|data~664_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~664_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~664 .lut_mask = "0000";
defparam \mem|data~664 .operation_mode = "normal";
defparam \mem|data~664 .output_mode = "reg_only";
defparam \mem|data~664 .register_cascade_mode = "off";
defparam \mem|data~664 .sum_lutc_input = "datac";
defparam \mem|data~664 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \mem|data~1731 (
// Equation(s):
// \mem|data~1731_combout  = (\b~combout [0] & (\b~combout [1] & (\b~combout [2] & !\b~combout [3])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\b~combout [2]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1731_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1731 .lut_mask = "0080";
defparam \mem|data~1731 .operation_mode = "normal";
defparam \mem|data~1731 .output_mode = "comb_only";
defparam \mem|data~1731 .register_cascade_mode = "off";
defparam \mem|data~1731 .sum_lutc_input = "datac";
defparam \mem|data~1731 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \mem|data~1732 (
// Equation(s):
// \mem|data~1732_combout  = (\b~combout [4] & (!\b~combout [5] & (\mem|data~1705_combout  & \mem|data~1731_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1731_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1732_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1732 .lut_mask = "2000";
defparam \mem|data~1732 .operation_mode = "normal";
defparam \mem|data~1732 .output_mode = "comb_only";
defparam \mem|data~1732 .register_cascade_mode = "off";
defparam \mem|data~1732 .sum_lutc_input = "datac";
defparam \mem|data~1732 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \mem|data~696 (
// Equation(s):
// \mem|data~1031  = (\b~combout [2] & (((C1L706Q) # (\b~combout [3])))) # (!\b~combout [2] & (\mem|data~664_regout  & ((!\b~combout [3]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~664_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1031 ),
	.regout(\mem|data~696_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~696 .lut_mask = "aae4";
defparam \mem|data~696 .operation_mode = "normal";
defparam \mem|data~696 .output_mode = "comb_only";
defparam \mem|data~696 .register_cascade_mode = "off";
defparam \mem|data~696 .sum_lutc_input = "qfbk";
defparam \mem|data~696 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \mem|data~1729 (
// Equation(s):
// \mem|data~1729_combout  = (\b~combout [1] & (!\b~combout [2] & (\b~combout [3] & \b~combout [0])))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [2]),
	.datac(\b~combout [3]),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1729_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1729 .lut_mask = "2000";
defparam \mem|data~1729 .operation_mode = "normal";
defparam \mem|data~1729 .output_mode = "comb_only";
defparam \mem|data~1729 .register_cascade_mode = "off";
defparam \mem|data~1729 .sum_lutc_input = "datac";
defparam \mem|data~1729 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \mem|data~1730 (
// Equation(s):
// \mem|data~1730_combout  = (\mem|data~1705_combout  & (!\b~combout [5] & (\b~combout [4] & \mem|data~1729_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1729_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1730_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1730 .lut_mask = "2000";
defparam \mem|data~1730 .operation_mode = "normal";
defparam \mem|data~1730 .output_mode = "comb_only";
defparam \mem|data~1730 .register_cascade_mode = "off";
defparam \mem|data~1730 .sum_lutc_input = "datac";
defparam \mem|data~1730 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \mem|data~728 (
// Equation(s):
// \mem|data~1032  = (\b~combout [3] & ((\mem|data~1031  & (\mem|data~760_regout )) # (!\mem|data~1031  & ((C1L738Q))))) # (!\b~combout [3] & (((\mem|data~1031 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~760_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1031 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1032 ),
	.regout(\mem|data~728_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~728 .lut_mask = "dda0";
defparam \mem|data~728 .operation_mode = "normal";
defparam \mem|data~728 .output_mode = "comb_only";
defparam \mem|data~728 .register_cascade_mode = "off";
defparam \mem|data~728 .sum_lutc_input = "qfbk";
defparam \mem|data~728 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxv_lcell \mem|data~1707 (
// Equation(s):
// \mem|data~1707_combout  = (\b~combout [1] & (\b~combout [3] & (!\b~combout [0] & !\b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [3]),
	.datac(\b~combout [0]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1707_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1707 .lut_mask = "0008";
defparam \mem|data~1707 .operation_mode = "normal";
defparam \mem|data~1707 .output_mode = "comb_only";
defparam \mem|data~1707 .register_cascade_mode = "off";
defparam \mem|data~1707 .sum_lutc_input = "datac";
defparam \mem|data~1707 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxv_lcell \mem|data~1708 (
// Equation(s):
// \mem|data~1708_combout  = (\b~combout [4] & (!\b~combout [5] & (\mem|data~1707_combout  & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1707_combout ),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1708_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1708 .lut_mask = "2000";
defparam \mem|data~1708 .operation_mode = "normal";
defparam \mem|data~1708 .output_mode = "comb_only";
defparam \mem|data~1708 .register_cascade_mode = "off";
defparam \mem|data~1708 .sum_lutc_input = "datac";
defparam \mem|data~1708 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N5
maxv_lcell \mem|data~720 (
// Equation(s):
// \mem|data~1024  = (\b~combout [3] & ((\b~combout [2]) # ((C1L730Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~656_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~656_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1024 ),
	.regout(\mem|data~720_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~720 .lut_mask = "b9a8";
defparam \mem|data~720 .operation_mode = "normal";
defparam \mem|data~720 .output_mode = "comb_only";
defparam \mem|data~720 .register_cascade_mode = "off";
defparam \mem|data~720 .sum_lutc_input = "qfbk";
defparam \mem|data~720 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxv_lcell \mem|data~1711 (
// Equation(s):
// \mem|data~1711_combout  = (!\b~combout [0] & (\b~combout [3] & (\b~combout [1] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [3]),
	.datac(\b~combout [1]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1711_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1711 .lut_mask = "4000";
defparam \mem|data~1711 .operation_mode = "normal";
defparam \mem|data~1711 .output_mode = "comb_only";
defparam \mem|data~1711 .register_cascade_mode = "off";
defparam \mem|data~1711 .sum_lutc_input = "datac";
defparam \mem|data~1711 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxv_lcell \mem|data~1712 (
// Equation(s):
// \mem|data~1712_combout  = (!\b~combout [5] & (\mem|data~1705_combout  & (\mem|data~1711_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1711_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1712_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1712 .lut_mask = "4000";
defparam \mem|data~1712 .operation_mode = "normal";
defparam \mem|data~1712 .output_mode = "comb_only";
defparam \mem|data~1712 .register_cascade_mode = "off";
defparam \mem|data~1712 .sum_lutc_input = "datac";
defparam \mem|data~1712 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N8
maxv_lcell \mem|data~752 (
// Equation(s):
// \mem|data~752_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~752_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~752 .lut_mask = "0000";
defparam \mem|data~752 .operation_mode = "normal";
defparam \mem|data~752 .output_mode = "reg_only";
defparam \mem|data~752 .register_cascade_mode = "off";
defparam \mem|data~752 .sum_lutc_input = "datac";
defparam \mem|data~752 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxv_lcell \mem|data~1704 (
// Equation(s):
// \mem|data~1704_combout  = (!\b~combout [0] & (!\b~combout [3] & (\b~combout [1] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [3]),
	.datac(\b~combout [1]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1704_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1704 .lut_mask = "1000";
defparam \mem|data~1704 .operation_mode = "normal";
defparam \mem|data~1704 .output_mode = "comb_only";
defparam \mem|data~1704 .register_cascade_mode = "off";
defparam \mem|data~1704 .sum_lutc_input = "datac";
defparam \mem|data~1704 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxv_lcell \mem|data~1706 (
// Equation(s):
// \mem|data~1706_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1704_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1704_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1706_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1706 .lut_mask = "0080";
defparam \mem|data~1706 .operation_mode = "normal";
defparam \mem|data~1706 .output_mode = "comb_only";
defparam \mem|data~1706 .register_cascade_mode = "off";
defparam \mem|data~1706 .sum_lutc_input = "datac";
defparam \mem|data~1706 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N0
maxv_lcell \mem|data~688 (
// Equation(s):
// \mem|data~1025  = (\mem|data~1024  & ((\mem|data~752_regout ) # ((!\b~combout [2])))) # (!\mem|data~1024  & (((C1L698Q & \b~combout [2]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1024 ),
	.datab(\mem|data~752_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1025 ),
	.regout(\mem|data~688_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~688 .lut_mask = "d8aa";
defparam \mem|data~688 .operation_mode = "normal";
defparam \mem|data~688 .output_mode = "comb_only";
defparam \mem|data~688 .register_cascade_mode = "off";
defparam \mem|data~688 .sum_lutc_input = "qfbk";
defparam \mem|data~688 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \mem|data~1727 (
// Equation(s):
// \mem|data~1727_combout  = (!\b~combout [0] & (\b~combout [2] & (\b~combout [3] & !\b~combout [1])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [2]),
	.datac(\b~combout [3]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1727_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1727 .lut_mask = "0040";
defparam \mem|data~1727 .operation_mode = "normal";
defparam \mem|data~1727 .output_mode = "comb_only";
defparam \mem|data~1727 .register_cascade_mode = "off";
defparam \mem|data~1727 .sum_lutc_input = "datac";
defparam \mem|data~1727 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxv_lcell \mem|data~1728 (
// Equation(s):
// \mem|data~1728_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (!\b~combout [5] & \mem|data~1727_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [5]),
	.datad(\mem|data~1727_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1728_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1728 .lut_mask = "0800";
defparam \mem|data~1728 .operation_mode = "normal";
defparam \mem|data~1728 .output_mode = "comb_only";
defparam \mem|data~1728 .register_cascade_mode = "off";
defparam \mem|data~1728 .sum_lutc_input = "datac";
defparam \mem|data~1728 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \mem|data~736 (
// Equation(s):
// \mem|data~736_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~736_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~736 .lut_mask = "0000";
defparam \mem|data~736 .operation_mode = "normal";
defparam \mem|data~736 .output_mode = "reg_only";
defparam \mem|data~736 .register_cascade_mode = "off";
defparam \mem|data~736 .sum_lutc_input = "datac";
defparam \mem|data~736 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N6
maxv_lcell \mem|data~1725 (
// Equation(s):
// \mem|data~1725_combout  = (!\b~combout [0] & (!\b~combout [3] & (!\b~combout [1] & !\b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [3]),
	.datac(\b~combout [1]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1725_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1725 .lut_mask = "0001";
defparam \mem|data~1725 .operation_mode = "normal";
defparam \mem|data~1725 .output_mode = "comb_only";
defparam \mem|data~1725 .register_cascade_mode = "off";
defparam \mem|data~1725 .sum_lutc_input = "datac";
defparam \mem|data~1725 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxv_lcell \mem|data~1726 (
// Equation(s):
// \mem|data~1726_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1725_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1725_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1726_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1726 .lut_mask = "0080";
defparam \mem|data~1726 .operation_mode = "normal";
defparam \mem|data~1726 .output_mode = "comb_only";
defparam \mem|data~1726 .register_cascade_mode = "off";
defparam \mem|data~1726 .sum_lutc_input = "datac";
defparam \mem|data~1726 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxv_lcell \mem|data~640 (
// Equation(s):
// \mem|data~640_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~640_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~640 .lut_mask = "0000";
defparam \mem|data~640 .operation_mode = "normal";
defparam \mem|data~640 .output_mode = "reg_only";
defparam \mem|data~640 .register_cascade_mode = "off";
defparam \mem|data~640 .sum_lutc_input = "datac";
defparam \mem|data~640 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \mem|data~1723 (
// Equation(s):
// \mem|data~1723_combout  = (!\b~combout [2] & (!\b~combout [0] & (!\b~combout [1] & \b~combout [3])))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [0]),
	.datac(\b~combout [1]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1723_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1723 .lut_mask = "0100";
defparam \mem|data~1723 .operation_mode = "normal";
defparam \mem|data~1723 .output_mode = "comb_only";
defparam \mem|data~1723 .register_cascade_mode = "off";
defparam \mem|data~1723 .sum_lutc_input = "datac";
defparam \mem|data~1723 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxv_lcell \mem|data~1724 (
// Equation(s):
// \mem|data~1724_combout  = (\mem|data~1723_combout  & (!\b~combout [5] & (\mem|data~1705_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1723_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1724_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1724 .lut_mask = "2000";
defparam \mem|data~1724 .operation_mode = "normal";
defparam \mem|data~1724 .output_mode = "comb_only";
defparam \mem|data~1724 .register_cascade_mode = "off";
defparam \mem|data~1724 .sum_lutc_input = "datac";
defparam \mem|data~1724 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \mem|data~704 (
// Equation(s):
// \mem|data~1028  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L714Q)) # (!\b~combout [3] & ((\mem|data~640_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~640_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1028 ),
	.regout(\mem|data~704_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~704 .lut_mask = "d9c8";
defparam \mem|data~704 .operation_mode = "normal";
defparam \mem|data~704 .output_mode = "comb_only";
defparam \mem|data~704 .register_cascade_mode = "off";
defparam \mem|data~704 .sum_lutc_input = "qfbk";
defparam \mem|data~704 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \mem|data~1721 (
// Equation(s):
// \mem|data~1721_combout  = (!\b~combout [0] & (!\b~combout [3] & (!\b~combout [1] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [3]),
	.datac(\b~combout [1]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1721_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1721 .lut_mask = "0100";
defparam \mem|data~1721 .operation_mode = "normal";
defparam \mem|data~1721 .output_mode = "comb_only";
defparam \mem|data~1721 .register_cascade_mode = "off";
defparam \mem|data~1721 .sum_lutc_input = "datac";
defparam \mem|data~1721 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxv_lcell \mem|data~1722 (
// Equation(s):
// \mem|data~1722_combout  = (\mem|data~1705_combout  & (!\b~combout [5] & (\mem|data~1721_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1721_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1722_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1722 .lut_mask = "2000";
defparam \mem|data~1722 .operation_mode = "normal";
defparam \mem|data~1722 .output_mode = "comb_only";
defparam \mem|data~1722 .register_cascade_mode = "off";
defparam \mem|data~1722 .sum_lutc_input = "datac";
defparam \mem|data~1722 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \mem|data~672 (
// Equation(s):
// \mem|data~1029  = (\b~combout [2] & ((\mem|data~1028  & (\mem|data~736_regout )) # (!\mem|data~1028  & ((C1L682Q))))) # (!\b~combout [2] & (((\mem|data~1028 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~736_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1028 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1029 ),
	.regout(\mem|data~672_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~672 .lut_mask = "dda0";
defparam \mem|data~672 .operation_mode = "normal";
defparam \mem|data~672 .output_mode = "comb_only";
defparam \mem|data~672 .register_cascade_mode = "off";
defparam \mem|data~672 .sum_lutc_input = "qfbk";
defparam \mem|data~672 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxv_lcell \mem|data~1719 (
// Equation(s):
// \mem|data~1719_combout  = (!\b~combout [1] & (\b~combout [3] & (\b~combout [0] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [3]),
	.datac(\b~combout [0]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1719_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1719 .lut_mask = "4000";
defparam \mem|data~1719 .operation_mode = "normal";
defparam \mem|data~1719 .output_mode = "comb_only";
defparam \mem|data~1719 .register_cascade_mode = "off";
defparam \mem|data~1719 .sum_lutc_input = "datac";
defparam \mem|data~1719 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxv_lcell \mem|data~1720 (
// Equation(s):
// \mem|data~1720_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1719_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1719_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1720_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1720 .lut_mask = "0080";
defparam \mem|data~1720 .operation_mode = "normal";
defparam \mem|data~1720 .output_mode = "comb_only";
defparam \mem|data~1720 .register_cascade_mode = "off";
defparam \mem|data~1720 .sum_lutc_input = "datac";
defparam \mem|data~1720 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxv_lcell \mem|data~744 (
// Equation(s):
// \mem|data~744_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~744_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~744 .lut_mask = "ff00";
defparam \mem|data~744 .operation_mode = "normal";
defparam \mem|data~744 .output_mode = "reg_only";
defparam \mem|data~744 .register_cascade_mode = "off";
defparam \mem|data~744 .sum_lutc_input = "datac";
defparam \mem|data~744 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxv_lcell \mem|data~1717 (
// Equation(s):
// \mem|data~1717_combout  = (!\b~combout [2] & (!\b~combout [1] & (!\b~combout [3] & \b~combout [0])))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [1]),
	.datac(\b~combout [3]),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1717_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1717 .lut_mask = "0100";
defparam \mem|data~1717 .operation_mode = "normal";
defparam \mem|data~1717 .output_mode = "comb_only";
defparam \mem|data~1717 .register_cascade_mode = "off";
defparam \mem|data~1717 .sum_lutc_input = "datac";
defparam \mem|data~1717 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \mem|data~1718 (
// Equation(s):
// \mem|data~1718_combout  = (!\b~combout [5] & (\b~combout [4] & (\mem|data~1717_combout  & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1717_combout ),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1718_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1718 .lut_mask = "4000";
defparam \mem|data~1718 .operation_mode = "normal";
defparam \mem|data~1718 .output_mode = "comb_only";
defparam \mem|data~1718 .register_cascade_mode = "off";
defparam \mem|data~1718 .sum_lutc_input = "datac";
defparam \mem|data~1718 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \mem|data~648 (
// Equation(s):
// \mem|data~648_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~648_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~648 .lut_mask = "ff00";
defparam \mem|data~648 .operation_mode = "normal";
defparam \mem|data~648 .output_mode = "reg_only";
defparam \mem|data~648 .register_cascade_mode = "off";
defparam \mem|data~648 .sum_lutc_input = "datac";
defparam \mem|data~648 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \mem|data~1715 (
// Equation(s):
// \mem|data~1715_combout  = (!\b~combout [3] & (!\b~combout [1] & (\b~combout [0] & \b~combout [2])))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [1]),
	.datac(\b~combout [0]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1715_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1715 .lut_mask = "1000";
defparam \mem|data~1715 .operation_mode = "normal";
defparam \mem|data~1715 .output_mode = "comb_only";
defparam \mem|data~1715 .register_cascade_mode = "off";
defparam \mem|data~1715 .sum_lutc_input = "datac";
defparam \mem|data~1715 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \mem|data~1716 (
// Equation(s):
// \mem|data~1716_combout  = (\mem|data~1705_combout  & (\b~combout [4] & (!\b~combout [5] & \mem|data~1715_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\b~combout [5]),
	.datad(\mem|data~1715_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1716_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1716 .lut_mask = "0800";
defparam \mem|data~1716 .operation_mode = "normal";
defparam \mem|data~1716 .output_mode = "comb_only";
defparam \mem|data~1716 .register_cascade_mode = "off";
defparam \mem|data~1716 .sum_lutc_input = "datac";
defparam \mem|data~1716 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxv_lcell \mem|data~680 (
// Equation(s):
// \mem|data~1026  = (\b~combout [2] & ((\b~combout [3]) # ((C1L690Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~648_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~648_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1026 ),
	.regout(\mem|data~680_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~680 .lut_mask = "b9a8";
defparam \mem|data~680 .operation_mode = "normal";
defparam \mem|data~680 .output_mode = "comb_only";
defparam \mem|data~680 .register_cascade_mode = "off";
defparam \mem|data~680 .sum_lutc_input = "qfbk";
defparam \mem|data~680 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \mem|data~1713 (
// Equation(s):
// \mem|data~1713_combout  = (!\b~combout [1] & (!\b~combout [2] & (\b~combout [3] & \b~combout [0])))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [2]),
	.datac(\b~combout [3]),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1713_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1713 .lut_mask = "1000";
defparam \mem|data~1713 .operation_mode = "normal";
defparam \mem|data~1713 .output_mode = "comb_only";
defparam \mem|data~1713 .register_cascade_mode = "off";
defparam \mem|data~1713 .sum_lutc_input = "datac";
defparam \mem|data~1713 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \mem|data~1714 (
// Equation(s):
// \mem|data~1714_combout  = (\mem|data~1713_combout  & (!\b~combout [5] & (\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1714_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1714 .lut_mask = "2000";
defparam \mem|data~1714 .operation_mode = "normal";
defparam \mem|data~1714 .output_mode = "comb_only";
defparam \mem|data~1714 .register_cascade_mode = "off";
defparam \mem|data~1714 .sum_lutc_input = "datac";
defparam \mem|data~1714 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxv_lcell \mem|data~712 (
// Equation(s):
// \mem|data~1027  = (\b~combout [3] & ((\mem|data~1026  & (\mem|data~744_regout )) # (!\mem|data~1026  & ((C1L722Q))))) # (!\b~combout [3] & (((\mem|data~1026 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~744_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1026 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1027 ),
	.regout(\mem|data~712_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~712 .lut_mask = "dda0";
defparam \mem|data~712 .operation_mode = "normal";
defparam \mem|data~712 .output_mode = "comb_only";
defparam \mem|data~712 .register_cascade_mode = "off";
defparam \mem|data~712 .sum_lutc_input = "qfbk";
defparam \mem|data~712 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxv_lcell \mem|data~1030 (
// Equation(s):
// \mem|data~1030_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & ((\mem|data~1027 ))) # (!\b~combout [0] & (\mem|data~1029 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1029 ),
	.datad(\mem|data~1027 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1030_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1030 .lut_mask = "dc98";
defparam \mem|data~1030 .operation_mode = "normal";
defparam \mem|data~1030 .output_mode = "comb_only";
defparam \mem|data~1030 .register_cascade_mode = "off";
defparam \mem|data~1030 .sum_lutc_input = "datac";
defparam \mem|data~1030 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxv_lcell \mem|data~1033 (
// Equation(s):
// \mem|data~1033_combout  = (\b~combout [1] & ((\mem|data~1030_combout  & (\mem|data~1032 )) # (!\mem|data~1030_combout  & ((\mem|data~1025 ))))) # (!\b~combout [1] & (((\mem|data~1030_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1032 ),
	.datac(\mem|data~1025 ),
	.datad(\mem|data~1030_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1033_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1033 .lut_mask = "dda0";
defparam \mem|data~1033 .operation_mode = "normal";
defparam \mem|data~1033 .output_mode = "comb_only";
defparam \mem|data~1033 .register_cascade_mode = "off";
defparam \mem|data~1033 .sum_lutc_input = "datac";
defparam \mem|data~1033 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N1
maxv_lcell \mem|data~1784 (
// Equation(s):
// \mem|data~1784_combout  = (\mem|data~1705_combout  & (\b~combout [4] & (\mem|data~1735_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1735_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1784_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1784 .lut_mask = "8000";
defparam \mem|data~1784 .operation_mode = "normal";
defparam \mem|data~1784 .output_mode = "comb_only";
defparam \mem|data~1784 .register_cascade_mode = "off";
defparam \mem|data~1784 .sum_lutc_input = "datac";
defparam \mem|data~1784 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxv_lcell \mem|data~1016 (
// Equation(s):
// \mem|data~1016_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1016_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1016 .lut_mask = "0000";
defparam \mem|data~1016 .operation_mode = "normal";
defparam \mem|data~1016 .output_mode = "reg_only";
defparam \mem|data~1016 .register_cascade_mode = "off";
defparam \mem|data~1016 .sum_lutc_input = "datac";
defparam \mem|data~1016 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \mem|data~1783 (
// Equation(s):
// \mem|data~1783_combout  = (\mem|data~1705_combout  & (\b~combout [4] & (\b~combout [5] & \mem|data~1733_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\b~combout [5]),
	.datad(\mem|data~1733_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1783_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1783 .lut_mask = "8000";
defparam \mem|data~1783 .operation_mode = "normal";
defparam \mem|data~1783 .output_mode = "comb_only";
defparam \mem|data~1783 .register_cascade_mode = "off";
defparam \mem|data~1783 .sum_lutc_input = "datac";
defparam \mem|data~1783 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxv_lcell \mem|data~920 (
// Equation(s):
// \mem|data~920_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~920_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~920 .lut_mask = "ff00";
defparam \mem|data~920 .operation_mode = "normal";
defparam \mem|data~920 .output_mode = "reg_only";
defparam \mem|data~920 .register_cascade_mode = "off";
defparam \mem|data~920 .sum_lutc_input = "datac";
defparam \mem|data~920 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \mem|data~1782 (
// Equation(s):
// \mem|data~1782_combout  = (\mem|data~1705_combout  & (\mem|data~1729_combout  & (\b~combout [5] & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\mem|data~1729_combout ),
	.datac(\b~combout [5]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1782_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1782 .lut_mask = "8000";
defparam \mem|data~1782 .operation_mode = "normal";
defparam \mem|data~1782 .output_mode = "comb_only";
defparam \mem|data~1782 .register_cascade_mode = "off";
defparam \mem|data~1782 .sum_lutc_input = "datac";
defparam \mem|data~1782 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \mem|data~984 (
// Equation(s):
// \mem|data~1062  = (\b~combout [3] & ((\b~combout [2]) # ((C1L994Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~920_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~920_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1062 ),
	.regout(\mem|data~984_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~984 .lut_mask = "b9a8";
defparam \mem|data~984 .operation_mode = "normal";
defparam \mem|data~984 .output_mode = "comb_only";
defparam \mem|data~984 .register_cascade_mode = "off";
defparam \mem|data~984 .sum_lutc_input = "qfbk";
defparam \mem|data~984 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \mem|data~1781 (
// Equation(s):
// \mem|data~1781_combout  = (\mem|data~1705_combout  & (\b~combout [4] & (\b~combout [5] & \mem|data~1731_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\b~combout [5]),
	.datad(\mem|data~1731_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1781_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1781 .lut_mask = "8000";
defparam \mem|data~1781 .operation_mode = "normal";
defparam \mem|data~1781 .output_mode = "comb_only";
defparam \mem|data~1781 .register_cascade_mode = "off";
defparam \mem|data~1781 .sum_lutc_input = "datac";
defparam \mem|data~1781 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxv_lcell \mem|data~952 (
// Equation(s):
// \mem|data~1063  = (\b~combout [2] & ((\mem|data~1062  & (\mem|data~1016_regout )) # (!\mem|data~1062  & ((C1L962Q))))) # (!\b~combout [2] & (((\mem|data~1062 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1016_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1062 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1063 ),
	.regout(\mem|data~952_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~952 .lut_mask = "dda0";
defparam \mem|data~952 .operation_mode = "normal";
defparam \mem|data~952 .output_mode = "comb_only";
defparam \mem|data~952 .register_cascade_mode = "off";
defparam \mem|data~952 .sum_lutc_input = "qfbk";
defparam \mem|data~952 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N7
maxv_lcell \mem|data~1772 (
// Equation(s):
// \mem|data~1772_combout  = (\mem|data~1705_combout  & (\b~combout [5] & (\mem|data~1719_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1719_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1772_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1772 .lut_mask = "8000";
defparam \mem|data~1772 .operation_mode = "normal";
defparam \mem|data~1772 .output_mode = "comb_only";
defparam \mem|data~1772 .register_cascade_mode = "off";
defparam \mem|data~1772 .sum_lutc_input = "datac";
defparam \mem|data~1772 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxv_lcell \mem|data~1000 (
// Equation(s):
// \mem|data~1000_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1000_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1000 .lut_mask = "ff00";
defparam \mem|data~1000 .operation_mode = "normal";
defparam \mem|data~1000 .output_mode = "reg_only";
defparam \mem|data~1000 .register_cascade_mode = "off";
defparam \mem|data~1000 .sum_lutc_input = "datac";
defparam \mem|data~1000 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxv_lcell \mem|data~1771 (
// Equation(s):
// \mem|data~1771_combout  = (\b~combout [5] & (\mem|data~1705_combout  & (\b~combout [4] & \mem|data~1717_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1717_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1771_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1771 .lut_mask = "8000";
defparam \mem|data~1771 .operation_mode = "normal";
defparam \mem|data~1771 .output_mode = "comb_only";
defparam \mem|data~1771 .register_cascade_mode = "off";
defparam \mem|data~1771 .sum_lutc_input = "datac";
defparam \mem|data~1771 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxv_lcell \mem|data~904 (
// Equation(s):
// \mem|data~904_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~904_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~904 .lut_mask = "ff00";
defparam \mem|data~904 .operation_mode = "normal";
defparam \mem|data~904 .output_mode = "reg_only";
defparam \mem|data~904 .register_cascade_mode = "off";
defparam \mem|data~904 .sum_lutc_input = "datac";
defparam \mem|data~904 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \mem|data~1770 (
// Equation(s):
// \mem|data~1770_combout  = (\mem|data~1713_combout  & (\b~combout [5] & (\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1770_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1770 .lut_mask = "8000";
defparam \mem|data~1770 .operation_mode = "normal";
defparam \mem|data~1770 .output_mode = "comb_only";
defparam \mem|data~1770 .register_cascade_mode = "off";
defparam \mem|data~1770 .sum_lutc_input = "datac";
defparam \mem|data~1770 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxv_lcell \mem|data~968 (
// Equation(s):
// \mem|data~1055  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L978Q)) # (!\b~combout [3] & ((\mem|data~904_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~904_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1055 ),
	.regout(\mem|data~968_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~968 .lut_mask = "d9c8";
defparam \mem|data~968 .operation_mode = "normal";
defparam \mem|data~968 .output_mode = "comb_only";
defparam \mem|data~968 .register_cascade_mode = "off";
defparam \mem|data~968 .sum_lutc_input = "qfbk";
defparam \mem|data~968 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxv_lcell \mem|data~1769 (
// Equation(s):
// \mem|data~1769_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1715_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1715_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1769_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1769 .lut_mask = "8000";
defparam \mem|data~1769 .operation_mode = "normal";
defparam \mem|data~1769 .output_mode = "comb_only";
defparam \mem|data~1769 .register_cascade_mode = "off";
defparam \mem|data~1769 .sum_lutc_input = "datac";
defparam \mem|data~1769 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxv_lcell \mem|data~936 (
// Equation(s):
// \mem|data~1056  = (\b~combout [2] & ((\mem|data~1055  & (\mem|data~1000_regout )) # (!\mem|data~1055  & ((C1L946Q))))) # (!\b~combout [2] & (((\mem|data~1055 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1000_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1055 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1056 ),
	.regout(\mem|data~936_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~936 .lut_mask = "bbc0";
defparam \mem|data~936 .operation_mode = "normal";
defparam \mem|data~936 .output_mode = "comb_only";
defparam \mem|data~936 .register_cascade_mode = "off";
defparam \mem|data~936 .sum_lutc_input = "qfbk";
defparam \mem|data~936 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \mem|data~1776 (
// Equation(s):
// \mem|data~1776_combout  = (\b~combout [4] & (\mem|data~1711_combout  & (\mem|data~1705_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1711_combout ),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1776_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1776 .lut_mask = "8000";
defparam \mem|data~1776 .operation_mode = "normal";
defparam \mem|data~1776 .output_mode = "comb_only";
defparam \mem|data~1776 .register_cascade_mode = "off";
defparam \mem|data~1776 .sum_lutc_input = "datac";
defparam \mem|data~1776 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \mem|data~1008 (
// Equation(s):
// \mem|data~1008_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1008_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1008 .lut_mask = "0000";
defparam \mem|data~1008 .operation_mode = "normal";
defparam \mem|data~1008 .output_mode = "reg_only";
defparam \mem|data~1008 .register_cascade_mode = "off";
defparam \mem|data~1008 .sum_lutc_input = "datac";
defparam \mem|data~1008 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \mem|data~1775 (
// Equation(s):
// \mem|data~1775_combout  = (\mem|data~1709_combout  & (\b~combout [5] & (\mem|data~1705_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1709_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1775_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1775 .lut_mask = "8000";
defparam \mem|data~1775 .operation_mode = "normal";
defparam \mem|data~1775 .output_mode = "comb_only";
defparam \mem|data~1775 .register_cascade_mode = "off";
defparam \mem|data~1775 .sum_lutc_input = "datac";
defparam \mem|data~1775 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \mem|data~912 (
// Equation(s):
// \mem|data~912_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~912_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~912 .lut_mask = "ff00";
defparam \mem|data~912 .operation_mode = "normal";
defparam \mem|data~912 .output_mode = "reg_only";
defparam \mem|data~912 .register_cascade_mode = "off";
defparam \mem|data~912 .sum_lutc_input = "datac";
defparam \mem|data~912 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \mem|data~1774 (
// Equation(s):
// \mem|data~1774_combout  = (\b~combout [5] & (\mem|data~1704_combout  & (\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1704_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1774_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1774 .lut_mask = "8000";
defparam \mem|data~1774 .operation_mode = "normal";
defparam \mem|data~1774 .output_mode = "comb_only";
defparam \mem|data~1774 .register_cascade_mode = "off";
defparam \mem|data~1774 .sum_lutc_input = "datac";
defparam \mem|data~1774 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \mem|data~944 (
// Equation(s):
// \mem|data~1057  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L954Q)) # (!\b~combout [2] & ((\mem|data~912_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~912_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1057 ),
	.regout(\mem|data~944_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~944 .lut_mask = "d9c8";
defparam \mem|data~944 .operation_mode = "normal";
defparam \mem|data~944 .output_mode = "comb_only";
defparam \mem|data~944 .register_cascade_mode = "off";
defparam \mem|data~944 .sum_lutc_input = "qfbk";
defparam \mem|data~944 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \mem|data~1773 (
// Equation(s):
// \mem|data~1773_combout  = (\mem|data~1707_combout  & (\b~combout [4] & (\mem|data~1705_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1707_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1773_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1773 .lut_mask = "8000";
defparam \mem|data~1773 .operation_mode = "normal";
defparam \mem|data~1773 .output_mode = "comb_only";
defparam \mem|data~1773 .register_cascade_mode = "off";
defparam \mem|data~1773 .sum_lutc_input = "datac";
defparam \mem|data~1773 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \mem|data~976 (
// Equation(s):
// \mem|data~1058  = (\b~combout [3] & ((\mem|data~1057  & (\mem|data~1008_regout )) # (!\mem|data~1057  & ((C1L986Q))))) # (!\b~combout [3] & (((\mem|data~1057 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1008_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1057 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1058 ),
	.regout(\mem|data~976_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~976 .lut_mask = "dda0";
defparam \mem|data~976 .operation_mode = "normal";
defparam \mem|data~976 .output_mode = "comb_only";
defparam \mem|data~976 .register_cascade_mode = "off";
defparam \mem|data~976 .sum_lutc_input = "qfbk";
defparam \mem|data~976 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \mem|data~1780 (
// Equation(s):
// \mem|data~1780_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1727_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1727_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1780_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1780 .lut_mask = "8000";
defparam \mem|data~1780 .operation_mode = "normal";
defparam \mem|data~1780 .output_mode = "comb_only";
defparam \mem|data~1780 .register_cascade_mode = "off";
defparam \mem|data~1780 .sum_lutc_input = "datac";
defparam \mem|data~1780 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \mem|data~992 (
// Equation(s):
// \mem|data~992_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~992_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~992 .lut_mask = "0000";
defparam \mem|data~992 .operation_mode = "normal";
defparam \mem|data~992 .output_mode = "reg_only";
defparam \mem|data~992 .register_cascade_mode = "off";
defparam \mem|data~992 .sum_lutc_input = "datac";
defparam \mem|data~992 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \mem|data~1779 (
// Equation(s):
// \mem|data~1779_combout  = (\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1725_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1725_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1779_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1779 .lut_mask = "8000";
defparam \mem|data~1779 .operation_mode = "normal";
defparam \mem|data~1779 .output_mode = "comb_only";
defparam \mem|data~1779 .register_cascade_mode = "off";
defparam \mem|data~1779 .sum_lutc_input = "datac";
defparam \mem|data~1779 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \mem|data~896 (
// Equation(s):
// \mem|data~896_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~896_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~896 .lut_mask = "0000";
defparam \mem|data~896 .operation_mode = "normal";
defparam \mem|data~896 .output_mode = "reg_only";
defparam \mem|data~896 .register_cascade_mode = "off";
defparam \mem|data~896 .sum_lutc_input = "datac";
defparam \mem|data~896 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \mem|data~1778 (
// Equation(s):
// \mem|data~1778_combout  = (\mem|data~1705_combout  & (\b~combout [4] & (\mem|data~1721_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1721_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1778_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1778 .lut_mask = "8000";
defparam \mem|data~1778 .operation_mode = "normal";
defparam \mem|data~1778 .output_mode = "comb_only";
defparam \mem|data~1778 .register_cascade_mode = "off";
defparam \mem|data~1778 .sum_lutc_input = "datac";
defparam \mem|data~1778 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxv_lcell \mem|data~928 (
// Equation(s):
// \mem|data~1059  = (\b~combout [2] & ((\b~combout [3]) # ((C1L938Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~896_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~896_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1059 ),
	.regout(\mem|data~928_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~928 .lut_mask = "b9a8";
defparam \mem|data~928 .operation_mode = "normal";
defparam \mem|data~928 .output_mode = "comb_only";
defparam \mem|data~928 .register_cascade_mode = "off";
defparam \mem|data~928 .sum_lutc_input = "qfbk";
defparam \mem|data~928 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \mem|data~1777 (
// Equation(s):
// \mem|data~1777_combout  = (\b~combout [4] & (\b~combout [5] & (\mem|data~1705_combout  & \mem|data~1723_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1723_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1777_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1777 .lut_mask = "8000";
defparam \mem|data~1777 .operation_mode = "normal";
defparam \mem|data~1777 .output_mode = "comb_only";
defparam \mem|data~1777 .register_cascade_mode = "off";
defparam \mem|data~1777 .sum_lutc_input = "datac";
defparam \mem|data~1777 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxv_lcell \mem|data~960 (
// Equation(s):
// \mem|data~1060  = (\b~combout [3] & ((\mem|data~1059  & (\mem|data~992_regout )) # (!\mem|data~1059  & ((C1L970Q))))) # (!\b~combout [3] & (((\mem|data~1059 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~992_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1059 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1060 ),
	.regout(\mem|data~960_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~960 .lut_mask = "bbc0";
defparam \mem|data~960 .operation_mode = "normal";
defparam \mem|data~960 .output_mode = "comb_only";
defparam \mem|data~960 .register_cascade_mode = "off";
defparam \mem|data~960 .sum_lutc_input = "qfbk";
defparam \mem|data~960 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \mem|data~1061 (
// Equation(s):
// \mem|data~1061_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1058 )))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~1060 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1058 ),
	.datad(\mem|data~1060 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1061_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1061 .lut_mask = "b9a8";
defparam \mem|data~1061 .operation_mode = "normal";
defparam \mem|data~1061 .output_mode = "comb_only";
defparam \mem|data~1061 .register_cascade_mode = "off";
defparam \mem|data~1061 .sum_lutc_input = "datac";
defparam \mem|data~1061 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxv_lcell \mem|data~1064 (
// Equation(s):
// \mem|data~1064_combout  = (\b~combout [0] & ((\mem|data~1061_combout  & (\mem|data~1063 )) # (!\mem|data~1061_combout  & ((\mem|data~1056 ))))) # (!\b~combout [0] & (((\mem|data~1061_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1063 ),
	.datac(\mem|data~1056 ),
	.datad(\mem|data~1061_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1064_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1064 .lut_mask = "dda0";
defparam \mem|data~1064 .operation_mode = "normal";
defparam \mem|data~1064 .output_mode = "comb_only";
defparam \mem|data~1064 .register_cascade_mode = "off";
defparam \mem|data~1064 .sum_lutc_input = "datac";
defparam \mem|data~1064 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \mem|data~1756 (
// Equation(s):
// \mem|data~1756_combout  = (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1729_combout  & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1729_combout ),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1756_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1756 .lut_mask = "1000";
defparam \mem|data~1756 .operation_mode = "normal";
defparam \mem|data~1756 .output_mode = "comb_only";
defparam \mem|data~1756 .register_cascade_mode = "off";
defparam \mem|data~1756 .sum_lutc_input = "datac";
defparam \mem|data~1756 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \mem|data~600 (
// Equation(s):
// \mem|data~600_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~600_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~600 .lut_mask = "0000";
defparam \mem|data~600 .operation_mode = "normal";
defparam \mem|data~600 .output_mode = "reg_only";
defparam \mem|data~600 .register_cascade_mode = "off";
defparam \mem|data~600 .sum_lutc_input = "datac";
defparam \mem|data~600 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \mem|data~1755 (
// Equation(s):
// \mem|data~1755_combout  = (\mem|data~1723_combout  & (!\b~combout [4] & (\mem|data~1705_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1723_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1755_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1755 .lut_mask = "0020";
defparam \mem|data~1755 .operation_mode = "normal";
defparam \mem|data~1755 .output_mode = "comb_only";
defparam \mem|data~1755 .register_cascade_mode = "off";
defparam \mem|data~1755 .sum_lutc_input = "datac";
defparam \mem|data~1755 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \mem|data~576 (
// Equation(s):
// \mem|data~576_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~576_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~576 .lut_mask = "0000";
defparam \mem|data~576 .operation_mode = "normal";
defparam \mem|data~576 .output_mode = "reg_only";
defparam \mem|data~576 .register_cascade_mode = "off";
defparam \mem|data~576 .sum_lutc_input = "datac";
defparam \mem|data~576 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \mem|data~1754 (
// Equation(s):
// \mem|data~1754_combout  = (\mem|data~1713_combout  & (!\b~combout [5] & (!\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1754_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1754 .lut_mask = "0200";
defparam \mem|data~1754 .operation_mode = "normal";
defparam \mem|data~1754 .output_mode = "comb_only";
defparam \mem|data~1754 .register_cascade_mode = "off";
defparam \mem|data~1754 .sum_lutc_input = "datac";
defparam \mem|data~1754 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \mem|data~584 (
// Equation(s):
// \mem|data~1044  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L594Q)) # (!\b~combout [0] & ((\mem|data~576_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~576_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1044 ),
	.regout(\mem|data~584_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~584 .lut_mask = "d9c8";
defparam \mem|data~584 .operation_mode = "normal";
defparam \mem|data~584 .output_mode = "comb_only";
defparam \mem|data~584 .register_cascade_mode = "off";
defparam \mem|data~584 .sum_lutc_input = "qfbk";
defparam \mem|data~584 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \mem|data~1753 (
// Equation(s):
// \mem|data~1753_combout  = (\mem|data~1707_combout  & (!\b~combout [4] & (\mem|data~1705_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1707_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1753_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1753 .lut_mask = "0020";
defparam \mem|data~1753 .operation_mode = "normal";
defparam \mem|data~1753 .output_mode = "comb_only";
defparam \mem|data~1753 .register_cascade_mode = "off";
defparam \mem|data~1753 .sum_lutc_input = "datac";
defparam \mem|data~1753 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \mem|data~592 (
// Equation(s):
// \mem|data~1045  = (\b~combout [1] & ((\mem|data~1044  & (\mem|data~600_regout )) # (!\mem|data~1044  & ((C1L602Q))))) # (!\b~combout [1] & (((\mem|data~1044 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~600_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1044 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1045 ),
	.regout(\mem|data~592_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~592 .lut_mask = "dda0";
defparam \mem|data~592 .operation_mode = "normal";
defparam \mem|data~592 .output_mode = "comb_only";
defparam \mem|data~592 .register_cascade_mode = "off";
defparam \mem|data~592 .sum_lutc_input = "qfbk";
defparam \mem|data~592 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxv_lcell \mem|data~1764 (
// Equation(s):
// \mem|data~1764_combout  = (\mem|data~1705_combout  & (\mem|data~1733_combout  & (!\b~combout [5] & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\mem|data~1733_combout ),
	.datac(\b~combout [5]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1764_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1764 .lut_mask = "0008";
defparam \mem|data~1764 .operation_mode = "normal";
defparam \mem|data~1764 .output_mode = "comb_only";
defparam \mem|data~1764 .register_cascade_mode = "off";
defparam \mem|data~1764 .sum_lutc_input = "datac";
defparam \mem|data~1764 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N6
maxv_lcell \mem|data~536 (
// Equation(s):
// \mem|data~536_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~536_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~536 .lut_mask = "0000";
defparam \mem|data~536 .operation_mode = "normal";
defparam \mem|data~536 .output_mode = "reg_only";
defparam \mem|data~536 .register_cascade_mode = "off";
defparam \mem|data~536 .sum_lutc_input = "datac";
defparam \mem|data~536 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N9
maxv_lcell \mem|data~1763 (
// Equation(s):
// \mem|data~1763_combout  = (!\b~combout [4] & (!\b~combout [5] & (\mem|data~1705_combout  & \mem|data~1725_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1725_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1763_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1763 .lut_mask = "1000";
defparam \mem|data~1763 .operation_mode = "normal";
defparam \mem|data~1763 .output_mode = "comb_only";
defparam \mem|data~1763 .register_cascade_mode = "off";
defparam \mem|data~1763 .sum_lutc_input = "datac";
defparam \mem|data~1763 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N4
maxv_lcell \mem|data~512 (
// Equation(s):
// \mem|data~512_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~512_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~512 .lut_mask = "0000";
defparam \mem|data~512 .operation_mode = "normal";
defparam \mem|data~512 .output_mode = "reg_only";
defparam \mem|data~512 .register_cascade_mode = "off";
defparam \mem|data~512 .sum_lutc_input = "datac";
defparam \mem|data~512 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxv_lcell \mem|data~1762 (
// Equation(s):
// \mem|data~1762_combout  = (\mem|data~1705_combout  & (!\b~combout [5] & (!\b~combout [4] & \mem|data~1717_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1717_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1762_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1762 .lut_mask = "0200";
defparam \mem|data~1762 .operation_mode = "normal";
defparam \mem|data~1762 .output_mode = "comb_only";
defparam \mem|data~1762 .register_cascade_mode = "off";
defparam \mem|data~1762 .sum_lutc_input = "datac";
defparam \mem|data~1762 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxv_lcell \mem|data~520 (
// Equation(s):
// \mem|data~1048  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L530Q)) # (!\b~combout [0] & ((\mem|data~512_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~512_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1048 ),
	.regout(\mem|data~520_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~520 .lut_mask = "d9c8";
defparam \mem|data~520 .operation_mode = "normal";
defparam \mem|data~520 .output_mode = "comb_only";
defparam \mem|data~520 .register_cascade_mode = "off";
defparam \mem|data~520 .sum_lutc_input = "qfbk";
defparam \mem|data~520 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxv_lcell \mem|data~1761 (
// Equation(s):
// \mem|data~1761_combout  = (\mem|data~1709_combout  & (!\b~combout [5] & (!\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\mem|data~1709_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1761_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1761 .lut_mask = "0200";
defparam \mem|data~1761 .operation_mode = "normal";
defparam \mem|data~1761 .output_mode = "comb_only";
defparam \mem|data~1761 .register_cascade_mode = "off";
defparam \mem|data~1761 .sum_lutc_input = "datac";
defparam \mem|data~1761 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxv_lcell \mem|data~528 (
// Equation(s):
// \mem|data~1049  = (\b~combout [1] & ((\mem|data~1048  & (\mem|data~536_regout )) # (!\mem|data~1048  & ((C1L538Q))))) # (!\b~combout [1] & (((\mem|data~1048 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~536_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1048 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1049 ),
	.regout(\mem|data~528_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~528 .lut_mask = "bbc0";
defparam \mem|data~528 .operation_mode = "normal";
defparam \mem|data~528 .output_mode = "comb_only";
defparam \mem|data~528 .register_cascade_mode = "off";
defparam \mem|data~528 .sum_lutc_input = "qfbk";
defparam \mem|data~528 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxv_lcell \mem|data~1760 (
// Equation(s):
// \mem|data~1760_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1731_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1731_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1760_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1760 .lut_mask = "0040";
defparam \mem|data~1760 .operation_mode = "normal";
defparam \mem|data~1760 .output_mode = "comb_only";
defparam \mem|data~1760 .register_cascade_mode = "off";
defparam \mem|data~1760 .sum_lutc_input = "datac";
defparam \mem|data~1760 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxv_lcell \mem|data~568 (
// Equation(s):
// \mem|data~568_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~568_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~568 .lut_mask = "ff00";
defparam \mem|data~568 .operation_mode = "normal";
defparam \mem|data~568 .output_mode = "reg_only";
defparam \mem|data~568 .register_cascade_mode = "off";
defparam \mem|data~568 .sum_lutc_input = "datac";
defparam \mem|data~568 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxv_lcell \mem|data~1759 (
// Equation(s):
// \mem|data~1759_combout  = (\mem|data~1721_combout  & (\mem|data~1705_combout  & (!\b~combout [4] & !\b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1721_combout ),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [4]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1759_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1759 .lut_mask = "0008";
defparam \mem|data~1759 .operation_mode = "normal";
defparam \mem|data~1759 .output_mode = "comb_only";
defparam \mem|data~1759 .register_cascade_mode = "off";
defparam \mem|data~1759 .sum_lutc_input = "datac";
defparam \mem|data~1759 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxv_lcell \mem|data~544 (
// Equation(s):
// \mem|data~544_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~544_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~544 .lut_mask = "ff00";
defparam \mem|data~544 .operation_mode = "normal";
defparam \mem|data~544 .output_mode = "reg_only";
defparam \mem|data~544 .register_cascade_mode = "off";
defparam \mem|data~544 .sum_lutc_input = "datac";
defparam \mem|data~544 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxv_lcell \mem|data~1758 (
// Equation(s):
// \mem|data~1758_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1704_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1704_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1758_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1758 .lut_mask = "0040";
defparam \mem|data~1758 .operation_mode = "normal";
defparam \mem|data~1758 .output_mode = "comb_only";
defparam \mem|data~1758 .register_cascade_mode = "off";
defparam \mem|data~1758 .sum_lutc_input = "datac";
defparam \mem|data~1758 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxv_lcell \mem|data~560 (
// Equation(s):
// \mem|data~1046  = (\b~combout [1] & ((\b~combout [0]) # ((C1L570Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~544_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~544_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1046 ),
	.regout(\mem|data~560_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~560 .lut_mask = "b9a8";
defparam \mem|data~560 .operation_mode = "normal";
defparam \mem|data~560 .output_mode = "comb_only";
defparam \mem|data~560 .register_cascade_mode = "off";
defparam \mem|data~560 .sum_lutc_input = "qfbk";
defparam \mem|data~560 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \mem|data~1757 (
// Equation(s):
// \mem|data~1757_combout  = (\mem|data~1705_combout  & (!\b~combout [4] & (!\b~combout [5] & \mem|data~1715_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\b~combout [5]),
	.datad(\mem|data~1715_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1757_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1757 .lut_mask = "0200";
defparam \mem|data~1757 .operation_mode = "normal";
defparam \mem|data~1757 .output_mode = "comb_only";
defparam \mem|data~1757 .register_cascade_mode = "off";
defparam \mem|data~1757 .sum_lutc_input = "datac";
defparam \mem|data~1757 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxv_lcell \mem|data~552 (
// Equation(s):
// \mem|data~1047  = (\b~combout [0] & ((\mem|data~1046  & (\mem|data~568_regout )) # (!\mem|data~1046  & ((C1L562Q))))) # (!\b~combout [0] & (((\mem|data~1046 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~568_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1046 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1047 ),
	.regout(\mem|data~552_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~552 .lut_mask = "dda0";
defparam \mem|data~552 .operation_mode = "normal";
defparam \mem|data~552 .output_mode = "comb_only";
defparam \mem|data~552 .register_cascade_mode = "off";
defparam \mem|data~552 .sum_lutc_input = "qfbk";
defparam \mem|data~552 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxv_lcell \mem|data~1050 (
// Equation(s):
// \mem|data~1050_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1047 )))) # (!\b~combout [2] & (!\b~combout [3] & (\mem|data~1049 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1049 ),
	.datad(\mem|data~1047 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1050_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1050 .lut_mask = "ba98";
defparam \mem|data~1050 .operation_mode = "normal";
defparam \mem|data~1050 .output_mode = "comb_only";
defparam \mem|data~1050 .register_cascade_mode = "off";
defparam \mem|data~1050 .sum_lutc_input = "datac";
defparam \mem|data~1050 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N7
maxv_lcell \mem|data~1768 (
// Equation(s):
// \mem|data~1768_combout  = (\mem|data~1705_combout  & (!\b~combout [5] & (\mem|data~1735_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1735_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1768_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1768 .lut_mask = "0020";
defparam \mem|data~1768 .operation_mode = "normal";
defparam \mem|data~1768 .output_mode = "comb_only";
defparam \mem|data~1768 .register_cascade_mode = "off";
defparam \mem|data~1768 .sum_lutc_input = "datac";
defparam \mem|data~1768 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N2
maxv_lcell \mem|data~632 (
// Equation(s):
// \mem|data~632_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~632_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~632 .lut_mask = "0000";
defparam \mem|data~632 .operation_mode = "normal";
defparam \mem|data~632 .output_mode = "reg_only";
defparam \mem|data~632 .register_cascade_mode = "off";
defparam \mem|data~632 .sum_lutc_input = "datac";
defparam \mem|data~632 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxv_lcell \mem|data~1767 (
// Equation(s):
// \mem|data~1767_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (!\b~combout [5] & \mem|data~1727_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [5]),
	.datad(\mem|data~1727_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1767_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1767 .lut_mask = "0400";
defparam \mem|data~1767 .operation_mode = "normal";
defparam \mem|data~1767 .output_mode = "comb_only";
defparam \mem|data~1767 .register_cascade_mode = "off";
defparam \mem|data~1767 .sum_lutc_input = "datac";
defparam \mem|data~1767 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N8
maxv_lcell \mem|data~608 (
// Equation(s):
// \mem|data~608_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~608_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~608 .lut_mask = "0000";
defparam \mem|data~608 .operation_mode = "normal";
defparam \mem|data~608 .output_mode = "reg_only";
defparam \mem|data~608 .register_cascade_mode = "off";
defparam \mem|data~608 .sum_lutc_input = "datac";
defparam \mem|data~608 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \mem|data~1766 (
// Equation(s):
// \mem|data~1766_combout  = (!\b~combout [4] & (!\b~combout [5] & (\mem|data~1711_combout  & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1711_combout ),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1766_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1766 .lut_mask = "1000";
defparam \mem|data~1766 .operation_mode = "normal";
defparam \mem|data~1766 .output_mode = "comb_only";
defparam \mem|data~1766 .register_cascade_mode = "off";
defparam \mem|data~1766 .sum_lutc_input = "datac";
defparam \mem|data~1766 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N6
maxv_lcell \mem|data~624 (
// Equation(s):
// \mem|data~1051  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L634Q)) # (!\b~combout [1] & ((\mem|data~608_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~608_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1051 ),
	.regout(\mem|data~624_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~624 .lut_mask = "d9c8";
defparam \mem|data~624 .operation_mode = "normal";
defparam \mem|data~624 .output_mode = "comb_only";
defparam \mem|data~624 .register_cascade_mode = "off";
defparam \mem|data~624 .sum_lutc_input = "qfbk";
defparam \mem|data~624 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxv_lcell \mem|data~1765 (
// Equation(s):
// \mem|data~1765_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1719_combout  & !\b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1719_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1765_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1765 .lut_mask = "0040";
defparam \mem|data~1765 .operation_mode = "normal";
defparam \mem|data~1765 .output_mode = "comb_only";
defparam \mem|data~1765 .register_cascade_mode = "off";
defparam \mem|data~1765 .sum_lutc_input = "datac";
defparam \mem|data~1765 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N7
maxv_lcell \mem|data~616 (
// Equation(s):
// \mem|data~1052  = (\b~combout [0] & ((\mem|data~1051  & (\mem|data~632_regout )) # (!\mem|data~1051  & ((C1L626Q))))) # (!\b~combout [0] & (((\mem|data~1051 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~632_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1051 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1052 ),
	.regout(\mem|data~616_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~616 .lut_mask = "dda0";
defparam \mem|data~616 .operation_mode = "normal";
defparam \mem|data~616 .output_mode = "comb_only";
defparam \mem|data~616 .register_cascade_mode = "off";
defparam \mem|data~616 .sum_lutc_input = "qfbk";
defparam \mem|data~616 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxv_lcell \mem|data~1053 (
// Equation(s):
// \mem|data~1053_combout  = (\b~combout [3] & ((\mem|data~1050_combout  & ((\mem|data~1052 ))) # (!\mem|data~1050_combout  & (\mem|data~1045 )))) # (!\b~combout [3] & (((\mem|data~1050_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1045 ),
	.datac(\mem|data~1050_combout ),
	.datad(\mem|data~1052 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1053_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1053 .lut_mask = "f858";
defparam \mem|data~1053 .operation_mode = "normal";
defparam \mem|data~1053 .output_mode = "comb_only";
defparam \mem|data~1053 .register_cascade_mode = "off";
defparam \mem|data~1053 .sum_lutc_input = "datac";
defparam \mem|data~1053 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxv_lcell \mem|data~1740 (
// Equation(s):
// \mem|data~1740_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1731_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1731_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1740_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1740 .lut_mask = "4000";
defparam \mem|data~1740 .operation_mode = "normal";
defparam \mem|data~1740 .output_mode = "comb_only";
defparam \mem|data~1740 .register_cascade_mode = "off";
defparam \mem|data~1740 .sum_lutc_input = "datac";
defparam \mem|data~1740 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxv_lcell \mem|data~824 (
// Equation(s):
// \mem|data~824_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~824_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~824 .lut_mask = "0000";
defparam \mem|data~824 .operation_mode = "normal";
defparam \mem|data~824 .output_mode = "reg_only";
defparam \mem|data~824 .register_cascade_mode = "off";
defparam \mem|data~824 .sum_lutc_input = "datac";
defparam \mem|data~824 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y10_N4
maxv_lcell \mem|data~1739 (
// Equation(s):
// \mem|data~1739_combout  = (\mem|data~1705_combout  & (\b~combout [5] & (\mem|data~1721_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1721_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1739_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1739 .lut_mask = "0080";
defparam \mem|data~1739 .operation_mode = "normal";
defparam \mem|data~1739 .output_mode = "comb_only";
defparam \mem|data~1739 .register_cascade_mode = "off";
defparam \mem|data~1739 .sum_lutc_input = "datac";
defparam \mem|data~1739 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N8
maxv_lcell \mem|data~800 (
// Equation(s):
// \mem|data~800_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~800_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~800 .lut_mask = "0000";
defparam \mem|data~800 .operation_mode = "normal";
defparam \mem|data~800 .output_mode = "reg_only";
defparam \mem|data~800 .register_cascade_mode = "off";
defparam \mem|data~800 .sum_lutc_input = "datac";
defparam \mem|data~800 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \mem|data~1738 (
// Equation(s):
// \mem|data~1738_combout  = (\mem|data~1705_combout  & (!\b~combout [4] & (\b~combout [5] & \mem|data~1715_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [4]),
	.datac(\b~combout [5]),
	.datad(\mem|data~1715_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1738_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1738 .lut_mask = "2000";
defparam \mem|data~1738 .operation_mode = "normal";
defparam \mem|data~1738 .output_mode = "comb_only";
defparam \mem|data~1738 .register_cascade_mode = "off";
defparam \mem|data~1738 .sum_lutc_input = "datac";
defparam \mem|data~1738 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \mem|data~808 (
// Equation(s):
// \mem|data~1034  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L818Q)) # (!\b~combout [0] & ((\mem|data~800_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~800_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1034 ),
	.regout(\mem|data~808_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~808 .lut_mask = "d9c8";
defparam \mem|data~808 .operation_mode = "normal";
defparam \mem|data~808 .output_mode = "comb_only";
defparam \mem|data~808 .register_cascade_mode = "off";
defparam \mem|data~808 .sum_lutc_input = "qfbk";
defparam \mem|data~808 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxv_lcell \mem|data~1737 (
// Equation(s):
// \mem|data~1737_combout  = (\mem|data~1705_combout  & (\b~combout [5] & (!\b~combout [4] & \mem|data~1704_combout )))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1704_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1737_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1737 .lut_mask = "0800";
defparam \mem|data~1737 .operation_mode = "normal";
defparam \mem|data~1737 .output_mode = "comb_only";
defparam \mem|data~1737 .register_cascade_mode = "off";
defparam \mem|data~1737 .sum_lutc_input = "datac";
defparam \mem|data~1737 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxv_lcell \mem|data~816 (
// Equation(s):
// \mem|data~1035  = (\b~combout [1] & ((\mem|data~1034  & (\mem|data~824_regout )) # (!\mem|data~1034  & ((C1L826Q))))) # (!\b~combout [1] & (((\mem|data~1034 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~824_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1034 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1035 ),
	.regout(\mem|data~816_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~816 .lut_mask = "dda0";
defparam \mem|data~816 .operation_mode = "normal";
defparam \mem|data~816 .output_mode = "comb_only";
defparam \mem|data~816 .register_cascade_mode = "off";
defparam \mem|data~816 .sum_lutc_input = "qfbk";
defparam \mem|data~816 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxv_lcell \mem|data~1743 (
// Equation(s):
// \mem|data~1743_combout  = (!\b~combout [4] & (\mem|data~1723_combout  & (\b~combout [5] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1723_combout ),
	.datac(\b~combout [5]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1743_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1743 .lut_mask = "4000";
defparam \mem|data~1743 .operation_mode = "normal";
defparam \mem|data~1743 .output_mode = "comb_only";
defparam \mem|data~1743 .register_cascade_mode = "off";
defparam \mem|data~1743 .sum_lutc_input = "datac";
defparam \mem|data~1743 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxv_lcell \mem|data~832 (
// Equation(s):
// \mem|data~832_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~832_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~832 .lut_mask = "0000";
defparam \mem|data~832 .operation_mode = "normal";
defparam \mem|data~832 .output_mode = "reg_only";
defparam \mem|data~832 .register_cascade_mode = "off";
defparam \mem|data~832 .sum_lutc_input = "datac";
defparam \mem|data~832 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxv_lcell \mem|data~1742 (
// Equation(s):
// \mem|data~1742_combout  = (\mem|data~1707_combout  & (\mem|data~1705_combout  & (!\b~combout [4] & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1707_combout ),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [4]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1742_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1742 .lut_mask = "0800";
defparam \mem|data~1742 .operation_mode = "normal";
defparam \mem|data~1742 .output_mode = "comb_only";
defparam \mem|data~1742 .register_cascade_mode = "off";
defparam \mem|data~1742 .sum_lutc_input = "datac";
defparam \mem|data~1742 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxv_lcell \mem|data~848 (
// Equation(s):
// \mem|data~1036  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L858Q)) # (!\b~combout [1] & ((\mem|data~832_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~832_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1036 ),
	.regout(\mem|data~848_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~848 .lut_mask = "d9c8";
defparam \mem|data~848 .operation_mode = "normal";
defparam \mem|data~848 .output_mode = "comb_only";
defparam \mem|data~848 .register_cascade_mode = "off";
defparam \mem|data~848 .sum_lutc_input = "qfbk";
defparam \mem|data~848 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxv_lcell \mem|data~1744 (
// Equation(s):
// \mem|data~1744_combout  = (\mem|data~1729_combout  & (\b~combout [5] & (!\b~combout [4] & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\mem|data~1729_combout ),
	.datab(\b~combout [5]),
	.datac(\b~combout [4]),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1744_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1744 .lut_mask = "0800";
defparam \mem|data~1744 .operation_mode = "normal";
defparam \mem|data~1744 .output_mode = "comb_only";
defparam \mem|data~1744 .register_cascade_mode = "off";
defparam \mem|data~1744 .sum_lutc_input = "datac";
defparam \mem|data~1744 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N9
maxv_lcell \mem|data~856 (
// Equation(s):
// \mem|data~856_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~856_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~856 .lut_mask = "0000";
defparam \mem|data~856 .operation_mode = "normal";
defparam \mem|data~856 .output_mode = "reg_only";
defparam \mem|data~856 .register_cascade_mode = "off";
defparam \mem|data~856 .sum_lutc_input = "datac";
defparam \mem|data~856 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxv_lcell \mem|data~1741 (
// Equation(s):
// \mem|data~1741_combout  = (\mem|data~1713_combout  & (\mem|data~1705_combout  & (!\b~combout [4] & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [4]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1741_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1741 .lut_mask = "0800";
defparam \mem|data~1741 .operation_mode = "normal";
defparam \mem|data~1741 .output_mode = "comb_only";
defparam \mem|data~1741 .register_cascade_mode = "off";
defparam \mem|data~1741 .sum_lutc_input = "datac";
defparam \mem|data~1741 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxv_lcell \mem|data~840 (
// Equation(s):
// \mem|data~1037  = (\b~combout [0] & ((\mem|data~1036  & ((\mem|data~856_regout ))) # (!\mem|data~1036  & (C1L850Q)))) # (!\b~combout [0] & (\mem|data~1036 ))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1036 ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~856_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1037 ),
	.regout(\mem|data~840_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~840 .lut_mask = "ec64";
defparam \mem|data~840 .operation_mode = "normal";
defparam \mem|data~840 .output_mode = "comb_only";
defparam \mem|data~840 .register_cascade_mode = "off";
defparam \mem|data~840 .sum_lutc_input = "qfbk";
defparam \mem|data~840 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxv_lcell \mem|data~1748 (
// Equation(s):
// \mem|data~1748_combout  = (\mem|data~1705_combout  & (\mem|data~1733_combout  & (\b~combout [5] & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\mem|data~1733_combout ),
	.datac(\b~combout [5]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1748_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1748 .lut_mask = "0080";
defparam \mem|data~1748 .operation_mode = "normal";
defparam \mem|data~1748 .output_mode = "comb_only";
defparam \mem|data~1748 .register_cascade_mode = "off";
defparam \mem|data~1748 .sum_lutc_input = "datac";
defparam \mem|data~1748 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxv_lcell \mem|data~792 (
// Equation(s):
// \mem|data~792_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~792_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~792 .lut_mask = "0000";
defparam \mem|data~792 .operation_mode = "normal";
defparam \mem|data~792 .output_mode = "reg_only";
defparam \mem|data~792 .register_cascade_mode = "off";
defparam \mem|data~792 .sum_lutc_input = "datac";
defparam \mem|data~792 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N9
maxv_lcell \mem|data~1747 (
// Equation(s):
// \mem|data~1747_combout  = (\b~combout [5] & (!\b~combout [4] & (\mem|data~1705_combout  & \mem|data~1725_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1725_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1747_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1747 .lut_mask = "2000";
defparam \mem|data~1747 .operation_mode = "normal";
defparam \mem|data~1747 .output_mode = "comb_only";
defparam \mem|data~1747 .register_cascade_mode = "off";
defparam \mem|data~1747 .sum_lutc_input = "datac";
defparam \mem|data~1747 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxv_lcell \mem|data~768 (
// Equation(s):
// \mem|data~768_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~768_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~768 .lut_mask = "0000";
defparam \mem|data~768 .operation_mode = "normal";
defparam \mem|data~768 .output_mode = "reg_only";
defparam \mem|data~768 .register_cascade_mode = "off";
defparam \mem|data~768 .sum_lutc_input = "datac";
defparam \mem|data~768 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N1
maxv_lcell \mem|data~1746 (
// Equation(s):
// \mem|data~1746_combout  = (\b~combout [5] & (!\b~combout [4] & (\mem|data~1705_combout  & \mem|data~1709_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1705_combout ),
	.datad(\mem|data~1709_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1746_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1746 .lut_mask = "2000";
defparam \mem|data~1746 .operation_mode = "normal";
defparam \mem|data~1746 .output_mode = "comb_only";
defparam \mem|data~1746 .register_cascade_mode = "off";
defparam \mem|data~1746 .sum_lutc_input = "datac";
defparam \mem|data~1746 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxv_lcell \mem|data~784 (
// Equation(s):
// \mem|data~1038  = (\b~combout [1] & ((\b~combout [0]) # ((C1L794Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~768_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~768_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1038 ),
	.regout(\mem|data~784_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~784 .lut_mask = "b9a8";
defparam \mem|data~784 .operation_mode = "normal";
defparam \mem|data~784 .output_mode = "comb_only";
defparam \mem|data~784 .register_cascade_mode = "off";
defparam \mem|data~784 .sum_lutc_input = "qfbk";
defparam \mem|data~784 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxv_lcell \mem|data~1745 (
// Equation(s):
// \mem|data~1745_combout  = (\mem|data~1717_combout  & (\mem|data~1705_combout  & (!\b~combout [4] & \b~combout [5])))

	.clk(gnd),
	.dataa(\mem|data~1717_combout ),
	.datab(\mem|data~1705_combout ),
	.datac(\b~combout [4]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1745_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1745 .lut_mask = "0800";
defparam \mem|data~1745 .operation_mode = "normal";
defparam \mem|data~1745 .output_mode = "comb_only";
defparam \mem|data~1745 .register_cascade_mode = "off";
defparam \mem|data~1745 .sum_lutc_input = "datac";
defparam \mem|data~1745 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxv_lcell \mem|data~776 (
// Equation(s):
// \mem|data~1039  = (\b~combout [0] & ((\mem|data~1038  & (\mem|data~792_regout )) # (!\mem|data~1038  & ((C1L786Q))))) # (!\b~combout [0] & (((\mem|data~1038 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~792_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1038 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1039 ),
	.regout(\mem|data~776_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~776 .lut_mask = "dda0";
defparam \mem|data~776 .operation_mode = "normal";
defparam \mem|data~776 .output_mode = "comb_only";
defparam \mem|data~776 .register_cascade_mode = "off";
defparam \mem|data~776 .sum_lutc_input = "qfbk";
defparam \mem|data~776 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxv_lcell \mem|data~1040 (
// Equation(s):
// \mem|data~1040_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (\mem|data~1037 )) # (!\b~combout [3] & ((\mem|data~1039 )))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1037 ),
	.datad(\mem|data~1039 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1040_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1040 .lut_mask = "d9c8";
defparam \mem|data~1040 .operation_mode = "normal";
defparam \mem|data~1040 .output_mode = "comb_only";
defparam \mem|data~1040 .register_cascade_mode = "off";
defparam \mem|data~1040 .sum_lutc_input = "datac";
defparam \mem|data~1040 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N5
maxv_lcell \mem|data~1752 (
// Equation(s):
// \mem|data~1752_combout  = (\mem|data~1705_combout  & (\b~combout [5] & (\mem|data~1735_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1705_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1735_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1752_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1752 .lut_mask = "0080";
defparam \mem|data~1752 .operation_mode = "normal";
defparam \mem|data~1752 .output_mode = "comb_only";
defparam \mem|data~1752 .register_cascade_mode = "off";
defparam \mem|data~1752 .sum_lutc_input = "datac";
defparam \mem|data~1752 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N4
maxv_lcell \mem|data~888 (
// Equation(s):
// \mem|data~888_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~888_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~888 .lut_mask = "0000";
defparam \mem|data~888 .operation_mode = "normal";
defparam \mem|data~888 .output_mode = "reg_only";
defparam \mem|data~888 .register_cascade_mode = "off";
defparam \mem|data~888 .sum_lutc_input = "datac";
defparam \mem|data~888 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N5
maxv_lcell \mem|data~1751 (
// Equation(s):
// \mem|data~1751_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1727_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1727_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1751_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1751 .lut_mask = "4000";
defparam \mem|data~1751 .operation_mode = "normal";
defparam \mem|data~1751 .output_mode = "comb_only";
defparam \mem|data~1751 .register_cascade_mode = "off";
defparam \mem|data~1751 .sum_lutc_input = "datac";
defparam \mem|data~1751 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N1
maxv_lcell \mem|data~864 (
// Equation(s):
// \mem|data~864_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~864_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~864 .lut_mask = "0000";
defparam \mem|data~864 .operation_mode = "normal";
defparam \mem|data~864 .output_mode = "reg_only";
defparam \mem|data~864 .register_cascade_mode = "off";
defparam \mem|data~864 .sum_lutc_input = "datac";
defparam \mem|data~864 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxv_lcell \mem|data~1750 (
// Equation(s):
// \mem|data~1750_combout  = (!\b~combout [4] & (\mem|data~1705_combout  & (\mem|data~1719_combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1705_combout ),
	.datac(\mem|data~1719_combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1750_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1750 .lut_mask = "4000";
defparam \mem|data~1750 .operation_mode = "normal";
defparam \mem|data~1750 .output_mode = "comb_only";
defparam \mem|data~1750 .register_cascade_mode = "off";
defparam \mem|data~1750 .sum_lutc_input = "datac";
defparam \mem|data~1750 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N3
maxv_lcell \mem|data~872 (
// Equation(s):
// \mem|data~1041  = (\b~combout [0] & ((\b~combout [1]) # ((C1L882Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~864_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~864_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1041 ),
	.regout(\mem|data~872_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~872 .lut_mask = "b9a8";
defparam \mem|data~872 .operation_mode = "normal";
defparam \mem|data~872 .output_mode = "comb_only";
defparam \mem|data~872 .register_cascade_mode = "off";
defparam \mem|data~872 .sum_lutc_input = "qfbk";
defparam \mem|data~872 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \mem|data~1749 (
// Equation(s):
// \mem|data~1749_combout  = (\b~combout [5] & (!\b~combout [4] & (\mem|data~1711_combout  & \mem|data~1705_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1711_combout ),
	.datad(\mem|data~1705_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1749_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1749 .lut_mask = "2000";
defparam \mem|data~1749 .operation_mode = "normal";
defparam \mem|data~1749 .output_mode = "comb_only";
defparam \mem|data~1749 .register_cascade_mode = "off";
defparam \mem|data~1749 .sum_lutc_input = "datac";
defparam \mem|data~1749 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N4
maxv_lcell \mem|data~880 (
// Equation(s):
// \mem|data~1042  = (\b~combout [1] & ((\mem|data~1041  & (\mem|data~888_regout )) # (!\mem|data~1041  & ((C1L890Q))))) # (!\b~combout [1] & (((\mem|data~1041 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~888_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1041 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1042 ),
	.regout(\mem|data~880_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~880 .lut_mask = "dda0";
defparam \mem|data~880 .operation_mode = "normal";
defparam \mem|data~880 .output_mode = "comb_only";
defparam \mem|data~880 .register_cascade_mode = "off";
defparam \mem|data~880 .sum_lutc_input = "qfbk";
defparam \mem|data~880 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxv_lcell \mem|data~1043 (
// Equation(s):
// \mem|data~1043_combout  = (\b~combout [2] & ((\mem|data~1040_combout  & ((\mem|data~1042 ))) # (!\mem|data~1040_combout  & (\mem|data~1035 )))) # (!\b~combout [2] & (((\mem|data~1040_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1035 ),
	.datab(\b~combout [2]),
	.datac(\mem|data~1040_combout ),
	.datad(\mem|data~1042 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1043_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1043 .lut_mask = "f838";
defparam \mem|data~1043 .operation_mode = "normal";
defparam \mem|data~1043 .output_mode = "comb_only";
defparam \mem|data~1043 .register_cascade_mode = "off";
defparam \mem|data~1043 .sum_lutc_input = "datac";
defparam \mem|data~1043 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxv_lcell \mem|data~1054 (
// Equation(s):
// \mem|data~1054_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1043_combout )))) # (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1053_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1053_combout ),
	.datad(\mem|data~1043_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1054_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1054 .lut_mask = "ba98";
defparam \mem|data~1054 .operation_mode = "normal";
defparam \mem|data~1054 .output_mode = "comb_only";
defparam \mem|data~1054 .register_cascade_mode = "off";
defparam \mem|data~1054 .sum_lutc_input = "datac";
defparam \mem|data~1054 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxv_lcell \mem|data~1065 (
// Equation(s):
// \mem|data~1065_combout  = (\b~combout [4] & ((\mem|data~1054_combout  & ((\mem|data~1064_combout ))) # (!\mem|data~1054_combout  & (\mem|data~1033_combout )))) # (!\b~combout [4] & (((\mem|data~1054_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1033_combout ),
	.datac(\mem|data~1064_combout ),
	.datad(\mem|data~1054_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1065_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1065 .lut_mask = "f588";
defparam \mem|data~1065 .operation_mode = "normal";
defparam \mem|data~1065 .output_mode = "comb_only";
defparam \mem|data~1065 .register_cascade_mode = "off";
defparam \mem|data~1065 .sum_lutc_input = "datac";
defparam \mem|data~1065 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxv_lcell \mem|data~1785 (
// Equation(s):
// \mem|data~1785_combout  = ((!\b~combout [6] & (\en~combout  & \b~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\en~combout ),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1785_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1785 .lut_mask = "3000";
defparam \mem|data~1785 .operation_mode = "normal";
defparam \mem|data~1785 .output_mode = "comb_only";
defparam \mem|data~1785 .register_cascade_mode = "off";
defparam \mem|data~1785 .sum_lutc_input = "datac";
defparam \mem|data~1785 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N5
maxv_lcell \mem|data~1838 (
// Equation(s):
// \mem|data~1838_combout  = ((\mem|data~1785_combout  & (\mem|data~1719_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1785_combout ),
	.datac(\mem|data~1719_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1838_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1838 .lut_mask = "c000";
defparam \mem|data~1838 .operation_mode = "normal";
defparam \mem|data~1838 .output_mode = "comb_only";
defparam \mem|data~1838 .register_cascade_mode = "off";
defparam \mem|data~1838 .sum_lutc_input = "datac";
defparam \mem|data~1838 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N9
maxv_lcell \mem|data~488 (
// Equation(s):
// \mem|data~488_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~488_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~488 .lut_mask = "0000";
defparam \mem|data~488 .operation_mode = "normal";
defparam \mem|data~488 .output_mode = "reg_only";
defparam \mem|data~488 .register_cascade_mode = "off";
defparam \mem|data~488 .sum_lutc_input = "datac";
defparam \mem|data~488 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxv_lcell \mem|data~1837 (
// Equation(s):
// \mem|data~1837_combout  = ((\mem|data~1717_combout  & (\b~combout [4] & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1717_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1837_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1837 .lut_mask = "c000";
defparam \mem|data~1837 .operation_mode = "normal";
defparam \mem|data~1837 .output_mode = "comb_only";
defparam \mem|data~1837 .register_cascade_mode = "off";
defparam \mem|data~1837 .sum_lutc_input = "datac";
defparam \mem|data~1837 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N9
maxv_lcell \mem|data~392 (
// Equation(s):
// \mem|data~392_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~392_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~392 .lut_mask = "0000";
defparam \mem|data~392 .operation_mode = "normal";
defparam \mem|data~392 .output_mode = "reg_only";
defparam \mem|data~392 .register_cascade_mode = "off";
defparam \mem|data~392 .sum_lutc_input = "datac";
defparam \mem|data~392 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxv_lcell \mem|data~1836 (
// Equation(s):
// \mem|data~1836_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1713_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1713_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1836_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1836 .lut_mask = "c000";
defparam \mem|data~1836 .operation_mode = "normal";
defparam \mem|data~1836 .output_mode = "comb_only";
defparam \mem|data~1836 .register_cascade_mode = "off";
defparam \mem|data~1836 .sum_lutc_input = "datac";
defparam \mem|data~1836 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N0
maxv_lcell \mem|data~456 (
// Equation(s):
// \mem|data~1097  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L466Q)) # (!\b~combout [3] & ((\mem|data~392_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~392_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1097 ),
	.regout(\mem|data~456_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~456 .lut_mask = "d9c8";
defparam \mem|data~456 .operation_mode = "normal";
defparam \mem|data~456 .output_mode = "comb_only";
defparam \mem|data~456 .register_cascade_mode = "off";
defparam \mem|data~456 .sum_lutc_input = "qfbk";
defparam \mem|data~456 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxv_lcell \mem|data~1835 (
// Equation(s):
// \mem|data~1835_combout  = (\b~combout [4] & (((\mem|data~1715_combout  & \mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(vcc),
	.datac(\mem|data~1715_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1835_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1835 .lut_mask = "a000";
defparam \mem|data~1835 .operation_mode = "normal";
defparam \mem|data~1835 .output_mode = "comb_only";
defparam \mem|data~1835 .register_cascade_mode = "off";
defparam \mem|data~1835 .sum_lutc_input = "datac";
defparam \mem|data~1835 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N3
maxv_lcell \mem|data~424 (
// Equation(s):
// \mem|data~1098  = (\b~combout [2] & ((\mem|data~1097  & (\mem|data~488_regout )) # (!\mem|data~1097  & ((C1L434Q))))) # (!\b~combout [2] & (((\mem|data~1097 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~488_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1097 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1098 ),
	.regout(\mem|data~424_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~424 .lut_mask = "dda0";
defparam \mem|data~424 .operation_mode = "normal";
defparam \mem|data~424 .output_mode = "comb_only";
defparam \mem|data~424 .register_cascade_mode = "off";
defparam \mem|data~424 .sum_lutc_input = "qfbk";
defparam \mem|data~424 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N2
maxv_lcell \mem|data~1850 (
// Equation(s):
// \mem|data~1850_combout  = (\mem|data~1785_combout  & (\mem|data~1735_combout  & ((\b~combout [4]))))

	.clk(gnd),
	.dataa(\mem|data~1785_combout ),
	.datab(\mem|data~1735_combout ),
	.datac(vcc),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1850_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1850 .lut_mask = "8800";
defparam \mem|data~1850 .operation_mode = "normal";
defparam \mem|data~1850 .output_mode = "comb_only";
defparam \mem|data~1850 .register_cascade_mode = "off";
defparam \mem|data~1850 .sum_lutc_input = "datac";
defparam \mem|data~1850 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxv_lcell \mem|data~504 (
// Equation(s):
// \mem|data~504_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~504_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~504 .lut_mask = "0000";
defparam \mem|data~504 .operation_mode = "normal";
defparam \mem|data~504 .output_mode = "reg_only";
defparam \mem|data~504 .register_cascade_mode = "off";
defparam \mem|data~504 .sum_lutc_input = "datac";
defparam \mem|data~504 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxv_lcell \mem|data~1849 (
// Equation(s):
// \mem|data~1849_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1733_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1733_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1849_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1849 .lut_mask = "c000";
defparam \mem|data~1849 .operation_mode = "normal";
defparam \mem|data~1849 .output_mode = "comb_only";
defparam \mem|data~1849 .register_cascade_mode = "off";
defparam \mem|data~1849 .sum_lutc_input = "datac";
defparam \mem|data~1849 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxv_lcell \mem|data~408 (
// Equation(s):
// \mem|data~408_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~408_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~408 .lut_mask = "0000";
defparam \mem|data~408 .operation_mode = "normal";
defparam \mem|data~408 .output_mode = "reg_only";
defparam \mem|data~408 .register_cascade_mode = "off";
defparam \mem|data~408 .sum_lutc_input = "datac";
defparam \mem|data~408 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxv_lcell \mem|data~1848 (
// Equation(s):
// \mem|data~1848_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1729_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1729_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1848_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1848 .lut_mask = "c000";
defparam \mem|data~1848 .operation_mode = "normal";
defparam \mem|data~1848 .output_mode = "comb_only";
defparam \mem|data~1848 .register_cascade_mode = "off";
defparam \mem|data~1848 .sum_lutc_input = "datac";
defparam \mem|data~1848 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxv_lcell \mem|data~472 (
// Equation(s):
// \mem|data~1104  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L482Q)) # (!\b~combout [3] & ((\mem|data~408_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~408_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1104 ),
	.regout(\mem|data~472_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~472 .lut_mask = "d9c8";
defparam \mem|data~472 .operation_mode = "normal";
defparam \mem|data~472 .output_mode = "comb_only";
defparam \mem|data~472 .register_cascade_mode = "off";
defparam \mem|data~472 .sum_lutc_input = "qfbk";
defparam \mem|data~472 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxv_lcell \mem|data~1847 (
// Equation(s):
// \mem|data~1847_combout  = (\b~combout [4] & (\mem|data~1731_combout  & ((\mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1731_combout ),
	.datac(vcc),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1847_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1847 .lut_mask = "8800";
defparam \mem|data~1847 .operation_mode = "normal";
defparam \mem|data~1847 .output_mode = "comb_only";
defparam \mem|data~1847 .register_cascade_mode = "off";
defparam \mem|data~1847 .sum_lutc_input = "datac";
defparam \mem|data~1847 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxv_lcell \mem|data~440 (
// Equation(s):
// \mem|data~1105  = (\b~combout [2] & ((\mem|data~1104  & (\mem|data~504_regout )) # (!\mem|data~1104  & ((C1L450Q))))) # (!\b~combout [2] & (((\mem|data~1104 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~504_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1104 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1105 ),
	.regout(\mem|data~440_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~440 .lut_mask = "dda0";
defparam \mem|data~440 .operation_mode = "normal";
defparam \mem|data~440 .output_mode = "comb_only";
defparam \mem|data~440 .register_cascade_mode = "off";
defparam \mem|data~440 .sum_lutc_input = "qfbk";
defparam \mem|data~440 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxv_lcell \mem|data~1845 (
// Equation(s):
// \mem|data~1845_combout  = ((\mem|data~1725_combout  & (\b~combout [4] & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1725_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1845_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1845 .lut_mask = "c000";
defparam \mem|data~1845 .operation_mode = "normal";
defparam \mem|data~1845 .output_mode = "comb_only";
defparam \mem|data~1845 .register_cascade_mode = "off";
defparam \mem|data~1845 .sum_lutc_input = "datac";
defparam \mem|data~1845 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \mem|data~384 (
// Equation(s):
// \mem|data~384_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~384_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~384 .lut_mask = "0000";
defparam \mem|data~384 .operation_mode = "normal";
defparam \mem|data~384 .output_mode = "reg_only";
defparam \mem|data~384 .register_cascade_mode = "off";
defparam \mem|data~384 .sum_lutc_input = "datac";
defparam \mem|data~384 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N6
maxv_lcell \mem|data~1844 (
// Equation(s):
// \mem|data~1844_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1721_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1721_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1844_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1844 .lut_mask = "c000";
defparam \mem|data~1844 .operation_mode = "normal";
defparam \mem|data~1844 .output_mode = "comb_only";
defparam \mem|data~1844 .register_cascade_mode = "off";
defparam \mem|data~1844 .sum_lutc_input = "datac";
defparam \mem|data~1844 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \mem|data~416 (
// Equation(s):
// \mem|data~1101  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L426Q)) # (!\b~combout [2] & ((\mem|data~384_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~384_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1101 ),
	.regout(\mem|data~416_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~416 .lut_mask = "d9c8";
defparam \mem|data~416 .operation_mode = "normal";
defparam \mem|data~416 .output_mode = "comb_only";
defparam \mem|data~416 .register_cascade_mode = "off";
defparam \mem|data~416 .sum_lutc_input = "qfbk";
defparam \mem|data~416 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxv_lcell \mem|data~1846 (
// Equation(s):
// \mem|data~1846_combout  = ((\mem|data~1785_combout  & (\b~combout [4] & \mem|data~1727_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1785_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1727_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1846_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1846 .lut_mask = "c000";
defparam \mem|data~1846 .operation_mode = "normal";
defparam \mem|data~1846 .output_mode = "comb_only";
defparam \mem|data~1846 .register_cascade_mode = "off";
defparam \mem|data~1846 .sum_lutc_input = "datac";
defparam \mem|data~1846 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \mem|data~480 (
// Equation(s):
// \mem|data~480_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~480_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~480 .lut_mask = "0000";
defparam \mem|data~480 .operation_mode = "normal";
defparam \mem|data~480 .output_mode = "reg_only";
defparam \mem|data~480 .register_cascade_mode = "off";
defparam \mem|data~480 .sum_lutc_input = "datac";
defparam \mem|data~480 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \mem|data~1843 (
// Equation(s):
// \mem|data~1843_combout  = (\mem|data~1723_combout  & (((\b~combout [4] & \mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1723_combout ),
	.datab(vcc),
	.datac(\b~combout [4]),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1843_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1843 .lut_mask = "a000";
defparam \mem|data~1843 .operation_mode = "normal";
defparam \mem|data~1843 .output_mode = "comb_only";
defparam \mem|data~1843 .register_cascade_mode = "off";
defparam \mem|data~1843 .sum_lutc_input = "datac";
defparam \mem|data~1843 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxv_lcell \mem|data~448 (
// Equation(s):
// \mem|data~1102  = (\b~combout [3] & ((\mem|data~1101  & ((\mem|data~480_regout ))) # (!\mem|data~1101  & (C1L458Q)))) # (!\b~combout [3] & (\mem|data~1101 ))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1101 ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~480_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1102 ),
	.regout(\mem|data~448_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~448 .lut_mask = "ec64";
defparam \mem|data~448 .operation_mode = "normal";
defparam \mem|data~448 .output_mode = "comb_only";
defparam \mem|data~448 .register_cascade_mode = "off";
defparam \mem|data~448 .sum_lutc_input = "qfbk";
defparam \mem|data~448 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxv_lcell \mem|data~1842 (
// Equation(s):
// \mem|data~1842_combout  = ((\b~combout [4] & (\mem|data~1711_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1711_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1842_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1842 .lut_mask = "c000";
defparam \mem|data~1842 .operation_mode = "normal";
defparam \mem|data~1842 .output_mode = "comb_only";
defparam \mem|data~1842 .register_cascade_mode = "off";
defparam \mem|data~1842 .sum_lutc_input = "datac";
defparam \mem|data~1842 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \mem|data~496 (
// Equation(s):
// \mem|data~496_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~496_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~496 .lut_mask = "0000";
defparam \mem|data~496 .operation_mode = "normal";
defparam \mem|data~496 .output_mode = "reg_only";
defparam \mem|data~496 .register_cascade_mode = "off";
defparam \mem|data~496 .sum_lutc_input = "datac";
defparam \mem|data~496 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \mem|data~1841 (
// Equation(s):
// \mem|data~1841_combout  = (\b~combout [4] & (((\mem|data~1709_combout  & \mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(vcc),
	.datac(\mem|data~1709_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1841_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1841 .lut_mask = "a000";
defparam \mem|data~1841 .operation_mode = "normal";
defparam \mem|data~1841 .output_mode = "comb_only";
defparam \mem|data~1841 .register_cascade_mode = "off";
defparam \mem|data~1841 .sum_lutc_input = "datac";
defparam \mem|data~1841 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxv_lcell \mem|data~400 (
// Equation(s):
// \mem|data~400_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~400_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~400 .lut_mask = "0000";
defparam \mem|data~400 .operation_mode = "normal";
defparam \mem|data~400 .output_mode = "reg_only";
defparam \mem|data~400 .register_cascade_mode = "off";
defparam \mem|data~400 .sum_lutc_input = "datac";
defparam \mem|data~400 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N3
maxv_lcell \mem|data~1840 (
// Equation(s):
// \mem|data~1840_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1704_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1704_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1840_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1840 .lut_mask = "c000";
defparam \mem|data~1840 .operation_mode = "normal";
defparam \mem|data~1840 .output_mode = "comb_only";
defparam \mem|data~1840 .register_cascade_mode = "off";
defparam \mem|data~1840 .sum_lutc_input = "datac";
defparam \mem|data~1840 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxv_lcell \mem|data~432 (
// Equation(s):
// \mem|data~1099  = (\b~combout [2] & ((\b~combout [3]) # ((C1L442Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~400_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~400_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1099 ),
	.regout(\mem|data~432_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~432 .lut_mask = "b9a8";
defparam \mem|data~432 .operation_mode = "normal";
defparam \mem|data~432 .output_mode = "comb_only";
defparam \mem|data~432 .register_cascade_mode = "off";
defparam \mem|data~432 .sum_lutc_input = "qfbk";
defparam \mem|data~432 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \mem|data~1839 (
// Equation(s):
// \mem|data~1839_combout  = ((\b~combout [4] & (\mem|data~1785_combout  & \mem|data~1707_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1785_combout ),
	.datad(\mem|data~1707_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1839_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1839 .lut_mask = "c000";
defparam \mem|data~1839 .operation_mode = "normal";
defparam \mem|data~1839 .output_mode = "comb_only";
defparam \mem|data~1839 .register_cascade_mode = "off";
defparam \mem|data~1839 .sum_lutc_input = "datac";
defparam \mem|data~1839 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxv_lcell \mem|data~464 (
// Equation(s):
// \mem|data~1100  = (\b~combout [3] & ((\mem|data~1099  & (\mem|data~496_regout )) # (!\mem|data~1099  & ((C1L474Q))))) # (!\b~combout [3] & (((\mem|data~1099 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~496_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1099 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1100 ),
	.regout(\mem|data~464_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~464 .lut_mask = "dda0";
defparam \mem|data~464 .operation_mode = "normal";
defparam \mem|data~464 .output_mode = "comb_only";
defparam \mem|data~464 .register_cascade_mode = "off";
defparam \mem|data~464 .sum_lutc_input = "qfbk";
defparam \mem|data~464 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxv_lcell \mem|data~1103 (
// Equation(s):
// \mem|data~1103_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1100 )))) # (!\b~combout [1] & (!\b~combout [0] & (\mem|data~1102 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1102 ),
	.datad(\mem|data~1100 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1103 .lut_mask = "ba98";
defparam \mem|data~1103 .operation_mode = "normal";
defparam \mem|data~1103 .output_mode = "comb_only";
defparam \mem|data~1103 .register_cascade_mode = "off";
defparam \mem|data~1103 .sum_lutc_input = "datac";
defparam \mem|data~1103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxv_lcell \mem|data~1106 (
// Equation(s):
// \mem|data~1106_combout  = (\b~combout [0] & ((\mem|data~1103_combout  & ((\mem|data~1105 ))) # (!\mem|data~1103_combout  & (\mem|data~1098 )))) # (!\b~combout [0] & (((\mem|data~1103_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1098 ),
	.datac(\mem|data~1105 ),
	.datad(\mem|data~1103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1106 .lut_mask = "f588";
defparam \mem|data~1106 .operation_mode = "normal";
defparam \mem|data~1106 .output_mode = "comb_only";
defparam \mem|data~1106 .register_cascade_mode = "off";
defparam \mem|data~1106 .sum_lutc_input = "datac";
defparam \mem|data~1106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N5
maxv_lcell \mem|data~1789 (
// Equation(s):
// \mem|data~1789_combout  = (\mem|data~1731_combout  & (!\b~combout [4] & ((\mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1731_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1789_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1789 .lut_mask = "2200";
defparam \mem|data~1789 .operation_mode = "normal";
defparam \mem|data~1789 .output_mode = "comb_only";
defparam \mem|data~1789 .register_cascade_mode = "off";
defparam \mem|data~1789 .sum_lutc_input = "datac";
defparam \mem|data~1789 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N3
maxv_lcell \mem|data~312 (
// Equation(s):
// \mem|data~312_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~312_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~312 .lut_mask = "0000";
defparam \mem|data~312 .operation_mode = "normal";
defparam \mem|data~312 .output_mode = "reg_only";
defparam \mem|data~312 .register_cascade_mode = "off";
defparam \mem|data~312 .sum_lutc_input = "datac";
defparam \mem|data~312 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y10_N2
maxv_lcell \mem|data~1788 (
// Equation(s):
// \mem|data~1788_combout  = ((!\b~combout [4] & (\mem|data~1721_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1721_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1788_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1788 .lut_mask = "3000";
defparam \mem|data~1788 .operation_mode = "normal";
defparam \mem|data~1788 .output_mode = "comb_only";
defparam \mem|data~1788 .register_cascade_mode = "off";
defparam \mem|data~1788 .sum_lutc_input = "datac";
defparam \mem|data~1788 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N7
maxv_lcell \mem|data~288 (
// Equation(s):
// \mem|data~288_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~288_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~288 .lut_mask = "0000";
defparam \mem|data~288 .operation_mode = "normal";
defparam \mem|data~288 .output_mode = "reg_only";
defparam \mem|data~288 .register_cascade_mode = "off";
defparam \mem|data~288 .sum_lutc_input = "datac";
defparam \mem|data~288 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N0
maxv_lcell \mem|data~1787 (
// Equation(s):
// \mem|data~1787_combout  = (\mem|data~1785_combout  & (!\b~combout [4] & (\mem|data~1715_combout )))

	.clk(gnd),
	.dataa(\mem|data~1785_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1715_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1787_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1787 .lut_mask = "2020";
defparam \mem|data~1787 .operation_mode = "normal";
defparam \mem|data~1787 .output_mode = "comb_only";
defparam \mem|data~1787 .register_cascade_mode = "off";
defparam \mem|data~1787 .sum_lutc_input = "datac";
defparam \mem|data~1787 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N0
maxv_lcell \mem|data~296 (
// Equation(s):
// \mem|data~1066  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L306Q)) # (!\b~combout [0] & ((\mem|data~288_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~288_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1066 ),
	.regout(\mem|data~296_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~296 .lut_mask = "d9c8";
defparam \mem|data~296 .operation_mode = "normal";
defparam \mem|data~296 .output_mode = "comb_only";
defparam \mem|data~296 .register_cascade_mode = "off";
defparam \mem|data~296 .sum_lutc_input = "qfbk";
defparam \mem|data~296 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxv_lcell \mem|data~1786 (
// Equation(s):
// \mem|data~1786_combout  = ((\mem|data~1704_combout  & (!\b~combout [4] & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1704_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1786_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1786 .lut_mask = "0c00";
defparam \mem|data~1786 .operation_mode = "normal";
defparam \mem|data~1786 .output_mode = "comb_only";
defparam \mem|data~1786 .register_cascade_mode = "off";
defparam \mem|data~1786 .sum_lutc_input = "datac";
defparam \mem|data~1786 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N1
maxv_lcell \mem|data~304 (
// Equation(s):
// \mem|data~1067  = (\b~combout [1] & ((\mem|data~1066  & (\mem|data~312_regout )) # (!\mem|data~1066  & ((C1L314Q))))) # (!\b~combout [1] & (((\mem|data~1066 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~312_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1066 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1067 ),
	.regout(\mem|data~304_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~304 .lut_mask = "bbc0";
defparam \mem|data~304 .operation_mode = "normal";
defparam \mem|data~304 .output_mode = "comb_only";
defparam \mem|data~304 .register_cascade_mode = "off";
defparam \mem|data~304 .sum_lutc_input = "qfbk";
defparam \mem|data~304 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxv_lcell \mem|data~1797 (
// Equation(s):
// \mem|data~1797_combout  = ((!\b~combout [4] & (\mem|data~1733_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1733_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1797_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1797 .lut_mask = "3000";
defparam \mem|data~1797 .operation_mode = "normal";
defparam \mem|data~1797 .output_mode = "comb_only";
defparam \mem|data~1797 .register_cascade_mode = "off";
defparam \mem|data~1797 .sum_lutc_input = "datac";
defparam \mem|data~1797 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N1
maxv_lcell \mem|data~280 (
// Equation(s):
// \mem|data~280_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~280_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~280 .lut_mask = "ff00";
defparam \mem|data~280 .operation_mode = "normal";
defparam \mem|data~280 .output_mode = "reg_only";
defparam \mem|data~280 .register_cascade_mode = "off";
defparam \mem|data~280 .sum_lutc_input = "datac";
defparam \mem|data~280 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N3
maxv_lcell \mem|data~1796 (
// Equation(s):
// \mem|data~1796_combout  = (\mem|data~1785_combout  & (((!\b~combout [4] & \mem|data~1725_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1785_combout ),
	.datab(vcc),
	.datac(\b~combout [4]),
	.datad(\mem|data~1725_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1796_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1796 .lut_mask = "0a00";
defparam \mem|data~1796 .operation_mode = "normal";
defparam \mem|data~1796 .output_mode = "comb_only";
defparam \mem|data~1796 .register_cascade_mode = "off";
defparam \mem|data~1796 .sum_lutc_input = "datac";
defparam \mem|data~1796 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N0
maxv_lcell \mem|data~256 (
// Equation(s):
// \mem|data~256_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~256_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~256 .lut_mask = "ff00";
defparam \mem|data~256 .operation_mode = "normal";
defparam \mem|data~256 .output_mode = "reg_only";
defparam \mem|data~256 .register_cascade_mode = "off";
defparam \mem|data~256 .sum_lutc_input = "datac";
defparam \mem|data~256 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxv_lcell \mem|data~1795 (
// Equation(s):
// \mem|data~1795_combout  = (\mem|data~1709_combout  & (\mem|data~1785_combout  & ((!\b~combout [4]))))

	.clk(gnd),
	.dataa(\mem|data~1709_combout ),
	.datab(\mem|data~1785_combout ),
	.datac(vcc),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1795_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1795 .lut_mask = "0088";
defparam \mem|data~1795 .operation_mode = "normal";
defparam \mem|data~1795 .output_mode = "comb_only";
defparam \mem|data~1795 .register_cascade_mode = "off";
defparam \mem|data~1795 .sum_lutc_input = "datac";
defparam \mem|data~1795 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N0
maxv_lcell \mem|data~272 (
// Equation(s):
// \mem|data~1070  = (\b~combout [1] & ((\b~combout [0]) # ((C1L282Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~256_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~256_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1070 ),
	.regout(\mem|data~272_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~272 .lut_mask = "b9a8";
defparam \mem|data~272 .operation_mode = "normal";
defparam \mem|data~272 .output_mode = "comb_only";
defparam \mem|data~272 .register_cascade_mode = "off";
defparam \mem|data~272 .sum_lutc_input = "qfbk";
defparam \mem|data~272 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxv_lcell \mem|data~1794 (
// Equation(s):
// \mem|data~1794_combout  = ((!\b~combout [4] & (\mem|data~1717_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1717_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1794_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1794 .lut_mask = "3000";
defparam \mem|data~1794 .operation_mode = "normal";
defparam \mem|data~1794 .output_mode = "comb_only";
defparam \mem|data~1794 .register_cascade_mode = "off";
defparam \mem|data~1794 .sum_lutc_input = "datac";
defparam \mem|data~1794 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N1
maxv_lcell \mem|data~264 (
// Equation(s):
// \mem|data~1071  = (\b~combout [0] & ((\mem|data~1070  & (\mem|data~280_regout )) # (!\mem|data~1070  & ((C1L274Q))))) # (!\b~combout [0] & (((\mem|data~1070 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~280_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1070 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1071 ),
	.regout(\mem|data~264_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~264 .lut_mask = "bbc0";
defparam \mem|data~264 .operation_mode = "normal";
defparam \mem|data~264 .output_mode = "comb_only";
defparam \mem|data~264 .register_cascade_mode = "off";
defparam \mem|data~264 .sum_lutc_input = "qfbk";
defparam \mem|data~264 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N6
maxv_lcell \mem|data~1793 (
// Equation(s):
// \mem|data~1793_combout  = (\mem|data~1785_combout  & (!\b~combout [4] & (\mem|data~1729_combout )))

	.clk(gnd),
	.dataa(\mem|data~1785_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1729_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1793_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1793 .lut_mask = "2020";
defparam \mem|data~1793 .operation_mode = "normal";
defparam \mem|data~1793 .output_mode = "comb_only";
defparam \mem|data~1793 .register_cascade_mode = "off";
defparam \mem|data~1793 .sum_lutc_input = "datac";
defparam \mem|data~1793 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N4
maxv_lcell \mem|data~344 (
// Equation(s):
// \mem|data~344_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~344_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~344 .lut_mask = "0000";
defparam \mem|data~344 .operation_mode = "normal";
defparam \mem|data~344 .output_mode = "reg_only";
defparam \mem|data~344 .register_cascade_mode = "off";
defparam \mem|data~344 .sum_lutc_input = "datac";
defparam \mem|data~344 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxv_lcell \mem|data~1792 (
// Equation(s):
// \mem|data~1792_combout  = (\mem|data~1723_combout  & (!\b~combout [4] & ((\mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1723_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1792_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1792 .lut_mask = "2200";
defparam \mem|data~1792 .operation_mode = "normal";
defparam \mem|data~1792 .output_mode = "comb_only";
defparam \mem|data~1792 .register_cascade_mode = "off";
defparam \mem|data~1792 .sum_lutc_input = "datac";
defparam \mem|data~1792 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N3
maxv_lcell \mem|data~320 (
// Equation(s):
// \mem|data~320_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~320_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~320 .lut_mask = "ff00";
defparam \mem|data~320 .operation_mode = "normal";
defparam \mem|data~320 .output_mode = "reg_only";
defparam \mem|data~320 .register_cascade_mode = "off";
defparam \mem|data~320 .sum_lutc_input = "datac";
defparam \mem|data~320 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxv_lcell \mem|data~1791 (
// Equation(s):
// \mem|data~1791_combout  = ((\mem|data~1707_combout  & (!\b~combout [4] & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem|data~1707_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1791_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1791 .lut_mask = "0c00";
defparam \mem|data~1791 .operation_mode = "normal";
defparam \mem|data~1791 .output_mode = "comb_only";
defparam \mem|data~1791 .register_cascade_mode = "off";
defparam \mem|data~1791 .sum_lutc_input = "datac";
defparam \mem|data~1791 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N1
maxv_lcell \mem|data~336 (
// Equation(s):
// \mem|data~1068  = (\b~combout [1] & ((\b~combout [0]) # ((C1L346Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~320_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~320_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1068 ),
	.regout(\mem|data~336_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~336 .lut_mask = "b9a8";
defparam \mem|data~336 .operation_mode = "normal";
defparam \mem|data~336 .output_mode = "comb_only";
defparam \mem|data~336 .register_cascade_mode = "off";
defparam \mem|data~336 .sum_lutc_input = "qfbk";
defparam \mem|data~336 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxv_lcell \mem|data~1790 (
// Equation(s):
// \mem|data~1790_combout  = (\mem|data~1713_combout  & (!\b~combout [4] & ((\mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1790_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1790 .lut_mask = "2200";
defparam \mem|data~1790 .operation_mode = "normal";
defparam \mem|data~1790 .output_mode = "comb_only";
defparam \mem|data~1790 .register_cascade_mode = "off";
defparam \mem|data~1790 .sum_lutc_input = "datac";
defparam \mem|data~1790 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N6
maxv_lcell \mem|data~328 (
// Equation(s):
// \mem|data~1069  = (\b~combout [0] & ((\mem|data~1068  & (\mem|data~344_regout )) # (!\mem|data~1068  & ((C1L338Q))))) # (!\b~combout [0] & (((\mem|data~1068 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~344_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1068 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1069 ),
	.regout(\mem|data~328_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~328 .lut_mask = "bbc0";
defparam \mem|data~328 .operation_mode = "normal";
defparam \mem|data~328 .output_mode = "comb_only";
defparam \mem|data~328 .register_cascade_mode = "off";
defparam \mem|data~328 .sum_lutc_input = "qfbk";
defparam \mem|data~328 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N7
maxv_lcell \mem|data~1072 (
// Equation(s):
// \mem|data~1072_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1069 )))) # (!\b~combout [3] & (!\b~combout [2] & (\mem|data~1071 )))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1071 ),
	.datad(\mem|data~1069 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1072_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1072 .lut_mask = "ba98";
defparam \mem|data~1072 .operation_mode = "normal";
defparam \mem|data~1072 .output_mode = "comb_only";
defparam \mem|data~1072 .register_cascade_mode = "off";
defparam \mem|data~1072 .sum_lutc_input = "datac";
defparam \mem|data~1072 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N0
maxv_lcell \mem|data~1801 (
// Equation(s):
// \mem|data~1801_combout  = ((!\b~combout [4] & (\mem|data~1735_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1735_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1801_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1801 .lut_mask = "3000";
defparam \mem|data~1801 .operation_mode = "normal";
defparam \mem|data~1801 .output_mode = "comb_only";
defparam \mem|data~1801 .register_cascade_mode = "off";
defparam \mem|data~1801 .sum_lutc_input = "datac";
defparam \mem|data~1801 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N0
maxv_lcell \mem|data~376 (
// Equation(s):
// \mem|data~376_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~376_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~376 .lut_mask = "0000";
defparam \mem|data~376 .operation_mode = "normal";
defparam \mem|data~376 .output_mode = "reg_only";
defparam \mem|data~376 .register_cascade_mode = "off";
defparam \mem|data~376 .sum_lutc_input = "datac";
defparam \mem|data~376 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N3
maxv_lcell \mem|data~1800 (
// Equation(s):
// \mem|data~1800_combout  = ((!\b~combout [4] & (\mem|data~1727_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1727_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1800_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1800 .lut_mask = "3000";
defparam \mem|data~1800 .operation_mode = "normal";
defparam \mem|data~1800 .output_mode = "comb_only";
defparam \mem|data~1800 .register_cascade_mode = "off";
defparam \mem|data~1800 .sum_lutc_input = "datac";
defparam \mem|data~1800 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N8
maxv_lcell \mem|data~352 (
// Equation(s):
// \mem|data~352_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~352_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~352 .lut_mask = "0000";
defparam \mem|data~352 .operation_mode = "normal";
defparam \mem|data~352 .output_mode = "reg_only";
defparam \mem|data~352 .register_cascade_mode = "off";
defparam \mem|data~352 .sum_lutc_input = "datac";
defparam \mem|data~352 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N6
maxv_lcell \mem|data~1799 (
// Equation(s):
// \mem|data~1799_combout  = (!\b~combout [4] & (\mem|data~1719_combout  & ((\mem|data~1785_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1719_combout ),
	.datac(vcc),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1799_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1799 .lut_mask = "4400";
defparam \mem|data~1799 .operation_mode = "normal";
defparam \mem|data~1799 .output_mode = "comb_only";
defparam \mem|data~1799 .register_cascade_mode = "off";
defparam \mem|data~1799 .sum_lutc_input = "datac";
defparam \mem|data~1799 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N0
maxv_lcell \mem|data~360 (
// Equation(s):
// \mem|data~1073  = (\b~combout [0] & ((\b~combout [1]) # ((C1L370Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~352_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~352_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1073 ),
	.regout(\mem|data~360_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~360 .lut_mask = "b9a8";
defparam \mem|data~360 .operation_mode = "normal";
defparam \mem|data~360 .output_mode = "comb_only";
defparam \mem|data~360 .register_cascade_mode = "off";
defparam \mem|data~360 .sum_lutc_input = "qfbk";
defparam \mem|data~360 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxv_lcell \mem|data~1798 (
// Equation(s):
// \mem|data~1798_combout  = ((!\b~combout [4] & (\mem|data~1711_combout  & \mem|data~1785_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [4]),
	.datac(\mem|data~1711_combout ),
	.datad(\mem|data~1785_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1798_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1798 .lut_mask = "3000";
defparam \mem|data~1798 .operation_mode = "normal";
defparam \mem|data~1798 .output_mode = "comb_only";
defparam \mem|data~1798 .register_cascade_mode = "off";
defparam \mem|data~1798 .sum_lutc_input = "datac";
defparam \mem|data~1798 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N1
maxv_lcell \mem|data~368 (
// Equation(s):
// \mem|data~1074  = (\b~combout [1] & ((\mem|data~1073  & (\mem|data~376_regout )) # (!\mem|data~1073  & ((C1L378Q))))) # (!\b~combout [1] & (((\mem|data~1073 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~376_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1073 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1074 ),
	.regout(\mem|data~368_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~368 .lut_mask = "bbc0";
defparam \mem|data~368 .operation_mode = "normal";
defparam \mem|data~368 .output_mode = "comb_only";
defparam \mem|data~368 .register_cascade_mode = "off";
defparam \mem|data~368 .sum_lutc_input = "qfbk";
defparam \mem|data~368 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N9
maxv_lcell \mem|data~1075 (
// Equation(s):
// \mem|data~1075_combout  = (\b~combout [2] & ((\mem|data~1072_combout  & ((\mem|data~1074 ))) # (!\mem|data~1072_combout  & (\mem|data~1067 )))) # (!\b~combout [2] & (((\mem|data~1072_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1067 ),
	.datab(\b~combout [2]),
	.datac(\mem|data~1072_combout ),
	.datad(\mem|data~1074 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1075_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1075 .lut_mask = "f838";
defparam \mem|data~1075 .operation_mode = "normal";
defparam \mem|data~1075 .output_mode = "comb_only";
defparam \mem|data~1075 .register_cascade_mode = "off";
defparam \mem|data~1075 .sum_lutc_input = "datac";
defparam \mem|data~1075 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N1
maxv_lcell \mem|data~1802 (
// Equation(s):
// \mem|data~1802_combout  = (!\b~combout [6] & (((!\b~combout [5]))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1802_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1802 .lut_mask = "0055";
defparam \mem|data~1802 .operation_mode = "normal";
defparam \mem|data~1802 .output_mode = "comb_only";
defparam \mem|data~1802 .register_cascade_mode = "off";
defparam \mem|data~1802 .sum_lutc_input = "datac";
defparam \mem|data~1802 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \mem|data~1834 (
// Equation(s):
// \mem|data~1834_combout  = (\mem|data~1735_combout  & (\mem|data~1802_combout  & (!\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1735_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1834_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1834 .lut_mask = "0800";
defparam \mem|data~1834 .operation_mode = "normal";
defparam \mem|data~1834 .output_mode = "comb_only";
defparam \mem|data~1834 .register_cascade_mode = "off";
defparam \mem|data~1834 .sum_lutc_input = "datac";
defparam \mem|data~1834 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \mem|data~120 (
// Equation(s):
// \mem|data~120_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~120_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~120 .lut_mask = "0000";
defparam \mem|data~120 .operation_mode = "normal";
defparam \mem|data~120 .output_mode = "reg_only";
defparam \mem|data~120 .register_cascade_mode = "off";
defparam \mem|data~120 .sum_lutc_input = "datac";
defparam \mem|data~120 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \mem|data~1833 (
// Equation(s):
// \mem|data~1833_combout  = (\en~combout  & (!\b~combout [4] & (\mem|data~1727_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1727_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1833_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1833 .lut_mask = "2000";
defparam \mem|data~1833 .operation_mode = "normal";
defparam \mem|data~1833 .output_mode = "comb_only";
defparam \mem|data~1833 .register_cascade_mode = "off";
defparam \mem|data~1833 .sum_lutc_input = "datac";
defparam \mem|data~1833 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxv_lcell \mem|data~96 (
// Equation(s):
// \mem|data~96_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~96_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~96 .lut_mask = "0000";
defparam \mem|data~96 .operation_mode = "normal";
defparam \mem|data~96 .output_mode = "reg_only";
defparam \mem|data~96 .register_cascade_mode = "off";
defparam \mem|data~96 .sum_lutc_input = "datac";
defparam \mem|data~96 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \mem|data~1832 (
// Equation(s):
// \mem|data~1832_combout  = (\mem|data~1711_combout  & (\mem|data~1802_combout  & (!\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1711_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1832_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1832 .lut_mask = "0800";
defparam \mem|data~1832 .operation_mode = "normal";
defparam \mem|data~1832 .output_mode = "comb_only";
defparam \mem|data~1832 .register_cascade_mode = "off";
defparam \mem|data~1832 .sum_lutc_input = "datac";
defparam \mem|data~1832 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \mem|data~112 (
// Equation(s):
// \mem|data~1093  = (\b~combout [1] & (((C1L122Q) # (\b~combout [0])))) # (!\b~combout [1] & (\mem|data~96_regout  & ((!\b~combout [0]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~96_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1093 ),
	.regout(\mem|data~112_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~112 .lut_mask = "cce2";
defparam \mem|data~112 .operation_mode = "normal";
defparam \mem|data~112 .output_mode = "comb_only";
defparam \mem|data~112 .register_cascade_mode = "off";
defparam \mem|data~112 .sum_lutc_input = "qfbk";
defparam \mem|data~112 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \mem|data~1831 (
// Equation(s):
// \mem|data~1831_combout  = (\mem|data~1719_combout  & (\mem|data~1802_combout  & (!\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1719_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1831_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1831 .lut_mask = "0800";
defparam \mem|data~1831 .operation_mode = "normal";
defparam \mem|data~1831 .output_mode = "comb_only";
defparam \mem|data~1831 .register_cascade_mode = "off";
defparam \mem|data~1831 .sum_lutc_input = "datac";
defparam \mem|data~1831 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \mem|data~104 (
// Equation(s):
// \mem|data~1094  = (\b~combout [0] & ((\mem|data~1093  & (\mem|data~120_regout )) # (!\mem|data~1093  & ((C1L114Q))))) # (!\b~combout [0] & (((\mem|data~1093 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~120_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1093 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1094 ),
	.regout(\mem|data~104_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~104 .lut_mask = "dda0";
defparam \mem|data~104 .operation_mode = "normal";
defparam \mem|data~104 .output_mode = "comb_only";
defparam \mem|data~104 .register_cascade_mode = "off";
defparam \mem|data~104 .sum_lutc_input = "qfbk";
defparam \mem|data~104 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxv_lcell \mem|data~1826 (
// Equation(s):
// \mem|data~1826_combout  = (!\b~combout [4] & (\mem|data~1802_combout  & (\mem|data~1731_combout  & \en~combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1802_combout ),
	.datac(\mem|data~1731_combout ),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1826_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1826 .lut_mask = "4000";
defparam \mem|data~1826 .operation_mode = "normal";
defparam \mem|data~1826 .output_mode = "comb_only";
defparam \mem|data~1826 .register_cascade_mode = "off";
defparam \mem|data~1826 .sum_lutc_input = "datac";
defparam \mem|data~1826 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxv_lcell \mem|data~56 (
// Equation(s):
// \mem|data~56_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~56_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~56 .lut_mask = "0000";
defparam \mem|data~56 .operation_mode = "normal";
defparam \mem|data~56 .output_mode = "reg_only";
defparam \mem|data~56 .register_cascade_mode = "off";
defparam \mem|data~56 .sum_lutc_input = "datac";
defparam \mem|data~56 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxv_lcell \mem|data~1825 (
// Equation(s):
// \mem|data~1825_combout  = (\mem|data~1721_combout  & (\en~combout  & (\mem|data~1802_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1721_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1825_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1825 .lut_mask = "0080";
defparam \mem|data~1825 .operation_mode = "normal";
defparam \mem|data~1825 .output_mode = "comb_only";
defparam \mem|data~1825 .register_cascade_mode = "off";
defparam \mem|data~1825 .sum_lutc_input = "datac";
defparam \mem|data~1825 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxv_lcell \mem|data~32 (
// Equation(s):
// \mem|data~32_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~32_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~32 .lut_mask = "ff00";
defparam \mem|data~32 .operation_mode = "normal";
defparam \mem|data~32 .output_mode = "reg_only";
defparam \mem|data~32 .register_cascade_mode = "off";
defparam \mem|data~32 .sum_lutc_input = "datac";
defparam \mem|data~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N2
maxv_lcell \mem|data~1824 (
// Equation(s):
// \mem|data~1824_combout  = (\mem|data~1802_combout  & (!\b~combout [4] & (\mem|data~1704_combout  & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1704_combout ),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1824_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1824 .lut_mask = "2000";
defparam \mem|data~1824 .operation_mode = "normal";
defparam \mem|data~1824 .output_mode = "comb_only";
defparam \mem|data~1824 .register_cascade_mode = "off";
defparam \mem|data~1824 .sum_lutc_input = "datac";
defparam \mem|data~1824 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxv_lcell \mem|data~48 (
// Equation(s):
// \mem|data~1088  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L58Q)) # (!\b~combout [1] & ((\mem|data~32_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~32_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1088 ),
	.regout(\mem|data~48_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~48 .lut_mask = "d9c8";
defparam \mem|data~48 .operation_mode = "normal";
defparam \mem|data~48 .output_mode = "comb_only";
defparam \mem|data~48 .register_cascade_mode = "off";
defparam \mem|data~48 .sum_lutc_input = "qfbk";
defparam \mem|data~48 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxv_lcell \mem|data~1823 (
// Equation(s):
// \mem|data~1823_combout  = (\mem|data~1715_combout  & (\en~combout  & (\mem|data~1802_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1715_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1823_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1823 .lut_mask = "0080";
defparam \mem|data~1823 .operation_mode = "normal";
defparam \mem|data~1823 .output_mode = "comb_only";
defparam \mem|data~1823 .register_cascade_mode = "off";
defparam \mem|data~1823 .sum_lutc_input = "datac";
defparam \mem|data~1823 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxv_lcell \mem|data~40 (
// Equation(s):
// \mem|data~1089  = (\b~combout [0] & ((\mem|data~1088  & (\mem|data~56_regout )) # (!\mem|data~1088  & ((C1L50Q))))) # (!\b~combout [0] & (((\mem|data~1088 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~56_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1088 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1089 ),
	.regout(\mem|data~40_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~40 .lut_mask = "dda0";
defparam \mem|data~40 .operation_mode = "normal";
defparam \mem|data~40 .output_mode = "comb_only";
defparam \mem|data~40 .register_cascade_mode = "off";
defparam \mem|data~40 .sum_lutc_input = "qfbk";
defparam \mem|data~40 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxv_lcell \mem|data~1830 (
// Equation(s):
// \mem|data~1830_combout  = (\mem|data~1802_combout  & (\mem|data~1733_combout  & (!\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\mem|data~1733_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1830_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1830 .lut_mask = "0800";
defparam \mem|data~1830 .operation_mode = "normal";
defparam \mem|data~1830 .output_mode = "comb_only";
defparam \mem|data~1830 .register_cascade_mode = "off";
defparam \mem|data~1830 .sum_lutc_input = "datac";
defparam \mem|data~1830 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N1
maxv_lcell \mem|data~24 (
// Equation(s):
// \mem|data~24_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~24_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~24 .lut_mask = "0000";
defparam \mem|data~24 .operation_mode = "normal";
defparam \mem|data~24 .output_mode = "reg_only";
defparam \mem|data~24 .register_cascade_mode = "off";
defparam \mem|data~24 .sum_lutc_input = "datac";
defparam \mem|data~24 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxv_lcell \mem|data~1829 (
// Equation(s):
// \mem|data~1829_combout  = (!\b~combout [4] & (\mem|data~1802_combout  & (\en~combout  & \mem|data~1725_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1802_combout ),
	.datac(\en~combout ),
	.datad(\mem|data~1725_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1829_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1829 .lut_mask = "4000";
defparam \mem|data~1829 .operation_mode = "normal";
defparam \mem|data~1829 .output_mode = "comb_only";
defparam \mem|data~1829 .register_cascade_mode = "off";
defparam \mem|data~1829 .sum_lutc_input = "datac";
defparam \mem|data~1829 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N4
maxv_lcell \mem|data~0 (
// Equation(s):
// \mem|data~0_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~0 .lut_mask = "ff00";
defparam \mem|data~0 .operation_mode = "normal";
defparam \mem|data~0 .output_mode = "reg_only";
defparam \mem|data~0 .register_cascade_mode = "off";
defparam \mem|data~0 .sum_lutc_input = "datac";
defparam \mem|data~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \mem|data~1828 (
// Equation(s):
// \mem|data~1828_combout  = (\mem|data~1717_combout  & (\mem|data~1802_combout  & (!\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1717_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1828_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1828 .lut_mask = "0800";
defparam \mem|data~1828 .operation_mode = "normal";
defparam \mem|data~1828 .output_mode = "comb_only";
defparam \mem|data~1828 .register_cascade_mode = "off";
defparam \mem|data~1828 .sum_lutc_input = "datac";
defparam \mem|data~1828 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N6
maxv_lcell \mem|data~8 (
// Equation(s):
// \mem|data~1090  = (\b~combout [0] & ((\b~combout [1]) # ((C1L18Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~0_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1090 ),
	.regout(\mem|data~8_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~8 .lut_mask = "b9a8";
defparam \mem|data~8 .operation_mode = "normal";
defparam \mem|data~8 .output_mode = "comb_only";
defparam \mem|data~8 .register_cascade_mode = "off";
defparam \mem|data~8 .sum_lutc_input = "qfbk";
defparam \mem|data~8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N6
maxv_lcell \mem|data~1827 (
// Equation(s):
// \mem|data~1827_combout  = (\mem|data~1709_combout  & (\en~combout  & (\mem|data~1802_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1709_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1827_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1827 .lut_mask = "0080";
defparam \mem|data~1827 .operation_mode = "normal";
defparam \mem|data~1827 .output_mode = "comb_only";
defparam \mem|data~1827 .register_cascade_mode = "off";
defparam \mem|data~1827 .sum_lutc_input = "datac";
defparam \mem|data~1827 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N7
maxv_lcell \mem|data~16 (
// Equation(s):
// \mem|data~1091  = (\b~combout [1] & ((\mem|data~1090  & (\mem|data~24_regout )) # (!\mem|data~1090  & ((C1L26Q))))) # (!\b~combout [1] & (((\mem|data~1090 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~24_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1090 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1091 ),
	.regout(\mem|data~16_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~16 .lut_mask = "bbc0";
defparam \mem|data~16 .operation_mode = "normal";
defparam \mem|data~16 .output_mode = "comb_only";
defparam \mem|data~16 .register_cascade_mode = "off";
defparam \mem|data~16 .sum_lutc_input = "qfbk";
defparam \mem|data~16 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxv_lcell \mem|data~1092 (
// Equation(s):
// \mem|data~1092_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (\mem|data~1089 )) # (!\b~combout [2] & ((\mem|data~1091 )))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1089 ),
	.datad(\mem|data~1091 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1092_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1092 .lut_mask = "d9c8";
defparam \mem|data~1092 .operation_mode = "normal";
defparam \mem|data~1092 .output_mode = "comb_only";
defparam \mem|data~1092 .register_cascade_mode = "off";
defparam \mem|data~1092 .sum_lutc_input = "datac";
defparam \mem|data~1092 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \mem|data~1822 (
// Equation(s):
// \mem|data~1822_combout  = (\en~combout  & (!\b~combout [4] & (\mem|data~1729_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1729_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1822_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1822 .lut_mask = "2000";
defparam \mem|data~1822 .operation_mode = "normal";
defparam \mem|data~1822 .output_mode = "comb_only";
defparam \mem|data~1822 .register_cascade_mode = "off";
defparam \mem|data~1822 .sum_lutc_input = "datac";
defparam \mem|data~1822 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \mem|data~88 (
// Equation(s):
// \mem|data~88_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~88_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~88 .lut_mask = "ff00";
defparam \mem|data~88 .operation_mode = "normal";
defparam \mem|data~88 .output_mode = "reg_only";
defparam \mem|data~88 .register_cascade_mode = "off";
defparam \mem|data~88 .sum_lutc_input = "datac";
defparam \mem|data~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxv_lcell \mem|data~1821 (
// Equation(s):
// \mem|data~1821_combout  = (\en~combout  & (!\b~combout [4] & (\mem|data~1802_combout  & \mem|data~1723_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1802_combout ),
	.datad(\mem|data~1723_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1821_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1821 .lut_mask = "2000";
defparam \mem|data~1821 .operation_mode = "normal";
defparam \mem|data~1821 .output_mode = "comb_only";
defparam \mem|data~1821 .register_cascade_mode = "off";
defparam \mem|data~1821 .sum_lutc_input = "datac";
defparam \mem|data~1821 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxv_lcell \mem|data~64 (
// Equation(s):
// \mem|data~64_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~64_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~64 .lut_mask = "0000";
defparam \mem|data~64 .operation_mode = "normal";
defparam \mem|data~64 .output_mode = "reg_only";
defparam \mem|data~64 .register_cascade_mode = "off";
defparam \mem|data~64 .sum_lutc_input = "datac";
defparam \mem|data~64 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \mem|data~1820 (
// Equation(s):
// \mem|data~1820_combout  = (\mem|data~1802_combout  & (\en~combout  & (!\b~combout [4] & \mem|data~1713_combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\en~combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1713_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1820_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1820 .lut_mask = "0800";
defparam \mem|data~1820 .operation_mode = "normal";
defparam \mem|data~1820 .output_mode = "comb_only";
defparam \mem|data~1820 .register_cascade_mode = "off";
defparam \mem|data~1820 .sum_lutc_input = "datac";
defparam \mem|data~1820 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxv_lcell \mem|data~72 (
// Equation(s):
// \mem|data~1086  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L82Q)) # (!\b~combout [0] & ((\mem|data~64_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~64_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1086 ),
	.regout(\mem|data~72_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~72 .lut_mask = "d9c8";
defparam \mem|data~72 .operation_mode = "normal";
defparam \mem|data~72 .output_mode = "comb_only";
defparam \mem|data~72 .register_cascade_mode = "off";
defparam \mem|data~72 .sum_lutc_input = "qfbk";
defparam \mem|data~72 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxv_lcell \mem|data~1819 (
// Equation(s):
// \mem|data~1819_combout  = (!\b~combout [4] & (\en~combout  & (\mem|data~1802_combout  & \mem|data~1707_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\mem|data~1707_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1819_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1819 .lut_mask = "4000";
defparam \mem|data~1819 .operation_mode = "normal";
defparam \mem|data~1819 .output_mode = "comb_only";
defparam \mem|data~1819 .register_cascade_mode = "off";
defparam \mem|data~1819 .sum_lutc_input = "datac";
defparam \mem|data~1819 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \mem|data~80 (
// Equation(s):
// \mem|data~1087  = (\b~combout [1] & ((\mem|data~1086  & (\mem|data~88_regout )) # (!\mem|data~1086  & ((C1L90Q))))) # (!\b~combout [1] & (((\mem|data~1086 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~88_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1086 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1087 ),
	.regout(\mem|data~80_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~80 .lut_mask = "dda0";
defparam \mem|data~80 .operation_mode = "normal";
defparam \mem|data~80 .output_mode = "comb_only";
defparam \mem|data~80 .register_cascade_mode = "off";
defparam \mem|data~80 .sum_lutc_input = "qfbk";
defparam \mem|data~80 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxv_lcell \mem|data~1095 (
// Equation(s):
// \mem|data~1095_combout  = (\b~combout [3] & ((\mem|data~1092_combout  & (\mem|data~1094 )) # (!\mem|data~1092_combout  & ((\mem|data~1087 ))))) # (!\b~combout [3] & (((\mem|data~1092_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1094 ),
	.datac(\mem|data~1092_combout ),
	.datad(\mem|data~1087 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1095_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1095 .lut_mask = "dad0";
defparam \mem|data~1095 .operation_mode = "normal";
defparam \mem|data~1095 .output_mode = "comb_only";
defparam \mem|data~1095 .register_cascade_mode = "off";
defparam \mem|data~1095 .sum_lutc_input = "datac";
defparam \mem|data~1095 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxv_lcell \mem|data~1818 (
// Equation(s):
// \mem|data~1818_combout  = (\en~combout  & (\b~combout [4] & (\mem|data~1735_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1735_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1818_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1818 .lut_mask = "8000";
defparam \mem|data~1818 .operation_mode = "normal";
defparam \mem|data~1818 .output_mode = "comb_only";
defparam \mem|data~1818 .register_cascade_mode = "off";
defparam \mem|data~1818 .sum_lutc_input = "datac";
defparam \mem|data~1818 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxv_lcell \mem|data~248 (
// Equation(s):
// \mem|data~248_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~248_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~248 .lut_mask = "ff00";
defparam \mem|data~248 .operation_mode = "normal";
defparam \mem|data~248 .output_mode = "reg_only";
defparam \mem|data~248 .register_cascade_mode = "off";
defparam \mem|data~248 .sum_lutc_input = "datac";
defparam \mem|data~248 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxv_lcell \mem|data~1817 (
// Equation(s):
// \mem|data~1817_combout  = (\mem|data~1802_combout  & (\b~combout [4] & (\mem|data~1733_combout  & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1733_combout ),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1817_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1817 .lut_mask = "8000";
defparam \mem|data~1817 .operation_mode = "normal";
defparam \mem|data~1817 .output_mode = "comb_only";
defparam \mem|data~1817 .register_cascade_mode = "off";
defparam \mem|data~1817 .sum_lutc_input = "datac";
defparam \mem|data~1817 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxv_lcell \mem|data~152 (
// Equation(s):
// \mem|data~152_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~152_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~152 .lut_mask = "0000";
defparam \mem|data~152 .operation_mode = "normal";
defparam \mem|data~152 .output_mode = "reg_only";
defparam \mem|data~152 .register_cascade_mode = "off";
defparam \mem|data~152 .sum_lutc_input = "datac";
defparam \mem|data~152 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxv_lcell \mem|data~1816 (
// Equation(s):
// \mem|data~1816_combout  = (\en~combout  & (\b~combout [4] & (\mem|data~1731_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1731_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1816_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1816 .lut_mask = "8000";
defparam \mem|data~1816 .operation_mode = "normal";
defparam \mem|data~1816 .output_mode = "comb_only";
defparam \mem|data~1816 .register_cascade_mode = "off";
defparam \mem|data~1816 .sum_lutc_input = "datac";
defparam \mem|data~1816 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxv_lcell \mem|data~184 (
// Equation(s):
// \mem|data~1083  = (\b~combout [2] & ((\b~combout [3]) # ((C1L194Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~152_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~152_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1083 ),
	.regout(\mem|data~184_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~184 .lut_mask = "b9a8";
defparam \mem|data~184 .operation_mode = "normal";
defparam \mem|data~184 .output_mode = "comb_only";
defparam \mem|data~184 .register_cascade_mode = "off";
defparam \mem|data~184 .sum_lutc_input = "qfbk";
defparam \mem|data~184 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxv_lcell \mem|data~1815 (
// Equation(s):
// \mem|data~1815_combout  = (\en~combout  & (\b~combout [4] & (\mem|data~1729_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1729_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1815_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1815 .lut_mask = "8000";
defparam \mem|data~1815 .operation_mode = "normal";
defparam \mem|data~1815 .output_mode = "comb_only";
defparam \mem|data~1815 .register_cascade_mode = "off";
defparam \mem|data~1815 .sum_lutc_input = "datac";
defparam \mem|data~1815 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxv_lcell \mem|data~216 (
// Equation(s):
// \mem|data~1084  = (\b~combout [3] & ((\mem|data~1083  & (\mem|data~248_regout )) # (!\mem|data~1083  & ((C1L226Q))))) # (!\b~combout [3] & (((\mem|data~1083 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~248_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1083 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1084 ),
	.regout(\mem|data~216_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~216 .lut_mask = "dda0";
defparam \mem|data~216 .operation_mode = "normal";
defparam \mem|data~216 .output_mode = "comb_only";
defparam \mem|data~216 .register_cascade_mode = "off";
defparam \mem|data~216 .sum_lutc_input = "qfbk";
defparam \mem|data~216 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxv_lcell \mem|data~1806 (
// Equation(s):
// \mem|data~1806_combout  = (\en~combout  & (\mem|data~1711_combout  & (\mem|data~1802_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\mem|data~1711_combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1806_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1806 .lut_mask = "8000";
defparam \mem|data~1806 .operation_mode = "normal";
defparam \mem|data~1806 .output_mode = "comb_only";
defparam \mem|data~1806 .register_cascade_mode = "off";
defparam \mem|data~1806 .sum_lutc_input = "datac";
defparam \mem|data~1806 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N9
maxv_lcell \mem|data~240 (
// Equation(s):
// \mem|data~240_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~240_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~240 .lut_mask = "0000";
defparam \mem|data~240 .operation_mode = "normal";
defparam \mem|data~240 .output_mode = "reg_only";
defparam \mem|data~240 .register_cascade_mode = "off";
defparam \mem|data~240 .sum_lutc_input = "datac";
defparam \mem|data~240 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N7
maxv_lcell \mem|data~1805 (
// Equation(s):
// \mem|data~1805_combout  = (\mem|data~1709_combout  & (\en~combout  & (\mem|data~1802_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1709_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1805_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1805 .lut_mask = "8000";
defparam \mem|data~1805 .operation_mode = "normal";
defparam \mem|data~1805 .output_mode = "comb_only";
defparam \mem|data~1805 .register_cascade_mode = "off";
defparam \mem|data~1805 .sum_lutc_input = "datac";
defparam \mem|data~1805 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N4
maxv_lcell \mem|data~144 (
// Equation(s):
// \mem|data~144_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~144_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~144 .lut_mask = "0000";
defparam \mem|data~144 .operation_mode = "normal";
defparam \mem|data~144 .output_mode = "reg_only";
defparam \mem|data~144 .register_cascade_mode = "off";
defparam \mem|data~144 .sum_lutc_input = "datac";
defparam \mem|data~144 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxv_lcell \mem|data~1804 (
// Equation(s):
// \mem|data~1804_combout  = (\b~combout [4] & (\en~combout  & (\mem|data~1802_combout  & \mem|data~1707_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\mem|data~1707_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1804_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1804 .lut_mask = "8000";
defparam \mem|data~1804 .operation_mode = "normal";
defparam \mem|data~1804 .output_mode = "comb_only";
defparam \mem|data~1804 .register_cascade_mode = "off";
defparam \mem|data~1804 .sum_lutc_input = "datac";
defparam \mem|data~1804 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y12_N9
maxv_lcell \mem|data~208 (
// Equation(s):
// \mem|data~1076  = (\b~combout [3] & ((\b~combout [2]) # ((C1L218Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~144_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~144_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1076 ),
	.regout(\mem|data~208_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~208 .lut_mask = "b9a8";
defparam \mem|data~208 .operation_mode = "normal";
defparam \mem|data~208 .output_mode = "comb_only";
defparam \mem|data~208 .register_cascade_mode = "off";
defparam \mem|data~208 .sum_lutc_input = "qfbk";
defparam \mem|data~208 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N9
maxv_lcell \mem|data~1803 (
// Equation(s):
// \mem|data~1803_combout  = (\mem|data~1802_combout  & (\b~combout [4] & (\mem|data~1704_combout  & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1704_combout ),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1803_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1803 .lut_mask = "8000";
defparam \mem|data~1803 .operation_mode = "normal";
defparam \mem|data~1803 .output_mode = "comb_only";
defparam \mem|data~1803 .register_cascade_mode = "off";
defparam \mem|data~1803 .sum_lutc_input = "datac";
defparam \mem|data~1803 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y12_N0
maxv_lcell \mem|data~176 (
// Equation(s):
// \mem|data~1077  = (\b~combout [2] & ((\mem|data~1076  & (\mem|data~240_regout )) # (!\mem|data~1076  & ((C1L186Q))))) # (!\b~combout [2] & (((\mem|data~1076 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~240_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1076 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1077 ),
	.regout(\mem|data~176_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~176 .lut_mask = "bbc0";
defparam \mem|data~176 .operation_mode = "normal";
defparam \mem|data~176 .output_mode = "comb_only";
defparam \mem|data~176 .register_cascade_mode = "off";
defparam \mem|data~176 .sum_lutc_input = "qfbk";
defparam \mem|data~176 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \mem|data~1814 (
// Equation(s):
// \mem|data~1814_combout  = (\en~combout  & (\b~combout [4] & (\mem|data~1727_combout  & \mem|data~1802_combout )))

	.clk(gnd),
	.dataa(\en~combout ),
	.datab(\b~combout [4]),
	.datac(\mem|data~1727_combout ),
	.datad(\mem|data~1802_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1814_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1814 .lut_mask = "8000";
defparam \mem|data~1814 .operation_mode = "normal";
defparam \mem|data~1814 .output_mode = "comb_only";
defparam \mem|data~1814 .register_cascade_mode = "off";
defparam \mem|data~1814 .sum_lutc_input = "datac";
defparam \mem|data~1814 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \mem|data~224 (
// Equation(s):
// \mem|data~224_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~224_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~224 .lut_mask = "ff00";
defparam \mem|data~224 .operation_mode = "normal";
defparam \mem|data~224 .output_mode = "reg_only";
defparam \mem|data~224 .register_cascade_mode = "off";
defparam \mem|data~224 .sum_lutc_input = "datac";
defparam \mem|data~224 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \mem|data~1813 (
// Equation(s):
// \mem|data~1813_combout  = (\mem|data~1802_combout  & (\b~combout [4] & (\en~combout  & \mem|data~1725_combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\b~combout [4]),
	.datac(\en~combout ),
	.datad(\mem|data~1725_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1813_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1813 .lut_mask = "8000";
defparam \mem|data~1813 .operation_mode = "normal";
defparam \mem|data~1813 .output_mode = "comb_only";
defparam \mem|data~1813 .register_cascade_mode = "off";
defparam \mem|data~1813 .sum_lutc_input = "datac";
defparam \mem|data~1813 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \mem|data~128 (
// Equation(s):
// \mem|data~128_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~128_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~128 .lut_mask = "ff00";
defparam \mem|data~128 .operation_mode = "normal";
defparam \mem|data~128 .output_mode = "reg_only";
defparam \mem|data~128 .register_cascade_mode = "off";
defparam \mem|data~128 .sum_lutc_input = "datac";
defparam \mem|data~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \mem|data~1812 (
// Equation(s):
// \mem|data~1812_combout  = (\mem|data~1802_combout  & (\en~combout  & (\b~combout [4] & \mem|data~1723_combout )))

	.clk(gnd),
	.dataa(\mem|data~1802_combout ),
	.datab(\en~combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1723_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1812_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1812 .lut_mask = "8000";
defparam \mem|data~1812 .operation_mode = "normal";
defparam \mem|data~1812 .output_mode = "comb_only";
defparam \mem|data~1812 .register_cascade_mode = "off";
defparam \mem|data~1812 .sum_lutc_input = "datac";
defparam \mem|data~1812 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \mem|data~192 (
// Equation(s):
// \mem|data~1080  = (\b~combout [3] & ((\b~combout [2]) # ((C1L202Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~128_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~128_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1080 ),
	.regout(\mem|data~192_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~192 .lut_mask = "b9a8";
defparam \mem|data~192 .operation_mode = "normal";
defparam \mem|data~192 .output_mode = "comb_only";
defparam \mem|data~192 .register_cascade_mode = "off";
defparam \mem|data~192 .sum_lutc_input = "qfbk";
defparam \mem|data~192 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxv_lcell \mem|data~1811 (
// Equation(s):
// \mem|data~1811_combout  = (\mem|data~1721_combout  & (\en~combout  & (\mem|data~1802_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1721_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1811_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1811 .lut_mask = "8000";
defparam \mem|data~1811 .operation_mode = "normal";
defparam \mem|data~1811 .output_mode = "comb_only";
defparam \mem|data~1811 .register_cascade_mode = "off";
defparam \mem|data~1811 .sum_lutc_input = "datac";
defparam \mem|data~1811 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxv_lcell \mem|data~160 (
// Equation(s):
// \mem|data~1081  = (\b~combout [2] & ((\mem|data~1080  & (\mem|data~224_regout )) # (!\mem|data~1080  & ((C1L170Q))))) # (!\b~combout [2] & (((\mem|data~1080 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~224_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1080 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1081 ),
	.regout(\mem|data~160_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~160 .lut_mask = "dda0";
defparam \mem|data~160 .operation_mode = "normal";
defparam \mem|data~160 .output_mode = "comb_only";
defparam \mem|data~160 .register_cascade_mode = "off";
defparam \mem|data~160 .sum_lutc_input = "qfbk";
defparam \mem|data~160 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \mem|data~1810 (
// Equation(s):
// \mem|data~1810_combout  = (\mem|data~1719_combout  & (\mem|data~1802_combout  & (\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1719_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1810_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1810 .lut_mask = "8000";
defparam \mem|data~1810 .operation_mode = "normal";
defparam \mem|data~1810 .output_mode = "comb_only";
defparam \mem|data~1810 .register_cascade_mode = "off";
defparam \mem|data~1810 .sum_lutc_input = "datac";
defparam \mem|data~1810 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \mem|data~232 (
// Equation(s):
// \mem|data~232_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~232_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~232 .lut_mask = "0000";
defparam \mem|data~232 .operation_mode = "normal";
defparam \mem|data~232 .output_mode = "reg_only";
defparam \mem|data~232 .register_cascade_mode = "off";
defparam \mem|data~232 .sum_lutc_input = "datac";
defparam \mem|data~232 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \mem|data~1809 (
// Equation(s):
// \mem|data~1809_combout  = (\mem|data~1717_combout  & (\mem|data~1802_combout  & (\b~combout [4] & \en~combout )))

	.clk(gnd),
	.dataa(\mem|data~1717_combout ),
	.datab(\mem|data~1802_combout ),
	.datac(\b~combout [4]),
	.datad(\en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1809_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1809 .lut_mask = "8000";
defparam \mem|data~1809 .operation_mode = "normal";
defparam \mem|data~1809 .output_mode = "comb_only";
defparam \mem|data~1809 .register_cascade_mode = "off";
defparam \mem|data~1809 .sum_lutc_input = "datac";
defparam \mem|data~1809 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \mem|data~136 (
// Equation(s):
// \mem|data~136_regout  = DFFEAS((((\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~136_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~136 .lut_mask = "ff00";
defparam \mem|data~136 .operation_mode = "normal";
defparam \mem|data~136 .output_mode = "reg_only";
defparam \mem|data~136 .register_cascade_mode = "off";
defparam \mem|data~136 .sum_lutc_input = "datac";
defparam \mem|data~136 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \mem|data~1808 (
// Equation(s):
// \mem|data~1808_combout  = (\mem|data~1715_combout  & (\en~combout  & (\mem|data~1802_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1715_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1808_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1808 .lut_mask = "8000";
defparam \mem|data~1808 .operation_mode = "normal";
defparam \mem|data~1808 .output_mode = "comb_only";
defparam \mem|data~1808 .register_cascade_mode = "off";
defparam \mem|data~1808 .sum_lutc_input = "datac";
defparam \mem|data~1808 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \mem|data~168 (
// Equation(s):
// \mem|data~1078  = (\b~combout [2] & ((\b~combout [3]) # ((C1L178Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~136_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~136_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1078 ),
	.regout(\mem|data~168_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~168 .lut_mask = "b9a8";
defparam \mem|data~168 .operation_mode = "normal";
defparam \mem|data~168 .output_mode = "comb_only";
defparam \mem|data~168 .register_cascade_mode = "off";
defparam \mem|data~168 .sum_lutc_input = "qfbk";
defparam \mem|data~168 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \mem|data~1807 (
// Equation(s):
// \mem|data~1807_combout  = (\mem|data~1713_combout  & (\en~combout  & (\mem|data~1802_combout  & \b~combout [4])))

	.clk(gnd),
	.dataa(\mem|data~1713_combout ),
	.datab(\en~combout ),
	.datac(\mem|data~1802_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1807_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1807 .lut_mask = "8000";
defparam \mem|data~1807 .operation_mode = "normal";
defparam \mem|data~1807 .output_mode = "comb_only";
defparam \mem|data~1807 .register_cascade_mode = "off";
defparam \mem|data~1807 .sum_lutc_input = "datac";
defparam \mem|data~1807 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \mem|data~200 (
// Equation(s):
// \mem|data~1079  = (\b~combout [3] & ((\mem|data~1078  & (\mem|data~232_regout )) # (!\mem|data~1078  & ((C1L210Q))))) # (!\b~combout [3] & (((\mem|data~1078 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~232_regout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\mem|data~1078 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1079 ),
	.regout(\mem|data~200_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~200 .lut_mask = "dda0";
defparam \mem|data~200 .operation_mode = "normal";
defparam \mem|data~200 .output_mode = "comb_only";
defparam \mem|data~200 .register_cascade_mode = "off";
defparam \mem|data~200 .sum_lutc_input = "qfbk";
defparam \mem|data~200 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxv_lcell \mem|data~1082 (
// Equation(s):
// \mem|data~1082_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & ((\mem|data~1079 ))) # (!\b~combout [0] & (\mem|data~1081 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1081 ),
	.datad(\mem|data~1079 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1082_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1082 .lut_mask = "dc98";
defparam \mem|data~1082 .operation_mode = "normal";
defparam \mem|data~1082 .output_mode = "comb_only";
defparam \mem|data~1082 .register_cascade_mode = "off";
defparam \mem|data~1082 .sum_lutc_input = "datac";
defparam \mem|data~1082 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxv_lcell \mem|data~1085 (
// Equation(s):
// \mem|data~1085_combout  = (\b~combout [1] & ((\mem|data~1082_combout  & (\mem|data~1084 )) # (!\mem|data~1082_combout  & ((\mem|data~1077 ))))) # (!\b~combout [1] & (((\mem|data~1082_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1084 ),
	.datac(\mem|data~1077 ),
	.datad(\mem|data~1082_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1085_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1085 .lut_mask = "dda0";
defparam \mem|data~1085 .operation_mode = "normal";
defparam \mem|data~1085 .output_mode = "comb_only";
defparam \mem|data~1085 .register_cascade_mode = "off";
defparam \mem|data~1085 .sum_lutc_input = "datac";
defparam \mem|data~1085 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxv_lcell \mem|data~1096 (
// Equation(s):
// \mem|data~1096_combout  = (\b~combout [5] & (\b~combout [4])) # (!\b~combout [5] & ((\b~combout [4] & ((\mem|data~1085_combout ))) # (!\b~combout [4] & (\mem|data~1095_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1095_combout ),
	.datad(\mem|data~1085_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1096_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1096 .lut_mask = "dc98";
defparam \mem|data~1096 .operation_mode = "normal";
defparam \mem|data~1096 .output_mode = "comb_only";
defparam \mem|data~1096 .register_cascade_mode = "off";
defparam \mem|data~1096 .sum_lutc_input = "datac";
defparam \mem|data~1096 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxv_lcell \mem|data~1107 (
// Equation(s):
// \mem|data~1107_combout  = (\b~combout [5] & ((\mem|data~1096_combout  & (\mem|data~1106_combout )) # (!\mem|data~1096_combout  & ((\mem|data~1075_combout ))))) # (!\b~combout [5] & (((\mem|data~1096_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1106_combout ),
	.datac(\mem|data~1075_combout ),
	.datad(\mem|data~1096_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1107 .lut_mask = "dda0";
defparam \mem|data~1107 .operation_mode = "normal";
defparam \mem|data~1107 .output_mode = "comb_only";
defparam \mem|data~1107 .register_cascade_mode = "off";
defparam \mem|data~1107 .sum_lutc_input = "datac";
defparam \mem|data~1107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxv_lcell \mem|dataOut[0] (
// Equation(s):
// \mem|dataOut [0] = DFFEAS((\b~combout [6] & (((\mem|data~1065_combout )))) # (!\b~combout [6] & (((\mem|data~1107_combout )))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(\mem|data~1065_combout ),
	.datad(\mem|data~1107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[0] .lut_mask = "f5a0";
defparam \mem|dataOut[0] .operation_mode = "normal";
defparam \mem|dataOut[0] .output_mode = "reg_only";
defparam \mem|dataOut[0] .register_cascade_mode = "off";
defparam \mem|dataOut[0] .sum_lutc_input = "datac";
defparam \mem|dataOut[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N9
maxv_lcell \alu|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [1] = (\alu|Mult0|auto_generated|cs2a [0] & (\a~combout [1] $ (((\alu|Mult0|auto_generated|cs1a [0]))))) # (!\alu|Mult0|auto_generated|cs2a [0] & (((!\a~combout [0] & \alu|Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [0]),
	.datab(\a~combout [1]),
	.datac(\a~combout [0]),
	.datad(\alu|Mult0|auto_generated|cs1a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[1] .lut_mask = "2788";
defparam \alu|Mult0|auto_generated|le3a[1] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N1
maxv_lcell \alu|Mult0|auto_generated|op_5~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~0_combout  = (\alu|Mult0|auto_generated|le3a [1] $ ((\alu|Mult0|auto_generated|op_5~7 )))
// \alu|Mult0|auto_generated|op_5~2  = CARRY(((!\alu|Mult0|auto_generated|op_5~7 ) # (!\alu|Mult0|auto_generated|le3a [1])))
// \alu|Mult0|auto_generated|op_5~2COUT1_42  = CARRY(((!\alu|Mult0|auto_generated|op_5~7COUT1_41 ) # (!\alu|Mult0|auto_generated|le3a [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|le3a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_5~7 ),
	.cin1(\alu|Mult0|auto_generated|op_5~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~2 ),
	.cout1(\alu|Mult0|auto_generated|op_5~2COUT1_42 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~0 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~0 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~0 .lut_mask = "3c3f";
defparam \alu|Mult0|auto_generated|op_5~0 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~0 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~0 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~0 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N4
maxv_lcell \alu|Mux6~2 (
// Equation(s):
// \alu|Mux6~2_combout  = (\sel~combout [0] & (!\b~combout [7] & ((\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))) # (!\sel~combout [0] & (((\alu|Mult0|auto_generated|op_5~0_combout ))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\alu|Mult0|auto_generated|op_5~0_combout ),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux6~2 .lut_mask = "50cc";
defparam \alu|Mux6~2 .operation_mode = "normal";
defparam \alu|Mux6~2 .output_mode = "comb_only";
defparam \alu|Mux6~2 .register_cascade_mode = "off";
defparam \alu|Mux6~2 .sum_lutc_input = "datac";
defparam \alu|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N6
maxv_lcell \alu|res~0 (
// Equation(s):
// \alu|res~0_combout  = (\a~combout [1] & (((\b~combout [1]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(vcc),
	.datac(\b~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~0 .lut_mask = "a0a0";
defparam \alu|res~0 .operation_mode = "normal";
defparam \alu|res~0 .output_mode = "comb_only";
defparam \alu|res~0 .register_cascade_mode = "off";
defparam \alu|res~0 .sum_lutc_input = "datac";
defparam \alu|res~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N4
maxv_lcell \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\b~combout [1] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [1]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = "0ff0";
defparam \alu|Add0~40 .operation_mode = "normal";
defparam \alu|Add0~40 .output_mode = "comb_only";
defparam \alu|Add0~40 .register_cascade_mode = "off";
defparam \alu|Add0~40 .sum_lutc_input = "datac";
defparam \alu|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N2
maxv_lcell \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = \a~combout [1] $ (\alu|Add0~40_combout  $ ((!\alu|Add0~7 )))
// \alu|Add0~2  = CARRY((\a~combout [1] & ((\alu|Add0~40_combout ) # (!\alu|Add0~7 ))) # (!\a~combout [1] & (\alu|Add0~40_combout  & !\alu|Add0~7 )))
// \alu|Add0~2COUT1_56  = CARRY((\a~combout [1] & ((\alu|Add0~40_combout ) # (!\alu|Add0~7COUT1_55 ))) # (!\a~combout [1] & (\alu|Add0~40_combout  & !\alu|Add0~7COUT1_55 )))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\alu|Add0~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Add0~7 ),
	.cin1(\alu|Add0~7COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~2 ),
	.cout1(\alu|Add0~2COUT1_56 ));
// synopsys translate_off
defparam \alu|Add0~0 .cin0_used = "true";
defparam \alu|Add0~0 .cin1_used = "true";
defparam \alu|Add0~0 .lut_mask = "698e";
defparam \alu|Add0~0 .operation_mode = "arithmetic";
defparam \alu|Add0~0 .output_mode = "comb_only";
defparam \alu|Add0~0 .register_cascade_mode = "off";
defparam \alu|Add0~0 .sum_lutc_input = "cin";
defparam \alu|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N9
maxv_lcell \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = (\alu|Mux0~0_combout  & ((\alu|Mux0~1_combout  & (!\alu|res~0_combout )) # (!\alu|Mux0~1_combout  & ((\alu|Add0~0_combout ))))) # (!\alu|Mux0~0_combout  & (!\alu|Mux0~1_combout ))

	.clk(gnd),
	.dataa(\alu|Mux0~0_combout ),
	.datab(\alu|Mux0~1_combout ),
	.datac(\alu|res~0_combout ),
	.datad(\alu|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux6~0 .lut_mask = "3b19";
defparam \alu|Mux6~0 .operation_mode = "normal";
defparam \alu|Mux6~0 .output_mode = "comb_only";
defparam \alu|Mux6~0 .register_cascade_mode = "off";
defparam \alu|Mux6~0 .sum_lutc_input = "datac";
defparam \alu|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N5
maxv_lcell \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = (\alu|Mux6~0_combout  & ((\alu|Mux0~2_combout ) # ((\a~combout [1] & \b~combout [1])))) # (!\alu|Mux6~0_combout  & (!\alu|Mux0~2_combout  & ((\a~combout [1]) # (\b~combout [1]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\alu|Mux6~0_combout ),
	.datac(\b~combout [1]),
	.datad(\alu|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux6~1 .lut_mask = "ccb2";
defparam \alu|Mux6~1 .operation_mode = "normal";
defparam \alu|Mux6~1 .output_mode = "comb_only";
defparam \alu|Mux6~1 .register_cascade_mode = "off";
defparam \alu|Mux6~1 .sum_lutc_input = "datac";
defparam \alu|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N5
maxv_lcell \mem|data~657 (
// Equation(s):
// \alu|Mux6~3  = (\sel~combout [2] & (((\alu|Mux6~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\alu|Mux6~2_combout )) # (!\sel~combout [1] & ((\alu|Mux6~1_combout )))))
// \mem|data~657_regout  = DFFEAS(\alu|Mux6~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\alu|Mux6~2_combout ),
	.datab(\sel~combout [2]),
	.datac(\sel~combout [1]),
	.datad(\alu|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux6~3 ),
	.regout(\mem|data~657_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~657 .lut_mask = "ef20";
defparam \mem|data~657 .operation_mode = "normal";
defparam \mem|data~657 .output_mode = "reg_and_comb";
defparam \mem|data~657 .register_cascade_mode = "off";
defparam \mem|data~657 .sum_lutc_input = "datac";
defparam \mem|data~657 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N9
maxv_lcell \mem|data~313 (
// Equation(s):
// \mem|data~313_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~313_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~313 .lut_mask = "0000";
defparam \mem|data~313 .operation_mode = "normal";
defparam \mem|data~313 .output_mode = "reg_only";
defparam \mem|data~313 .register_cascade_mode = "off";
defparam \mem|data~313 .sum_lutc_input = "datac";
defparam \mem|data~313 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N6
maxv_lcell \mem|data~289 (
// Equation(s):
// \mem|data~289_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~289_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~289 .lut_mask = "0000";
defparam \mem|data~289 .operation_mode = "normal";
defparam \mem|data~289 .output_mode = "reg_only";
defparam \mem|data~289 .register_cascade_mode = "off";
defparam \mem|data~289 .sum_lutc_input = "datac";
defparam \mem|data~289 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N2
maxv_lcell \mem|data~297 (
// Equation(s):
// \mem|data~1151  = (\b~combout [1] & (((\b~combout [0])))) # (!\b~combout [1] & ((\b~combout [0] & ((C1L307Q))) # (!\b~combout [0] & (\mem|data~289_regout ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~289_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1151 ),
	.regout(\mem|data~297_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~297 .lut_mask = "fc22";
defparam \mem|data~297 .operation_mode = "normal";
defparam \mem|data~297 .output_mode = "comb_only";
defparam \mem|data~297 .register_cascade_mode = "off";
defparam \mem|data~297 .sum_lutc_input = "qfbk";
defparam \mem|data~297 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N7
maxv_lcell \mem|data~305 (
// Equation(s):
// \mem|data~1152  = (\b~combout [1] & ((\mem|data~1151  & (\mem|data~313_regout )) # (!\mem|data~1151  & ((C1L315Q))))) # (!\b~combout [1] & (((\mem|data~1151 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~313_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1151 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1152 ),
	.regout(\mem|data~305_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~305 .lut_mask = "bbc0";
defparam \mem|data~305 .operation_mode = "normal";
defparam \mem|data~305 .output_mode = "comb_only";
defparam \mem|data~305 .register_cascade_mode = "off";
defparam \mem|data~305 .sum_lutc_input = "qfbk";
defparam \mem|data~305 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N9
maxv_lcell \mem|data~377 (
// Equation(s):
// \mem|data~377_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~377_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~377 .lut_mask = "0000";
defparam \mem|data~377 .operation_mode = "normal";
defparam \mem|data~377 .output_mode = "reg_only";
defparam \mem|data~377 .register_cascade_mode = "off";
defparam \mem|data~377 .sum_lutc_input = "datac";
defparam \mem|data~377 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N7
maxv_lcell \mem|data~353 (
// Equation(s):
// \mem|data~353_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~353_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~353 .lut_mask = "0000";
defparam \mem|data~353 .operation_mode = "normal";
defparam \mem|data~353 .output_mode = "reg_only";
defparam \mem|data~353 .register_cascade_mode = "off";
defparam \mem|data~353 .sum_lutc_input = "datac";
defparam \mem|data~353 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N8
maxv_lcell \mem|data~361 (
// Equation(s):
// \mem|data~1158  = (\b~combout [0] & ((\b~combout [1]) # ((C1L371Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~353_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~353_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1158 ),
	.regout(\mem|data~361_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~361 .lut_mask = "b9a8";
defparam \mem|data~361 .operation_mode = "normal";
defparam \mem|data~361 .output_mode = "comb_only";
defparam \mem|data~361 .register_cascade_mode = "off";
defparam \mem|data~361 .sum_lutc_input = "qfbk";
defparam \mem|data~361 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N9
maxv_lcell \mem|data~369 (
// Equation(s):
// \mem|data~1159  = (\b~combout [1] & ((\mem|data~1158  & (\mem|data~377_regout )) # (!\mem|data~1158  & ((C1L379Q))))) # (!\b~combout [1] & (((\mem|data~1158 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~377_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1158 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1159 ),
	.regout(\mem|data~369_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~369 .lut_mask = "dda0";
defparam \mem|data~369 .operation_mode = "normal";
defparam \mem|data~369 .output_mode = "comb_only";
defparam \mem|data~369 .register_cascade_mode = "off";
defparam \mem|data~369 .sum_lutc_input = "qfbk";
defparam \mem|data~369 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y12_N8
maxv_lcell \mem|data~281 (
// Equation(s):
// \mem|data~281_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~281_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~281 .lut_mask = "0000";
defparam \mem|data~281 .operation_mode = "normal";
defparam \mem|data~281 .output_mode = "reg_only";
defparam \mem|data~281 .register_cascade_mode = "off";
defparam \mem|data~281 .sum_lutc_input = "datac";
defparam \mem|data~281 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N1
maxv_lcell \mem|data~257 (
// Equation(s):
// \mem|data~257_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~257_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~257 .lut_mask = "0000";
defparam \mem|data~257 .operation_mode = "normal";
defparam \mem|data~257 .output_mode = "reg_only";
defparam \mem|data~257 .register_cascade_mode = "off";
defparam \mem|data~257 .sum_lutc_input = "datac";
defparam \mem|data~257 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N3
maxv_lcell \mem|data~273 (
// Equation(s):
// \mem|data~1155  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L283Q)) # (!\b~combout [1] & ((\mem|data~257_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~257_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1155 ),
	.regout(\mem|data~273_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~273 .lut_mask = "d9c8";
defparam \mem|data~273 .operation_mode = "normal";
defparam \mem|data~273 .output_mode = "comb_only";
defparam \mem|data~273 .register_cascade_mode = "off";
defparam \mem|data~273 .sum_lutc_input = "qfbk";
defparam \mem|data~273 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N0
maxv_lcell \mem|data~265 (
// Equation(s):
// \mem|data~1156  = (\b~combout [0] & ((\mem|data~1155  & (\mem|data~281_regout )) # (!\mem|data~1155  & ((C1L275Q))))) # (!\b~combout [0] & (((\mem|data~1155 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~281_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1155 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1156 ),
	.regout(\mem|data~265_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~265 .lut_mask = "dda0";
defparam \mem|data~265 .operation_mode = "normal";
defparam \mem|data~265 .output_mode = "comb_only";
defparam \mem|data~265 .register_cascade_mode = "off";
defparam \mem|data~265 .sum_lutc_input = "qfbk";
defparam \mem|data~265 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N8
maxv_lcell \mem|data~345 (
// Equation(s):
// \mem|data~345_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~345_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~345 .lut_mask = "ff00";
defparam \mem|data~345 .operation_mode = "normal";
defparam \mem|data~345 .output_mode = "reg_only";
defparam \mem|data~345 .register_cascade_mode = "off";
defparam \mem|data~345 .sum_lutc_input = "datac";
defparam \mem|data~345 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N8
maxv_lcell \mem|data~321 (
// Equation(s):
// \mem|data~321_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~321_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~321 .lut_mask = "0000";
defparam \mem|data~321 .operation_mode = "normal";
defparam \mem|data~321 .output_mode = "reg_only";
defparam \mem|data~321 .register_cascade_mode = "off";
defparam \mem|data~321 .sum_lutc_input = "datac";
defparam \mem|data~321 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N4
maxv_lcell \mem|data~337 (
// Equation(s):
// \mem|data~1153  = (\b~combout [1] & ((\b~combout [0]) # ((C1L347Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~321_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~321_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1153 ),
	.regout(\mem|data~337_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~337 .lut_mask = "b9a8";
defparam \mem|data~337 .operation_mode = "normal";
defparam \mem|data~337 .output_mode = "comb_only";
defparam \mem|data~337 .register_cascade_mode = "off";
defparam \mem|data~337 .sum_lutc_input = "qfbk";
defparam \mem|data~337 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N5
maxv_lcell \mem|data~329 (
// Equation(s):
// \mem|data~1154  = (\b~combout [0] & ((\mem|data~1153  & (\mem|data~345_regout )) # (!\mem|data~1153  & ((C1L339Q))))) # (!\b~combout [0] & (((\mem|data~1153 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~345_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1153 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1154 ),
	.regout(\mem|data~329_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~329 .lut_mask = "bbc0";
defparam \mem|data~329 .operation_mode = "normal";
defparam \mem|data~329 .output_mode = "comb_only";
defparam \mem|data~329 .register_cascade_mode = "off";
defparam \mem|data~329 .sum_lutc_input = "qfbk";
defparam \mem|data~329 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N2
maxv_lcell \mem|data~1157 (
// Equation(s):
// \mem|data~1157_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & ((\mem|data~1154 ))) # (!\b~combout [3] & (\mem|data~1156 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1156 ),
	.datad(\mem|data~1154 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1157_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1157 .lut_mask = "dc98";
defparam \mem|data~1157 .operation_mode = "normal";
defparam \mem|data~1157 .output_mode = "comb_only";
defparam \mem|data~1157 .register_cascade_mode = "off";
defparam \mem|data~1157 .sum_lutc_input = "datac";
defparam \mem|data~1157 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N1
maxv_lcell \mem|data~1160 (
// Equation(s):
// \mem|data~1160_combout  = (\b~combout [2] & ((\mem|data~1157_combout  & ((\mem|data~1159 ))) # (!\mem|data~1157_combout  & (\mem|data~1152 )))) # (!\b~combout [2] & (((\mem|data~1157_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1152 ),
	.datac(\mem|data~1159 ),
	.datad(\mem|data~1157_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1160 .lut_mask = "f588";
defparam \mem|data~1160 .operation_mode = "normal";
defparam \mem|data~1160 .output_mode = "comb_only";
defparam \mem|data~1160 .register_cascade_mode = "off";
defparam \mem|data~1160 .sum_lutc_input = "datac";
defparam \mem|data~1160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxv_lcell \mem|data~505 (
// Equation(s):
// \mem|data~505_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~505_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~505 .lut_mask = "ff00";
defparam \mem|data~505 .operation_mode = "normal";
defparam \mem|data~505 .output_mode = "reg_only";
defparam \mem|data~505 .register_cascade_mode = "off";
defparam \mem|data~505 .sum_lutc_input = "datac";
defparam \mem|data~505 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxv_lcell \mem|data~409 (
// Equation(s):
// \mem|data~409_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~409_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~409 .lut_mask = "0000";
defparam \mem|data~409 .operation_mode = "normal";
defparam \mem|data~409 .output_mode = "reg_only";
defparam \mem|data~409 .register_cascade_mode = "off";
defparam \mem|data~409 .sum_lutc_input = "datac";
defparam \mem|data~409 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxv_lcell \mem|data~473 (
// Equation(s):
// \mem|data~1189  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L483Q)) # (!\b~combout [3] & ((\mem|data~409_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~409_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1189 ),
	.regout(\mem|data~473_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~473 .lut_mask = "d9c8";
defparam \mem|data~473 .operation_mode = "normal";
defparam \mem|data~473 .output_mode = "comb_only";
defparam \mem|data~473 .register_cascade_mode = "off";
defparam \mem|data~473 .sum_lutc_input = "qfbk";
defparam \mem|data~473 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxv_lcell \mem|data~441 (
// Equation(s):
// \mem|data~1190  = (\b~combout [2] & ((\mem|data~1189  & (\mem|data~505_regout )) # (!\mem|data~1189  & ((C1L451Q))))) # (!\b~combout [2] & (((\mem|data~1189 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~505_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1189 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1190 ),
	.regout(\mem|data~441_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~441 .lut_mask = "dda0";
defparam \mem|data~441 .operation_mode = "normal";
defparam \mem|data~441 .output_mode = "comb_only";
defparam \mem|data~441 .register_cascade_mode = "off";
defparam \mem|data~441 .sum_lutc_input = "qfbk";
defparam \mem|data~441 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N2
maxv_lcell \mem|data~489 (
// Equation(s):
// \mem|data~489_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~489_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~489 .lut_mask = "0000";
defparam \mem|data~489 .operation_mode = "normal";
defparam \mem|data~489 .output_mode = "reg_only";
defparam \mem|data~489 .register_cascade_mode = "off";
defparam \mem|data~489 .sum_lutc_input = "datac";
defparam \mem|data~489 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N7
maxv_lcell \mem|data~393 (
// Equation(s):
// \mem|data~393_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~393_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~393 .lut_mask = "0000";
defparam \mem|data~393 .operation_mode = "normal";
defparam \mem|data~393 .output_mode = "reg_only";
defparam \mem|data~393 .register_cascade_mode = "off";
defparam \mem|data~393 .sum_lutc_input = "datac";
defparam \mem|data~393 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxv_lcell \mem|data~457 (
// Equation(s):
// \mem|data~1182  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L467Q)) # (!\b~combout [3] & ((\mem|data~393_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~393_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1182 ),
	.regout(\mem|data~457_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~457 .lut_mask = "d9c8";
defparam \mem|data~457 .operation_mode = "normal";
defparam \mem|data~457 .output_mode = "comb_only";
defparam \mem|data~457 .register_cascade_mode = "off";
defparam \mem|data~457 .sum_lutc_input = "qfbk";
defparam \mem|data~457 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxv_lcell \mem|data~425 (
// Equation(s):
// \mem|data~1183  = (\b~combout [2] & ((\mem|data~1182  & (\mem|data~489_regout )) # (!\mem|data~1182  & ((C1L435Q))))) # (!\b~combout [2] & (((\mem|data~1182 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~489_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1182 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1183 ),
	.regout(\mem|data~425_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~425 .lut_mask = "dda0";
defparam \mem|data~425 .operation_mode = "normal";
defparam \mem|data~425 .output_mode = "comb_only";
defparam \mem|data~425 .register_cascade_mode = "off";
defparam \mem|data~425 .sum_lutc_input = "qfbk";
defparam \mem|data~425 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \mem|data~481 (
// Equation(s):
// \mem|data~481_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~481_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~481 .lut_mask = "0000";
defparam \mem|data~481 .operation_mode = "normal";
defparam \mem|data~481 .output_mode = "reg_only";
defparam \mem|data~481 .register_cascade_mode = "off";
defparam \mem|data~481 .sum_lutc_input = "datac";
defparam \mem|data~481 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \mem|data~385 (
// Equation(s):
// \mem|data~385_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~385_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~385 .lut_mask = "0000";
defparam \mem|data~385 .operation_mode = "normal";
defparam \mem|data~385 .output_mode = "reg_only";
defparam \mem|data~385 .register_cascade_mode = "off";
defparam \mem|data~385 .sum_lutc_input = "datac";
defparam \mem|data~385 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \mem|data~417 (
// Equation(s):
// \mem|data~1186  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L427Q)) # (!\b~combout [2] & ((\mem|data~385_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~385_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1186 ),
	.regout(\mem|data~417_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~417 .lut_mask = "d9c8";
defparam \mem|data~417 .operation_mode = "normal";
defparam \mem|data~417 .output_mode = "comb_only";
defparam \mem|data~417 .register_cascade_mode = "off";
defparam \mem|data~417 .sum_lutc_input = "qfbk";
defparam \mem|data~417 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxv_lcell \mem|data~449 (
// Equation(s):
// \mem|data~1187  = (\b~combout [3] & ((\mem|data~1186  & (\mem|data~481_regout )) # (!\mem|data~1186  & ((C1L459Q))))) # (!\b~combout [3] & (((\mem|data~1186 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~481_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1186 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1187 ),
	.regout(\mem|data~449_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~449 .lut_mask = "bbc0";
defparam \mem|data~449 .operation_mode = "normal";
defparam \mem|data~449 .output_mode = "comb_only";
defparam \mem|data~449 .register_cascade_mode = "off";
defparam \mem|data~449 .sum_lutc_input = "qfbk";
defparam \mem|data~449 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxv_lcell \mem|data~497 (
// Equation(s):
// \mem|data~497_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~497_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~497 .lut_mask = "ff00";
defparam \mem|data~497 .operation_mode = "normal";
defparam \mem|data~497 .output_mode = "reg_only";
defparam \mem|data~497 .register_cascade_mode = "off";
defparam \mem|data~497 .sum_lutc_input = "datac";
defparam \mem|data~497 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxv_lcell \mem|data~401 (
// Equation(s):
// \mem|data~401_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~401_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~401 .lut_mask = "0000";
defparam \mem|data~401 .operation_mode = "normal";
defparam \mem|data~401 .output_mode = "reg_only";
defparam \mem|data~401 .register_cascade_mode = "off";
defparam \mem|data~401 .sum_lutc_input = "datac";
defparam \mem|data~401 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxv_lcell \mem|data~433 (
// Equation(s):
// \mem|data~1184  = (\b~combout [2] & ((\b~combout [3]) # ((C1L443Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~401_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~401_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1184 ),
	.regout(\mem|data~433_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~433 .lut_mask = "b9a8";
defparam \mem|data~433 .operation_mode = "normal";
defparam \mem|data~433 .output_mode = "comb_only";
defparam \mem|data~433 .register_cascade_mode = "off";
defparam \mem|data~433 .sum_lutc_input = "qfbk";
defparam \mem|data~433 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxv_lcell \mem|data~465 (
// Equation(s):
// \mem|data~1185  = (\b~combout [3] & ((\mem|data~1184  & (\mem|data~497_regout )) # (!\mem|data~1184  & ((C1L475Q))))) # (!\b~combout [3] & (((\mem|data~1184 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~497_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1184 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1185 ),
	.regout(\mem|data~465_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~465 .lut_mask = "bbc0";
defparam \mem|data~465 .operation_mode = "normal";
defparam \mem|data~465 .output_mode = "comb_only";
defparam \mem|data~465 .register_cascade_mode = "off";
defparam \mem|data~465 .sum_lutc_input = "qfbk";
defparam \mem|data~465 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxv_lcell \mem|data~1188 (
// Equation(s):
// \mem|data~1188_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1185 )))) # (!\b~combout [1] & (!\b~combout [0] & (\mem|data~1187 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1187 ),
	.datad(\mem|data~1185 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1188_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1188 .lut_mask = "ba98";
defparam \mem|data~1188 .operation_mode = "normal";
defparam \mem|data~1188 .output_mode = "comb_only";
defparam \mem|data~1188 .register_cascade_mode = "off";
defparam \mem|data~1188 .sum_lutc_input = "datac";
defparam \mem|data~1188 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxv_lcell \mem|data~1191 (
// Equation(s):
// \mem|data~1191_combout  = (\b~combout [0] & ((\mem|data~1188_combout  & (\mem|data~1190 )) # (!\mem|data~1188_combout  & ((\mem|data~1183 ))))) # (!\b~combout [0] & (((\mem|data~1188_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1190 ),
	.datac(\mem|data~1183 ),
	.datad(\mem|data~1188_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1191_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1191 .lut_mask = "dda0";
defparam \mem|data~1191 .operation_mode = "normal";
defparam \mem|data~1191 .output_mode = "comb_only";
defparam \mem|data~1191 .register_cascade_mode = "off";
defparam \mem|data~1191 .sum_lutc_input = "datac";
defparam \mem|data~1191 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \mem|data~121 (
// Equation(s):
// \mem|data~121_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~121_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~121 .lut_mask = "ff00";
defparam \mem|data~121 .operation_mode = "normal";
defparam \mem|data~121 .output_mode = "reg_only";
defparam \mem|data~121 .register_cascade_mode = "off";
defparam \mem|data~121 .sum_lutc_input = "datac";
defparam \mem|data~121 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxv_lcell \mem|data~97 (
// Equation(s):
// \mem|data~97_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~97_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~97 .lut_mask = "0000";
defparam \mem|data~97 .operation_mode = "normal";
defparam \mem|data~97 .output_mode = "reg_only";
defparam \mem|data~97 .register_cascade_mode = "off";
defparam \mem|data~97 .sum_lutc_input = "datac";
defparam \mem|data~97 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \mem|data~113 (
// Equation(s):
// \mem|data~1178  = (\b~combout [1] & (((C1L123Q) # (\b~combout [0])))) # (!\b~combout [1] & (\mem|data~97_regout  & ((!\b~combout [0]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~97_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1178 ),
	.regout(\mem|data~113_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~113 .lut_mask = "cce2";
defparam \mem|data~113 .operation_mode = "normal";
defparam \mem|data~113 .output_mode = "comb_only";
defparam \mem|data~113 .register_cascade_mode = "off";
defparam \mem|data~113 .sum_lutc_input = "qfbk";
defparam \mem|data~113 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \mem|data~105 (
// Equation(s):
// \mem|data~1179  = (\b~combout [0] & ((\mem|data~1178  & (\mem|data~121_regout )) # (!\mem|data~1178  & ((C1L115Q))))) # (!\b~combout [0] & (((\mem|data~1178 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~121_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1178 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1179 ),
	.regout(\mem|data~105_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~105 .lut_mask = "bbc0";
defparam \mem|data~105 .operation_mode = "normal";
defparam \mem|data~105 .output_mode = "comb_only";
defparam \mem|data~105 .register_cascade_mode = "off";
defparam \mem|data~105 .sum_lutc_input = "qfbk";
defparam \mem|data~105 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \mem|data~89 (
// Equation(s):
// \mem|data~89_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~89_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~89 .lut_mask = "0000";
defparam \mem|data~89 .operation_mode = "normal";
defparam \mem|data~89 .output_mode = "reg_only";
defparam \mem|data~89 .register_cascade_mode = "off";
defparam \mem|data~89 .sum_lutc_input = "datac";
defparam \mem|data~89 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxv_lcell \mem|data~65 (
// Equation(s):
// \mem|data~65_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~65_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~65 .lut_mask = "0000";
defparam \mem|data~65 .operation_mode = "normal";
defparam \mem|data~65 .output_mode = "reg_only";
defparam \mem|data~65 .register_cascade_mode = "off";
defparam \mem|data~65 .sum_lutc_input = "datac";
defparam \mem|data~65 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \mem|data~73 (
// Equation(s):
// \mem|data~1171  = (\b~combout [0] & ((\b~combout [1]) # ((C1L83Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~65_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~65_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1171 ),
	.regout(\mem|data~73_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~73 .lut_mask = "b9a8";
defparam \mem|data~73 .operation_mode = "normal";
defparam \mem|data~73 .output_mode = "comb_only";
defparam \mem|data~73 .register_cascade_mode = "off";
defparam \mem|data~73 .sum_lutc_input = "qfbk";
defparam \mem|data~73 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \mem|data~81 (
// Equation(s):
// \mem|data~1172  = (\b~combout [1] & ((\mem|data~1171  & (\mem|data~89_regout )) # (!\mem|data~1171  & ((C1L91Q))))) # (!\b~combout [1] & (((\mem|data~1171 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~89_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1171 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1172 ),
	.regout(\mem|data~81_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~81 .lut_mask = "bbc0";
defparam \mem|data~81 .operation_mode = "normal";
defparam \mem|data~81 .output_mode = "comb_only";
defparam \mem|data~81 .register_cascade_mode = "off";
defparam \mem|data~81 .sum_lutc_input = "qfbk";
defparam \mem|data~81 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N8
maxv_lcell \mem|data~25 (
// Equation(s):
// \mem|data~25_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~25_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~25 .lut_mask = "0000";
defparam \mem|data~25 .operation_mode = "normal";
defparam \mem|data~25 .output_mode = "reg_only";
defparam \mem|data~25 .register_cascade_mode = "off";
defparam \mem|data~25 .sum_lutc_input = "datac";
defparam \mem|data~25 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N5
maxv_lcell \mem|data~1 (
// Equation(s):
// \mem|data~1_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1 .lut_mask = "0000";
defparam \mem|data~1 .operation_mode = "normal";
defparam \mem|data~1 .output_mode = "reg_only";
defparam \mem|data~1 .register_cascade_mode = "off";
defparam \mem|data~1 .sum_lutc_input = "datac";
defparam \mem|data~1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N2
maxv_lcell \mem|data~9 (
// Equation(s):
// \mem|data~1175  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L19Q)) # (!\b~combout [0] & ((\mem|data~1_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1175 ),
	.regout(\mem|data~9_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~9 .lut_mask = "d9c8";
defparam \mem|data~9 .operation_mode = "normal";
defparam \mem|data~9 .output_mode = "comb_only";
defparam \mem|data~9 .register_cascade_mode = "off";
defparam \mem|data~9 .sum_lutc_input = "qfbk";
defparam \mem|data~9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N3
maxv_lcell \mem|data~17 (
// Equation(s):
// \mem|data~1176  = (\b~combout [1] & ((\mem|data~1175  & (\mem|data~25_regout )) # (!\mem|data~1175  & ((C1L27Q))))) # (!\b~combout [1] & (((\mem|data~1175 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~25_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1175 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1176 ),
	.regout(\mem|data~17_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~17 .lut_mask = "dda0";
defparam \mem|data~17 .operation_mode = "normal";
defparam \mem|data~17 .output_mode = "comb_only";
defparam \mem|data~17 .register_cascade_mode = "off";
defparam \mem|data~17 .sum_lutc_input = "qfbk";
defparam \mem|data~17 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxv_lcell \mem|data~57 (
// Equation(s):
// \mem|data~57_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~57_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~57 .lut_mask = "ff00";
defparam \mem|data~57 .operation_mode = "normal";
defparam \mem|data~57 .output_mode = "reg_only";
defparam \mem|data~57 .register_cascade_mode = "off";
defparam \mem|data~57 .sum_lutc_input = "datac";
defparam \mem|data~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxv_lcell \mem|data~33 (
// Equation(s):
// \mem|data~33_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~33_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~33 .lut_mask = "ff00";
defparam \mem|data~33 .operation_mode = "normal";
defparam \mem|data~33 .output_mode = "reg_only";
defparam \mem|data~33 .register_cascade_mode = "off";
defparam \mem|data~33 .sum_lutc_input = "datac";
defparam \mem|data~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxv_lcell \mem|data~49 (
// Equation(s):
// \mem|data~1173  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L59Q)) # (!\b~combout [1] & ((\mem|data~33_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~33_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1173 ),
	.regout(\mem|data~49_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~49 .lut_mask = "d9c8";
defparam \mem|data~49 .operation_mode = "normal";
defparam \mem|data~49 .output_mode = "comb_only";
defparam \mem|data~49 .register_cascade_mode = "off";
defparam \mem|data~49 .sum_lutc_input = "qfbk";
defparam \mem|data~49 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxv_lcell \mem|data~41 (
// Equation(s):
// \mem|data~1174  = (\b~combout [0] & ((\mem|data~1173  & (\mem|data~57_regout )) # (!\mem|data~1173  & ((C1L51Q))))) # (!\b~combout [0] & (((\mem|data~1173 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~57_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1173 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1174 ),
	.regout(\mem|data~41_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~41 .lut_mask = "dda0";
defparam \mem|data~41 .operation_mode = "normal";
defparam \mem|data~41 .output_mode = "comb_only";
defparam \mem|data~41 .register_cascade_mode = "off";
defparam \mem|data~41 .sum_lutc_input = "qfbk";
defparam \mem|data~41 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxv_lcell \mem|data~1177 (
// Equation(s):
// \mem|data~1177_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1174 )))) # (!\b~combout [2] & (!\b~combout [3] & (\mem|data~1176 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1176 ),
	.datad(\mem|data~1174 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1177_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1177 .lut_mask = "ba98";
defparam \mem|data~1177 .operation_mode = "normal";
defparam \mem|data~1177 .output_mode = "comb_only";
defparam \mem|data~1177 .register_cascade_mode = "off";
defparam \mem|data~1177 .sum_lutc_input = "datac";
defparam \mem|data~1177 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxv_lcell \mem|data~1180 (
// Equation(s):
// \mem|data~1180_combout  = (\b~combout [3] & ((\mem|data~1177_combout  & (\mem|data~1179 )) # (!\mem|data~1177_combout  & ((\mem|data~1172 ))))) # (!\b~combout [3] & (((\mem|data~1177_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1179 ),
	.datac(\mem|data~1172 ),
	.datad(\mem|data~1177_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1180_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1180 .lut_mask = "dda0";
defparam \mem|data~1180 .operation_mode = "normal";
defparam \mem|data~1180 .output_mode = "comb_only";
defparam \mem|data~1180 .register_cascade_mode = "off";
defparam \mem|data~1180 .sum_lutc_input = "datac";
defparam \mem|data~1180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N1
maxv_lcell \mem|data~241 (
// Equation(s):
// \mem|data~241_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~241_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~241 .lut_mask = "ff00";
defparam \mem|data~241 .operation_mode = "normal";
defparam \mem|data~241 .output_mode = "reg_only";
defparam \mem|data~241 .register_cascade_mode = "off";
defparam \mem|data~241 .sum_lutc_input = "datac";
defparam \mem|data~241 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N8
maxv_lcell \mem|data~145 (
// Equation(s):
// \mem|data~145_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~145_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~145 .lut_mask = "ff00";
defparam \mem|data~145 .operation_mode = "normal";
defparam \mem|data~145 .output_mode = "reg_only";
defparam \mem|data~145 .register_cascade_mode = "off";
defparam \mem|data~145 .sum_lutc_input = "datac";
defparam \mem|data~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y12_N7
maxv_lcell \mem|data~209 (
// Equation(s):
// \mem|data~1161  = (\b~combout [3] & ((\b~combout [2]) # ((C1L219Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~145_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~145_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1161 ),
	.regout(\mem|data~209_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~209 .lut_mask = "b9a8";
defparam \mem|data~209 .operation_mode = "normal";
defparam \mem|data~209 .output_mode = "comb_only";
defparam \mem|data~209 .register_cascade_mode = "off";
defparam \mem|data~209 .sum_lutc_input = "qfbk";
defparam \mem|data~209 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N8
maxv_lcell \mem|data~177 (
// Equation(s):
// \mem|data~1162  = (\b~combout [2] & ((\mem|data~1161  & (\mem|data~241_regout )) # (!\mem|data~1161  & ((C1L187Q))))) # (!\b~combout [2] & (((\mem|data~1161 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~241_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1161 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1162 ),
	.regout(\mem|data~177_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~177 .lut_mask = "bbc0";
defparam \mem|data~177 .operation_mode = "normal";
defparam \mem|data~177 .output_mode = "comb_only";
defparam \mem|data~177 .register_cascade_mode = "off";
defparam \mem|data~177 .sum_lutc_input = "qfbk";
defparam \mem|data~177 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxv_lcell \mem|data~249 (
// Equation(s):
// \mem|data~249_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~249_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~249 .lut_mask = "ff00";
defparam \mem|data~249 .operation_mode = "normal";
defparam \mem|data~249 .output_mode = "reg_only";
defparam \mem|data~249 .register_cascade_mode = "off";
defparam \mem|data~249 .sum_lutc_input = "datac";
defparam \mem|data~249 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxv_lcell \mem|data~153 (
// Equation(s):
// \mem|data~153_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~153_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~153 .lut_mask = "ff00";
defparam \mem|data~153 .operation_mode = "normal";
defparam \mem|data~153 .output_mode = "reg_only";
defparam \mem|data~153 .register_cascade_mode = "off";
defparam \mem|data~153 .sum_lutc_input = "datac";
defparam \mem|data~153 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxv_lcell \mem|data~185 (
// Equation(s):
// \mem|data~1168  = (\b~combout [2] & ((\b~combout [3]) # ((C1L195Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~153_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~153_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1168 ),
	.regout(\mem|data~185_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~185 .lut_mask = "b9a8";
defparam \mem|data~185 .operation_mode = "normal";
defparam \mem|data~185 .output_mode = "comb_only";
defparam \mem|data~185 .register_cascade_mode = "off";
defparam \mem|data~185 .sum_lutc_input = "qfbk";
defparam \mem|data~185 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxv_lcell \mem|data~217 (
// Equation(s):
// \mem|data~1169  = (\b~combout [3] & ((\mem|data~1168  & (\mem|data~249_regout )) # (!\mem|data~1168  & ((C1L227Q))))) # (!\b~combout [3] & (((\mem|data~1168 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~249_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1168 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1169 ),
	.regout(\mem|data~217_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~217 .lut_mask = "dda0";
defparam \mem|data~217 .operation_mode = "normal";
defparam \mem|data~217 .output_mode = "comb_only";
defparam \mem|data~217 .register_cascade_mode = "off";
defparam \mem|data~217 .sum_lutc_input = "qfbk";
defparam \mem|data~217 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \mem|data~233 (
// Equation(s):
// \mem|data~233_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~233_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~233 .lut_mask = "0000";
defparam \mem|data~233 .operation_mode = "normal";
defparam \mem|data~233 .output_mode = "reg_only";
defparam \mem|data~233 .register_cascade_mode = "off";
defparam \mem|data~233 .sum_lutc_input = "datac";
defparam \mem|data~233 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \mem|data~137 (
// Equation(s):
// \mem|data~137_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~137_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~137 .lut_mask = "ff00";
defparam \mem|data~137 .operation_mode = "normal";
defparam \mem|data~137 .output_mode = "reg_only";
defparam \mem|data~137 .register_cascade_mode = "off";
defparam \mem|data~137 .sum_lutc_input = "datac";
defparam \mem|data~137 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \mem|data~169 (
// Equation(s):
// \mem|data~1163  = (\b~combout [2] & (((C1L179Q) # (\b~combout [3])))) # (!\b~combout [2] & (\mem|data~137_regout  & ((!\b~combout [3]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~137_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1163 ),
	.regout(\mem|data~169_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~169 .lut_mask = "aae4";
defparam \mem|data~169 .operation_mode = "normal";
defparam \mem|data~169 .output_mode = "comb_only";
defparam \mem|data~169 .register_cascade_mode = "off";
defparam \mem|data~169 .sum_lutc_input = "qfbk";
defparam \mem|data~169 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \mem|data~201 (
// Equation(s):
// \mem|data~1164  = (\b~combout [3] & ((\mem|data~1163  & (\mem|data~233_regout )) # (!\mem|data~1163  & ((C1L211Q))))) # (!\b~combout [3] & (((\mem|data~1163 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~233_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1163 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1164 ),
	.regout(\mem|data~201_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~201 .lut_mask = "bbc0";
defparam \mem|data~201 .operation_mode = "normal";
defparam \mem|data~201 .output_mode = "comb_only";
defparam \mem|data~201 .register_cascade_mode = "off";
defparam \mem|data~201 .sum_lutc_input = "qfbk";
defparam \mem|data~201 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \mem|data~225 (
// Equation(s):
// \mem|data~225_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~225_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~225 .lut_mask = "0000";
defparam \mem|data~225 .operation_mode = "normal";
defparam \mem|data~225 .output_mode = "reg_only";
defparam \mem|data~225 .register_cascade_mode = "off";
defparam \mem|data~225 .sum_lutc_input = "datac";
defparam \mem|data~225 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \mem|data~129 (
// Equation(s):
// \mem|data~129_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~129_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~129 .lut_mask = "0000";
defparam \mem|data~129 .operation_mode = "normal";
defparam \mem|data~129 .output_mode = "reg_only";
defparam \mem|data~129 .register_cascade_mode = "off";
defparam \mem|data~129 .sum_lutc_input = "datac";
defparam \mem|data~129 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \mem|data~193 (
// Equation(s):
// \mem|data~1165  = (\b~combout [3] & ((\b~combout [2]) # ((C1L203Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~129_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~129_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1165 ),
	.regout(\mem|data~193_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~193 .lut_mask = "b9a8";
defparam \mem|data~193 .operation_mode = "normal";
defparam \mem|data~193 .output_mode = "comb_only";
defparam \mem|data~193 .register_cascade_mode = "off";
defparam \mem|data~193 .sum_lutc_input = "qfbk";
defparam \mem|data~193 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \mem|data~161 (
// Equation(s):
// \mem|data~1166  = (\b~combout [2] & ((\mem|data~1165  & (\mem|data~225_regout )) # (!\mem|data~1165  & ((C1L171Q))))) # (!\b~combout [2] & (((\mem|data~1165 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~225_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1165 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1166 ),
	.regout(\mem|data~161_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~161 .lut_mask = "bbc0";
defparam \mem|data~161 .operation_mode = "normal";
defparam \mem|data~161 .output_mode = "comb_only";
defparam \mem|data~161 .register_cascade_mode = "off";
defparam \mem|data~161 .sum_lutc_input = "qfbk";
defparam \mem|data~161 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \mem|data~1167 (
// Equation(s):
// \mem|data~1167_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (\mem|data~1164 )) # (!\b~combout [0] & ((\mem|data~1166 )))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1164 ),
	.datad(\mem|data~1166 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1167_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1167 .lut_mask = "d9c8";
defparam \mem|data~1167 .operation_mode = "normal";
defparam \mem|data~1167 .output_mode = "comb_only";
defparam \mem|data~1167 .register_cascade_mode = "off";
defparam \mem|data~1167 .sum_lutc_input = "datac";
defparam \mem|data~1167 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxv_lcell \mem|data~1170 (
// Equation(s):
// \mem|data~1170_combout  = (\b~combout [1] & ((\mem|data~1167_combout  & ((\mem|data~1169 ))) # (!\mem|data~1167_combout  & (\mem|data~1162 )))) # (!\b~combout [1] & (((\mem|data~1167_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1162 ),
	.datac(\mem|data~1169 ),
	.datad(\mem|data~1167_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1170_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1170 .lut_mask = "f588";
defparam \mem|data~1170 .operation_mode = "normal";
defparam \mem|data~1170 .output_mode = "comb_only";
defparam \mem|data~1170 .register_cascade_mode = "off";
defparam \mem|data~1170 .sum_lutc_input = "datac";
defparam \mem|data~1170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxv_lcell \mem|data~1181 (
// Equation(s):
// \mem|data~1181_combout  = (\b~combout [4] & ((\b~combout [5]) # ((\mem|data~1170_combout )))) # (!\b~combout [4] & (!\b~combout [5] & (\mem|data~1180_combout )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1180_combout ),
	.datad(\mem|data~1170_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1181_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1181 .lut_mask = "ba98";
defparam \mem|data~1181 .operation_mode = "normal";
defparam \mem|data~1181 .output_mode = "comb_only";
defparam \mem|data~1181 .register_cascade_mode = "off";
defparam \mem|data~1181 .sum_lutc_input = "datac";
defparam \mem|data~1181 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxv_lcell \mem|data~1192 (
// Equation(s):
// \mem|data~1192_combout  = (\b~combout [5] & ((\mem|data~1181_combout  & ((\mem|data~1191_combout ))) # (!\mem|data~1181_combout  & (\mem|data~1160_combout )))) # (!\b~combout [5] & (((\mem|data~1181_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1160_combout ),
	.datac(\mem|data~1191_combout ),
	.datad(\mem|data~1181_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1192_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1192 .lut_mask = "f588";
defparam \mem|data~1192 .operation_mode = "normal";
defparam \mem|data~1192 .output_mode = "comb_only";
defparam \mem|data~1192 .register_cascade_mode = "off";
defparam \mem|data~1192 .sum_lutc_input = "datac";
defparam \mem|data~1192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \mem|data~665 (
// Equation(s):
// \mem|data~665_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~665_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~665 .lut_mask = "0000";
defparam \mem|data~665 .operation_mode = "normal";
defparam \mem|data~665 .output_mode = "reg_only";
defparam \mem|data~665 .register_cascade_mode = "off";
defparam \mem|data~665 .sum_lutc_input = "datac";
defparam \mem|data~665 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \mem|data~697 (
// Equation(s):
// \mem|data~1116  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L707Q)) # (!\b~combout [2] & ((\mem|data~665_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~665_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1116 ),
	.regout(\mem|data~697_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~697 .lut_mask = "d9c8";
defparam \mem|data~697 .operation_mode = "normal";
defparam \mem|data~697 .output_mode = "comb_only";
defparam \mem|data~697 .register_cascade_mode = "off";
defparam \mem|data~697 .sum_lutc_input = "qfbk";
defparam \mem|data~697 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \mem|data~761 (
// Equation(s):
// \mem|data~761_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~761_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~761 .lut_mask = "0000";
defparam \mem|data~761 .operation_mode = "normal";
defparam \mem|data~761 .output_mode = "reg_only";
defparam \mem|data~761 .register_cascade_mode = "off";
defparam \mem|data~761 .sum_lutc_input = "datac";
defparam \mem|data~761 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \mem|data~729 (
// Equation(s):
// \mem|data~1117  = (\b~combout [3] & ((\mem|data~1116  & ((\mem|data~761_regout ))) # (!\mem|data~1116  & (C1L739Q)))) # (!\b~combout [3] & (\mem|data~1116 ))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1116 ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~761_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1117 ),
	.regout(\mem|data~729_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~729 .lut_mask = "ec64";
defparam \mem|data~729 .operation_mode = "normal";
defparam \mem|data~729 .output_mode = "comb_only";
defparam \mem|data~729 .register_cascade_mode = "off";
defparam \mem|data~729 .sum_lutc_input = "qfbk";
defparam \mem|data~729 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N9
maxv_lcell \mem|data~753 (
// Equation(s):
// \mem|data~753_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~753_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~753 .lut_mask = "0000";
defparam \mem|data~753 .operation_mode = "normal";
defparam \mem|data~753 .output_mode = "reg_only";
defparam \mem|data~753 .register_cascade_mode = "off";
defparam \mem|data~753 .sum_lutc_input = "datac";
defparam \mem|data~753 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N8
maxv_lcell \mem|data~721 (
// Equation(s):
// \mem|data~1109  = (\b~combout [3] & ((\b~combout [2]) # ((C1L731Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~657_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~657_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1109 ),
	.regout(\mem|data~721_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~721 .lut_mask = "b9a8";
defparam \mem|data~721 .operation_mode = "normal";
defparam \mem|data~721 .output_mode = "comb_only";
defparam \mem|data~721 .register_cascade_mode = "off";
defparam \mem|data~721 .sum_lutc_input = "qfbk";
defparam \mem|data~721 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N9
maxv_lcell \mem|data~689 (
// Equation(s):
// \mem|data~1110  = (\b~combout [2] & ((\mem|data~1109  & (\mem|data~753_regout )) # (!\mem|data~1109  & ((C1L699Q))))) # (!\b~combout [2] & (((\mem|data~1109 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~753_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1109 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1110 ),
	.regout(\mem|data~689_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~689 .lut_mask = "bbc0";
defparam \mem|data~689 .operation_mode = "normal";
defparam \mem|data~689 .output_mode = "comb_only";
defparam \mem|data~689 .register_cascade_mode = "off";
defparam \mem|data~689 .sum_lutc_input = "qfbk";
defparam \mem|data~689 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxv_lcell \mem|data~745 (
// Equation(s):
// \mem|data~745_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~745_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~745 .lut_mask = "0000";
defparam \mem|data~745 .operation_mode = "normal";
defparam \mem|data~745 .output_mode = "reg_only";
defparam \mem|data~745 .register_cascade_mode = "off";
defparam \mem|data~745 .sum_lutc_input = "datac";
defparam \mem|data~745 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \mem|data~649 (
// Equation(s):
// \mem|data~649_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~649_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~649 .lut_mask = "0000";
defparam \mem|data~649 .operation_mode = "normal";
defparam \mem|data~649 .output_mode = "reg_only";
defparam \mem|data~649 .register_cascade_mode = "off";
defparam \mem|data~649 .sum_lutc_input = "datac";
defparam \mem|data~649 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxv_lcell \mem|data~681 (
// Equation(s):
// \mem|data~1111  = (\b~combout [2] & ((\b~combout [3]) # ((C1L691Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~649_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~649_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1111 ),
	.regout(\mem|data~681_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~681 .lut_mask = "b9a8";
defparam \mem|data~681 .operation_mode = "normal";
defparam \mem|data~681 .output_mode = "comb_only";
defparam \mem|data~681 .register_cascade_mode = "off";
defparam \mem|data~681 .sum_lutc_input = "qfbk";
defparam \mem|data~681 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxv_lcell \mem|data~713 (
// Equation(s):
// \mem|data~1112  = (\b~combout [3] & ((\mem|data~1111  & (\mem|data~745_regout )) # (!\mem|data~1111  & ((C1L723Q))))) # (!\b~combout [3] & (((\mem|data~1111 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~745_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1111 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1112 ),
	.regout(\mem|data~713_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~713 .lut_mask = "bbc0";
defparam \mem|data~713 .operation_mode = "normal";
defparam \mem|data~713 .output_mode = "comb_only";
defparam \mem|data~713 .register_cascade_mode = "off";
defparam \mem|data~713 .sum_lutc_input = "qfbk";
defparam \mem|data~713 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \mem|data~737 (
// Equation(s):
// \mem|data~737_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~737_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~737 .lut_mask = "0000";
defparam \mem|data~737 .operation_mode = "normal";
defparam \mem|data~737 .output_mode = "reg_only";
defparam \mem|data~737 .register_cascade_mode = "off";
defparam \mem|data~737 .sum_lutc_input = "datac";
defparam \mem|data~737 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxv_lcell \mem|data~641 (
// Equation(s):
// \mem|data~641_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~641_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~641 .lut_mask = "0000";
defparam \mem|data~641 .operation_mode = "normal";
defparam \mem|data~641 .output_mode = "reg_only";
defparam \mem|data~641 .register_cascade_mode = "off";
defparam \mem|data~641 .sum_lutc_input = "datac";
defparam \mem|data~641 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \mem|data~705 (
// Equation(s):
// \mem|data~1113  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L715Q)) # (!\b~combout [3] & ((\mem|data~641_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~641_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1113 ),
	.regout(\mem|data~705_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~705 .lut_mask = "d9c8";
defparam \mem|data~705 .operation_mode = "normal";
defparam \mem|data~705 .output_mode = "comb_only";
defparam \mem|data~705 .register_cascade_mode = "off";
defparam \mem|data~705 .sum_lutc_input = "qfbk";
defparam \mem|data~705 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \mem|data~673 (
// Equation(s):
// \mem|data~1114  = (\b~combout [2] & ((\mem|data~1113  & (\mem|data~737_regout )) # (!\mem|data~1113  & ((C1L683Q))))) # (!\b~combout [2] & (((\mem|data~1113 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~737_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1113 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1114 ),
	.regout(\mem|data~673_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~673 .lut_mask = "dda0";
defparam \mem|data~673 .operation_mode = "normal";
defparam \mem|data~673 .output_mode = "comb_only";
defparam \mem|data~673 .register_cascade_mode = "off";
defparam \mem|data~673 .sum_lutc_input = "qfbk";
defparam \mem|data~673 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxv_lcell \mem|data~1115 (
// Equation(s):
// \mem|data~1115_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (\mem|data~1112 )) # (!\b~combout [0] & ((\mem|data~1114 )))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1112 ),
	.datad(\mem|data~1114 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1115 .lut_mask = "d9c8";
defparam \mem|data~1115 .operation_mode = "normal";
defparam \mem|data~1115 .output_mode = "comb_only";
defparam \mem|data~1115 .register_cascade_mode = "off";
defparam \mem|data~1115 .sum_lutc_input = "datac";
defparam \mem|data~1115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxv_lcell \mem|data~1118 (
// Equation(s):
// \mem|data~1118_combout  = (\b~combout [1] & ((\mem|data~1115_combout  & (\mem|data~1117 )) # (!\mem|data~1115_combout  & ((\mem|data~1110 ))))) # (!\b~combout [1] & (((\mem|data~1115_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1117 ),
	.datac(\mem|data~1110 ),
	.datad(\mem|data~1115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1118 .lut_mask = "dda0";
defparam \mem|data~1118 .operation_mode = "normal";
defparam \mem|data~1118 .output_mode = "comb_only";
defparam \mem|data~1118 .register_cascade_mode = "off";
defparam \mem|data~1118 .sum_lutc_input = "datac";
defparam \mem|data~1118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N0
maxv_lcell \mem|data~1001 (
// Equation(s):
// \mem|data~1001_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1001_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1001 .lut_mask = "0000";
defparam \mem|data~1001 .operation_mode = "normal";
defparam \mem|data~1001 .output_mode = "reg_only";
defparam \mem|data~1001 .register_cascade_mode = "off";
defparam \mem|data~1001 .sum_lutc_input = "datac";
defparam \mem|data~1001 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxv_lcell \mem|data~905 (
// Equation(s):
// \mem|data~905_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~905_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~905 .lut_mask = "0000";
defparam \mem|data~905 .operation_mode = "normal";
defparam \mem|data~905 .output_mode = "reg_only";
defparam \mem|data~905 .register_cascade_mode = "off";
defparam \mem|data~905 .sum_lutc_input = "datac";
defparam \mem|data~905 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxv_lcell \mem|data~969 (
// Equation(s):
// \mem|data~1140  = (\b~combout [3] & ((\b~combout [2]) # ((C1L979Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~905_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~905_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1140 ),
	.regout(\mem|data~969_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~969 .lut_mask = "b9a8";
defparam \mem|data~969 .operation_mode = "normal";
defparam \mem|data~969 .output_mode = "comb_only";
defparam \mem|data~969 .register_cascade_mode = "off";
defparam \mem|data~969 .sum_lutc_input = "qfbk";
defparam \mem|data~969 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxv_lcell \mem|data~937 (
// Equation(s):
// \mem|data~1141  = (\b~combout [2] & ((\mem|data~1140  & (\mem|data~1001_regout )) # (!\mem|data~1140  & ((C1L947Q))))) # (!\b~combout [2] & (((\mem|data~1140 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1001_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1140 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1141 ),
	.regout(\mem|data~937_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~937 .lut_mask = "bbc0";
defparam \mem|data~937 .operation_mode = "normal";
defparam \mem|data~937 .output_mode = "comb_only";
defparam \mem|data~937 .register_cascade_mode = "off";
defparam \mem|data~937 .sum_lutc_input = "qfbk";
defparam \mem|data~937 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxv_lcell \mem|data~1017 (
// Equation(s):
// \mem|data~1017_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1017_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1017 .lut_mask = "0000";
defparam \mem|data~1017 .operation_mode = "normal";
defparam \mem|data~1017 .output_mode = "reg_only";
defparam \mem|data~1017 .register_cascade_mode = "off";
defparam \mem|data~1017 .sum_lutc_input = "datac";
defparam \mem|data~1017 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxv_lcell \mem|data~921 (
// Equation(s):
// \mem|data~921_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~921_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~921 .lut_mask = "0000";
defparam \mem|data~921 .operation_mode = "normal";
defparam \mem|data~921 .output_mode = "reg_only";
defparam \mem|data~921 .register_cascade_mode = "off";
defparam \mem|data~921 .sum_lutc_input = "datac";
defparam \mem|data~921 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxv_lcell \mem|data~985 (
// Equation(s):
// \mem|data~1147  = (\b~combout [3] & ((\b~combout [2]) # ((C1L995Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~921_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~921_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1147 ),
	.regout(\mem|data~985_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~985 .lut_mask = "b9a8";
defparam \mem|data~985 .operation_mode = "normal";
defparam \mem|data~985 .output_mode = "comb_only";
defparam \mem|data~985 .register_cascade_mode = "off";
defparam \mem|data~985 .sum_lutc_input = "qfbk";
defparam \mem|data~985 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxv_lcell \mem|data~953 (
// Equation(s):
// \mem|data~1148  = (\b~combout [2] & ((\mem|data~1147  & (\mem|data~1017_regout )) # (!\mem|data~1147  & ((C1L963Q))))) # (!\b~combout [2] & (((\mem|data~1147 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1017_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1147 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1148 ),
	.regout(\mem|data~953_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~953 .lut_mask = "dda0";
defparam \mem|data~953 .operation_mode = "normal";
defparam \mem|data~953 .output_mode = "comb_only";
defparam \mem|data~953 .register_cascade_mode = "off";
defparam \mem|data~953 .sum_lutc_input = "qfbk";
defparam \mem|data~953 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \mem|data~1009 (
// Equation(s):
// \mem|data~1009_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1009_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1009 .lut_mask = "ff00";
defparam \mem|data~1009 .operation_mode = "normal";
defparam \mem|data~1009 .output_mode = "reg_only";
defparam \mem|data~1009 .register_cascade_mode = "off";
defparam \mem|data~1009 .sum_lutc_input = "datac";
defparam \mem|data~1009 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \mem|data~913 (
// Equation(s):
// \mem|data~913_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~913_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~913 .lut_mask = "ff00";
defparam \mem|data~913 .operation_mode = "normal";
defparam \mem|data~913 .output_mode = "reg_only";
defparam \mem|data~913 .register_cascade_mode = "off";
defparam \mem|data~913 .sum_lutc_input = "datac";
defparam \mem|data~913 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \mem|data~945 (
// Equation(s):
// \mem|data~1142  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L955Q)) # (!\b~combout [2] & ((\mem|data~913_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~913_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1142 ),
	.regout(\mem|data~945_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~945 .lut_mask = "d9c8";
defparam \mem|data~945 .operation_mode = "normal";
defparam \mem|data~945 .output_mode = "comb_only";
defparam \mem|data~945 .register_cascade_mode = "off";
defparam \mem|data~945 .sum_lutc_input = "qfbk";
defparam \mem|data~945 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \mem|data~977 (
// Equation(s):
// \mem|data~1143  = (\b~combout [3] & ((\mem|data~1142  & (\mem|data~1009_regout )) # (!\mem|data~1142  & ((C1L987Q))))) # (!\b~combout [3] & (((\mem|data~1142 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1009_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1142 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1143 ),
	.regout(\mem|data~977_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~977 .lut_mask = "dda0";
defparam \mem|data~977 .operation_mode = "normal";
defparam \mem|data~977 .output_mode = "comb_only";
defparam \mem|data~977 .register_cascade_mode = "off";
defparam \mem|data~977 .sum_lutc_input = "qfbk";
defparam \mem|data~977 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell \mem|data~993 (
// Equation(s):
// \mem|data~993_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~993_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~993 .lut_mask = "0000";
defparam \mem|data~993 .operation_mode = "normal";
defparam \mem|data~993 .output_mode = "reg_only";
defparam \mem|data~993 .register_cascade_mode = "off";
defparam \mem|data~993 .sum_lutc_input = "datac";
defparam \mem|data~993 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \mem|data~897 (
// Equation(s):
// \mem|data~897_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~897_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~897 .lut_mask = "ff00";
defparam \mem|data~897 .operation_mode = "normal";
defparam \mem|data~897 .output_mode = "reg_only";
defparam \mem|data~897 .register_cascade_mode = "off";
defparam \mem|data~897 .sum_lutc_input = "datac";
defparam \mem|data~897 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxv_lcell \mem|data~929 (
// Equation(s):
// \mem|data~1144  = (\b~combout [2] & ((\b~combout [3]) # ((C1L939Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~897_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~897_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1144 ),
	.regout(\mem|data~929_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~929 .lut_mask = "b9a8";
defparam \mem|data~929 .operation_mode = "normal";
defparam \mem|data~929 .output_mode = "comb_only";
defparam \mem|data~929 .register_cascade_mode = "off";
defparam \mem|data~929 .sum_lutc_input = "qfbk";
defparam \mem|data~929 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxv_lcell \mem|data~961 (
// Equation(s):
// \mem|data~1145  = (\b~combout [3] & ((\mem|data~1144  & (\mem|data~993_regout )) # (!\mem|data~1144  & ((C1L971Q))))) # (!\b~combout [3] & (((\mem|data~1144 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~993_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1144 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1145 ),
	.regout(\mem|data~961_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~961 .lut_mask = "dda0";
defparam \mem|data~961 .operation_mode = "normal";
defparam \mem|data~961 .output_mode = "comb_only";
defparam \mem|data~961 .register_cascade_mode = "off";
defparam \mem|data~961 .sum_lutc_input = "qfbk";
defparam \mem|data~961 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxv_lcell \mem|data~1146 (
// Equation(s):
// \mem|data~1146_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1143 )))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~1145 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1143 ),
	.datad(\mem|data~1145 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1146_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1146 .lut_mask = "b9a8";
defparam \mem|data~1146 .operation_mode = "normal";
defparam \mem|data~1146 .output_mode = "comb_only";
defparam \mem|data~1146 .register_cascade_mode = "off";
defparam \mem|data~1146 .sum_lutc_input = "datac";
defparam \mem|data~1146 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxv_lcell \mem|data~1149 (
// Equation(s):
// \mem|data~1149_combout  = (\b~combout [0] & ((\mem|data~1146_combout  & ((\mem|data~1148 ))) # (!\mem|data~1146_combout  & (\mem|data~1141 )))) # (!\b~combout [0] & (((\mem|data~1146_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1141 ),
	.datab(\mem|data~1148 ),
	.datac(\b~combout [0]),
	.datad(\mem|data~1146_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1149_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1149 .lut_mask = "cfa0";
defparam \mem|data~1149 .operation_mode = "normal";
defparam \mem|data~1149 .output_mode = "comb_only";
defparam \mem|data~1149 .register_cascade_mode = "off";
defparam \mem|data~1149 .sum_lutc_input = "datac";
defparam \mem|data~1149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxv_lcell \mem|data~825 (
// Equation(s):
// \mem|data~825_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~825_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~825 .lut_mask = "0000";
defparam \mem|data~825 .operation_mode = "normal";
defparam \mem|data~825 .output_mode = "reg_only";
defparam \mem|data~825 .register_cascade_mode = "off";
defparam \mem|data~825 .sum_lutc_input = "datac";
defparam \mem|data~825 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N3
maxv_lcell \mem|data~801 (
// Equation(s):
// \mem|data~801_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~801_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~801 .lut_mask = "0000";
defparam \mem|data~801 .operation_mode = "normal";
defparam \mem|data~801 .output_mode = "reg_only";
defparam \mem|data~801 .register_cascade_mode = "off";
defparam \mem|data~801 .sum_lutc_input = "datac";
defparam \mem|data~801 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxv_lcell \mem|data~809 (
// Equation(s):
// \mem|data~1119  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L819Q)) # (!\b~combout [0] & ((\mem|data~801_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~801_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1119 ),
	.regout(\mem|data~809_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~809 .lut_mask = "d9c8";
defparam \mem|data~809 .operation_mode = "normal";
defparam \mem|data~809 .output_mode = "comb_only";
defparam \mem|data~809 .register_cascade_mode = "off";
defparam \mem|data~809 .sum_lutc_input = "qfbk";
defparam \mem|data~809 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxv_lcell \mem|data~817 (
// Equation(s):
// \mem|data~1120  = (\b~combout [1] & ((\mem|data~1119  & (\mem|data~825_regout )) # (!\mem|data~1119  & ((C1L827Q))))) # (!\b~combout [1] & (((\mem|data~1119 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~825_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1119 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1120 ),
	.regout(\mem|data~817_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~817 .lut_mask = "dda0";
defparam \mem|data~817 .operation_mode = "normal";
defparam \mem|data~817 .output_mode = "comb_only";
defparam \mem|data~817 .register_cascade_mode = "off";
defparam \mem|data~817 .sum_lutc_input = "qfbk";
defparam \mem|data~817 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N2
maxv_lcell \mem|data~857 (
// Equation(s):
// \mem|data~857_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~857_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~857 .lut_mask = "0000";
defparam \mem|data~857 .operation_mode = "normal";
defparam \mem|data~857 .output_mode = "reg_only";
defparam \mem|data~857 .register_cascade_mode = "off";
defparam \mem|data~857 .sum_lutc_input = "datac";
defparam \mem|data~857 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxv_lcell \mem|data~833 (
// Equation(s):
// \mem|data~833_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~833_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~833 .lut_mask = "0000";
defparam \mem|data~833 .operation_mode = "normal";
defparam \mem|data~833 .output_mode = "reg_only";
defparam \mem|data~833 .register_cascade_mode = "off";
defparam \mem|data~833 .sum_lutc_input = "datac";
defparam \mem|data~833 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxv_lcell \mem|data~849 (
// Equation(s):
// \mem|data~1121  = (\b~combout [1] & ((\b~combout [0]) # ((C1L859Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~833_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~833_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1121 ),
	.regout(\mem|data~849_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~849 .lut_mask = "b9a8";
defparam \mem|data~849 .operation_mode = "normal";
defparam \mem|data~849 .output_mode = "comb_only";
defparam \mem|data~849 .register_cascade_mode = "off";
defparam \mem|data~849 .sum_lutc_input = "qfbk";
defparam \mem|data~849 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxv_lcell \mem|data~841 (
// Equation(s):
// \mem|data~1122  = (\b~combout [0] & ((\mem|data~1121  & (\mem|data~857_regout )) # (!\mem|data~1121  & ((C1L851Q))))) # (!\b~combout [0] & (((\mem|data~1121 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~857_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1121 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1122 ),
	.regout(\mem|data~841_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~841 .lut_mask = "dda0";
defparam \mem|data~841 .operation_mode = "normal";
defparam \mem|data~841 .output_mode = "comb_only";
defparam \mem|data~841 .register_cascade_mode = "off";
defparam \mem|data~841 .sum_lutc_input = "qfbk";
defparam \mem|data~841 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxv_lcell \mem|data~793 (
// Equation(s):
// \mem|data~793_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~793_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~793 .lut_mask = "0000";
defparam \mem|data~793 .operation_mode = "normal";
defparam \mem|data~793 .output_mode = "reg_only";
defparam \mem|data~793 .register_cascade_mode = "off";
defparam \mem|data~793 .sum_lutc_input = "datac";
defparam \mem|data~793 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxv_lcell \mem|data~769 (
// Equation(s):
// \mem|data~769_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~769_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~769 .lut_mask = "0000";
defparam \mem|data~769 .operation_mode = "normal";
defparam \mem|data~769 .output_mode = "reg_only";
defparam \mem|data~769 .register_cascade_mode = "off";
defparam \mem|data~769 .sum_lutc_input = "datac";
defparam \mem|data~769 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxv_lcell \mem|data~785 (
// Equation(s):
// \mem|data~1123  = (\b~combout [1] & ((\b~combout [0]) # ((C1L795Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~769_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~769_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1123 ),
	.regout(\mem|data~785_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~785 .lut_mask = "b9a8";
defparam \mem|data~785 .operation_mode = "normal";
defparam \mem|data~785 .output_mode = "comb_only";
defparam \mem|data~785 .register_cascade_mode = "off";
defparam \mem|data~785 .sum_lutc_input = "qfbk";
defparam \mem|data~785 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxv_lcell \mem|data~777 (
// Equation(s):
// \mem|data~1124  = (\b~combout [0] & ((\mem|data~1123  & (\mem|data~793_regout )) # (!\mem|data~1123  & ((C1L787Q))))) # (!\b~combout [0] & (((\mem|data~1123 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~793_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1123 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1124 ),
	.regout(\mem|data~777_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~777 .lut_mask = "dda0";
defparam \mem|data~777 .operation_mode = "normal";
defparam \mem|data~777 .output_mode = "comb_only";
defparam \mem|data~777 .register_cascade_mode = "off";
defparam \mem|data~777 .sum_lutc_input = "qfbk";
defparam \mem|data~777 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxv_lcell \mem|data~1125 (
// Equation(s):
// \mem|data~1125_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1122 )))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~1124 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1122 ),
	.datad(\mem|data~1124 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1125 .lut_mask = "b9a8";
defparam \mem|data~1125 .operation_mode = "normal";
defparam \mem|data~1125 .output_mode = "comb_only";
defparam \mem|data~1125 .register_cascade_mode = "off";
defparam \mem|data~1125 .sum_lutc_input = "datac";
defparam \mem|data~1125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N1
maxv_lcell \mem|data~889 (
// Equation(s):
// \mem|data~889_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~889_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~889 .lut_mask = "0000";
defparam \mem|data~889 .operation_mode = "normal";
defparam \mem|data~889 .output_mode = "reg_only";
defparam \mem|data~889 .register_cascade_mode = "off";
defparam \mem|data~889 .sum_lutc_input = "datac";
defparam \mem|data~889 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N3
maxv_lcell \mem|data~865 (
// Equation(s):
// \mem|data~865_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~865_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~865 .lut_mask = "ff00";
defparam \mem|data~865 .operation_mode = "normal";
defparam \mem|data~865 .output_mode = "reg_only";
defparam \mem|data~865 .register_cascade_mode = "off";
defparam \mem|data~865 .sum_lutc_input = "datac";
defparam \mem|data~865 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N2
maxv_lcell \mem|data~873 (
// Equation(s):
// \mem|data~1126  = (\b~combout [0] & (((C1L883Q) # (\b~combout [1])))) # (!\b~combout [0] & (\mem|data~865_regout  & ((!\b~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~865_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1126 ),
	.regout(\mem|data~873_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~873 .lut_mask = "cce2";
defparam \mem|data~873 .operation_mode = "normal";
defparam \mem|data~873 .output_mode = "comb_only";
defparam \mem|data~873 .register_cascade_mode = "off";
defparam \mem|data~873 .sum_lutc_input = "qfbk";
defparam \mem|data~873 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N5
maxv_lcell \mem|data~881 (
// Equation(s):
// \mem|data~1127  = (\b~combout [1] & ((\mem|data~1126  & (\mem|data~889_regout )) # (!\mem|data~1126  & ((C1L891Q))))) # (!\b~combout [1] & (((\mem|data~1126 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~889_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1126 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1127 ),
	.regout(\mem|data~881_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~881 .lut_mask = "bbc0";
defparam \mem|data~881 .operation_mode = "normal";
defparam \mem|data~881 .output_mode = "comb_only";
defparam \mem|data~881 .register_cascade_mode = "off";
defparam \mem|data~881 .sum_lutc_input = "qfbk";
defparam \mem|data~881 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxv_lcell \mem|data~1128 (
// Equation(s):
// \mem|data~1128_combout  = (\b~combout [2] & ((\mem|data~1125_combout  & ((\mem|data~1127 ))) # (!\mem|data~1125_combout  & (\mem|data~1120 )))) # (!\b~combout [2] & (((\mem|data~1125_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1120 ),
	.datac(\mem|data~1125_combout ),
	.datad(\mem|data~1127 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1128_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1128 .lut_mask = "f858";
defparam \mem|data~1128 .operation_mode = "normal";
defparam \mem|data~1128 .output_mode = "comb_only";
defparam \mem|data~1128 .register_cascade_mode = "off";
defparam \mem|data~1128 .sum_lutc_input = "datac";
defparam \mem|data~1128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N4
maxv_lcell \mem|data~633 (
// Equation(s):
// \mem|data~633_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~633_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~633 .lut_mask = "0000";
defparam \mem|data~633 .operation_mode = "normal";
defparam \mem|data~633 .output_mode = "reg_only";
defparam \mem|data~633 .register_cascade_mode = "off";
defparam \mem|data~633 .sum_lutc_input = "datac";
defparam \mem|data~633 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N5
maxv_lcell \mem|data~609 (
// Equation(s):
// \mem|data~609_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~609_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~609 .lut_mask = "0000";
defparam \mem|data~609 .operation_mode = "normal";
defparam \mem|data~609 .output_mode = "reg_only";
defparam \mem|data~609 .register_cascade_mode = "off";
defparam \mem|data~609 .sum_lutc_input = "datac";
defparam \mem|data~609 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N8
maxv_lcell \mem|data~625 (
// Equation(s):
// \mem|data~1136  = (\b~combout [1] & ((\b~combout [0]) # ((C1L635Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~609_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~609_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1136 ),
	.regout(\mem|data~625_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~625 .lut_mask = "b9a8";
defparam \mem|data~625 .operation_mode = "normal";
defparam \mem|data~625 .output_mode = "comb_only";
defparam \mem|data~625 .register_cascade_mode = "off";
defparam \mem|data~625 .sum_lutc_input = "qfbk";
defparam \mem|data~625 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N9
maxv_lcell \mem|data~617 (
// Equation(s):
// \mem|data~1137  = (\b~combout [0] & ((\mem|data~1136  & (\mem|data~633_regout )) # (!\mem|data~1136  & ((C1L627Q))))) # (!\b~combout [0] & (((\mem|data~1136 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~633_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1136 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1137 ),
	.regout(\mem|data~617_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~617 .lut_mask = "dda0";
defparam \mem|data~617 .operation_mode = "normal";
defparam \mem|data~617 .output_mode = "comb_only";
defparam \mem|data~617 .register_cascade_mode = "off";
defparam \mem|data~617 .sum_lutc_input = "qfbk";
defparam \mem|data~617 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \mem|data~601 (
// Equation(s):
// \mem|data~601_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~601_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~601 .lut_mask = "0000";
defparam \mem|data~601 .operation_mode = "normal";
defparam \mem|data~601 .output_mode = "reg_only";
defparam \mem|data~601 .register_cascade_mode = "off";
defparam \mem|data~601 .sum_lutc_input = "datac";
defparam \mem|data~601 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \mem|data~577 (
// Equation(s):
// \mem|data~577_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~577_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~577 .lut_mask = "0000";
defparam \mem|data~577 .operation_mode = "normal";
defparam \mem|data~577 .output_mode = "reg_only";
defparam \mem|data~577 .register_cascade_mode = "off";
defparam \mem|data~577 .sum_lutc_input = "datac";
defparam \mem|data~577 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \mem|data~585 (
// Equation(s):
// \mem|data~1129  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L595Q)) # (!\b~combout [0] & ((\mem|data~577_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~577_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1129 ),
	.regout(\mem|data~585_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~585 .lut_mask = "d9c8";
defparam \mem|data~585 .operation_mode = "normal";
defparam \mem|data~585 .output_mode = "comb_only";
defparam \mem|data~585 .register_cascade_mode = "off";
defparam \mem|data~585 .sum_lutc_input = "qfbk";
defparam \mem|data~585 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \mem|data~593 (
// Equation(s):
// \mem|data~1130  = (\b~combout [1] & ((\mem|data~1129  & (\mem|data~601_regout )) # (!\mem|data~1129  & ((C1L603Q))))) # (!\b~combout [1] & (((\mem|data~1129 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~601_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1129 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1130 ),
	.regout(\mem|data~593_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~593 .lut_mask = "bbc0";
defparam \mem|data~593 .operation_mode = "normal";
defparam \mem|data~593 .output_mode = "comb_only";
defparam \mem|data~593 .register_cascade_mode = "off";
defparam \mem|data~593 .sum_lutc_input = "qfbk";
defparam \mem|data~593 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N2
maxv_lcell \mem|data~569 (
// Equation(s):
// \mem|data~569_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~569_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~569 .lut_mask = "0000";
defparam \mem|data~569 .operation_mode = "normal";
defparam \mem|data~569 .output_mode = "reg_only";
defparam \mem|data~569 .register_cascade_mode = "off";
defparam \mem|data~569 .sum_lutc_input = "datac";
defparam \mem|data~569 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxv_lcell \mem|data~545 (
// Equation(s):
// \mem|data~545_regout  = DFFEAS((((\alu|Mux6~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~545_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~545 .lut_mask = "ff00";
defparam \mem|data~545 .operation_mode = "normal";
defparam \mem|data~545 .output_mode = "reg_only";
defparam \mem|data~545 .register_cascade_mode = "off";
defparam \mem|data~545 .sum_lutc_input = "datac";
defparam \mem|data~545 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxv_lcell \mem|data~561 (
// Equation(s):
// \mem|data~1131  = (\b~combout [1] & ((\b~combout [0]) # ((C1L571Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~545_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~545_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1131 ),
	.regout(\mem|data~561_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~561 .lut_mask = "b9a8";
defparam \mem|data~561 .operation_mode = "normal";
defparam \mem|data~561 .output_mode = "comb_only";
defparam \mem|data~561 .register_cascade_mode = "off";
defparam \mem|data~561 .sum_lutc_input = "qfbk";
defparam \mem|data~561 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxv_lcell \mem|data~553 (
// Equation(s):
// \mem|data~1132  = (\b~combout [0] & ((\mem|data~1131  & (\mem|data~569_regout )) # (!\mem|data~1131  & ((C1L563Q))))) # (!\b~combout [0] & (((\mem|data~1131 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~569_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1131 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1132 ),
	.regout(\mem|data~553_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~553 .lut_mask = "dda0";
defparam \mem|data~553 .operation_mode = "normal";
defparam \mem|data~553 .output_mode = "comb_only";
defparam \mem|data~553 .register_cascade_mode = "off";
defparam \mem|data~553 .sum_lutc_input = "qfbk";
defparam \mem|data~553 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N0
maxv_lcell \mem|data~537 (
// Equation(s):
// \mem|data~537_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~537_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~537 .lut_mask = "0000";
defparam \mem|data~537 .operation_mode = "normal";
defparam \mem|data~537 .output_mode = "reg_only";
defparam \mem|data~537 .register_cascade_mode = "off";
defparam \mem|data~537 .sum_lutc_input = "datac";
defparam \mem|data~537 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N4
maxv_lcell \mem|data~513 (
// Equation(s):
// \mem|data~513_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , \alu|Mux6~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux6~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~513_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~513 .lut_mask = "0000";
defparam \mem|data~513 .operation_mode = "normal";
defparam \mem|data~513 .output_mode = "reg_only";
defparam \mem|data~513 .register_cascade_mode = "off";
defparam \mem|data~513 .sum_lutc_input = "datac";
defparam \mem|data~513 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N8
maxv_lcell \mem|data~521 (
// Equation(s):
// \mem|data~1133  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L531Q)) # (!\b~combout [0] & ((\mem|data~513_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~513_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1133 ),
	.regout(\mem|data~521_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~521 .lut_mask = "d9c8";
defparam \mem|data~521 .operation_mode = "normal";
defparam \mem|data~521 .output_mode = "comb_only";
defparam \mem|data~521 .register_cascade_mode = "off";
defparam \mem|data~521 .sum_lutc_input = "qfbk";
defparam \mem|data~521 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N3
maxv_lcell \mem|data~529 (
// Equation(s):
// \mem|data~1134  = (\b~combout [1] & ((\mem|data~1133  & (\mem|data~537_regout )) # (!\mem|data~1133  & ((C1L539Q))))) # (!\b~combout [1] & (((\mem|data~1133 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~537_regout ),
	.datac(\alu|Mux6~3 ),
	.datad(\mem|data~1133 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1134 ),
	.regout(\mem|data~529_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~529 .lut_mask = "dda0";
defparam \mem|data~529 .operation_mode = "normal";
defparam \mem|data~529 .output_mode = "comb_only";
defparam \mem|data~529 .register_cascade_mode = "off";
defparam \mem|data~529 .sum_lutc_input = "qfbk";
defparam \mem|data~529 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N4
maxv_lcell \mem|data~1135 (
// Equation(s):
// \mem|data~1135_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (\mem|data~1132 )) # (!\b~combout [2] & ((\mem|data~1134 )))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1132 ),
	.datad(\mem|data~1134 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1135 .lut_mask = "d9c8";
defparam \mem|data~1135 .operation_mode = "normal";
defparam \mem|data~1135 .output_mode = "comb_only";
defparam \mem|data~1135 .register_cascade_mode = "off";
defparam \mem|data~1135 .sum_lutc_input = "datac";
defparam \mem|data~1135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxv_lcell \mem|data~1138 (
// Equation(s):
// \mem|data~1138_combout  = (\b~combout [3] & ((\mem|data~1135_combout  & (\mem|data~1137 )) # (!\mem|data~1135_combout  & ((\mem|data~1130 ))))) # (!\b~combout [3] & (((\mem|data~1135_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1137 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1130 ),
	.datad(\mem|data~1135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1138_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1138 .lut_mask = "bbc0";
defparam \mem|data~1138 .operation_mode = "normal";
defparam \mem|data~1138 .output_mode = "comb_only";
defparam \mem|data~1138 .register_cascade_mode = "off";
defparam \mem|data~1138 .sum_lutc_input = "datac";
defparam \mem|data~1138 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxv_lcell \mem|data~1139 (
// Equation(s):
// \mem|data~1139_combout  = (\b~combout [4] & (\b~combout [5])) # (!\b~combout [4] & ((\b~combout [5] & (\mem|data~1128_combout )) # (!\b~combout [5] & ((\mem|data~1138_combout )))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1128_combout ),
	.datad(\mem|data~1138_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1139_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1139 .lut_mask = "d9c8";
defparam \mem|data~1139 .operation_mode = "normal";
defparam \mem|data~1139 .output_mode = "comb_only";
defparam \mem|data~1139 .register_cascade_mode = "off";
defparam \mem|data~1139 .sum_lutc_input = "datac";
defparam \mem|data~1139 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxv_lcell \mem|data~1150 (
// Equation(s):
// \mem|data~1150_combout  = (\b~combout [4] & ((\mem|data~1139_combout  & ((\mem|data~1149_combout ))) # (!\mem|data~1139_combout  & (\mem|data~1118_combout )))) # (!\b~combout [4] & (((\mem|data~1139_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1118_combout ),
	.datac(\mem|data~1149_combout ),
	.datad(\mem|data~1139_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1150 .lut_mask = "f588";
defparam \mem|data~1150 .operation_mode = "normal";
defparam \mem|data~1150 .output_mode = "comb_only";
defparam \mem|data~1150 .register_cascade_mode = "off";
defparam \mem|data~1150 .sum_lutc_input = "datac";
defparam \mem|data~1150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxv_lcell \mem|dataOut[1] (
// Equation(s):
// \mem|dataOut [1] = DFFEAS((\b~combout [6] & (((\mem|data~1150_combout )))) # (!\b~combout [6] & (((\mem|data~1192_combout )))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(\mem|data~1192_combout ),
	.datad(\mem|data~1150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[1] .lut_mask = "fa50";
defparam \mem|dataOut[1] .operation_mode = "normal";
defparam \mem|dataOut[1] .output_mode = "reg_only";
defparam \mem|dataOut[1] .register_cascade_mode = "off";
defparam \mem|dataOut[1] .sum_lutc_input = "datac";
defparam \mem|dataOut[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N5
maxv_lcell \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\b~combout [2] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [2]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = "0ff0";
defparam \alu|Add0~48 .operation_mode = "normal";
defparam \alu|Add0~48 .output_mode = "comb_only";
defparam \alu|Add0~48 .register_cascade_mode = "off";
defparam \alu|Add0~48 .sum_lutc_input = "datac";
defparam \alu|Add0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N3
maxv_lcell \alu|Add0~15 (
// Equation(s):
// \alu|Add0~15_combout  = \alu|Add0~48_combout  $ (\a~combout [2] $ ((\alu|Add0~2 )))
// \alu|Add0~17  = CARRY((\alu|Add0~48_combout  & (!\a~combout [2] & !\alu|Add0~2 )) # (!\alu|Add0~48_combout  & ((!\alu|Add0~2 ) # (!\a~combout [2]))))
// \alu|Add0~17COUT1_57  = CARRY((\alu|Add0~48_combout  & (!\a~combout [2] & !\alu|Add0~2COUT1_56 )) # (!\alu|Add0~48_combout  & ((!\alu|Add0~2COUT1_56 ) # (!\a~combout [2]))))

	.clk(gnd),
	.dataa(\alu|Add0~48_combout ),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Add0~2 ),
	.cin1(\alu|Add0~2COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~17 ),
	.cout1(\alu|Add0~17COUT1_57 ));
// synopsys translate_off
defparam \alu|Add0~15 .cin0_used = "true";
defparam \alu|Add0~15 .cin1_used = "true";
defparam \alu|Add0~15 .lut_mask = "9617";
defparam \alu|Add0~15 .operation_mode = "arithmetic";
defparam \alu|Add0~15 .output_mode = "comb_only";
defparam \alu|Add0~15 .register_cascade_mode = "off";
defparam \alu|Add0~15 .sum_lutc_input = "cin";
defparam \alu|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N4
maxv_lcell \alu|res~3 (
// Equation(s):
// \alu|res~3_combout  = (((\a~combout [2] & \b~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [2]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~3 .lut_mask = "f000";
defparam \alu|res~3 .operation_mode = "normal";
defparam \alu|res~3 .output_mode = "comb_only";
defparam \alu|res~3 .register_cascade_mode = "off";
defparam \alu|res~3 .sum_lutc_input = "datac";
defparam \alu|res~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N3
maxv_lcell \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = (\alu|Mux0~1_combout  & (((!\alu|res~3_combout  & \alu|Mux0~0_combout )))) # (!\alu|Mux0~1_combout  & ((\alu|Add0~15_combout ) # ((!\alu|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~1_combout ),
	.datab(\alu|Add0~15_combout ),
	.datac(\alu|res~3_combout ),
	.datad(\alu|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux5~0 .lut_mask = "4e55";
defparam \alu|Mux5~0 .operation_mode = "normal";
defparam \alu|Mux5~0 .output_mode = "comb_only";
defparam \alu|Mux5~0 .register_cascade_mode = "off";
defparam \alu|Mux5~0 .sum_lutc_input = "datac";
defparam \alu|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N5
maxv_lcell \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = (\alu|Mux0~2_combout  & (((\alu|Mux5~0_combout )))) # (!\alu|Mux0~2_combout  & ((\b~combout [2] & ((\a~combout [2]) # (!\alu|Mux5~0_combout ))) # (!\b~combout [2] & (\a~combout [2] & !\alu|Mux5~0_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\alu|Mux0~2_combout ),
	.datac(\a~combout [2]),
	.datad(\alu|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux5~1 .lut_mask = "ec32";
defparam \alu|Mux5~1 .operation_mode = "normal";
defparam \alu|Mux5~1 .output_mode = "comb_only";
defparam \alu|Mux5~1 .register_cascade_mode = "off";
defparam \alu|Mux5~1 .sum_lutc_input = "datac";
defparam \alu|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N7
maxv_lcell \alu|Mult0|auto_generated|cs2a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|cs2a [1] = (\b~combout [2] $ ((\alu|Mult0|auto_generated|cs2a[0]~COUT )))
// \alu|Mult0|auto_generated|cs2a[1]~COUT  = CARRY((!\b~combout [3] & ((!\alu|Mult0|auto_generated|cs2a[0]~COUT ) # (!\b~combout [2]))))
// \alu|Mult0|auto_generated|cs2a[1]~COUTCOUT1_10  = CARRY((!\b~combout [3] & ((!\alu|Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs2a[0]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs2a [1]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs2a[1]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs2a[1] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[1] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[1] .lut_mask = "3c15";
defparam \alu|Mult0|auto_generated|cs2a[1] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs2a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs2a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs2a[1] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs2a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N2
maxv_lcell \alu|Mult0|auto_generated|cs1a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|cs1a [1] = \b~combout [3] $ (((\b~combout [2] & (\alu|Mult0|auto_generated|cs1a[0]~COUT ))))
// \alu|Mult0|auto_generated|cs1a[1]~COUT  = CARRY((!\b~combout [3] & ((!\alu|Mult0|auto_generated|cs1a[0]~COUT ) # (!\b~combout [2]))))
// \alu|Mult0|auto_generated|cs1a[1]~COUTCOUT1_10  = CARRY((!\b~combout [3] & ((!\alu|Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs1a[0]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs1a [1]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs1a[1]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs1a[1] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[1] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[1] .lut_mask = "6a15";
defparam \alu|Mult0|auto_generated|cs1a[1] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs1a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs1a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs1a[1] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs1a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N0
maxv_lcell \alu|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [0] = \alu|Mult0|auto_generated|cs1a [1] $ (((\alu|Mult0|auto_generated|cs2a [1] & (\a~combout [0]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [1]),
	.datab(\alu|Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[0] .lut_mask = "6c6c";
defparam \alu|Mult0|auto_generated|le4a[0] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N8
maxv_lcell \alu|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [2] = (\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] $ ((\a~combout [2])))) # (!\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] & ((!\a~combout [1]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [2]),
	.datac(\alu|Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[2] .lut_mask = "606a";
defparam \alu|Mult0|auto_generated|le3a[2] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[2] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[2] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N2
maxv_lcell \alu|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~5_combout  = \alu|Mult0|auto_generated|le3a [2] $ ((\alu|Mult0|auto_generated|cs1a [1]))
// \alu|Mult0|auto_generated|op_1~7  = CARRY((\alu|Mult0|auto_generated|le3a [2] & (\alu|Mult0|auto_generated|cs1a [1])))
// \alu|Mult0|auto_generated|op_1~7COUT1_31  = CARRY((\alu|Mult0|auto_generated|le3a [2] & (\alu|Mult0|auto_generated|cs1a [1])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le3a [2]),
	.datab(\alu|Mult0|auto_generated|cs1a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_1~7 ),
	.cout1(\alu|Mult0|auto_generated|op_1~7COUT1_31 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~5 .lut_mask = "6688";
defparam \alu|Mult0|auto_generated|op_1~5 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_1~5 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~5 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~5 .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N2
maxv_lcell \alu|Mult0|auto_generated|op_5~15 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~15_combout  = \alu|Mult0|auto_generated|le4a [0] $ (\alu|Mult0|auto_generated|op_1~5_combout  $ ((!\alu|Mult0|auto_generated|op_5~2 )))
// \alu|Mult0|auto_generated|op_5~17  = CARRY((\alu|Mult0|auto_generated|le4a [0] & ((\alu|Mult0|auto_generated|op_1~5_combout ) # (!\alu|Mult0|auto_generated|op_5~2 ))) # (!\alu|Mult0|auto_generated|le4a [0] & (\alu|Mult0|auto_generated|op_1~5_combout  & 
// !\alu|Mult0|auto_generated|op_5~2 )))
// \alu|Mult0|auto_generated|op_5~17COUT1_43  = CARRY((\alu|Mult0|auto_generated|le4a [0] & ((\alu|Mult0|auto_generated|op_1~5_combout ) # (!\alu|Mult0|auto_generated|op_5~2COUT1_42 ))) # (!\alu|Mult0|auto_generated|le4a [0] & 
// (\alu|Mult0|auto_generated|op_1~5_combout  & !\alu|Mult0|auto_generated|op_5~2COUT1_42 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le4a [0]),
	.datab(\alu|Mult0|auto_generated|op_1~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_5~2 ),
	.cin1(\alu|Mult0|auto_generated|op_5~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~17 ),
	.cout1(\alu|Mult0|auto_generated|op_5~17COUT1_43 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~15 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~15 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~15 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_5~15 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~15 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~15 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~15 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N5
maxv_lcell \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = ((\sel~combout [0] & (!\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout )) # (!\sel~combout [0] & ((\alu|Mult0|auto_generated|op_5~15_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datab(vcc),
	.datac(\alu|Mult0|auto_generated|op_5~15_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux5~2 .lut_mask = "55f0";
defparam \alu|Mux5~2 .operation_mode = "normal";
defparam \alu|Mux5~2 .output_mode = "comb_only";
defparam \alu|Mux5~2 .register_cascade_mode = "off";
defparam \alu|Mux5~2 .sum_lutc_input = "datac";
defparam \alu|Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N2
maxv_lcell \mem|data~658 (
// Equation(s):
// \alu|Mux5~3  = (\sel~combout [1] & ((\sel~combout [2] & (\alu|Mux5~1_combout )) # (!\sel~combout [2] & ((\alu|Mux5~2_combout ))))) # (!\sel~combout [1] & (\alu|Mux5~1_combout ))
// \mem|data~658_regout  = DFFEAS(\alu|Mux5~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [1]),
	.datab(\alu|Mux5~1_combout ),
	.datac(\sel~combout [2]),
	.datad(\alu|Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux5~3 ),
	.regout(\mem|data~658_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~658 .lut_mask = "cec4";
defparam \mem|data~658 .operation_mode = "normal";
defparam \mem|data~658 .output_mode = "reg_and_comb";
defparam \mem|data~658 .register_cascade_mode = "off";
defparam \mem|data~658 .sum_lutc_input = "datac";
defparam \mem|data~658 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxv_lcell \mem|data~250 (
// Equation(s):
// \mem|data~250_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~250_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~250 .lut_mask = "0000";
defparam \mem|data~250 .operation_mode = "normal";
defparam \mem|data~250 .output_mode = "reg_only";
defparam \mem|data~250 .register_cascade_mode = "off";
defparam \mem|data~250 .sum_lutc_input = "datac";
defparam \mem|data~250 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxv_lcell \mem|data~154 (
// Equation(s):
// \mem|data~154_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~154_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~154 .lut_mask = "ff00";
defparam \mem|data~154 .operation_mode = "normal";
defparam \mem|data~154 .output_mode = "reg_only";
defparam \mem|data~154 .register_cascade_mode = "off";
defparam \mem|data~154 .sum_lutc_input = "datac";
defparam \mem|data~154 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxv_lcell \mem|data~186 (
// Equation(s):
// \mem|data~1253  = (\b~combout [2] & ((\b~combout [3]) # ((C1L196Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~154_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~154_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1253 ),
	.regout(\mem|data~186_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~186 .lut_mask = "b9a8";
defparam \mem|data~186 .operation_mode = "normal";
defparam \mem|data~186 .output_mode = "comb_only";
defparam \mem|data~186 .register_cascade_mode = "off";
defparam \mem|data~186 .sum_lutc_input = "qfbk";
defparam \mem|data~186 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxv_lcell \mem|data~218 (
// Equation(s):
// \mem|data~1254  = (\b~combout [3] & ((\mem|data~1253  & (\mem|data~250_regout )) # (!\mem|data~1253  & ((C1L228Q))))) # (!\b~combout [3] & (((\mem|data~1253 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~250_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1253 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1254 ),
	.regout(\mem|data~218_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~218 .lut_mask = "dda0";
defparam \mem|data~218 .operation_mode = "normal";
defparam \mem|data~218 .output_mode = "comb_only";
defparam \mem|data~218 .register_cascade_mode = "off";
defparam \mem|data~218 .sum_lutc_input = "qfbk";
defparam \mem|data~218 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N6
maxv_lcell \mem|data~242 (
// Equation(s):
// \mem|data~242_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~242_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~242 .lut_mask = "0000";
defparam \mem|data~242 .operation_mode = "normal";
defparam \mem|data~242 .output_mode = "reg_only";
defparam \mem|data~242 .register_cascade_mode = "off";
defparam \mem|data~242 .sum_lutc_input = "datac";
defparam \mem|data~242 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N5
maxv_lcell \mem|data~146 (
// Equation(s):
// \mem|data~146_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~146_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~146 .lut_mask = "0000";
defparam \mem|data~146 .operation_mode = "normal";
defparam \mem|data~146 .output_mode = "reg_only";
defparam \mem|data~146 .register_cascade_mode = "off";
defparam \mem|data~146 .sum_lutc_input = "datac";
defparam \mem|data~146 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N4
maxv_lcell \mem|data~210 (
// Equation(s):
// \mem|data~1246  = (\b~combout [3] & ((\b~combout [2]) # ((C1L220Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~146_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~146_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1246 ),
	.regout(\mem|data~210_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~210 .lut_mask = "b9a8";
defparam \mem|data~210 .operation_mode = "normal";
defparam \mem|data~210 .output_mode = "comb_only";
defparam \mem|data~210 .register_cascade_mode = "off";
defparam \mem|data~210 .sum_lutc_input = "qfbk";
defparam \mem|data~210 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N5
maxv_lcell \mem|data~178 (
// Equation(s):
// \mem|data~1247  = (\b~combout [2] & ((\mem|data~1246  & (\mem|data~242_regout )) # (!\mem|data~1246  & ((C1L188Q))))) # (!\b~combout [2] & (((\mem|data~1246 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~242_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1246 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1247 ),
	.regout(\mem|data~178_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~178 .lut_mask = "dda0";
defparam \mem|data~178 .operation_mode = "normal";
defparam \mem|data~178 .output_mode = "comb_only";
defparam \mem|data~178 .register_cascade_mode = "off";
defparam \mem|data~178 .sum_lutc_input = "qfbk";
defparam \mem|data~178 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \mem|data~226 (
// Equation(s):
// \mem|data~226_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~226_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~226 .lut_mask = "0000";
defparam \mem|data~226 .operation_mode = "normal";
defparam \mem|data~226 .output_mode = "reg_only";
defparam \mem|data~226 .register_cascade_mode = "off";
defparam \mem|data~226 .sum_lutc_input = "datac";
defparam \mem|data~226 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \mem|data~130 (
// Equation(s):
// \mem|data~130_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~130_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~130 .lut_mask = "0000";
defparam \mem|data~130 .operation_mode = "normal";
defparam \mem|data~130 .output_mode = "reg_only";
defparam \mem|data~130 .register_cascade_mode = "off";
defparam \mem|data~130 .sum_lutc_input = "datac";
defparam \mem|data~130 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \mem|data~194 (
// Equation(s):
// \mem|data~1250  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L204Q)) # (!\b~combout [3] & ((\mem|data~130_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~130_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1250 ),
	.regout(\mem|data~194_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~194 .lut_mask = "d9c8";
defparam \mem|data~194 .operation_mode = "normal";
defparam \mem|data~194 .output_mode = "comb_only";
defparam \mem|data~194 .register_cascade_mode = "off";
defparam \mem|data~194 .sum_lutc_input = "qfbk";
defparam \mem|data~194 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \mem|data~162 (
// Equation(s):
// \mem|data~1251  = (\b~combout [2] & ((\mem|data~1250  & (\mem|data~226_regout )) # (!\mem|data~1250  & ((C1L172Q))))) # (!\b~combout [2] & (((\mem|data~1250 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~226_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1250 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1251 ),
	.regout(\mem|data~162_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~162 .lut_mask = "dda0";
defparam \mem|data~162 .operation_mode = "normal";
defparam \mem|data~162 .output_mode = "comb_only";
defparam \mem|data~162 .register_cascade_mode = "off";
defparam \mem|data~162 .sum_lutc_input = "qfbk";
defparam \mem|data~162 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \mem|data~234 (
// Equation(s):
// \mem|data~234_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~234_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~234 .lut_mask = "0000";
defparam \mem|data~234 .operation_mode = "normal";
defparam \mem|data~234 .output_mode = "reg_only";
defparam \mem|data~234 .register_cascade_mode = "off";
defparam \mem|data~234 .sum_lutc_input = "datac";
defparam \mem|data~234 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \mem|data~138 (
// Equation(s):
// \mem|data~138_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~138_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~138 .lut_mask = "0000";
defparam \mem|data~138 .operation_mode = "normal";
defparam \mem|data~138 .output_mode = "reg_only";
defparam \mem|data~138 .register_cascade_mode = "off";
defparam \mem|data~138 .sum_lutc_input = "datac";
defparam \mem|data~138 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \mem|data~170 (
// Equation(s):
// \mem|data~1248  = (\b~combout [2] & ((\b~combout [3]) # ((C1L180Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~138_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~138_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1248 ),
	.regout(\mem|data~170_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~170 .lut_mask = "b9a8";
defparam \mem|data~170 .operation_mode = "normal";
defparam \mem|data~170 .output_mode = "comb_only";
defparam \mem|data~170 .register_cascade_mode = "off";
defparam \mem|data~170 .sum_lutc_input = "qfbk";
defparam \mem|data~170 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \mem|data~202 (
// Equation(s):
// \mem|data~1249  = (\b~combout [3] & ((\mem|data~1248  & (\mem|data~234_regout )) # (!\mem|data~1248  & ((C1L212Q))))) # (!\b~combout [3] & (((\mem|data~1248 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~234_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1248 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1249 ),
	.regout(\mem|data~202_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~202 .lut_mask = "bbc0";
defparam \mem|data~202 .operation_mode = "normal";
defparam \mem|data~202 .output_mode = "comb_only";
defparam \mem|data~202 .register_cascade_mode = "off";
defparam \mem|data~202 .sum_lutc_input = "qfbk";
defparam \mem|data~202 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxv_lcell \mem|data~1252 (
// Equation(s):
// \mem|data~1252_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1249 )))) # (!\b~combout [0] & (!\b~combout [1] & (\mem|data~1251 )))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1251 ),
	.datad(\mem|data~1249 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1252_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1252 .lut_mask = "ba98";
defparam \mem|data~1252 .operation_mode = "normal";
defparam \mem|data~1252 .output_mode = "comb_only";
defparam \mem|data~1252 .register_cascade_mode = "off";
defparam \mem|data~1252 .sum_lutc_input = "datac";
defparam \mem|data~1252 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxv_lcell \mem|data~1255 (
// Equation(s):
// \mem|data~1255_combout  = (\b~combout [1] & ((\mem|data~1252_combout  & (\mem|data~1254 )) # (!\mem|data~1252_combout  & ((\mem|data~1247 ))))) # (!\b~combout [1] & (((\mem|data~1252_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1254 ),
	.datac(\mem|data~1247 ),
	.datad(\mem|data~1252_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1255_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1255 .lut_mask = "dda0";
defparam \mem|data~1255 .operation_mode = "normal";
defparam \mem|data~1255 .output_mode = "comb_only";
defparam \mem|data~1255 .register_cascade_mode = "off";
defparam \mem|data~1255 .sum_lutc_input = "datac";
defparam \mem|data~1255 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \mem|data~122 (
// Equation(s):
// \mem|data~122_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~122_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~122 .lut_mask = "0000";
defparam \mem|data~122 .operation_mode = "normal";
defparam \mem|data~122 .output_mode = "reg_only";
defparam \mem|data~122 .register_cascade_mode = "off";
defparam \mem|data~122 .sum_lutc_input = "datac";
defparam \mem|data~122 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxv_lcell \mem|data~98 (
// Equation(s):
// \mem|data~98_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~98_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~98 .lut_mask = "ff00";
defparam \mem|data~98 .operation_mode = "normal";
defparam \mem|data~98 .output_mode = "reg_only";
defparam \mem|data~98 .register_cascade_mode = "off";
defparam \mem|data~98 .sum_lutc_input = "datac";
defparam \mem|data~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \mem|data~114 (
// Equation(s):
// \mem|data~1263  = (\b~combout [1] & ((\b~combout [0]) # ((C1L124Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~98_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~98_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1263 ),
	.regout(\mem|data~114_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~114 .lut_mask = "b9a8";
defparam \mem|data~114 .operation_mode = "normal";
defparam \mem|data~114 .output_mode = "comb_only";
defparam \mem|data~114 .register_cascade_mode = "off";
defparam \mem|data~114 .sum_lutc_input = "qfbk";
defparam \mem|data~114 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \mem|data~106 (
// Equation(s):
// \mem|data~1264  = (\b~combout [0] & ((\mem|data~1263  & (\mem|data~122_regout )) # (!\mem|data~1263  & ((C1L116Q))))) # (!\b~combout [0] & (((\mem|data~1263 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~122_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1263 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1264 ),
	.regout(\mem|data~106_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~106 .lut_mask = "dda0";
defparam \mem|data~106 .operation_mode = "normal";
defparam \mem|data~106 .output_mode = "comb_only";
defparam \mem|data~106 .register_cascade_mode = "off";
defparam \mem|data~106 .sum_lutc_input = "qfbk";
defparam \mem|data~106 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \mem|data~90 (
// Equation(s):
// \mem|data~90_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~90_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~90 .lut_mask = "ff00";
defparam \mem|data~90 .operation_mode = "normal";
defparam \mem|data~90 .output_mode = "reg_only";
defparam \mem|data~90 .register_cascade_mode = "off";
defparam \mem|data~90 .sum_lutc_input = "datac";
defparam \mem|data~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxv_lcell \mem|data~66 (
// Equation(s):
// \mem|data~66_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~66_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~66 .lut_mask = "0000";
defparam \mem|data~66 .operation_mode = "normal";
defparam \mem|data~66 .output_mode = "reg_only";
defparam \mem|data~66 .register_cascade_mode = "off";
defparam \mem|data~66 .sum_lutc_input = "datac";
defparam \mem|data~66 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxv_lcell \mem|data~74 (
// Equation(s):
// \mem|data~1256  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L84Q)) # (!\b~combout [0] & ((\mem|data~66_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~66_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1256 ),
	.regout(\mem|data~74_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~74 .lut_mask = "d9c8";
defparam \mem|data~74 .operation_mode = "normal";
defparam \mem|data~74 .output_mode = "comb_only";
defparam \mem|data~74 .register_cascade_mode = "off";
defparam \mem|data~74 .sum_lutc_input = "qfbk";
defparam \mem|data~74 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxv_lcell \mem|data~82 (
// Equation(s):
// \mem|data~1257  = (\b~combout [1] & ((\mem|data~1256  & (\mem|data~90_regout )) # (!\mem|data~1256  & ((C1L92Q))))) # (!\b~combout [1] & (((\mem|data~1256 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~90_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1256 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1257 ),
	.regout(\mem|data~82_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~82 .lut_mask = "dda0";
defparam \mem|data~82 .operation_mode = "normal";
defparam \mem|data~82 .output_mode = "comb_only";
defparam \mem|data~82 .register_cascade_mode = "off";
defparam \mem|data~82 .sum_lutc_input = "qfbk";
defparam \mem|data~82 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxv_lcell \mem|data~58 (
// Equation(s):
// \mem|data~58_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~58_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~58 .lut_mask = "0000";
defparam \mem|data~58 .operation_mode = "normal";
defparam \mem|data~58 .output_mode = "reg_only";
defparam \mem|data~58 .register_cascade_mode = "off";
defparam \mem|data~58 .sum_lutc_input = "datac";
defparam \mem|data~58 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxv_lcell \mem|data~34 (
// Equation(s):
// \mem|data~34_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~34_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~34 .lut_mask = "ff00";
defparam \mem|data~34 .operation_mode = "normal";
defparam \mem|data~34 .output_mode = "reg_only";
defparam \mem|data~34 .register_cascade_mode = "off";
defparam \mem|data~34 .sum_lutc_input = "datac";
defparam \mem|data~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxv_lcell \mem|data~50 (
// Equation(s):
// \mem|data~1258  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L60Q)) # (!\b~combout [1] & ((\mem|data~34_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~34_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1258 ),
	.regout(\mem|data~50_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~50 .lut_mask = "d9c8";
defparam \mem|data~50 .operation_mode = "normal";
defparam \mem|data~50 .output_mode = "comb_only";
defparam \mem|data~50 .register_cascade_mode = "off";
defparam \mem|data~50 .sum_lutc_input = "qfbk";
defparam \mem|data~50 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxv_lcell \mem|data~42 (
// Equation(s):
// \mem|data~1259  = (\b~combout [0] & ((\mem|data~1258  & (\mem|data~58_regout )) # (!\mem|data~1258  & ((C1L52Q))))) # (!\b~combout [0] & (((\mem|data~1258 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~58_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1258 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1259 ),
	.regout(\mem|data~42_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~42 .lut_mask = "dda0";
defparam \mem|data~42 .operation_mode = "normal";
defparam \mem|data~42 .output_mode = "comb_only";
defparam \mem|data~42 .register_cascade_mode = "off";
defparam \mem|data~42 .sum_lutc_input = "qfbk";
defparam \mem|data~42 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N5
maxv_lcell \mem|data~26 (
// Equation(s):
// \mem|data~26_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~26_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~26 .lut_mask = "ff00";
defparam \mem|data~26 .operation_mode = "normal";
defparam \mem|data~26 .output_mode = "reg_only";
defparam \mem|data~26 .register_cascade_mode = "off";
defparam \mem|data~26 .sum_lutc_input = "datac";
defparam \mem|data~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N2
maxv_lcell \mem|data~2 (
// Equation(s):
// \mem|data~2_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~2_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~2 .lut_mask = "0000";
defparam \mem|data~2 .operation_mode = "normal";
defparam \mem|data~2 .output_mode = "reg_only";
defparam \mem|data~2 .register_cascade_mode = "off";
defparam \mem|data~2 .sum_lutc_input = "datac";
defparam \mem|data~2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N8
maxv_lcell \mem|data~10 (
// Equation(s):
// \mem|data~1260  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L20Q)) # (!\b~combout [0] & ((\mem|data~2_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~2_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1260 ),
	.regout(\mem|data~10_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~10 .lut_mask = "d9c8";
defparam \mem|data~10 .operation_mode = "normal";
defparam \mem|data~10 .output_mode = "comb_only";
defparam \mem|data~10 .register_cascade_mode = "off";
defparam \mem|data~10 .sum_lutc_input = "qfbk";
defparam \mem|data~10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N9
maxv_lcell \mem|data~18 (
// Equation(s):
// \mem|data~1261  = (\b~combout [1] & ((\mem|data~1260  & (\mem|data~26_regout )) # (!\mem|data~1260  & ((C1L28Q))))) # (!\b~combout [1] & (((\mem|data~1260 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~26_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1260 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1261 ),
	.regout(\mem|data~18_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~18 .lut_mask = "dda0";
defparam \mem|data~18 .operation_mode = "normal";
defparam \mem|data~18 .output_mode = "comb_only";
defparam \mem|data~18 .register_cascade_mode = "off";
defparam \mem|data~18 .sum_lutc_input = "qfbk";
defparam \mem|data~18 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxv_lcell \mem|data~1262 (
// Equation(s):
// \mem|data~1262_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1259 )))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~1261 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1259 ),
	.datad(\mem|data~1261 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1262_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1262 .lut_mask = "b9a8";
defparam \mem|data~1262 .operation_mode = "normal";
defparam \mem|data~1262 .output_mode = "comb_only";
defparam \mem|data~1262 .register_cascade_mode = "off";
defparam \mem|data~1262 .sum_lutc_input = "datac";
defparam \mem|data~1262 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxv_lcell \mem|data~1265 (
// Equation(s):
// \mem|data~1265_combout  = (\b~combout [3] & ((\mem|data~1262_combout  & (\mem|data~1264 )) # (!\mem|data~1262_combout  & ((\mem|data~1257 ))))) # (!\b~combout [3] & (((\mem|data~1262_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1264 ),
	.datac(\mem|data~1257 ),
	.datad(\mem|data~1262_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1265_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1265 .lut_mask = "dda0";
defparam \mem|data~1265 .operation_mode = "normal";
defparam \mem|data~1265 .output_mode = "comb_only";
defparam \mem|data~1265 .register_cascade_mode = "off";
defparam \mem|data~1265 .sum_lutc_input = "datac";
defparam \mem|data~1265 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxv_lcell \mem|data~1266 (
// Equation(s):
// \mem|data~1266_combout  = (\b~combout [5] & (\b~combout [4])) # (!\b~combout [5] & ((\b~combout [4] & (\mem|data~1255_combout )) # (!\b~combout [4] & ((\mem|data~1265_combout )))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1255_combout ),
	.datad(\mem|data~1265_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1266_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1266 .lut_mask = "d9c8";
defparam \mem|data~1266 .operation_mode = "normal";
defparam \mem|data~1266 .output_mode = "comb_only";
defparam \mem|data~1266 .register_cascade_mode = "off";
defparam \mem|data~1266 .sum_lutc_input = "datac";
defparam \mem|data~1266 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N2
maxv_lcell \mem|data~314 (
// Equation(s):
// \mem|data~314_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~314_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~314 .lut_mask = "0000";
defparam \mem|data~314 .operation_mode = "normal";
defparam \mem|data~314 .output_mode = "reg_only";
defparam \mem|data~314 .register_cascade_mode = "off";
defparam \mem|data~314 .sum_lutc_input = "datac";
defparam \mem|data~314 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N4
maxv_lcell \mem|data~290 (
// Equation(s):
// \mem|data~290_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~290_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~290 .lut_mask = "0000";
defparam \mem|data~290 .operation_mode = "normal";
defparam \mem|data~290 .output_mode = "reg_only";
defparam \mem|data~290 .register_cascade_mode = "off";
defparam \mem|data~290 .sum_lutc_input = "datac";
defparam \mem|data~290 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N3
maxv_lcell \mem|data~298 (
// Equation(s):
// \mem|data~1236  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L308Q)) # (!\b~combout [0] & ((\mem|data~290_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~290_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1236 ),
	.regout(\mem|data~298_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~298 .lut_mask = "d9c8";
defparam \mem|data~298 .operation_mode = "normal";
defparam \mem|data~298 .output_mode = "comb_only";
defparam \mem|data~298 .register_cascade_mode = "off";
defparam \mem|data~298 .sum_lutc_input = "qfbk";
defparam \mem|data~298 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N4
maxv_lcell \mem|data~306 (
// Equation(s):
// \mem|data~1237  = (\b~combout [1] & ((\mem|data~1236  & (\mem|data~314_regout )) # (!\mem|data~1236  & ((C1L316Q))))) # (!\b~combout [1] & (((\mem|data~1236 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~314_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1236 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1237 ),
	.regout(\mem|data~306_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~306 .lut_mask = "dda0";
defparam \mem|data~306 .operation_mode = "normal";
defparam \mem|data~306 .output_mode = "comb_only";
defparam \mem|data~306 .register_cascade_mode = "off";
defparam \mem|data~306 .sum_lutc_input = "qfbk";
defparam \mem|data~306 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N3
maxv_lcell \mem|data~378 (
// Equation(s):
// \mem|data~378_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~378_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~378 .lut_mask = "0000";
defparam \mem|data~378 .operation_mode = "normal";
defparam \mem|data~378 .output_mode = "reg_only";
defparam \mem|data~378 .register_cascade_mode = "off";
defparam \mem|data~378 .sum_lutc_input = "datac";
defparam \mem|data~378 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N5
maxv_lcell \mem|data~354 (
// Equation(s):
// \mem|data~354_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~354_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~354 .lut_mask = "0000";
defparam \mem|data~354 .operation_mode = "normal";
defparam \mem|data~354 .output_mode = "reg_only";
defparam \mem|data~354 .register_cascade_mode = "off";
defparam \mem|data~354 .sum_lutc_input = "datac";
defparam \mem|data~354 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N4
maxv_lcell \mem|data~362 (
// Equation(s):
// \mem|data~1243  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L372Q)) # (!\b~combout [0] & ((\mem|data~354_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~354_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1243 ),
	.regout(\mem|data~362_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~362 .lut_mask = "d9c8";
defparam \mem|data~362 .operation_mode = "normal";
defparam \mem|data~362 .output_mode = "comb_only";
defparam \mem|data~362 .register_cascade_mode = "off";
defparam \mem|data~362 .sum_lutc_input = "qfbk";
defparam \mem|data~362 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N5
maxv_lcell \mem|data~370 (
// Equation(s):
// \mem|data~1244  = (\b~combout [1] & ((\mem|data~1243  & (\mem|data~378_regout )) # (!\mem|data~1243  & ((C1L380Q))))) # (!\b~combout [1] & (((\mem|data~1243 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~378_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1243 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1244 ),
	.regout(\mem|data~370_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~370 .lut_mask = "dda0";
defparam \mem|data~370 .operation_mode = "normal";
defparam \mem|data~370 .output_mode = "comb_only";
defparam \mem|data~370 .register_cascade_mode = "off";
defparam \mem|data~370 .sum_lutc_input = "qfbk";
defparam \mem|data~370 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N6
maxv_lcell \mem|data~282 (
// Equation(s):
// \mem|data~282_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~282_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~282 .lut_mask = "0000";
defparam \mem|data~282 .operation_mode = "normal";
defparam \mem|data~282 .output_mode = "reg_only";
defparam \mem|data~282 .register_cascade_mode = "off";
defparam \mem|data~282 .sum_lutc_input = "datac";
defparam \mem|data~282 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N5
maxv_lcell \mem|data~258 (
// Equation(s):
// \mem|data~258_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~258_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~258 .lut_mask = "0000";
defparam \mem|data~258 .operation_mode = "normal";
defparam \mem|data~258 .output_mode = "reg_only";
defparam \mem|data~258 .register_cascade_mode = "off";
defparam \mem|data~258 .sum_lutc_input = "datac";
defparam \mem|data~258 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N3
maxv_lcell \mem|data~274 (
// Equation(s):
// \mem|data~1240  = (\b~combout [1] & ((\b~combout [0]) # ((C1L284Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~258_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~258_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1240 ),
	.regout(\mem|data~274_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~274 .lut_mask = "b9a8";
defparam \mem|data~274 .operation_mode = "normal";
defparam \mem|data~274 .output_mode = "comb_only";
defparam \mem|data~274 .register_cascade_mode = "off";
defparam \mem|data~274 .sum_lutc_input = "qfbk";
defparam \mem|data~274 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N2
maxv_lcell \mem|data~266 (
// Equation(s):
// \mem|data~1241  = (\b~combout [0] & ((\mem|data~1240  & (\mem|data~282_regout )) # (!\mem|data~1240  & ((C1L276Q))))) # (!\b~combout [0] & (((\mem|data~1240 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~282_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1240 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1241 ),
	.regout(\mem|data~266_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~266 .lut_mask = "bbc0";
defparam \mem|data~266 .operation_mode = "normal";
defparam \mem|data~266 .output_mode = "comb_only";
defparam \mem|data~266 .register_cascade_mode = "off";
defparam \mem|data~266 .sum_lutc_input = "qfbk";
defparam \mem|data~266 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N9
maxv_lcell \mem|data~346 (
// Equation(s):
// \mem|data~346_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~346_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~346 .lut_mask = "0000";
defparam \mem|data~346 .operation_mode = "normal";
defparam \mem|data~346 .output_mode = "reg_only";
defparam \mem|data~346 .register_cascade_mode = "off";
defparam \mem|data~346 .sum_lutc_input = "datac";
defparam \mem|data~346 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N5
maxv_lcell \mem|data~322 (
// Equation(s):
// \mem|data~322_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~322_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~322 .lut_mask = "0000";
defparam \mem|data~322 .operation_mode = "normal";
defparam \mem|data~322 .output_mode = "reg_only";
defparam \mem|data~322 .register_cascade_mode = "off";
defparam \mem|data~322 .sum_lutc_input = "datac";
defparam \mem|data~322 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxv_lcell \mem|data~338 (
// Equation(s):
// \mem|data~1238  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L348Q)) # (!\b~combout [1] & ((\mem|data~322_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~322_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1238 ),
	.regout(\mem|data~338_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~338 .lut_mask = "d9c8";
defparam \mem|data~338 .operation_mode = "normal";
defparam \mem|data~338 .output_mode = "comb_only";
defparam \mem|data~338 .register_cascade_mode = "off";
defparam \mem|data~338 .sum_lutc_input = "qfbk";
defparam \mem|data~338 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxv_lcell \mem|data~330 (
// Equation(s):
// \mem|data~1239  = (\b~combout [0] & ((\mem|data~1238  & (\mem|data~346_regout )) # (!\mem|data~1238  & ((C1L340Q))))) # (!\b~combout [0] & (((\mem|data~1238 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~346_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1238 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1239 ),
	.regout(\mem|data~330_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~330 .lut_mask = "dda0";
defparam \mem|data~330 .operation_mode = "normal";
defparam \mem|data~330 .output_mode = "comb_only";
defparam \mem|data~330 .register_cascade_mode = "off";
defparam \mem|data~330 .sum_lutc_input = "qfbk";
defparam \mem|data~330 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxv_lcell \mem|data~1242 (
// Equation(s):
// \mem|data~1242_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1239 )))) # (!\b~combout [3] & (!\b~combout [2] & (\mem|data~1241 )))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1241 ),
	.datad(\mem|data~1239 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1242_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1242 .lut_mask = "ba98";
defparam \mem|data~1242 .operation_mode = "normal";
defparam \mem|data~1242 .output_mode = "comb_only";
defparam \mem|data~1242 .register_cascade_mode = "off";
defparam \mem|data~1242 .sum_lutc_input = "datac";
defparam \mem|data~1242 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxv_lcell \mem|data~1245 (
// Equation(s):
// \mem|data~1245_combout  = (\b~combout [2] & ((\mem|data~1242_combout  & ((\mem|data~1244 ))) # (!\mem|data~1242_combout  & (\mem|data~1237 )))) # (!\b~combout [2] & (((\mem|data~1242_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1237 ),
	.datac(\mem|data~1244 ),
	.datad(\mem|data~1242_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1245_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1245 .lut_mask = "f588";
defparam \mem|data~1245 .operation_mode = "normal";
defparam \mem|data~1245 .output_mode = "comb_only";
defparam \mem|data~1245 .register_cascade_mode = "off";
defparam \mem|data~1245 .sum_lutc_input = "datac";
defparam \mem|data~1245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxv_lcell \mem|data~410 (
// Equation(s):
// \mem|data~410_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~410_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~410 .lut_mask = "0000";
defparam \mem|data~410 .operation_mode = "normal";
defparam \mem|data~410 .output_mode = "reg_only";
defparam \mem|data~410 .register_cascade_mode = "off";
defparam \mem|data~410 .sum_lutc_input = "datac";
defparam \mem|data~410 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxv_lcell \mem|data~474 (
// Equation(s):
// \mem|data~1274  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L484Q)) # (!\b~combout [3] & ((\mem|data~410_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~410_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1274 ),
	.regout(\mem|data~474_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~474 .lut_mask = "d9c8";
defparam \mem|data~474 .operation_mode = "normal";
defparam \mem|data~474 .output_mode = "comb_only";
defparam \mem|data~474 .register_cascade_mode = "off";
defparam \mem|data~474 .sum_lutc_input = "qfbk";
defparam \mem|data~474 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxv_lcell \mem|data~506 (
// Equation(s):
// \mem|data~506_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~506_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~506 .lut_mask = "0000";
defparam \mem|data~506 .operation_mode = "normal";
defparam \mem|data~506 .output_mode = "reg_only";
defparam \mem|data~506 .register_cascade_mode = "off";
defparam \mem|data~506 .sum_lutc_input = "datac";
defparam \mem|data~506 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxv_lcell \mem|data~442 (
// Equation(s):
// \mem|data~1275  = (\b~combout [2] & ((\mem|data~1274  & ((\mem|data~506_regout ))) # (!\mem|data~1274  & (C1L452Q)))) # (!\b~combout [2] & (\mem|data~1274 ))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1274 ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~506_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1275 ),
	.regout(\mem|data~442_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~442 .lut_mask = "ec64";
defparam \mem|data~442 .operation_mode = "normal";
defparam \mem|data~442 .output_mode = "comb_only";
defparam \mem|data~442 .register_cascade_mode = "off";
defparam \mem|data~442 .sum_lutc_input = "qfbk";
defparam \mem|data~442 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N5
maxv_lcell \mem|data~490 (
// Equation(s):
// \mem|data~490_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~490_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~490 .lut_mask = "0000";
defparam \mem|data~490 .operation_mode = "normal";
defparam \mem|data~490 .output_mode = "reg_only";
defparam \mem|data~490 .register_cascade_mode = "off";
defparam \mem|data~490 .sum_lutc_input = "datac";
defparam \mem|data~490 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N3
maxv_lcell \mem|data~394 (
// Equation(s):
// \mem|data~394_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~394_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~394 .lut_mask = "0000";
defparam \mem|data~394 .operation_mode = "normal";
defparam \mem|data~394 .output_mode = "reg_only";
defparam \mem|data~394 .register_cascade_mode = "off";
defparam \mem|data~394 .sum_lutc_input = "datac";
defparam \mem|data~394 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N6
maxv_lcell \mem|data~458 (
// Equation(s):
// \mem|data~1267  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L468Q)) # (!\b~combout [3] & ((\mem|data~394_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~394_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1267 ),
	.regout(\mem|data~458_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~458 .lut_mask = "d9c8";
defparam \mem|data~458 .operation_mode = "normal";
defparam \mem|data~458 .output_mode = "comb_only";
defparam \mem|data~458 .register_cascade_mode = "off";
defparam \mem|data~458 .sum_lutc_input = "qfbk";
defparam \mem|data~458 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxv_lcell \mem|data~426 (
// Equation(s):
// \mem|data~1268  = (\b~combout [2] & ((\mem|data~1267  & (\mem|data~490_regout )) # (!\mem|data~1267  & ((C1L436Q))))) # (!\b~combout [2] & (((\mem|data~1267 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~490_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1267 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1268 ),
	.regout(\mem|data~426_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~426 .lut_mask = "dda0";
defparam \mem|data~426 .operation_mode = "normal";
defparam \mem|data~426 .output_mode = "comb_only";
defparam \mem|data~426 .register_cascade_mode = "off";
defparam \mem|data~426 .sum_lutc_input = "qfbk";
defparam \mem|data~426 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxv_lcell \mem|data~498 (
// Equation(s):
// \mem|data~498_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~498_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~498 .lut_mask = "0000";
defparam \mem|data~498 .operation_mode = "normal";
defparam \mem|data~498 .output_mode = "reg_only";
defparam \mem|data~498 .register_cascade_mode = "off";
defparam \mem|data~498 .sum_lutc_input = "datac";
defparam \mem|data~498 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxv_lcell \mem|data~402 (
// Equation(s):
// \mem|data~402_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~402_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~402 .lut_mask = "0000";
defparam \mem|data~402 .operation_mode = "normal";
defparam \mem|data~402 .output_mode = "reg_only";
defparam \mem|data~402 .register_cascade_mode = "off";
defparam \mem|data~402 .sum_lutc_input = "datac";
defparam \mem|data~402 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxv_lcell \mem|data~434 (
// Equation(s):
// \mem|data~1269  = (\b~combout [2] & ((\b~combout [3]) # ((C1L444Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~402_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~402_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1269 ),
	.regout(\mem|data~434_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~434 .lut_mask = "b9a8";
defparam \mem|data~434 .operation_mode = "normal";
defparam \mem|data~434 .output_mode = "comb_only";
defparam \mem|data~434 .register_cascade_mode = "off";
defparam \mem|data~434 .sum_lutc_input = "qfbk";
defparam \mem|data~434 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxv_lcell \mem|data~466 (
// Equation(s):
// \mem|data~1270  = (\b~combout [3] & ((\mem|data~1269  & (\mem|data~498_regout )) # (!\mem|data~1269  & ((C1L476Q))))) # (!\b~combout [3] & (((\mem|data~1269 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~498_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1269 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1270 ),
	.regout(\mem|data~466_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~466 .lut_mask = "dda0";
defparam \mem|data~466 .operation_mode = "normal";
defparam \mem|data~466 .output_mode = "comb_only";
defparam \mem|data~466 .register_cascade_mode = "off";
defparam \mem|data~466 .sum_lutc_input = "qfbk";
defparam \mem|data~466 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y12_N5
maxv_lcell \mem|data~482 (
// Equation(s):
// \mem|data~482_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~482_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~482 .lut_mask = "ff00";
defparam \mem|data~482 .operation_mode = "normal";
defparam \mem|data~482 .output_mode = "reg_only";
defparam \mem|data~482 .register_cascade_mode = "off";
defparam \mem|data~482 .sum_lutc_input = "datac";
defparam \mem|data~482 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \mem|data~386 (
// Equation(s):
// \mem|data~386_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~386_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~386 .lut_mask = "0000";
defparam \mem|data~386 .operation_mode = "normal";
defparam \mem|data~386 .output_mode = "reg_only";
defparam \mem|data~386 .register_cascade_mode = "off";
defparam \mem|data~386 .sum_lutc_input = "datac";
defparam \mem|data~386 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxv_lcell \mem|data~418 (
// Equation(s):
// \mem|data~1271  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L428Q)) # (!\b~combout [2] & ((\mem|data~386_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~386_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1271 ),
	.regout(\mem|data~418_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~418 .lut_mask = "d9c8";
defparam \mem|data~418 .operation_mode = "normal";
defparam \mem|data~418 .output_mode = "comb_only";
defparam \mem|data~418 .register_cascade_mode = "off";
defparam \mem|data~418 .sum_lutc_input = "qfbk";
defparam \mem|data~418 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxv_lcell \mem|data~450 (
// Equation(s):
// \mem|data~1272  = (\b~combout [3] & ((\mem|data~1271  & (\mem|data~482_regout )) # (!\mem|data~1271  & ((C1L460Q))))) # (!\b~combout [3] & (((\mem|data~1271 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~482_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1271 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1272 ),
	.regout(\mem|data~450_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~450 .lut_mask = "dda0";
defparam \mem|data~450 .operation_mode = "normal";
defparam \mem|data~450 .output_mode = "comb_only";
defparam \mem|data~450 .register_cascade_mode = "off";
defparam \mem|data~450 .sum_lutc_input = "qfbk";
defparam \mem|data~450 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxv_lcell \mem|data~1273 (
// Equation(s):
// \mem|data~1273_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1270 )))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~1272 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1270 ),
	.datad(\mem|data~1272 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1273_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1273 .lut_mask = "b9a8";
defparam \mem|data~1273 .operation_mode = "normal";
defparam \mem|data~1273 .output_mode = "comb_only";
defparam \mem|data~1273 .register_cascade_mode = "off";
defparam \mem|data~1273 .sum_lutc_input = "datac";
defparam \mem|data~1273 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxv_lcell \mem|data~1276 (
// Equation(s):
// \mem|data~1276_combout  = (\b~combout [0] & ((\mem|data~1273_combout  & (\mem|data~1275 )) # (!\mem|data~1273_combout  & ((\mem|data~1268 ))))) # (!\b~combout [0] & (((\mem|data~1273_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1275 ),
	.datac(\mem|data~1268 ),
	.datad(\mem|data~1273_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1276_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1276 .lut_mask = "dda0";
defparam \mem|data~1276 .operation_mode = "normal";
defparam \mem|data~1276 .output_mode = "comb_only";
defparam \mem|data~1276 .register_cascade_mode = "off";
defparam \mem|data~1276 .sum_lutc_input = "datac";
defparam \mem|data~1276 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxv_lcell \mem|data~1277 (
// Equation(s):
// \mem|data~1277_combout  = (\b~combout [5] & ((\mem|data~1266_combout  & ((\mem|data~1276_combout ))) # (!\mem|data~1266_combout  & (\mem|data~1245_combout )))) # (!\b~combout [5] & (\mem|data~1266_combout ))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1266_combout ),
	.datac(\mem|data~1245_combout ),
	.datad(\mem|data~1276_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1277_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1277 .lut_mask = "ec64";
defparam \mem|data~1277 .operation_mode = "normal";
defparam \mem|data~1277 .output_mode = "comb_only";
defparam \mem|data~1277 .register_cascade_mode = "off";
defparam \mem|data~1277 .sum_lutc_input = "datac";
defparam \mem|data~1277 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxv_lcell \mem|data~1018 (
// Equation(s):
// \mem|data~1018_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1018_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1018 .lut_mask = "0000";
defparam \mem|data~1018 .operation_mode = "normal";
defparam \mem|data~1018 .output_mode = "reg_only";
defparam \mem|data~1018 .register_cascade_mode = "off";
defparam \mem|data~1018 .sum_lutc_input = "datac";
defparam \mem|data~1018 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxv_lcell \mem|data~922 (
// Equation(s):
// \mem|data~922_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~922_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~922 .lut_mask = "0000";
defparam \mem|data~922 .operation_mode = "normal";
defparam \mem|data~922 .output_mode = "reg_only";
defparam \mem|data~922 .register_cascade_mode = "off";
defparam \mem|data~922 .sum_lutc_input = "datac";
defparam \mem|data~922 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxv_lcell \mem|data~986 (
// Equation(s):
// \mem|data~1232  = (\b~combout [3] & (((C1L996Q) # (\b~combout [2])))) # (!\b~combout [3] & (\mem|data~922_regout  & ((!\b~combout [2]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~922_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1232 ),
	.regout(\mem|data~986_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~986 .lut_mask = "aae4";
defparam \mem|data~986 .operation_mode = "normal";
defparam \mem|data~986 .output_mode = "comb_only";
defparam \mem|data~986 .register_cascade_mode = "off";
defparam \mem|data~986 .sum_lutc_input = "qfbk";
defparam \mem|data~986 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \mem|data~954 (
// Equation(s):
// \mem|data~1233  = (\b~combout [2] & ((\mem|data~1232  & (\mem|data~1018_regout )) # (!\mem|data~1232  & ((C1L964Q))))) # (!\b~combout [2] & (((\mem|data~1232 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1018_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1232 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1233 ),
	.regout(\mem|data~954_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~954 .lut_mask = "dda0";
defparam \mem|data~954 .operation_mode = "normal";
defparam \mem|data~954 .output_mode = "comb_only";
defparam \mem|data~954 .register_cascade_mode = "off";
defparam \mem|data~954 .sum_lutc_input = "qfbk";
defparam \mem|data~954 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxv_lcell \mem|data~1002 (
// Equation(s):
// \mem|data~1002_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1002_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1002 .lut_mask = "0000";
defparam \mem|data~1002 .operation_mode = "normal";
defparam \mem|data~1002 .output_mode = "reg_only";
defparam \mem|data~1002 .register_cascade_mode = "off";
defparam \mem|data~1002 .sum_lutc_input = "datac";
defparam \mem|data~1002 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxv_lcell \mem|data~906 (
// Equation(s):
// \mem|data~906_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~906_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~906 .lut_mask = "0000";
defparam \mem|data~906 .operation_mode = "normal";
defparam \mem|data~906 .output_mode = "reg_only";
defparam \mem|data~906 .register_cascade_mode = "off";
defparam \mem|data~906 .sum_lutc_input = "datac";
defparam \mem|data~906 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxv_lcell \mem|data~970 (
// Equation(s):
// \mem|data~1225  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L980Q)) # (!\b~combout [3] & ((\mem|data~906_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~906_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1225 ),
	.regout(\mem|data~970_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~970 .lut_mask = "d9c8";
defparam \mem|data~970 .operation_mode = "normal";
defparam \mem|data~970 .output_mode = "comb_only";
defparam \mem|data~970 .register_cascade_mode = "off";
defparam \mem|data~970 .sum_lutc_input = "qfbk";
defparam \mem|data~970 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxv_lcell \mem|data~938 (
// Equation(s):
// \mem|data~1226  = (\b~combout [2] & ((\mem|data~1225  & (\mem|data~1002_regout )) # (!\mem|data~1225  & ((C1L948Q))))) # (!\b~combout [2] & (((\mem|data~1225 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1002_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1225 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1226 ),
	.regout(\mem|data~938_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~938 .lut_mask = "dda0";
defparam \mem|data~938 .operation_mode = "normal";
defparam \mem|data~938 .output_mode = "comb_only";
defparam \mem|data~938 .register_cascade_mode = "off";
defparam \mem|data~938 .sum_lutc_input = "qfbk";
defparam \mem|data~938 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \mem|data~1010 (
// Equation(s):
// \mem|data~1010_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1010_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1010 .lut_mask = "0000";
defparam \mem|data~1010 .operation_mode = "normal";
defparam \mem|data~1010 .output_mode = "reg_only";
defparam \mem|data~1010 .register_cascade_mode = "off";
defparam \mem|data~1010 .sum_lutc_input = "datac";
defparam \mem|data~1010 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \mem|data~914 (
// Equation(s):
// \mem|data~914_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~914_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~914 .lut_mask = "0000";
defparam \mem|data~914 .operation_mode = "normal";
defparam \mem|data~914 .output_mode = "reg_only";
defparam \mem|data~914 .register_cascade_mode = "off";
defparam \mem|data~914 .sum_lutc_input = "datac";
defparam \mem|data~914 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \mem|data~946 (
// Equation(s):
// \mem|data~1227  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L956Q)) # (!\b~combout [2] & ((\mem|data~914_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~914_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1227 ),
	.regout(\mem|data~946_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~946 .lut_mask = "d9c8";
defparam \mem|data~946 .operation_mode = "normal";
defparam \mem|data~946 .output_mode = "comb_only";
defparam \mem|data~946 .register_cascade_mode = "off";
defparam \mem|data~946 .sum_lutc_input = "qfbk";
defparam \mem|data~946 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \mem|data~978 (
// Equation(s):
// \mem|data~1228  = (\b~combout [3] & ((\mem|data~1227  & (\mem|data~1010_regout )) # (!\mem|data~1227  & ((C1L988Q))))) # (!\b~combout [3] & (((\mem|data~1227 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1010_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1227 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1228 ),
	.regout(\mem|data~978_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~978 .lut_mask = "dda0";
defparam \mem|data~978 .operation_mode = "normal";
defparam \mem|data~978 .output_mode = "comb_only";
defparam \mem|data~978 .register_cascade_mode = "off";
defparam \mem|data~978 .sum_lutc_input = "qfbk";
defparam \mem|data~978 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \mem|data~994 (
// Equation(s):
// \mem|data~994_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~994_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~994 .lut_mask = "0000";
defparam \mem|data~994 .operation_mode = "normal";
defparam \mem|data~994 .output_mode = "reg_only";
defparam \mem|data~994 .register_cascade_mode = "off";
defparam \mem|data~994 .sum_lutc_input = "datac";
defparam \mem|data~994 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \mem|data~898 (
// Equation(s):
// \mem|data~898_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~898_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~898 .lut_mask = "0000";
defparam \mem|data~898 .operation_mode = "normal";
defparam \mem|data~898 .output_mode = "reg_only";
defparam \mem|data~898 .register_cascade_mode = "off";
defparam \mem|data~898 .sum_lutc_input = "datac";
defparam \mem|data~898 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxv_lcell \mem|data~930 (
// Equation(s):
// \mem|data~1229  = (\b~combout [2] & ((\b~combout [3]) # ((C1L940Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~898_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~898_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1229 ),
	.regout(\mem|data~930_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~930 .lut_mask = "b9a8";
defparam \mem|data~930 .operation_mode = "normal";
defparam \mem|data~930 .output_mode = "comb_only";
defparam \mem|data~930 .register_cascade_mode = "off";
defparam \mem|data~930 .sum_lutc_input = "qfbk";
defparam \mem|data~930 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxv_lcell \mem|data~962 (
// Equation(s):
// \mem|data~1230  = (\b~combout [3] & ((\mem|data~1229  & (\mem|data~994_regout )) # (!\mem|data~1229  & ((C1L972Q))))) # (!\b~combout [3] & (((\mem|data~1229 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~994_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1229 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1230 ),
	.regout(\mem|data~962_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~962 .lut_mask = "dda0";
defparam \mem|data~962 .operation_mode = "normal";
defparam \mem|data~962 .output_mode = "comb_only";
defparam \mem|data~962 .register_cascade_mode = "off";
defparam \mem|data~962 .sum_lutc_input = "qfbk";
defparam \mem|data~962 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxv_lcell \mem|data~1231 (
// Equation(s):
// \mem|data~1231_combout  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (\mem|data~1228 )) # (!\b~combout [1] & ((\mem|data~1230 )))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1228 ),
	.datad(\mem|data~1230 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1231_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1231 .lut_mask = "d9c8";
defparam \mem|data~1231 .operation_mode = "normal";
defparam \mem|data~1231 .output_mode = "comb_only";
defparam \mem|data~1231 .register_cascade_mode = "off";
defparam \mem|data~1231 .sum_lutc_input = "datac";
defparam \mem|data~1231 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxv_lcell \mem|data~1234 (
// Equation(s):
// \mem|data~1234_combout  = (\b~combout [0] & ((\mem|data~1231_combout  & (\mem|data~1233 )) # (!\mem|data~1231_combout  & ((\mem|data~1226 ))))) # (!\b~combout [0] & (((\mem|data~1231_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1233 ),
	.datab(\b~combout [0]),
	.datac(\mem|data~1226 ),
	.datad(\mem|data~1231_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1234_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1234 .lut_mask = "bbc0";
defparam \mem|data~1234 .operation_mode = "normal";
defparam \mem|data~1234 .output_mode = "comb_only";
defparam \mem|data~1234 .register_cascade_mode = "off";
defparam \mem|data~1234 .sum_lutc_input = "datac";
defparam \mem|data~1234 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxv_lcell \mem|data~826 (
// Equation(s):
// \mem|data~826_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~826_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~826 .lut_mask = "0000";
defparam \mem|data~826 .operation_mode = "normal";
defparam \mem|data~826 .output_mode = "reg_only";
defparam \mem|data~826 .register_cascade_mode = "off";
defparam \mem|data~826 .sum_lutc_input = "datac";
defparam \mem|data~826 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N6
maxv_lcell \mem|data~802 (
// Equation(s):
// \mem|data~802_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~802_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~802 .lut_mask = "0000";
defparam \mem|data~802 .operation_mode = "normal";
defparam \mem|data~802 .output_mode = "reg_only";
defparam \mem|data~802 .register_cascade_mode = "off";
defparam \mem|data~802 .sum_lutc_input = "datac";
defparam \mem|data~802 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxv_lcell \mem|data~810 (
// Equation(s):
// \mem|data~1204  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L820Q)) # (!\b~combout [0] & ((\mem|data~802_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~802_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1204 ),
	.regout(\mem|data~810_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~810 .lut_mask = "d9c8";
defparam \mem|data~810 .operation_mode = "normal";
defparam \mem|data~810 .output_mode = "comb_only";
defparam \mem|data~810 .register_cascade_mode = "off";
defparam \mem|data~810 .sum_lutc_input = "qfbk";
defparam \mem|data~810 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxv_lcell \mem|data~818 (
// Equation(s):
// \mem|data~1205  = (\b~combout [1] & ((\mem|data~1204  & (\mem|data~826_regout )) # (!\mem|data~1204  & ((C1L828Q))))) # (!\b~combout [1] & (((\mem|data~1204 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~826_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1204 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1205 ),
	.regout(\mem|data~818_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~818 .lut_mask = "bbc0";
defparam \mem|data~818 .operation_mode = "normal";
defparam \mem|data~818 .output_mode = "comb_only";
defparam \mem|data~818 .register_cascade_mode = "off";
defparam \mem|data~818 .sum_lutc_input = "qfbk";
defparam \mem|data~818 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y6_N2
maxv_lcell \mem|data~890 (
// Equation(s):
// \mem|data~890_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~890_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~890 .lut_mask = "0000";
defparam \mem|data~890 .operation_mode = "normal";
defparam \mem|data~890 .output_mode = "reg_only";
defparam \mem|data~890 .register_cascade_mode = "off";
defparam \mem|data~890 .sum_lutc_input = "datac";
defparam \mem|data~890 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N6
maxv_lcell \mem|data~866 (
// Equation(s):
// \mem|data~866_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~866_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~866 .lut_mask = "0000";
defparam \mem|data~866 .operation_mode = "normal";
defparam \mem|data~866 .output_mode = "reg_only";
defparam \mem|data~866 .register_cascade_mode = "off";
defparam \mem|data~866 .sum_lutc_input = "datac";
defparam \mem|data~866 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N8
maxv_lcell \mem|data~874 (
// Equation(s):
// \mem|data~1211  = (\b~combout [0] & (((C1L884Q) # (\b~combout [1])))) # (!\b~combout [0] & (\mem|data~866_regout  & ((!\b~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~866_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1211 ),
	.regout(\mem|data~874_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~874 .lut_mask = "cce2";
defparam \mem|data~874 .operation_mode = "normal";
defparam \mem|data~874 .output_mode = "comb_only";
defparam \mem|data~874 .register_cascade_mode = "off";
defparam \mem|data~874 .sum_lutc_input = "qfbk";
defparam \mem|data~874 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N9
maxv_lcell \mem|data~882 (
// Equation(s):
// \mem|data~1212  = (\b~combout [1] & ((\mem|data~1211  & (\mem|data~890_regout )) # (!\mem|data~1211  & ((C1L892Q))))) # (!\b~combout [1] & (((\mem|data~1211 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~890_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1211 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1212 ),
	.regout(\mem|data~882_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~882 .lut_mask = "bbc0";
defparam \mem|data~882 .operation_mode = "normal";
defparam \mem|data~882 .output_mode = "comb_only";
defparam \mem|data~882 .register_cascade_mode = "off";
defparam \mem|data~882 .sum_lutc_input = "qfbk";
defparam \mem|data~882 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N5
maxv_lcell \mem|data~858 (
// Equation(s):
// \mem|data~858_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~858_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~858 .lut_mask = "ff00";
defparam \mem|data~858 .operation_mode = "normal";
defparam \mem|data~858 .output_mode = "reg_only";
defparam \mem|data~858 .register_cascade_mode = "off";
defparam \mem|data~858 .sum_lutc_input = "datac";
defparam \mem|data~858 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxv_lcell \mem|data~834 (
// Equation(s):
// \mem|data~834_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~834_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~834 .lut_mask = "0000";
defparam \mem|data~834 .operation_mode = "normal";
defparam \mem|data~834 .output_mode = "reg_only";
defparam \mem|data~834 .register_cascade_mode = "off";
defparam \mem|data~834 .sum_lutc_input = "datac";
defparam \mem|data~834 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxv_lcell \mem|data~850 (
// Equation(s):
// \mem|data~1206  = (\b~combout [1] & ((\b~combout [0]) # ((C1L860Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~834_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~834_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1206 ),
	.regout(\mem|data~850_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~850 .lut_mask = "b9a8";
defparam \mem|data~850 .operation_mode = "normal";
defparam \mem|data~850 .output_mode = "comb_only";
defparam \mem|data~850 .register_cascade_mode = "off";
defparam \mem|data~850 .sum_lutc_input = "qfbk";
defparam \mem|data~850 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxv_lcell \mem|data~842 (
// Equation(s):
// \mem|data~1207  = (\b~combout [0] & ((\mem|data~1206  & (\mem|data~858_regout )) # (!\mem|data~1206  & ((C1L852Q))))) # (!\b~combout [0] & (((\mem|data~1206 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~858_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1206 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1207 ),
	.regout(\mem|data~842_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~842 .lut_mask = "dda0";
defparam \mem|data~842 .operation_mode = "normal";
defparam \mem|data~842 .output_mode = "comb_only";
defparam \mem|data~842 .register_cascade_mode = "off";
defparam \mem|data~842 .sum_lutc_input = "qfbk";
defparam \mem|data~842 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxv_lcell \mem|data~794 (
// Equation(s):
// \mem|data~794_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~794_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~794 .lut_mask = "0000";
defparam \mem|data~794 .operation_mode = "normal";
defparam \mem|data~794 .output_mode = "reg_only";
defparam \mem|data~794 .register_cascade_mode = "off";
defparam \mem|data~794 .sum_lutc_input = "datac";
defparam \mem|data~794 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxv_lcell \mem|data~770 (
// Equation(s):
// \mem|data~770_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~770_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~770 .lut_mask = "0000";
defparam \mem|data~770 .operation_mode = "normal";
defparam \mem|data~770 .output_mode = "reg_only";
defparam \mem|data~770 .register_cascade_mode = "off";
defparam \mem|data~770 .sum_lutc_input = "datac";
defparam \mem|data~770 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxv_lcell \mem|data~786 (
// Equation(s):
// \mem|data~1208  = (\b~combout [1] & ((\b~combout [0]) # ((C1L796Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~770_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~770_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1208 ),
	.regout(\mem|data~786_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~786 .lut_mask = "b9a8";
defparam \mem|data~786 .operation_mode = "normal";
defparam \mem|data~786 .output_mode = "comb_only";
defparam \mem|data~786 .register_cascade_mode = "off";
defparam \mem|data~786 .sum_lutc_input = "qfbk";
defparam \mem|data~786 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxv_lcell \mem|data~778 (
// Equation(s):
// \mem|data~1209  = (\b~combout [0] & ((\mem|data~1208  & (\mem|data~794_regout )) # (!\mem|data~1208  & ((C1L788Q))))) # (!\b~combout [0] & (((\mem|data~1208 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~794_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1208 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1209 ),
	.regout(\mem|data~778_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~778 .lut_mask = "bbc0";
defparam \mem|data~778 .operation_mode = "normal";
defparam \mem|data~778 .output_mode = "comb_only";
defparam \mem|data~778 .register_cascade_mode = "off";
defparam \mem|data~778 .sum_lutc_input = "qfbk";
defparam \mem|data~778 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxv_lcell \mem|data~1210 (
// Equation(s):
// \mem|data~1210_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1207 )))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~1209 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1207 ),
	.datad(\mem|data~1209 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1210_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1210 .lut_mask = "b9a8";
defparam \mem|data~1210 .operation_mode = "normal";
defparam \mem|data~1210 .output_mode = "comb_only";
defparam \mem|data~1210 .register_cascade_mode = "off";
defparam \mem|data~1210 .sum_lutc_input = "datac";
defparam \mem|data~1210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxv_lcell \mem|data~1213 (
// Equation(s):
// \mem|data~1213_combout  = (\b~combout [2] & ((\mem|data~1210_combout  & ((\mem|data~1212 ))) # (!\mem|data~1210_combout  & (\mem|data~1205 )))) # (!\b~combout [2] & (((\mem|data~1210_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1205 ),
	.datac(\mem|data~1212 ),
	.datad(\mem|data~1210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1213_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1213 .lut_mask = "f588";
defparam \mem|data~1213 .operation_mode = "normal";
defparam \mem|data~1213 .output_mode = "comb_only";
defparam \mem|data~1213 .register_cascade_mode = "off";
defparam \mem|data~1213 .sum_lutc_input = "datac";
defparam \mem|data~1213 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N8
maxv_lcell \mem|data~634 (
// Equation(s):
// \mem|data~634_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~634_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~634 .lut_mask = "0000";
defparam \mem|data~634 .operation_mode = "normal";
defparam \mem|data~634 .output_mode = "reg_only";
defparam \mem|data~634 .register_cascade_mode = "off";
defparam \mem|data~634 .sum_lutc_input = "datac";
defparam \mem|data~634 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N9
maxv_lcell \mem|data~610 (
// Equation(s):
// \mem|data~610_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~610_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~610 .lut_mask = "0000";
defparam \mem|data~610 .operation_mode = "normal";
defparam \mem|data~610 .output_mode = "reg_only";
defparam \mem|data~610 .register_cascade_mode = "off";
defparam \mem|data~610 .sum_lutc_input = "datac";
defparam \mem|data~610 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N0
maxv_lcell \mem|data~626 (
// Equation(s):
// \mem|data~1221  = (\b~combout [1] & (((C1L636Q) # (\b~combout [0])))) # (!\b~combout [1] & (\mem|data~610_regout  & ((!\b~combout [0]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~610_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1221 ),
	.regout(\mem|data~626_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~626 .lut_mask = "aae4";
defparam \mem|data~626 .operation_mode = "normal";
defparam \mem|data~626 .output_mode = "comb_only";
defparam \mem|data~626 .register_cascade_mode = "off";
defparam \mem|data~626 .sum_lutc_input = "qfbk";
defparam \mem|data~626 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N1
maxv_lcell \mem|data~618 (
// Equation(s):
// \mem|data~1222  = (\b~combout [0] & ((\mem|data~1221  & (\mem|data~634_regout )) # (!\mem|data~1221  & ((C1L628Q))))) # (!\b~combout [0] & (((\mem|data~1221 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~634_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1221 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1222 ),
	.regout(\mem|data~618_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~618 .lut_mask = "bbc0";
defparam \mem|data~618 .operation_mode = "normal";
defparam \mem|data~618 .output_mode = "comb_only";
defparam \mem|data~618 .register_cascade_mode = "off";
defparam \mem|data~618 .sum_lutc_input = "qfbk";
defparam \mem|data~618 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \mem|data~602 (
// Equation(s):
// \mem|data~602_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~602_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~602 .lut_mask = "0000";
defparam \mem|data~602 .operation_mode = "normal";
defparam \mem|data~602 .output_mode = "reg_only";
defparam \mem|data~602 .register_cascade_mode = "off";
defparam \mem|data~602 .sum_lutc_input = "datac";
defparam \mem|data~602 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \mem|data~578 (
// Equation(s):
// \mem|data~578_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~578_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~578 .lut_mask = "ff00";
defparam \mem|data~578 .operation_mode = "normal";
defparam \mem|data~578 .output_mode = "reg_only";
defparam \mem|data~578 .register_cascade_mode = "off";
defparam \mem|data~578 .sum_lutc_input = "datac";
defparam \mem|data~578 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \mem|data~586 (
// Equation(s):
// \mem|data~1214  = (\b~combout [0] & ((\b~combout [1]) # ((C1L596Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~578_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~578_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1214 ),
	.regout(\mem|data~586_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~586 .lut_mask = "b9a8";
defparam \mem|data~586 .operation_mode = "normal";
defparam \mem|data~586 .output_mode = "comb_only";
defparam \mem|data~586 .register_cascade_mode = "off";
defparam \mem|data~586 .sum_lutc_input = "qfbk";
defparam \mem|data~586 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \mem|data~594 (
// Equation(s):
// \mem|data~1215  = (\b~combout [1] & ((\mem|data~1214  & (\mem|data~602_regout )) # (!\mem|data~1214  & ((C1L604Q))))) # (!\b~combout [1] & (((\mem|data~1214 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~602_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1214 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1215 ),
	.regout(\mem|data~594_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~594 .lut_mask = "bbc0";
defparam \mem|data~594 .operation_mode = "normal";
defparam \mem|data~594 .output_mode = "comb_only";
defparam \mem|data~594 .register_cascade_mode = "off";
defparam \mem|data~594 .sum_lutc_input = "qfbk";
defparam \mem|data~594 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxv_lcell \mem|data~538 (
// Equation(s):
// \mem|data~538_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~538_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~538 .lut_mask = "0000";
defparam \mem|data~538 .operation_mode = "normal";
defparam \mem|data~538 .output_mode = "reg_only";
defparam \mem|data~538 .register_cascade_mode = "off";
defparam \mem|data~538 .sum_lutc_input = "datac";
defparam \mem|data~538 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N8
maxv_lcell \mem|data~514 (
// Equation(s):
// \mem|data~514_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~514_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~514 .lut_mask = "0000";
defparam \mem|data~514 .operation_mode = "normal";
defparam \mem|data~514 .output_mode = "reg_only";
defparam \mem|data~514 .register_cascade_mode = "off";
defparam \mem|data~514 .sum_lutc_input = "datac";
defparam \mem|data~514 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N5
maxv_lcell \mem|data~522 (
// Equation(s):
// \mem|data~1218  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L532Q)) # (!\b~combout [0] & ((\mem|data~514_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~514_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1218 ),
	.regout(\mem|data~522_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~522 .lut_mask = "d9c8";
defparam \mem|data~522 .operation_mode = "normal";
defparam \mem|data~522 .output_mode = "comb_only";
defparam \mem|data~522 .register_cascade_mode = "off";
defparam \mem|data~522 .sum_lutc_input = "qfbk";
defparam \mem|data~522 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N6
maxv_lcell \mem|data~530 (
// Equation(s):
// \mem|data~1219  = (\b~combout [1] & ((\mem|data~1218  & (\mem|data~538_regout )) # (!\mem|data~1218  & ((C1L540Q))))) # (!\b~combout [1] & (((\mem|data~1218 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~538_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1218 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1219 ),
	.regout(\mem|data~530_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~530 .lut_mask = "dda0";
defparam \mem|data~530 .operation_mode = "normal";
defparam \mem|data~530 .output_mode = "comb_only";
defparam \mem|data~530 .register_cascade_mode = "off";
defparam \mem|data~530 .sum_lutc_input = "qfbk";
defparam \mem|data~530 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N6
maxv_lcell \mem|data~570 (
// Equation(s):
// \mem|data~570_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~570_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~570 .lut_mask = "0000";
defparam \mem|data~570 .operation_mode = "normal";
defparam \mem|data~570 .output_mode = "reg_only";
defparam \mem|data~570 .register_cascade_mode = "off";
defparam \mem|data~570 .sum_lutc_input = "datac";
defparam \mem|data~570 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxv_lcell \mem|data~546 (
// Equation(s):
// \mem|data~546_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~546_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~546 .lut_mask = "0000";
defparam \mem|data~546 .operation_mode = "normal";
defparam \mem|data~546 .output_mode = "reg_only";
defparam \mem|data~546 .register_cascade_mode = "off";
defparam \mem|data~546 .sum_lutc_input = "datac";
defparam \mem|data~546 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxv_lcell \mem|data~562 (
// Equation(s):
// \mem|data~1216  = (\b~combout [1] & ((\b~combout [0]) # ((C1L572Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~546_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~546_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1216 ),
	.regout(\mem|data~562_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~562 .lut_mask = "b9a8";
defparam \mem|data~562 .operation_mode = "normal";
defparam \mem|data~562 .output_mode = "comb_only";
defparam \mem|data~562 .register_cascade_mode = "off";
defparam \mem|data~562 .sum_lutc_input = "qfbk";
defparam \mem|data~562 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxv_lcell \mem|data~554 (
// Equation(s):
// \mem|data~1217  = (\b~combout [0] & ((\mem|data~1216  & (\mem|data~570_regout )) # (!\mem|data~1216  & ((C1L564Q))))) # (!\b~combout [0] & (((\mem|data~1216 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~570_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1216 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1217 ),
	.regout(\mem|data~554_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~554 .lut_mask = "dda0";
defparam \mem|data~554 .operation_mode = "normal";
defparam \mem|data~554 .output_mode = "comb_only";
defparam \mem|data~554 .register_cascade_mode = "off";
defparam \mem|data~554 .sum_lutc_input = "qfbk";
defparam \mem|data~554 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N9
maxv_lcell \mem|data~1220 (
// Equation(s):
// \mem|data~1220_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & ((\mem|data~1217 ))) # (!\b~combout [2] & (\mem|data~1219 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1219 ),
	.datad(\mem|data~1217 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1220_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1220 .lut_mask = "dc98";
defparam \mem|data~1220 .operation_mode = "normal";
defparam \mem|data~1220 .output_mode = "comb_only";
defparam \mem|data~1220 .register_cascade_mode = "off";
defparam \mem|data~1220 .sum_lutc_input = "datac";
defparam \mem|data~1220 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxv_lcell \mem|data~1223 (
// Equation(s):
// \mem|data~1223_combout  = (\b~combout [3] & ((\mem|data~1220_combout  & (\mem|data~1222 )) # (!\mem|data~1220_combout  & ((\mem|data~1215 ))))) # (!\b~combout [3] & (((\mem|data~1220_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1222 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1215 ),
	.datad(\mem|data~1220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1223_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1223 .lut_mask = "bbc0";
defparam \mem|data~1223 .operation_mode = "normal";
defparam \mem|data~1223 .output_mode = "comb_only";
defparam \mem|data~1223 .register_cascade_mode = "off";
defparam \mem|data~1223 .sum_lutc_input = "datac";
defparam \mem|data~1223 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxv_lcell \mem|data~1224 (
// Equation(s):
// \mem|data~1224_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1213_combout )))) # (!\b~combout [5] & (!\b~combout [4] & ((\mem|data~1223_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1213_combout ),
	.datad(\mem|data~1223_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1224_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1224 .lut_mask = "b9a8";
defparam \mem|data~1224 .operation_mode = "normal";
defparam \mem|data~1224 .output_mode = "comb_only";
defparam \mem|data~1224 .register_cascade_mode = "off";
defparam \mem|data~1224 .sum_lutc_input = "datac";
defparam \mem|data~1224 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \mem|data~762 (
// Equation(s):
// \mem|data~762_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~762_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~762 .lut_mask = "0000";
defparam \mem|data~762 .operation_mode = "normal";
defparam \mem|data~762 .output_mode = "reg_only";
defparam \mem|data~762 .register_cascade_mode = "off";
defparam \mem|data~762 .sum_lutc_input = "datac";
defparam \mem|data~762 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \mem|data~666 (
// Equation(s):
// \mem|data~666_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~666_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~666 .lut_mask = "0000";
defparam \mem|data~666 .operation_mode = "normal";
defparam \mem|data~666 .output_mode = "reg_only";
defparam \mem|data~666 .register_cascade_mode = "off";
defparam \mem|data~666 .sum_lutc_input = "datac";
defparam \mem|data~666 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \mem|data~698 (
// Equation(s):
// \mem|data~1201  = (\b~combout [2] & ((\b~combout [3]) # ((C1L708Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~666_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~666_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1201 ),
	.regout(\mem|data~698_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~698 .lut_mask = "b9a8";
defparam \mem|data~698 .operation_mode = "normal";
defparam \mem|data~698 .output_mode = "comb_only";
defparam \mem|data~698 .register_cascade_mode = "off";
defparam \mem|data~698 .sum_lutc_input = "qfbk";
defparam \mem|data~698 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \mem|data~730 (
// Equation(s):
// \mem|data~1202  = (\b~combout [3] & ((\mem|data~1201  & (\mem|data~762_regout )) # (!\mem|data~1201  & ((C1L740Q))))) # (!\b~combout [3] & (((\mem|data~1201 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~762_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1201 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1202 ),
	.regout(\mem|data~730_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~730 .lut_mask = "dda0";
defparam \mem|data~730 .operation_mode = "normal";
defparam \mem|data~730 .output_mode = "comb_only";
defparam \mem|data~730 .register_cascade_mode = "off";
defparam \mem|data~730 .sum_lutc_input = "qfbk";
defparam \mem|data~730 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N8
maxv_lcell \mem|data~754 (
// Equation(s):
// \mem|data~754_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~754_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~754 .lut_mask = "0000";
defparam \mem|data~754 .operation_mode = "normal";
defparam \mem|data~754 .output_mode = "reg_only";
defparam \mem|data~754 .register_cascade_mode = "off";
defparam \mem|data~754 .sum_lutc_input = "datac";
defparam \mem|data~754 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N0
maxv_lcell \mem|data~722 (
// Equation(s):
// \mem|data~1194  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L732Q)) # (!\b~combout [3] & ((\mem|data~658_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~658_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1194 ),
	.regout(\mem|data~722_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~722 .lut_mask = "d9c8";
defparam \mem|data~722 .operation_mode = "normal";
defparam \mem|data~722 .output_mode = "comb_only";
defparam \mem|data~722 .register_cascade_mode = "off";
defparam \mem|data~722 .sum_lutc_input = "qfbk";
defparam \mem|data~722 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N2
maxv_lcell \mem|data~690 (
// Equation(s):
// \mem|data~1195  = (\b~combout [2] & ((\mem|data~1194  & (\mem|data~754_regout )) # (!\mem|data~1194  & ((C1L700Q))))) # (!\b~combout [2] & (((\mem|data~1194 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~754_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1194 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1195 ),
	.regout(\mem|data~690_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~690 .lut_mask = "bbc0";
defparam \mem|data~690 .operation_mode = "normal";
defparam \mem|data~690 .output_mode = "comb_only";
defparam \mem|data~690 .register_cascade_mode = "off";
defparam \mem|data~690 .sum_lutc_input = "qfbk";
defparam \mem|data~690 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \mem|data~738 (
// Equation(s):
// \mem|data~738_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~738_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~738 .lut_mask = "0000";
defparam \mem|data~738 .operation_mode = "normal";
defparam \mem|data~738 .output_mode = "reg_only";
defparam \mem|data~738 .register_cascade_mode = "off";
defparam \mem|data~738 .sum_lutc_input = "datac";
defparam \mem|data~738 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxv_lcell \mem|data~642 (
// Equation(s):
// \mem|data~642_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~642_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~642 .lut_mask = "0000";
defparam \mem|data~642 .operation_mode = "normal";
defparam \mem|data~642 .output_mode = "reg_only";
defparam \mem|data~642 .register_cascade_mode = "off";
defparam \mem|data~642 .sum_lutc_input = "datac";
defparam \mem|data~642 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \mem|data~706 (
// Equation(s):
// \mem|data~1198  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L716Q)) # (!\b~combout [3] & ((\mem|data~642_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~642_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1198 ),
	.regout(\mem|data~706_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~706 .lut_mask = "d9c8";
defparam \mem|data~706 .operation_mode = "normal";
defparam \mem|data~706 .output_mode = "comb_only";
defparam \mem|data~706 .register_cascade_mode = "off";
defparam \mem|data~706 .sum_lutc_input = "qfbk";
defparam \mem|data~706 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \mem|data~674 (
// Equation(s):
// \mem|data~1199  = (\b~combout [2] & ((\mem|data~1198  & (\mem|data~738_regout )) # (!\mem|data~1198  & ((C1L684Q))))) # (!\b~combout [2] & (((\mem|data~1198 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~738_regout ),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1198 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1199 ),
	.regout(\mem|data~674_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~674 .lut_mask = "dda0";
defparam \mem|data~674 .operation_mode = "normal";
defparam \mem|data~674 .output_mode = "comb_only";
defparam \mem|data~674 .register_cascade_mode = "off";
defparam \mem|data~674 .sum_lutc_input = "qfbk";
defparam \mem|data~674 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxv_lcell \mem|data~746 (
// Equation(s):
// \mem|data~746_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux5~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux5~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~746_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~746 .lut_mask = "0000";
defparam \mem|data~746 .operation_mode = "normal";
defparam \mem|data~746 .output_mode = "reg_only";
defparam \mem|data~746 .register_cascade_mode = "off";
defparam \mem|data~746 .sum_lutc_input = "datac";
defparam \mem|data~746 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \mem|data~650 (
// Equation(s):
// \mem|data~650_regout  = DFFEAS((((\alu|Mux5~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~650_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~650 .lut_mask = "ff00";
defparam \mem|data~650 .operation_mode = "normal";
defparam \mem|data~650 .output_mode = "reg_only";
defparam \mem|data~650 .register_cascade_mode = "off";
defparam \mem|data~650 .sum_lutc_input = "datac";
defparam \mem|data~650 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \mem|data~682 (
// Equation(s):
// \mem|data~1196  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L692Q)) # (!\b~combout [2] & ((\mem|data~650_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~650_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1196 ),
	.regout(\mem|data~682_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~682 .lut_mask = "d9c8";
defparam \mem|data~682 .operation_mode = "normal";
defparam \mem|data~682 .output_mode = "comb_only";
defparam \mem|data~682 .register_cascade_mode = "off";
defparam \mem|data~682 .sum_lutc_input = "qfbk";
defparam \mem|data~682 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxv_lcell \mem|data~714 (
// Equation(s):
// \mem|data~1197  = (\b~combout [3] & ((\mem|data~1196  & (\mem|data~746_regout )) # (!\mem|data~1196  & ((C1L724Q))))) # (!\b~combout [3] & (((\mem|data~1196 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~746_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux5~3 ),
	.datad(\mem|data~1196 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1197 ),
	.regout(\mem|data~714_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~714 .lut_mask = "bbc0";
defparam \mem|data~714 .operation_mode = "normal";
defparam \mem|data~714 .output_mode = "comb_only";
defparam \mem|data~714 .register_cascade_mode = "off";
defparam \mem|data~714 .sum_lutc_input = "qfbk";
defparam \mem|data~714 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \mem|data~1200 (
// Equation(s):
// \mem|data~1200_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1197 )))) # (!\b~combout [0] & (!\b~combout [1] & (\mem|data~1199 )))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1199 ),
	.datad(\mem|data~1197 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1200_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1200 .lut_mask = "ba98";
defparam \mem|data~1200 .operation_mode = "normal";
defparam \mem|data~1200 .output_mode = "comb_only";
defparam \mem|data~1200 .register_cascade_mode = "off";
defparam \mem|data~1200 .sum_lutc_input = "datac";
defparam \mem|data~1200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxv_lcell \mem|data~1203 (
// Equation(s):
// \mem|data~1203_combout  = (\b~combout [1] & ((\mem|data~1200_combout  & (\mem|data~1202 )) # (!\mem|data~1200_combout  & ((\mem|data~1195 ))))) # (!\b~combout [1] & (((\mem|data~1200_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1202 ),
	.datac(\mem|data~1195 ),
	.datad(\mem|data~1200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1203_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1203 .lut_mask = "dda0";
defparam \mem|data~1203 .operation_mode = "normal";
defparam \mem|data~1203 .output_mode = "comb_only";
defparam \mem|data~1203 .register_cascade_mode = "off";
defparam \mem|data~1203 .sum_lutc_input = "datac";
defparam \mem|data~1203 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxv_lcell \mem|data~1235 (
// Equation(s):
// \mem|data~1235_combout  = (\b~combout [4] & ((\mem|data~1224_combout  & (\mem|data~1234_combout )) # (!\mem|data~1224_combout  & ((\mem|data~1203_combout ))))) # (!\b~combout [4] & (((\mem|data~1224_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1234_combout ),
	.datac(\mem|data~1224_combout ),
	.datad(\mem|data~1203_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1235_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1235 .lut_mask = "dad0";
defparam \mem|data~1235 .operation_mode = "normal";
defparam \mem|data~1235 .output_mode = "comb_only";
defparam \mem|data~1235 .register_cascade_mode = "off";
defparam \mem|data~1235 .sum_lutc_input = "datac";
defparam \mem|data~1235 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxv_lcell \mem|dataOut[2] (
// Equation(s):
// \mem|dataOut [2] = DFFEAS((\b~combout [6] & (((\mem|data~1235_combout )))) # (!\b~combout [6] & (((\mem|data~1277_combout )))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(\mem|data~1277_combout ),
	.datad(\mem|data~1235_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[2] .lut_mask = "fa50";
defparam \mem|dataOut[2] .operation_mode = "normal";
defparam \mem|dataOut[2] .output_mode = "reg_only";
defparam \mem|dataOut[2] .register_cascade_mode = "off";
defparam \mem|dataOut[2] .sum_lutc_input = "datac";
defparam \mem|dataOut[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N9
maxv_lcell \alu|res~4 (
// Equation(s):
// \alu|res~4_combout  = (((\b~combout [3] & \a~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [3]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~4 .lut_mask = "f000";
defparam \alu|res~4 .operation_mode = "normal";
defparam \alu|res~4 .output_mode = "comb_only";
defparam \alu|res~4 .register_cascade_mode = "off";
defparam \alu|res~4 .sum_lutc_input = "datac";
defparam \alu|res~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N0
maxv_lcell \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_combout  = (\sel~combout [0] $ ((\b~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [0]),
	.datac(\b~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~49 .lut_mask = "3c3c";
defparam \alu|Add0~49 .operation_mode = "normal";
defparam \alu|Add0~49 .output_mode = "comb_only";
defparam \alu|Add0~49 .register_cascade_mode = "off";
defparam \alu|Add0~49 .sum_lutc_input = "datac";
defparam \alu|Add0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N4
maxv_lcell \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = \a~combout [3] $ (\alu|Add0~49_combout  $ ((!\alu|Add0~17 )))
// \alu|Add0~22  = CARRY((\a~combout [3] & ((\alu|Add0~49_combout ) # (!\alu|Add0~17COUT1_57 ))) # (!\a~combout [3] & (\alu|Add0~49_combout  & !\alu|Add0~17COUT1_57 )))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\alu|Add0~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Add0~17 ),
	.cin1(\alu|Add0~17COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~20_combout ),
	.regout(),
	.cout(\alu|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~20 .cin0_used = "true";
defparam \alu|Add0~20 .cin1_used = "true";
defparam \alu|Add0~20 .lut_mask = "698e";
defparam \alu|Add0~20 .operation_mode = "arithmetic";
defparam \alu|Add0~20 .output_mode = "comb_only";
defparam \alu|Add0~20 .register_cascade_mode = "off";
defparam \alu|Add0~20 .sum_lutc_input = "cin";
defparam \alu|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N4
maxv_lcell \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = (\alu|Mux0~0_combout  & ((\alu|Mux0~1_combout  & (!\alu|res~4_combout )) # (!\alu|Mux0~1_combout  & ((\alu|Add0~20_combout ))))) # (!\alu|Mux0~0_combout  & (((!\alu|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~0_combout ),
	.datab(\alu|res~4_combout ),
	.datac(\alu|Mux0~1_combout ),
	.datad(\alu|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux4~0 .lut_mask = "2f25";
defparam \alu|Mux4~0 .operation_mode = "normal";
defparam \alu|Mux4~0 .output_mode = "comb_only";
defparam \alu|Mux4~0 .register_cascade_mode = "off";
defparam \alu|Mux4~0 .sum_lutc_input = "datac";
defparam \alu|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N2
maxv_lcell \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = (\alu|Mux0~2_combout  & (\alu|Mux4~0_combout )) # (!\alu|Mux0~2_combout  & ((\alu|Mux4~0_combout  & (\b~combout [3] & \a~combout [3])) # (!\alu|Mux4~0_combout  & ((\b~combout [3]) # (\a~combout [3])))))

	.clk(gnd),
	.dataa(\alu|Mux0~2_combout ),
	.datab(\alu|Mux4~0_combout ),
	.datac(\b~combout [3]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux4~1 .lut_mask = "d998";
defparam \alu|Mux4~1 .operation_mode = "normal";
defparam \alu|Mux4~1 .output_mode = "comb_only";
defparam \alu|Mux4~1 .register_cascade_mode = "off";
defparam \alu|Mux4~1 .sum_lutc_input = "datac";
defparam \alu|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N4
maxv_lcell \alu|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [1] = (\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] $ (((\a~combout [1]))))) # (!\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] & (!\a~combout [0])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [1]),
	.datab(\alu|Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [0]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[1] .lut_mask = "268c";
defparam \alu|Mult0|auto_generated|le4a[1] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N0
maxv_lcell \alu|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [3] = (\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] $ (((\a~combout [3]))))) # (!\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] & (!\a~combout [2])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [2]),
	.datac(\alu|Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[3] .lut_mask = "52a2";
defparam \alu|Mult0|auto_generated|le3a[3] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[3] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[3] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N3
maxv_lcell \alu|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~10_combout  = (\alu|Mult0|auto_generated|le3a [3] $ ((\alu|Mult0|auto_generated|op_1~7 )))
// \alu|Mult0|auto_generated|op_1~12  = CARRY(((!\alu|Mult0|auto_generated|op_1~7 ) # (!\alu|Mult0|auto_generated|le3a [3])))
// \alu|Mult0|auto_generated|op_1~12COUT1_32  = CARRY(((!\alu|Mult0|auto_generated|op_1~7COUT1_31 ) # (!\alu|Mult0|auto_generated|le3a [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|le3a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_1~7 ),
	.cin1(\alu|Mult0|auto_generated|op_1~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_1~12 ),
	.cout1(\alu|Mult0|auto_generated|op_1~12COUT1_32 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~10 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_1~10 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_1~10 .lut_mask = "3c3f";
defparam \alu|Mult0|auto_generated|op_1~10 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_1~10 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~10 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N3
maxv_lcell \alu|Mult0|auto_generated|op_5~20 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~20_combout  = \alu|Mult0|auto_generated|le4a [1] $ (\alu|Mult0|auto_generated|op_1~10_combout  $ ((\alu|Mult0|auto_generated|op_5~17 )))
// \alu|Mult0|auto_generated|op_5~22  = CARRY((\alu|Mult0|auto_generated|le4a [1] & (!\alu|Mult0|auto_generated|op_1~10_combout  & !\alu|Mult0|auto_generated|op_5~17 )) # (!\alu|Mult0|auto_generated|le4a [1] & ((!\alu|Mult0|auto_generated|op_5~17 ) # 
// (!\alu|Mult0|auto_generated|op_1~10_combout ))))
// \alu|Mult0|auto_generated|op_5~22COUT1_44  = CARRY((\alu|Mult0|auto_generated|le4a [1] & (!\alu|Mult0|auto_generated|op_1~10_combout  & !\alu|Mult0|auto_generated|op_5~17COUT1_43 )) # (!\alu|Mult0|auto_generated|le4a [1] & 
// ((!\alu|Mult0|auto_generated|op_5~17COUT1_43 ) # (!\alu|Mult0|auto_generated|op_1~10_combout ))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le4a [1]),
	.datab(\alu|Mult0|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_5~17 ),
	.cin1(\alu|Mult0|auto_generated|op_5~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~22 ),
	.cout1(\alu|Mult0|auto_generated|op_5~22COUT1_44 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~20 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~20 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~20 .lut_mask = "9617";
defparam \alu|Mult0|auto_generated|op_5~20 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~20 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~20 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N7
maxv_lcell \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = (\sel~combout [0] & (\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ))) # (!\sel~combout [0] & 
// (((\alu|Mult0|auto_generated|op_5~20_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\sel~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\alu|Mult0|auto_generated|op_5~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux4~2 .lut_mask = "b380";
defparam \alu|Mux4~2 .operation_mode = "normal";
defparam \alu|Mux4~2 .output_mode = "comb_only";
defparam \alu|Mux4~2 .register_cascade_mode = "off";
defparam \alu|Mux4~2 .sum_lutc_input = "datac";
defparam \alu|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N8
maxv_lcell \mem|data~659 (
// Equation(s):
// \alu|Mux4~3  = (\sel~combout [1] & ((\sel~combout [2] & (\alu|Mux4~1_combout )) # (!\sel~combout [2] & ((\alu|Mux4~2_combout ))))) # (!\sel~combout [1] & (\alu|Mux4~1_combout ))
// \mem|data~659_regout  = DFFEAS(\alu|Mux4~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [1]),
	.datab(\alu|Mux4~1_combout ),
	.datac(\sel~combout [2]),
	.datad(\alu|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux4~3 ),
	.regout(\mem|data~659_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~659 .lut_mask = "cec4";
defparam \mem|data~659 .operation_mode = "normal";
defparam \mem|data~659 .output_mode = "reg_and_comb";
defparam \mem|data~659 .register_cascade_mode = "off";
defparam \mem|data~659 .sum_lutc_input = "datac";
defparam \mem|data~659 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N0
maxv_lcell \mem|data~491 (
// Equation(s):
// \mem|data~491_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~491_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~491 .lut_mask = "ff00";
defparam \mem|data~491 .operation_mode = "normal";
defparam \mem|data~491 .output_mode = "reg_only";
defparam \mem|data~491 .register_cascade_mode = "off";
defparam \mem|data~491 .sum_lutc_input = "datac";
defparam \mem|data~491 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N8
maxv_lcell \mem|data~395 (
// Equation(s):
// \mem|data~395_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~395_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~395 .lut_mask = "ff00";
defparam \mem|data~395 .operation_mode = "normal";
defparam \mem|data~395 .output_mode = "reg_only";
defparam \mem|data~395 .register_cascade_mode = "off";
defparam \mem|data~395 .sum_lutc_input = "datac";
defparam \mem|data~395 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \mem|data~459 (
// Equation(s):
// \mem|data~1352  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L469Q)) # (!\b~combout [3] & ((\mem|data~395_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~395_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1352 ),
	.regout(\mem|data~459_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~459 .lut_mask = "d9c8";
defparam \mem|data~459 .operation_mode = "normal";
defparam \mem|data~459 .output_mode = "comb_only";
defparam \mem|data~459 .register_cascade_mode = "off";
defparam \mem|data~459 .sum_lutc_input = "qfbk";
defparam \mem|data~459 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxv_lcell \mem|data~427 (
// Equation(s):
// \mem|data~1353  = (\b~combout [2] & ((\mem|data~1352  & (\mem|data~491_regout )) # (!\mem|data~1352  & ((C1L437Q))))) # (!\b~combout [2] & (((\mem|data~1352 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~491_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1352 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1353 ),
	.regout(\mem|data~427_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~427 .lut_mask = "dda0";
defparam \mem|data~427 .operation_mode = "normal";
defparam \mem|data~427 .output_mode = "comb_only";
defparam \mem|data~427 .register_cascade_mode = "off";
defparam \mem|data~427 .sum_lutc_input = "qfbk";
defparam \mem|data~427 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxv_lcell \mem|data~507 (
// Equation(s):
// \mem|data~507_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~507_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~507 .lut_mask = "0000";
defparam \mem|data~507 .operation_mode = "normal";
defparam \mem|data~507 .output_mode = "reg_only";
defparam \mem|data~507 .register_cascade_mode = "off";
defparam \mem|data~507 .sum_lutc_input = "datac";
defparam \mem|data~507 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxv_lcell \mem|data~411 (
// Equation(s):
// \mem|data~411_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~411_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~411 .lut_mask = "ff00";
defparam \mem|data~411 .operation_mode = "normal";
defparam \mem|data~411 .output_mode = "reg_only";
defparam \mem|data~411 .register_cascade_mode = "off";
defparam \mem|data~411 .sum_lutc_input = "datac";
defparam \mem|data~411 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \mem|data~475 (
// Equation(s):
// \mem|data~1359  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L485Q)) # (!\b~combout [3] & ((\mem|data~411_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~411_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1359 ),
	.regout(\mem|data~475_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~475 .lut_mask = "d9c8";
defparam \mem|data~475 .operation_mode = "normal";
defparam \mem|data~475 .output_mode = "comb_only";
defparam \mem|data~475 .register_cascade_mode = "off";
defparam \mem|data~475 .sum_lutc_input = "qfbk";
defparam \mem|data~475 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \mem|data~443 (
// Equation(s):
// \mem|data~1360  = (\b~combout [2] & ((\mem|data~1359  & (\mem|data~507_regout )) # (!\mem|data~1359  & ((C1L453Q))))) # (!\b~combout [2] & (((\mem|data~1359 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~507_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1359 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1360 ),
	.regout(\mem|data~443_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~443 .lut_mask = "dda0";
defparam \mem|data~443 .operation_mode = "normal";
defparam \mem|data~443 .output_mode = "comb_only";
defparam \mem|data~443 .register_cascade_mode = "off";
defparam \mem|data~443 .sum_lutc_input = "qfbk";
defparam \mem|data~443 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxv_lcell \mem|data~499 (
// Equation(s):
// \mem|data~499_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~499_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~499 .lut_mask = "0000";
defparam \mem|data~499 .operation_mode = "normal";
defparam \mem|data~499 .output_mode = "reg_only";
defparam \mem|data~499 .register_cascade_mode = "off";
defparam \mem|data~499 .sum_lutc_input = "datac";
defparam \mem|data~499 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxv_lcell \mem|data~403 (
// Equation(s):
// \mem|data~403_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~403_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~403 .lut_mask = "0000";
defparam \mem|data~403 .operation_mode = "normal";
defparam \mem|data~403 .output_mode = "reg_only";
defparam \mem|data~403 .register_cascade_mode = "off";
defparam \mem|data~403 .sum_lutc_input = "datac";
defparam \mem|data~403 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxv_lcell \mem|data~435 (
// Equation(s):
// \mem|data~1354  = (\b~combout [2] & ((\b~combout [3]) # ((C1L445Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~403_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~403_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1354 ),
	.regout(\mem|data~435_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~435 .lut_mask = "b9a8";
defparam \mem|data~435 .operation_mode = "normal";
defparam \mem|data~435 .output_mode = "comb_only";
defparam \mem|data~435 .register_cascade_mode = "off";
defparam \mem|data~435 .sum_lutc_input = "qfbk";
defparam \mem|data~435 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxv_lcell \mem|data~467 (
// Equation(s):
// \mem|data~1355  = (\b~combout [3] & ((\mem|data~1354  & (\mem|data~499_regout )) # (!\mem|data~1354  & ((C1L477Q))))) # (!\b~combout [3] & (((\mem|data~1354 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~499_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1354 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1355 ),
	.regout(\mem|data~467_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~467 .lut_mask = "dda0";
defparam \mem|data~467 .operation_mode = "normal";
defparam \mem|data~467 .output_mode = "comb_only";
defparam \mem|data~467 .register_cascade_mode = "off";
defparam \mem|data~467 .sum_lutc_input = "qfbk";
defparam \mem|data~467 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y12_N0
maxv_lcell \mem|data~483 (
// Equation(s):
// \mem|data~483_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~483_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~483 .lut_mask = "0000";
defparam \mem|data~483 .operation_mode = "normal";
defparam \mem|data~483 .output_mode = "reg_only";
defparam \mem|data~483 .register_cascade_mode = "off";
defparam \mem|data~483 .sum_lutc_input = "datac";
defparam \mem|data~483 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \mem|data~387 (
// Equation(s):
// \mem|data~387_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~387_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~387 .lut_mask = "ff00";
defparam \mem|data~387 .operation_mode = "normal";
defparam \mem|data~387 .output_mode = "reg_only";
defparam \mem|data~387 .register_cascade_mode = "off";
defparam \mem|data~387 .sum_lutc_input = "datac";
defparam \mem|data~387 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxv_lcell \mem|data~419 (
// Equation(s):
// \mem|data~1356  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L429Q)) # (!\b~combout [2] & ((\mem|data~387_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~387_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1356 ),
	.regout(\mem|data~419_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~419 .lut_mask = "d9c8";
defparam \mem|data~419 .operation_mode = "normal";
defparam \mem|data~419 .output_mode = "comb_only";
defparam \mem|data~419 .register_cascade_mode = "off";
defparam \mem|data~419 .sum_lutc_input = "qfbk";
defparam \mem|data~419 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxv_lcell \mem|data~451 (
// Equation(s):
// \mem|data~1357  = (\b~combout [3] & ((\mem|data~1356  & (\mem|data~483_regout )) # (!\mem|data~1356  & ((C1L461Q))))) # (!\b~combout [3] & (((\mem|data~1356 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~483_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1356 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1357 ),
	.regout(\mem|data~451_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~451 .lut_mask = "bbc0";
defparam \mem|data~451 .operation_mode = "normal";
defparam \mem|data~451 .output_mode = "comb_only";
defparam \mem|data~451 .register_cascade_mode = "off";
defparam \mem|data~451 .sum_lutc_input = "qfbk";
defparam \mem|data~451 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxv_lcell \mem|data~1358 (
// Equation(s):
// \mem|data~1358_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1355 )))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~1357 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1355 ),
	.datad(\mem|data~1357 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1358_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1358 .lut_mask = "b9a8";
defparam \mem|data~1358 .operation_mode = "normal";
defparam \mem|data~1358 .output_mode = "comb_only";
defparam \mem|data~1358 .register_cascade_mode = "off";
defparam \mem|data~1358 .sum_lutc_input = "datac";
defparam \mem|data~1358 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \mem|data~1361 (
// Equation(s):
// \mem|data~1361_combout  = (\b~combout [0] & ((\mem|data~1358_combout  & ((\mem|data~1360 ))) # (!\mem|data~1358_combout  & (\mem|data~1353 )))) # (!\b~combout [0] & (((\mem|data~1358_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1353 ),
	.datab(\mem|data~1360 ),
	.datac(\b~combout [0]),
	.datad(\mem|data~1358_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1361_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1361 .lut_mask = "cfa0";
defparam \mem|data~1361 .operation_mode = "normal";
defparam \mem|data~1361 .output_mode = "comb_only";
defparam \mem|data~1361 .register_cascade_mode = "off";
defparam \mem|data~1361 .sum_lutc_input = "datac";
defparam \mem|data~1361 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N2
maxv_lcell \mem|data~379 (
// Equation(s):
// \mem|data~379_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~379_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~379 .lut_mask = "ff00";
defparam \mem|data~379 .operation_mode = "normal";
defparam \mem|data~379 .output_mode = "reg_only";
defparam \mem|data~379 .register_cascade_mode = "off";
defparam \mem|data~379 .sum_lutc_input = "datac";
defparam \mem|data~379 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N1
maxv_lcell \mem|data~355 (
// Equation(s):
// \mem|data~355_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~355_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~355 .lut_mask = "ff00";
defparam \mem|data~355 .operation_mode = "normal";
defparam \mem|data~355 .output_mode = "reg_only";
defparam \mem|data~355 .register_cascade_mode = "off";
defparam \mem|data~355 .sum_lutc_input = "datac";
defparam \mem|data~355 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N6
maxv_lcell \mem|data~363 (
// Equation(s):
// \mem|data~1328  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L373Q)) # (!\b~combout [0] & ((\mem|data~355_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~355_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1328 ),
	.regout(\mem|data~363_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~363 .lut_mask = "d9c8";
defparam \mem|data~363 .operation_mode = "normal";
defparam \mem|data~363 .output_mode = "comb_only";
defparam \mem|data~363 .register_cascade_mode = "off";
defparam \mem|data~363 .sum_lutc_input = "qfbk";
defparam \mem|data~363 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N7
maxv_lcell \mem|data~371 (
// Equation(s):
// \mem|data~1329  = (\b~combout [1] & ((\mem|data~1328  & (\mem|data~379_regout )) # (!\mem|data~1328  & ((C1L381Q))))) # (!\b~combout [1] & (((\mem|data~1328 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~379_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1328 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1329 ),
	.regout(\mem|data~371_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~371 .lut_mask = "dda0";
defparam \mem|data~371 .operation_mode = "normal";
defparam \mem|data~371 .output_mode = "comb_only";
defparam \mem|data~371 .register_cascade_mode = "off";
defparam \mem|data~371 .sum_lutc_input = "qfbk";
defparam \mem|data~371 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N0
maxv_lcell \mem|data~315 (
// Equation(s):
// \mem|data~315_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~315_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~315 .lut_mask = "0000";
defparam \mem|data~315 .operation_mode = "normal";
defparam \mem|data~315 .output_mode = "reg_only";
defparam \mem|data~315 .register_cascade_mode = "off";
defparam \mem|data~315 .sum_lutc_input = "datac";
defparam \mem|data~315 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N1
maxv_lcell \mem|data~291 (
// Equation(s):
// \mem|data~291_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~291_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~291 .lut_mask = "0000";
defparam \mem|data~291 .operation_mode = "normal";
defparam \mem|data~291 .output_mode = "reg_only";
defparam \mem|data~291 .register_cascade_mode = "off";
defparam \mem|data~291 .sum_lutc_input = "datac";
defparam \mem|data~291 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N8
maxv_lcell \mem|data~299 (
// Equation(s):
// \mem|data~1321  = (\b~combout [0] & ((\b~combout [1]) # ((C1L309Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~291_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~291_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1321 ),
	.regout(\mem|data~299_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~299 .lut_mask = "b9a8";
defparam \mem|data~299 .operation_mode = "normal";
defparam \mem|data~299 .output_mode = "comb_only";
defparam \mem|data~299 .register_cascade_mode = "off";
defparam \mem|data~299 .sum_lutc_input = "qfbk";
defparam \mem|data~299 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N9
maxv_lcell \mem|data~307 (
// Equation(s):
// \mem|data~1322  = (\b~combout [1] & ((\mem|data~1321  & (\mem|data~315_regout )) # (!\mem|data~1321  & ((C1L317Q))))) # (!\b~combout [1] & (((\mem|data~1321 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~315_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1321 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1322 ),
	.regout(\mem|data~307_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~307 .lut_mask = "bbc0";
defparam \mem|data~307 .operation_mode = "normal";
defparam \mem|data~307 .output_mode = "comb_only";
defparam \mem|data~307 .register_cascade_mode = "off";
defparam \mem|data~307 .sum_lutc_input = "qfbk";
defparam \mem|data~307 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N7
maxv_lcell \mem|data~347 (
// Equation(s):
// \mem|data~347_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~347_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~347 .lut_mask = "ff00";
defparam \mem|data~347 .operation_mode = "normal";
defparam \mem|data~347 .output_mode = "reg_only";
defparam \mem|data~347 .register_cascade_mode = "off";
defparam \mem|data~347 .sum_lutc_input = "datac";
defparam \mem|data~347 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N6
maxv_lcell \mem|data~323 (
// Equation(s):
// \mem|data~323_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~323_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~323 .lut_mask = "0000";
defparam \mem|data~323 .operation_mode = "normal";
defparam \mem|data~323 .output_mode = "reg_only";
defparam \mem|data~323 .register_cascade_mode = "off";
defparam \mem|data~323 .sum_lutc_input = "datac";
defparam \mem|data~323 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxv_lcell \mem|data~339 (
// Equation(s):
// \mem|data~1323  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L349Q)) # (!\b~combout [1] & ((\mem|data~323_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~323_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1323 ),
	.regout(\mem|data~339_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~339 .lut_mask = "d9c8";
defparam \mem|data~339 .operation_mode = "normal";
defparam \mem|data~339 .output_mode = "comb_only";
defparam \mem|data~339 .register_cascade_mode = "off";
defparam \mem|data~339 .sum_lutc_input = "qfbk";
defparam \mem|data~339 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxv_lcell \mem|data~331 (
// Equation(s):
// \mem|data~1324  = (\b~combout [0] & ((\mem|data~1323  & (\mem|data~347_regout )) # (!\mem|data~1323  & ((C1L341Q))))) # (!\b~combout [0] & (((\mem|data~1323 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~347_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1323 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1324 ),
	.regout(\mem|data~331_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~331 .lut_mask = "bbc0";
defparam \mem|data~331 .operation_mode = "normal";
defparam \mem|data~331 .output_mode = "comb_only";
defparam \mem|data~331 .register_cascade_mode = "off";
defparam \mem|data~331 .sum_lutc_input = "qfbk";
defparam \mem|data~331 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N9
maxv_lcell \mem|data~283 (
// Equation(s):
// \mem|data~283_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~283_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~283 .lut_mask = "0000";
defparam \mem|data~283 .operation_mode = "normal";
defparam \mem|data~283 .output_mode = "reg_only";
defparam \mem|data~283 .register_cascade_mode = "off";
defparam \mem|data~283 .sum_lutc_input = "datac";
defparam \mem|data~283 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N9
maxv_lcell \mem|data~259 (
// Equation(s):
// \mem|data~259_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~259_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~259 .lut_mask = "0000";
defparam \mem|data~259 .operation_mode = "normal";
defparam \mem|data~259 .output_mode = "reg_only";
defparam \mem|data~259 .register_cascade_mode = "off";
defparam \mem|data~259 .sum_lutc_input = "datac";
defparam \mem|data~259 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \mem|data~275 (
// Equation(s):
// \mem|data~1325  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L285Q)) # (!\b~combout [1] & ((\mem|data~259_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~259_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1325 ),
	.regout(\mem|data~275_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~275 .lut_mask = "d9c8";
defparam \mem|data~275 .operation_mode = "normal";
defparam \mem|data~275 .output_mode = "comb_only";
defparam \mem|data~275 .register_cascade_mode = "off";
defparam \mem|data~275 .sum_lutc_input = "qfbk";
defparam \mem|data~275 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \mem|data~267 (
// Equation(s):
// \mem|data~1326  = (\b~combout [0] & ((\mem|data~1325  & (\mem|data~283_regout )) # (!\mem|data~1325  & ((C1L277Q))))) # (!\b~combout [0] & (((\mem|data~1325 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~283_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1325 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1326 ),
	.regout(\mem|data~267_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~267 .lut_mask = "bbc0";
defparam \mem|data~267 .operation_mode = "normal";
defparam \mem|data~267 .output_mode = "comb_only";
defparam \mem|data~267 .register_cascade_mode = "off";
defparam \mem|data~267 .sum_lutc_input = "qfbk";
defparam \mem|data~267 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \mem|data~1327 (
// Equation(s):
// \mem|data~1327_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1324 )))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~1326 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1324 ),
	.datad(\mem|data~1326 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1327_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1327 .lut_mask = "b9a8";
defparam \mem|data~1327 .operation_mode = "normal";
defparam \mem|data~1327 .output_mode = "comb_only";
defparam \mem|data~1327 .register_cascade_mode = "off";
defparam \mem|data~1327 .sum_lutc_input = "datac";
defparam \mem|data~1327 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \mem|data~1330 (
// Equation(s):
// \mem|data~1330_combout  = (\b~combout [2] & ((\mem|data~1327_combout  & (\mem|data~1329 )) # (!\mem|data~1327_combout  & ((\mem|data~1322 ))))) # (!\b~combout [2] & (((\mem|data~1327_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1329 ),
	.datac(\mem|data~1322 ),
	.datad(\mem|data~1327_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1330_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1330 .lut_mask = "dda0";
defparam \mem|data~1330 .operation_mode = "normal";
defparam \mem|data~1330 .output_mode = "comb_only";
defparam \mem|data~1330 .register_cascade_mode = "off";
defparam \mem|data~1330 .sum_lutc_input = "datac";
defparam \mem|data~1330 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N2
maxv_lcell \mem|data~243 (
// Equation(s):
// \mem|data~243_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~243_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~243 .lut_mask = "0000";
defparam \mem|data~243 .operation_mode = "normal";
defparam \mem|data~243 .output_mode = "reg_only";
defparam \mem|data~243 .register_cascade_mode = "off";
defparam \mem|data~243 .sum_lutc_input = "datac";
defparam \mem|data~243 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N0
maxv_lcell \mem|data~147 (
// Equation(s):
// \mem|data~147_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~147_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~147 .lut_mask = "0000";
defparam \mem|data~147 .operation_mode = "normal";
defparam \mem|data~147 .output_mode = "reg_only";
defparam \mem|data~147 .register_cascade_mode = "off";
defparam \mem|data~147 .sum_lutc_input = "datac";
defparam \mem|data~147 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N1
maxv_lcell \mem|data~211 (
// Equation(s):
// \mem|data~1331  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L221Q)) # (!\b~combout [3] & ((\mem|data~147_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~147_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1331 ),
	.regout(\mem|data~211_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~211 .lut_mask = "d9c8";
defparam \mem|data~211 .operation_mode = "normal";
defparam \mem|data~211 .output_mode = "comb_only";
defparam \mem|data~211 .register_cascade_mode = "off";
defparam \mem|data~211 .sum_lutc_input = "qfbk";
defparam \mem|data~211 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N6
maxv_lcell \mem|data~179 (
// Equation(s):
// \mem|data~1332  = (\b~combout [2] & ((\mem|data~1331  & (\mem|data~243_regout )) # (!\mem|data~1331  & ((C1L189Q))))) # (!\b~combout [2] & (((\mem|data~1331 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~243_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1331 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1332 ),
	.regout(\mem|data~179_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~179 .lut_mask = "dda0";
defparam \mem|data~179 .operation_mode = "normal";
defparam \mem|data~179 .output_mode = "comb_only";
defparam \mem|data~179 .register_cascade_mode = "off";
defparam \mem|data~179 .sum_lutc_input = "qfbk";
defparam \mem|data~179 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxv_lcell \mem|data~251 (
// Equation(s):
// \mem|data~251_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~251_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~251 .lut_mask = "0000";
defparam \mem|data~251 .operation_mode = "normal";
defparam \mem|data~251 .output_mode = "reg_only";
defparam \mem|data~251 .register_cascade_mode = "off";
defparam \mem|data~251 .sum_lutc_input = "datac";
defparam \mem|data~251 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxv_lcell \mem|data~155 (
// Equation(s):
// \mem|data~155_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~155_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~155 .lut_mask = "0000";
defparam \mem|data~155 .operation_mode = "normal";
defparam \mem|data~155 .output_mode = "reg_only";
defparam \mem|data~155 .register_cascade_mode = "off";
defparam \mem|data~155 .sum_lutc_input = "datac";
defparam \mem|data~155 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxv_lcell \mem|data~187 (
// Equation(s):
// \mem|data~1338  = (\b~combout [2] & ((\b~combout [3]) # ((C1L197Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~155_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~155_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1338 ),
	.regout(\mem|data~187_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~187 .lut_mask = "b9a8";
defparam \mem|data~187 .operation_mode = "normal";
defparam \mem|data~187 .output_mode = "comb_only";
defparam \mem|data~187 .register_cascade_mode = "off";
defparam \mem|data~187 .sum_lutc_input = "qfbk";
defparam \mem|data~187 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxv_lcell \mem|data~219 (
// Equation(s):
// \mem|data~1339  = (\b~combout [3] & ((\mem|data~1338  & (\mem|data~251_regout )) # (!\mem|data~1338  & ((C1L229Q))))) # (!\b~combout [3] & (((\mem|data~1338 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~251_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1338 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1339 ),
	.regout(\mem|data~219_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~219 .lut_mask = "dda0";
defparam \mem|data~219 .operation_mode = "normal";
defparam \mem|data~219 .output_mode = "comb_only";
defparam \mem|data~219 .register_cascade_mode = "off";
defparam \mem|data~219 .sum_lutc_input = "qfbk";
defparam \mem|data~219 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \mem|data~235 (
// Equation(s):
// \mem|data~235_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~235_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~235 .lut_mask = "0000";
defparam \mem|data~235 .operation_mode = "normal";
defparam \mem|data~235 .output_mode = "reg_only";
defparam \mem|data~235 .register_cascade_mode = "off";
defparam \mem|data~235 .sum_lutc_input = "datac";
defparam \mem|data~235 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \mem|data~139 (
// Equation(s):
// \mem|data~139_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~139_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~139 .lut_mask = "0000";
defparam \mem|data~139 .operation_mode = "normal";
defparam \mem|data~139 .output_mode = "reg_only";
defparam \mem|data~139 .register_cascade_mode = "off";
defparam \mem|data~139 .sum_lutc_input = "datac";
defparam \mem|data~139 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \mem|data~171 (
// Equation(s):
// \mem|data~1333  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L181Q)) # (!\b~combout [2] & ((\mem|data~139_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~139_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1333 ),
	.regout(\mem|data~171_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~171 .lut_mask = "d9c8";
defparam \mem|data~171 .operation_mode = "normal";
defparam \mem|data~171 .output_mode = "comb_only";
defparam \mem|data~171 .register_cascade_mode = "off";
defparam \mem|data~171 .sum_lutc_input = "qfbk";
defparam \mem|data~171 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \mem|data~203 (
// Equation(s):
// \mem|data~1334  = (\b~combout [3] & ((\mem|data~1333  & (\mem|data~235_regout )) # (!\mem|data~1333  & ((C1L213Q))))) # (!\b~combout [3] & (((\mem|data~1333 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~235_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1333 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1334 ),
	.regout(\mem|data~203_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~203 .lut_mask = "bbc0";
defparam \mem|data~203 .operation_mode = "normal";
defparam \mem|data~203 .output_mode = "comb_only";
defparam \mem|data~203 .register_cascade_mode = "off";
defparam \mem|data~203 .sum_lutc_input = "qfbk";
defparam \mem|data~203 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \mem|data~227 (
// Equation(s):
// \mem|data~227_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~227_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~227 .lut_mask = "0000";
defparam \mem|data~227 .operation_mode = "normal";
defparam \mem|data~227 .output_mode = "reg_only";
defparam \mem|data~227 .register_cascade_mode = "off";
defparam \mem|data~227 .sum_lutc_input = "datac";
defparam \mem|data~227 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \mem|data~131 (
// Equation(s):
// \mem|data~131_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~131_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~131 .lut_mask = "ff00";
defparam \mem|data~131 .operation_mode = "normal";
defparam \mem|data~131 .output_mode = "reg_only";
defparam \mem|data~131 .register_cascade_mode = "off";
defparam \mem|data~131 .sum_lutc_input = "datac";
defparam \mem|data~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \mem|data~195 (
// Equation(s):
// \mem|data~1335  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L205Q)) # (!\b~combout [3] & ((\mem|data~131_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~131_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1335 ),
	.regout(\mem|data~195_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~195 .lut_mask = "d9c8";
defparam \mem|data~195 .operation_mode = "normal";
defparam \mem|data~195 .output_mode = "comb_only";
defparam \mem|data~195 .register_cascade_mode = "off";
defparam \mem|data~195 .sum_lutc_input = "qfbk";
defparam \mem|data~195 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \mem|data~163 (
// Equation(s):
// \mem|data~1336  = (\b~combout [2] & ((\mem|data~1335  & (\mem|data~227_regout )) # (!\mem|data~1335  & ((C1L173Q))))) # (!\b~combout [2] & (((\mem|data~1335 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~227_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1335 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1336 ),
	.regout(\mem|data~163_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~163 .lut_mask = "dda0";
defparam \mem|data~163 .operation_mode = "normal";
defparam \mem|data~163 .output_mode = "comb_only";
defparam \mem|data~163 .register_cascade_mode = "off";
defparam \mem|data~163 .sum_lutc_input = "qfbk";
defparam \mem|data~163 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \mem|data~1337 (
// Equation(s):
// \mem|data~1337_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1334 )))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~1336 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1334 ),
	.datad(\mem|data~1336 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1337_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1337 .lut_mask = "b9a8";
defparam \mem|data~1337 .operation_mode = "normal";
defparam \mem|data~1337 .output_mode = "comb_only";
defparam \mem|data~1337 .register_cascade_mode = "off";
defparam \mem|data~1337 .sum_lutc_input = "datac";
defparam \mem|data~1337 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \mem|data~1340 (
// Equation(s):
// \mem|data~1340_combout  = (\b~combout [1] & ((\mem|data~1337_combout  & ((\mem|data~1339 ))) # (!\mem|data~1337_combout  & (\mem|data~1332 )))) # (!\b~combout [1] & (((\mem|data~1337_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1332 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1339 ),
	.datad(\mem|data~1337_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1340_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1340 .lut_mask = "f388";
defparam \mem|data~1340 .operation_mode = "normal";
defparam \mem|data~1340 .output_mode = "comb_only";
defparam \mem|data~1340 .register_cascade_mode = "off";
defparam \mem|data~1340 .sum_lutc_input = "datac";
defparam \mem|data~1340 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \mem|data~91 (
// Equation(s):
// \mem|data~91_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~91_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~91 .lut_mask = "0000";
defparam \mem|data~91 .operation_mode = "normal";
defparam \mem|data~91 .output_mode = "reg_only";
defparam \mem|data~91 .register_cascade_mode = "off";
defparam \mem|data~91 .sum_lutc_input = "datac";
defparam \mem|data~91 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxv_lcell \mem|data~67 (
// Equation(s):
// \mem|data~67_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~67_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~67 .lut_mask = "ff00";
defparam \mem|data~67 .operation_mode = "normal";
defparam \mem|data~67 .output_mode = "reg_only";
defparam \mem|data~67 .register_cascade_mode = "off";
defparam \mem|data~67 .sum_lutc_input = "datac";
defparam \mem|data~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \mem|data~75 (
// Equation(s):
// \mem|data~1341  = (\b~combout [0] & ((\b~combout [1]) # ((C1L85Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~67_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~67_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1341 ),
	.regout(\mem|data~75_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~75 .lut_mask = "b9a8";
defparam \mem|data~75 .operation_mode = "normal";
defparam \mem|data~75 .output_mode = "comb_only";
defparam \mem|data~75 .register_cascade_mode = "off";
defparam \mem|data~75 .sum_lutc_input = "qfbk";
defparam \mem|data~75 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \mem|data~83 (
// Equation(s):
// \mem|data~1342  = (\b~combout [1] & ((\mem|data~1341  & (\mem|data~91_regout )) # (!\mem|data~1341  & ((C1L93Q))))) # (!\b~combout [1] & (((\mem|data~1341 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~91_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1341 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1342 ),
	.regout(\mem|data~83_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~83 .lut_mask = "bbc0";
defparam \mem|data~83 .operation_mode = "normal";
defparam \mem|data~83 .output_mode = "comb_only";
defparam \mem|data~83 .register_cascade_mode = "off";
defparam \mem|data~83 .sum_lutc_input = "qfbk";
defparam \mem|data~83 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \mem|data~123 (
// Equation(s):
// \mem|data~123_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~123_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~123 .lut_mask = "0000";
defparam \mem|data~123 .operation_mode = "normal";
defparam \mem|data~123 .output_mode = "reg_only";
defparam \mem|data~123 .register_cascade_mode = "off";
defparam \mem|data~123 .sum_lutc_input = "datac";
defparam \mem|data~123 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxv_lcell \mem|data~99 (
// Equation(s):
// \mem|data~99_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~99_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~99 .lut_mask = "ff00";
defparam \mem|data~99 .operation_mode = "normal";
defparam \mem|data~99 .output_mode = "reg_only";
defparam \mem|data~99 .register_cascade_mode = "off";
defparam \mem|data~99 .sum_lutc_input = "datac";
defparam \mem|data~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxv_lcell \mem|data~115 (
// Equation(s):
// \mem|data~1348  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L125Q)) # (!\b~combout [1] & ((\mem|data~99_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~99_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1348 ),
	.regout(\mem|data~115_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~115 .lut_mask = "d9c8";
defparam \mem|data~115 .operation_mode = "normal";
defparam \mem|data~115 .output_mode = "comb_only";
defparam \mem|data~115 .register_cascade_mode = "off";
defparam \mem|data~115 .sum_lutc_input = "qfbk";
defparam \mem|data~115 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \mem|data~107 (
// Equation(s):
// \mem|data~1349  = (\b~combout [0] & ((\mem|data~1348  & (\mem|data~123_regout )) # (!\mem|data~1348  & ((C1L117Q))))) # (!\b~combout [0] & (((\mem|data~1348 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~123_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1348 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1349 ),
	.regout(\mem|data~107_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~107 .lut_mask = "bbc0";
defparam \mem|data~107 .operation_mode = "normal";
defparam \mem|data~107 .output_mode = "comb_only";
defparam \mem|data~107 .register_cascade_mode = "off";
defparam \mem|data~107 .sum_lutc_input = "qfbk";
defparam \mem|data~107 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N4
maxv_lcell \mem|data~27 (
// Equation(s):
// \mem|data~27_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~27_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~27 .lut_mask = "0000";
defparam \mem|data~27 .operation_mode = "normal";
defparam \mem|data~27 .output_mode = "reg_only";
defparam \mem|data~27 .register_cascade_mode = "off";
defparam \mem|data~27 .sum_lutc_input = "datac";
defparam \mem|data~27 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N0
maxv_lcell \mem|data~3 (
// Equation(s):
// \mem|data~3_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~3_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~3 .lut_mask = "0000";
defparam \mem|data~3 .operation_mode = "normal";
defparam \mem|data~3 .output_mode = "reg_only";
defparam \mem|data~3 .register_cascade_mode = "off";
defparam \mem|data~3 .sum_lutc_input = "datac";
defparam \mem|data~3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N4
maxv_lcell \mem|data~11 (
// Equation(s):
// \mem|data~1345  = (\b~combout [0] & ((\b~combout [1]) # ((C1L21Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~3_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~3_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1345 ),
	.regout(\mem|data~11_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~11 .lut_mask = "b9a8";
defparam \mem|data~11 .operation_mode = "normal";
defparam \mem|data~11 .output_mode = "comb_only";
defparam \mem|data~11 .register_cascade_mode = "off";
defparam \mem|data~11 .sum_lutc_input = "qfbk";
defparam \mem|data~11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N5
maxv_lcell \mem|data~19 (
// Equation(s):
// \mem|data~1346  = (\b~combout [1] & ((\mem|data~1345  & (\mem|data~27_regout )) # (!\mem|data~1345  & ((C1L29Q))))) # (!\b~combout [1] & (((\mem|data~1345 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~27_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1345 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1346 ),
	.regout(\mem|data~19_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~19 .lut_mask = "dda0";
defparam \mem|data~19 .operation_mode = "normal";
defparam \mem|data~19 .output_mode = "comb_only";
defparam \mem|data~19 .register_cascade_mode = "off";
defparam \mem|data~19 .sum_lutc_input = "qfbk";
defparam \mem|data~19 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxv_lcell \mem|data~59 (
// Equation(s):
// \mem|data~59_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~59_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~59 .lut_mask = "0000";
defparam \mem|data~59 .operation_mode = "normal";
defparam \mem|data~59 .output_mode = "reg_only";
defparam \mem|data~59 .register_cascade_mode = "off";
defparam \mem|data~59 .sum_lutc_input = "datac";
defparam \mem|data~59 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxv_lcell \mem|data~35 (
// Equation(s):
// \mem|data~35_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~35_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~35 .lut_mask = "0000";
defparam \mem|data~35 .operation_mode = "normal";
defparam \mem|data~35 .output_mode = "reg_only";
defparam \mem|data~35 .register_cascade_mode = "off";
defparam \mem|data~35 .sum_lutc_input = "datac";
defparam \mem|data~35 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxv_lcell \mem|data~51 (
// Equation(s):
// \mem|data~1343  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L61Q)) # (!\b~combout [1] & ((\mem|data~35_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~35_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1343 ),
	.regout(\mem|data~51_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~51 .lut_mask = "d9c8";
defparam \mem|data~51 .operation_mode = "normal";
defparam \mem|data~51 .output_mode = "comb_only";
defparam \mem|data~51 .register_cascade_mode = "off";
defparam \mem|data~51 .sum_lutc_input = "qfbk";
defparam \mem|data~51 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxv_lcell \mem|data~43 (
// Equation(s):
// \mem|data~1344  = (\b~combout [0] & ((\mem|data~1343  & (\mem|data~59_regout )) # (!\mem|data~1343  & ((C1L53Q))))) # (!\b~combout [0] & (((\mem|data~1343 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~59_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1343 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1344 ),
	.regout(\mem|data~43_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~43 .lut_mask = "dda0";
defparam \mem|data~43 .operation_mode = "normal";
defparam \mem|data~43 .output_mode = "comb_only";
defparam \mem|data~43 .register_cascade_mode = "off";
defparam \mem|data~43 .sum_lutc_input = "qfbk";
defparam \mem|data~43 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxv_lcell \mem|data~1347 (
// Equation(s):
// \mem|data~1347_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & ((\mem|data~1344 ))) # (!\b~combout [2] & (\mem|data~1346 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1346 ),
	.datad(\mem|data~1344 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1347_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1347 .lut_mask = "dc98";
defparam \mem|data~1347 .operation_mode = "normal";
defparam \mem|data~1347 .output_mode = "comb_only";
defparam \mem|data~1347 .register_cascade_mode = "off";
defparam \mem|data~1347 .sum_lutc_input = "datac";
defparam \mem|data~1347 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \mem|data~1350 (
// Equation(s):
// \mem|data~1350_combout  = (\b~combout [3] & ((\mem|data~1347_combout  & ((\mem|data~1349 ))) # (!\mem|data~1347_combout  & (\mem|data~1342 )))) # (!\b~combout [3] & (((\mem|data~1347_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1342 ),
	.datac(\mem|data~1349 ),
	.datad(\mem|data~1347_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1350_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1350 .lut_mask = "f588";
defparam \mem|data~1350 .operation_mode = "normal";
defparam \mem|data~1350 .output_mode = "comb_only";
defparam \mem|data~1350 .register_cascade_mode = "off";
defparam \mem|data~1350 .sum_lutc_input = "datac";
defparam \mem|data~1350 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \mem|data~1351 (
// Equation(s):
// \mem|data~1351_combout  = (\b~combout [4] & ((\b~combout [5]) # ((\mem|data~1340_combout )))) # (!\b~combout [4] & (!\b~combout [5] & ((\mem|data~1350_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(\mem|data~1340_combout ),
	.datad(\mem|data~1350_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1351_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1351 .lut_mask = "b9a8";
defparam \mem|data~1351 .operation_mode = "normal";
defparam \mem|data~1351 .output_mode = "comb_only";
defparam \mem|data~1351 .register_cascade_mode = "off";
defparam \mem|data~1351 .sum_lutc_input = "datac";
defparam \mem|data~1351 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \mem|data~1362 (
// Equation(s):
// \mem|data~1362_combout  = (\b~combout [5] & ((\mem|data~1351_combout  & (\mem|data~1361_combout )) # (!\mem|data~1351_combout  & ((\mem|data~1330_combout ))))) # (!\b~combout [5] & (((\mem|data~1351_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1361_combout ),
	.datab(\b~combout [5]),
	.datac(\mem|data~1330_combout ),
	.datad(\mem|data~1351_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1362_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1362 .lut_mask = "bbc0";
defparam \mem|data~1362 .operation_mode = "normal";
defparam \mem|data~1362 .output_mode = "comb_only";
defparam \mem|data~1362 .register_cascade_mode = "off";
defparam \mem|data~1362 .sum_lutc_input = "datac";
defparam \mem|data~1362 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxv_lcell \mem|data~1003 (
// Equation(s):
// \mem|data~1003_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1003_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1003 .lut_mask = "ff00";
defparam \mem|data~1003 .operation_mode = "normal";
defparam \mem|data~1003 .output_mode = "reg_only";
defparam \mem|data~1003 .register_cascade_mode = "off";
defparam \mem|data~1003 .sum_lutc_input = "datac";
defparam \mem|data~1003 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxv_lcell \mem|data~907 (
// Equation(s):
// \mem|data~907_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~907_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~907 .lut_mask = "ff00";
defparam \mem|data~907 .operation_mode = "normal";
defparam \mem|data~907 .output_mode = "reg_only";
defparam \mem|data~907 .register_cascade_mode = "off";
defparam \mem|data~907 .sum_lutc_input = "datac";
defparam \mem|data~907 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxv_lcell \mem|data~971 (
// Equation(s):
// \mem|data~1310  = (\b~combout [3] & ((\b~combout [2]) # ((C1L981Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~907_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~907_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1310 ),
	.regout(\mem|data~971_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~971 .lut_mask = "b9a8";
defparam \mem|data~971 .operation_mode = "normal";
defparam \mem|data~971 .output_mode = "comb_only";
defparam \mem|data~971 .register_cascade_mode = "off";
defparam \mem|data~971 .sum_lutc_input = "qfbk";
defparam \mem|data~971 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxv_lcell \mem|data~939 (
// Equation(s):
// \mem|data~1311  = (\mem|data~1310  & ((\mem|data~1003_regout ) # ((!\b~combout [2])))) # (!\mem|data~1310  & (((C1L949Q & \b~combout [2]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1003_regout ),
	.datab(\mem|data~1310 ),
	.datac(\alu|Mux4~3 ),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1311 ),
	.regout(\mem|data~939_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~939 .lut_mask = "b8cc";
defparam \mem|data~939 .operation_mode = "normal";
defparam \mem|data~939 .output_mode = "comb_only";
defparam \mem|data~939 .register_cascade_mode = "off";
defparam \mem|data~939 .sum_lutc_input = "qfbk";
defparam \mem|data~939 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxv_lcell \mem|data~1019 (
// Equation(s):
// \mem|data~1019_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1019_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1019 .lut_mask = "0000";
defparam \mem|data~1019 .operation_mode = "normal";
defparam \mem|data~1019 .output_mode = "reg_only";
defparam \mem|data~1019 .register_cascade_mode = "off";
defparam \mem|data~1019 .sum_lutc_input = "datac";
defparam \mem|data~1019 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxv_lcell \mem|data~923 (
// Equation(s):
// \mem|data~923_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~923_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~923 .lut_mask = "ff00";
defparam \mem|data~923 .operation_mode = "normal";
defparam \mem|data~923 .output_mode = "reg_only";
defparam \mem|data~923 .register_cascade_mode = "off";
defparam \mem|data~923 .sum_lutc_input = "datac";
defparam \mem|data~923 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \mem|data~987 (
// Equation(s):
// \mem|data~1317  = (\b~combout [3] & ((\b~combout [2]) # ((C1L997Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~923_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~923_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1317 ),
	.regout(\mem|data~987_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~987 .lut_mask = "b9a8";
defparam \mem|data~987 .operation_mode = "normal";
defparam \mem|data~987 .output_mode = "comb_only";
defparam \mem|data~987 .register_cascade_mode = "off";
defparam \mem|data~987 .sum_lutc_input = "qfbk";
defparam \mem|data~987 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxv_lcell \mem|data~955 (
// Equation(s):
// \mem|data~1318  = (\b~combout [2] & ((\mem|data~1317  & (\mem|data~1019_regout )) # (!\mem|data~1317  & ((C1L965Q))))) # (!\b~combout [2] & (((\mem|data~1317 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1019_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1317 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1318 ),
	.regout(\mem|data~955_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~955 .lut_mask = "bbc0";
defparam \mem|data~955 .operation_mode = "normal";
defparam \mem|data~955 .output_mode = "comb_only";
defparam \mem|data~955 .register_cascade_mode = "off";
defparam \mem|data~955 .sum_lutc_input = "qfbk";
defparam \mem|data~955 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \mem|data~995 (
// Equation(s):
// \mem|data~995_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~995_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~995 .lut_mask = "ff00";
defparam \mem|data~995 .operation_mode = "normal";
defparam \mem|data~995 .output_mode = "reg_only";
defparam \mem|data~995 .register_cascade_mode = "off";
defparam \mem|data~995 .sum_lutc_input = "datac";
defparam \mem|data~995 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \mem|data~899 (
// Equation(s):
// \mem|data~899_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~899_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~899 .lut_mask = "ff00";
defparam \mem|data~899 .operation_mode = "normal";
defparam \mem|data~899 .output_mode = "reg_only";
defparam \mem|data~899 .register_cascade_mode = "off";
defparam \mem|data~899 .sum_lutc_input = "datac";
defparam \mem|data~899 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \mem|data~931 (
// Equation(s):
// \mem|data~1314  = (\b~combout [2] & ((\b~combout [3]) # ((C1L941Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~899_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~899_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1314 ),
	.regout(\mem|data~931_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~931 .lut_mask = "b9a8";
defparam \mem|data~931 .operation_mode = "normal";
defparam \mem|data~931 .output_mode = "comb_only";
defparam \mem|data~931 .register_cascade_mode = "off";
defparam \mem|data~931 .sum_lutc_input = "qfbk";
defparam \mem|data~931 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \mem|data~963 (
// Equation(s):
// \mem|data~1315  = (\b~combout [3] & ((\mem|data~1314  & (\mem|data~995_regout )) # (!\mem|data~1314  & ((C1L973Q))))) # (!\b~combout [3] & (((\mem|data~1314 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~995_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1314 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1315 ),
	.regout(\mem|data~963_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~963 .lut_mask = "dda0";
defparam \mem|data~963 .operation_mode = "normal";
defparam \mem|data~963 .output_mode = "comb_only";
defparam \mem|data~963 .register_cascade_mode = "off";
defparam \mem|data~963 .sum_lutc_input = "qfbk";
defparam \mem|data~963 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \mem|data~1011 (
// Equation(s):
// \mem|data~1011_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1011_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1011 .lut_mask = "0000";
defparam \mem|data~1011 .operation_mode = "normal";
defparam \mem|data~1011 .output_mode = "reg_only";
defparam \mem|data~1011 .register_cascade_mode = "off";
defparam \mem|data~1011 .sum_lutc_input = "datac";
defparam \mem|data~1011 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \mem|data~915 (
// Equation(s):
// \mem|data~915_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~915_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~915 .lut_mask = "0000";
defparam \mem|data~915 .operation_mode = "normal";
defparam \mem|data~915 .output_mode = "reg_only";
defparam \mem|data~915 .register_cascade_mode = "off";
defparam \mem|data~915 .sum_lutc_input = "datac";
defparam \mem|data~915 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \mem|data~947 (
// Equation(s):
// \mem|data~1312  = (\b~combout [2] & (((C1L957Q) # (\b~combout [3])))) # (!\b~combout [2] & (\mem|data~915_regout  & ((!\b~combout [3]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~915_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1312 ),
	.regout(\mem|data~947_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~947 .lut_mask = "aae4";
defparam \mem|data~947 .operation_mode = "normal";
defparam \mem|data~947 .output_mode = "comb_only";
defparam \mem|data~947 .register_cascade_mode = "off";
defparam \mem|data~947 .sum_lutc_input = "qfbk";
defparam \mem|data~947 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \mem|data~979 (
// Equation(s):
// \mem|data~1313  = (\mem|data~1312  & ((\mem|data~1011_regout ) # ((!\b~combout [3])))) # (!\mem|data~1312  & (((C1L989Q & \b~combout [3]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1011_regout ),
	.datab(\mem|data~1312 ),
	.datac(\alu|Mux4~3 ),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1313 ),
	.regout(\mem|data~979_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~979 .lut_mask = "b8cc";
defparam \mem|data~979 .operation_mode = "normal";
defparam \mem|data~979 .output_mode = "comb_only";
defparam \mem|data~979 .register_cascade_mode = "off";
defparam \mem|data~979 .sum_lutc_input = "qfbk";
defparam \mem|data~979 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \mem|data~1316 (
// Equation(s):
// \mem|data~1316_combout  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & ((\mem|data~1313 ))) # (!\b~combout [1] & (\mem|data~1315 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1315 ),
	.datad(\mem|data~1313 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1316_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1316 .lut_mask = "dc98";
defparam \mem|data~1316 .operation_mode = "normal";
defparam \mem|data~1316 .output_mode = "comb_only";
defparam \mem|data~1316 .register_cascade_mode = "off";
defparam \mem|data~1316 .sum_lutc_input = "datac";
defparam \mem|data~1316 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \mem|data~1319 (
// Equation(s):
// \mem|data~1319_combout  = (\b~combout [0] & ((\mem|data~1316_combout  & ((\mem|data~1318 ))) # (!\mem|data~1316_combout  & (\mem|data~1311 )))) # (!\b~combout [0] & (((\mem|data~1316_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1311 ),
	.datac(\mem|data~1318 ),
	.datad(\mem|data~1316_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1319_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1319 .lut_mask = "f588";
defparam \mem|data~1319 .operation_mode = "normal";
defparam \mem|data~1319 .output_mode = "comb_only";
defparam \mem|data~1319 .register_cascade_mode = "off";
defparam \mem|data~1319 .sum_lutc_input = "datac";
defparam \mem|data~1319 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxv_lcell \mem|data~827 (
// Equation(s):
// \mem|data~827_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~827_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~827 .lut_mask = "0000";
defparam \mem|data~827 .operation_mode = "normal";
defparam \mem|data~827 .output_mode = "reg_only";
defparam \mem|data~827 .register_cascade_mode = "off";
defparam \mem|data~827 .sum_lutc_input = "datac";
defparam \mem|data~827 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N2
maxv_lcell \mem|data~803 (
// Equation(s):
// \mem|data~803_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~803_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~803 .lut_mask = "0000";
defparam \mem|data~803 .operation_mode = "normal";
defparam \mem|data~803 .output_mode = "reg_only";
defparam \mem|data~803 .register_cascade_mode = "off";
defparam \mem|data~803 .sum_lutc_input = "datac";
defparam \mem|data~803 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxv_lcell \mem|data~811 (
// Equation(s):
// \mem|data~1289  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L821Q)) # (!\b~combout [0] & ((\mem|data~803_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~803_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1289 ),
	.regout(\mem|data~811_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~811 .lut_mask = "d9c8";
defparam \mem|data~811 .operation_mode = "normal";
defparam \mem|data~811 .output_mode = "comb_only";
defparam \mem|data~811 .register_cascade_mode = "off";
defparam \mem|data~811 .sum_lutc_input = "qfbk";
defparam \mem|data~811 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxv_lcell \mem|data~819 (
// Equation(s):
// \mem|data~1290  = (\b~combout [1] & ((\mem|data~1289  & (\mem|data~827_regout )) # (!\mem|data~1289  & ((C1L829Q))))) # (!\b~combout [1] & (((\mem|data~1289 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~827_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1289 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1290 ),
	.regout(\mem|data~819_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~819 .lut_mask = "bbc0";
defparam \mem|data~819 .operation_mode = "normal";
defparam \mem|data~819 .output_mode = "comb_only";
defparam \mem|data~819 .register_cascade_mode = "off";
defparam \mem|data~819 .sum_lutc_input = "qfbk";
defparam \mem|data~819 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N9
maxv_lcell \mem|data~891 (
// Equation(s):
// \mem|data~891_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~891_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~891 .lut_mask = "0000";
defparam \mem|data~891 .operation_mode = "normal";
defparam \mem|data~891 .output_mode = "reg_only";
defparam \mem|data~891 .register_cascade_mode = "off";
defparam \mem|data~891 .sum_lutc_input = "datac";
defparam \mem|data~891 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N8
maxv_lcell \mem|data~867 (
// Equation(s):
// \mem|data~867_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~867_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~867 .lut_mask = "0000";
defparam \mem|data~867 .operation_mode = "normal";
defparam \mem|data~867 .output_mode = "reg_only";
defparam \mem|data~867 .register_cascade_mode = "off";
defparam \mem|data~867 .sum_lutc_input = "datac";
defparam \mem|data~867 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N1
maxv_lcell \mem|data~875 (
// Equation(s):
// \mem|data~1296  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L885Q)) # (!\b~combout [0] & ((\mem|data~867_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~867_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1296 ),
	.regout(\mem|data~875_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~875 .lut_mask = "d9c8";
defparam \mem|data~875 .operation_mode = "normal";
defparam \mem|data~875 .output_mode = "comb_only";
defparam \mem|data~875 .register_cascade_mode = "off";
defparam \mem|data~875 .sum_lutc_input = "qfbk";
defparam \mem|data~875 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N0
maxv_lcell \mem|data~883 (
// Equation(s):
// \mem|data~1297  = (\b~combout [1] & ((\mem|data~1296  & (\mem|data~891_regout )) # (!\mem|data~1296  & ((C1L893Q))))) # (!\b~combout [1] & (((\mem|data~1296 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~891_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1296 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1297 ),
	.regout(\mem|data~883_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~883 .lut_mask = "dda0";
defparam \mem|data~883 .operation_mode = "normal";
defparam \mem|data~883 .output_mode = "comb_only";
defparam \mem|data~883 .register_cascade_mode = "off";
defparam \mem|data~883 .sum_lutc_input = "qfbk";
defparam \mem|data~883 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxv_lcell \mem|data~859 (
// Equation(s):
// \mem|data~859_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~859_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~859 .lut_mask = "0000";
defparam \mem|data~859 .operation_mode = "normal";
defparam \mem|data~859 .output_mode = "reg_only";
defparam \mem|data~859 .register_cascade_mode = "off";
defparam \mem|data~859 .sum_lutc_input = "datac";
defparam \mem|data~859 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxv_lcell \mem|data~835 (
// Equation(s):
// \mem|data~835_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~835_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~835 .lut_mask = "ff00";
defparam \mem|data~835 .operation_mode = "normal";
defparam \mem|data~835 .output_mode = "reg_only";
defparam \mem|data~835 .register_cascade_mode = "off";
defparam \mem|data~835 .sum_lutc_input = "datac";
defparam \mem|data~835 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxv_lcell \mem|data~851 (
// Equation(s):
// \mem|data~1291  = (\b~combout [1] & ((\b~combout [0]) # ((C1L861Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~835_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~835_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1291 ),
	.regout(\mem|data~851_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~851 .lut_mask = "b9a8";
defparam \mem|data~851 .operation_mode = "normal";
defparam \mem|data~851 .output_mode = "comb_only";
defparam \mem|data~851 .register_cascade_mode = "off";
defparam \mem|data~851 .sum_lutc_input = "qfbk";
defparam \mem|data~851 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxv_lcell \mem|data~843 (
// Equation(s):
// \mem|data~1292  = (\b~combout [0] & ((\mem|data~1291  & (\mem|data~859_regout )) # (!\mem|data~1291  & ((C1L853Q))))) # (!\b~combout [0] & (((\mem|data~1291 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~859_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1291 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1292 ),
	.regout(\mem|data~843_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~843 .lut_mask = "bbc0";
defparam \mem|data~843 .operation_mode = "normal";
defparam \mem|data~843 .output_mode = "comb_only";
defparam \mem|data~843 .register_cascade_mode = "off";
defparam \mem|data~843 .sum_lutc_input = "qfbk";
defparam \mem|data~843 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxv_lcell \mem|data~795 (
// Equation(s):
// \mem|data~795_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~795_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~795 .lut_mask = "ff00";
defparam \mem|data~795 .operation_mode = "normal";
defparam \mem|data~795 .output_mode = "reg_only";
defparam \mem|data~795 .register_cascade_mode = "off";
defparam \mem|data~795 .sum_lutc_input = "datac";
defparam \mem|data~795 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxv_lcell \mem|data~771 (
// Equation(s):
// \mem|data~771_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~771_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~771 .lut_mask = "0000";
defparam \mem|data~771 .operation_mode = "normal";
defparam \mem|data~771 .output_mode = "reg_only";
defparam \mem|data~771 .register_cascade_mode = "off";
defparam \mem|data~771 .sum_lutc_input = "datac";
defparam \mem|data~771 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxv_lcell \mem|data~787 (
// Equation(s):
// \mem|data~1293  = (\b~combout [1] & ((\b~combout [0]) # ((C1L797Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~771_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~771_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1293 ),
	.regout(\mem|data~787_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~787 .lut_mask = "b9a8";
defparam \mem|data~787 .operation_mode = "normal";
defparam \mem|data~787 .output_mode = "comb_only";
defparam \mem|data~787 .register_cascade_mode = "off";
defparam \mem|data~787 .sum_lutc_input = "qfbk";
defparam \mem|data~787 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \mem|data~779 (
// Equation(s):
// \mem|data~1294  = (\b~combout [0] & ((\mem|data~1293  & (\mem|data~795_regout )) # (!\mem|data~1293  & ((C1L789Q))))) # (!\b~combout [0] & (((\mem|data~1293 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~795_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1293 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1294 ),
	.regout(\mem|data~779_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~779 .lut_mask = "dda0";
defparam \mem|data~779 .operation_mode = "normal";
defparam \mem|data~779 .output_mode = "comb_only";
defparam \mem|data~779 .register_cascade_mode = "off";
defparam \mem|data~779 .sum_lutc_input = "qfbk";
defparam \mem|data~779 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \mem|data~1295 (
// Equation(s):
// \mem|data~1295_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (\mem|data~1292 )) # (!\b~combout [3] & ((\mem|data~1294 )))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1292 ),
	.datad(\mem|data~1294 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1295_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1295 .lut_mask = "d9c8";
defparam \mem|data~1295 .operation_mode = "normal";
defparam \mem|data~1295 .output_mode = "comb_only";
defparam \mem|data~1295 .register_cascade_mode = "off";
defparam \mem|data~1295 .sum_lutc_input = "datac";
defparam \mem|data~1295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \mem|data~1298 (
// Equation(s):
// \mem|data~1298_combout  = (\b~combout [2] & ((\mem|data~1295_combout  & ((\mem|data~1297 ))) # (!\mem|data~1295_combout  & (\mem|data~1290 )))) # (!\b~combout [2] & (((\mem|data~1295_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1290 ),
	.datac(\mem|data~1297 ),
	.datad(\mem|data~1295_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1298_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1298 .lut_mask = "f588";
defparam \mem|data~1298 .operation_mode = "normal";
defparam \mem|data~1298 .output_mode = "comb_only";
defparam \mem|data~1298 .register_cascade_mode = "off";
defparam \mem|data~1298 .sum_lutc_input = "datac";
defparam \mem|data~1298 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \mem|data~603 (
// Equation(s):
// \mem|data~603_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~603_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~603 .lut_mask = "0000";
defparam \mem|data~603 .operation_mode = "normal";
defparam \mem|data~603 .output_mode = "reg_only";
defparam \mem|data~603 .register_cascade_mode = "off";
defparam \mem|data~603 .sum_lutc_input = "datac";
defparam \mem|data~603 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \mem|data~579 (
// Equation(s):
// \mem|data~579_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~579_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~579 .lut_mask = "ff00";
defparam \mem|data~579 .operation_mode = "normal";
defparam \mem|data~579 .output_mode = "reg_only";
defparam \mem|data~579 .register_cascade_mode = "off";
defparam \mem|data~579 .sum_lutc_input = "datac";
defparam \mem|data~579 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \mem|data~587 (
// Equation(s):
// \mem|data~1299  = (\b~combout [0] & (((C1L597Q) # (\b~combout [1])))) # (!\b~combout [0] & (\mem|data~579_regout  & ((!\b~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~579_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1299 ),
	.regout(\mem|data~587_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~587 .lut_mask = "cce2";
defparam \mem|data~587 .operation_mode = "normal";
defparam \mem|data~587 .output_mode = "comb_only";
defparam \mem|data~587 .register_cascade_mode = "off";
defparam \mem|data~587 .sum_lutc_input = "qfbk";
defparam \mem|data~587 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \mem|data~595 (
// Equation(s):
// \mem|data~1300  = (\b~combout [1] & ((\mem|data~1299  & (\mem|data~603_regout )) # (!\mem|data~1299  & ((C1L605Q))))) # (!\b~combout [1] & (((\mem|data~1299 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~603_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1299 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1300 ),
	.regout(\mem|data~595_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~595 .lut_mask = "bbc0";
defparam \mem|data~595 .operation_mode = "normal";
defparam \mem|data~595 .output_mode = "comb_only";
defparam \mem|data~595 .register_cascade_mode = "off";
defparam \mem|data~595 .sum_lutc_input = "qfbk";
defparam \mem|data~595 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N6
maxv_lcell \mem|data~635 (
// Equation(s):
// \mem|data~635_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~635_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~635 .lut_mask = "0000";
defparam \mem|data~635 .operation_mode = "normal";
defparam \mem|data~635 .output_mode = "reg_only";
defparam \mem|data~635 .register_cascade_mode = "off";
defparam \mem|data~635 .sum_lutc_input = "datac";
defparam \mem|data~635 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N1
maxv_lcell \mem|data~611 (
// Equation(s):
// \mem|data~611_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~611_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~611 .lut_mask = "0000";
defparam \mem|data~611 .operation_mode = "normal";
defparam \mem|data~611 .output_mode = "reg_only";
defparam \mem|data~611 .register_cascade_mode = "off";
defparam \mem|data~611 .sum_lutc_input = "datac";
defparam \mem|data~611 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N4
maxv_lcell \mem|data~627 (
// Equation(s):
// \mem|data~1306  = (\b~combout [1] & ((\b~combout [0]) # ((C1L637Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~611_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~611_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1306 ),
	.regout(\mem|data~627_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~627 .lut_mask = "b9a8";
defparam \mem|data~627 .operation_mode = "normal";
defparam \mem|data~627 .output_mode = "comb_only";
defparam \mem|data~627 .register_cascade_mode = "off";
defparam \mem|data~627 .sum_lutc_input = "qfbk";
defparam \mem|data~627 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N5
maxv_lcell \mem|data~619 (
// Equation(s):
// \mem|data~1307  = (\b~combout [0] & ((\mem|data~1306  & (\mem|data~635_regout )) # (!\mem|data~1306  & ((C1L629Q))))) # (!\b~combout [0] & (((\mem|data~1306 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~635_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1306 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1307 ),
	.regout(\mem|data~619_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~619 .lut_mask = "dda0";
defparam \mem|data~619 .operation_mode = "normal";
defparam \mem|data~619 .output_mode = "comb_only";
defparam \mem|data~619 .register_cascade_mode = "off";
defparam \mem|data~619 .sum_lutc_input = "qfbk";
defparam \mem|data~619 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N3
maxv_lcell \mem|data~539 (
// Equation(s):
// \mem|data~539_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~539_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~539 .lut_mask = "ff00";
defparam \mem|data~539 .operation_mode = "normal";
defparam \mem|data~539 .output_mode = "reg_only";
defparam \mem|data~539 .register_cascade_mode = "off";
defparam \mem|data~539 .sum_lutc_input = "datac";
defparam \mem|data~539 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N1
maxv_lcell \mem|data~515 (
// Equation(s):
// \mem|data~515_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~515_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~515 .lut_mask = "ff00";
defparam \mem|data~515 .operation_mode = "normal";
defparam \mem|data~515 .output_mode = "reg_only";
defparam \mem|data~515 .register_cascade_mode = "off";
defparam \mem|data~515 .sum_lutc_input = "datac";
defparam \mem|data~515 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxv_lcell \mem|data~523 (
// Equation(s):
// \mem|data~1303  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L533Q)) # (!\b~combout [0] & ((\mem|data~515_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~515_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1303 ),
	.regout(\mem|data~523_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~523 .lut_mask = "d9c8";
defparam \mem|data~523 .operation_mode = "normal";
defparam \mem|data~523 .output_mode = "comb_only";
defparam \mem|data~523 .register_cascade_mode = "off";
defparam \mem|data~523 .sum_lutc_input = "qfbk";
defparam \mem|data~523 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxv_lcell \mem|data~531 (
// Equation(s):
// \mem|data~1304  = (\b~combout [1] & ((\mem|data~1303  & (\mem|data~539_regout )) # (!\mem|data~1303  & ((C1L541Q))))) # (!\b~combout [1] & (((\mem|data~1303 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~539_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1303 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1304 ),
	.regout(\mem|data~531_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~531 .lut_mask = "bbc0";
defparam \mem|data~531 .operation_mode = "normal";
defparam \mem|data~531 .output_mode = "comb_only";
defparam \mem|data~531 .register_cascade_mode = "off";
defparam \mem|data~531 .sum_lutc_input = "qfbk";
defparam \mem|data~531 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N1
maxv_lcell \mem|data~571 (
// Equation(s):
// \mem|data~571_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~571_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~571 .lut_mask = "0000";
defparam \mem|data~571 .operation_mode = "normal";
defparam \mem|data~571 .output_mode = "reg_only";
defparam \mem|data~571 .register_cascade_mode = "off";
defparam \mem|data~571 .sum_lutc_input = "datac";
defparam \mem|data~571 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxv_lcell \mem|data~547 (
// Equation(s):
// \mem|data~547_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~547_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~547 .lut_mask = "ff00";
defparam \mem|data~547 .operation_mode = "normal";
defparam \mem|data~547 .output_mode = "reg_only";
defparam \mem|data~547 .register_cascade_mode = "off";
defparam \mem|data~547 .sum_lutc_input = "datac";
defparam \mem|data~547 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxv_lcell \mem|data~563 (
// Equation(s):
// \mem|data~1301  = (\b~combout [1] & ((\b~combout [0]) # ((C1L573Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~547_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~547_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1301 ),
	.regout(\mem|data~563_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~563 .lut_mask = "b9a8";
defparam \mem|data~563 .operation_mode = "normal";
defparam \mem|data~563 .output_mode = "comb_only";
defparam \mem|data~563 .register_cascade_mode = "off";
defparam \mem|data~563 .sum_lutc_input = "qfbk";
defparam \mem|data~563 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxv_lcell \mem|data~555 (
// Equation(s):
// \mem|data~1302  = (\b~combout [0] & ((\mem|data~1301  & (\mem|data~571_regout )) # (!\mem|data~1301  & ((C1L565Q))))) # (!\b~combout [0] & (((\mem|data~1301 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~571_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1301 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1302 ),
	.regout(\mem|data~555_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~555 .lut_mask = "dda0";
defparam \mem|data~555 .operation_mode = "normal";
defparam \mem|data~555 .output_mode = "comb_only";
defparam \mem|data~555 .register_cascade_mode = "off";
defparam \mem|data~555 .sum_lutc_input = "qfbk";
defparam \mem|data~555 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \mem|data~1305 (
// Equation(s):
// \mem|data~1305_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1302 )))) # (!\b~combout [2] & (!\b~combout [3] & (\mem|data~1304 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1304 ),
	.datad(\mem|data~1302 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1305_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1305 .lut_mask = "ba98";
defparam \mem|data~1305 .operation_mode = "normal";
defparam \mem|data~1305 .output_mode = "comb_only";
defparam \mem|data~1305 .register_cascade_mode = "off";
defparam \mem|data~1305 .sum_lutc_input = "datac";
defparam \mem|data~1305 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \mem|data~1308 (
// Equation(s):
// \mem|data~1308_combout  = (\b~combout [3] & ((\mem|data~1305_combout  & ((\mem|data~1307 ))) # (!\mem|data~1305_combout  & (\mem|data~1300 )))) # (!\b~combout [3] & (((\mem|data~1305_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1300 ),
	.datab(\mem|data~1307 ),
	.datac(\b~combout [3]),
	.datad(\mem|data~1305_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1308_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1308 .lut_mask = "cfa0";
defparam \mem|data~1308 .operation_mode = "normal";
defparam \mem|data~1308 .output_mode = "comb_only";
defparam \mem|data~1308 .register_cascade_mode = "off";
defparam \mem|data~1308 .sum_lutc_input = "datac";
defparam \mem|data~1308 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \mem|data~1309 (
// Equation(s):
// \mem|data~1309_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1298_combout )))) # (!\b~combout [5] & (!\b~combout [4] & ((\mem|data~1308_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1298_combout ),
	.datad(\mem|data~1308_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1309_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1309 .lut_mask = "b9a8";
defparam \mem|data~1309 .operation_mode = "normal";
defparam \mem|data~1309 .output_mode = "comb_only";
defparam \mem|data~1309 .register_cascade_mode = "off";
defparam \mem|data~1309 .sum_lutc_input = "datac";
defparam \mem|data~1309 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \mem|data~763 (
// Equation(s):
// \mem|data~763_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~763_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~763 .lut_mask = "ff00";
defparam \mem|data~763 .operation_mode = "normal";
defparam \mem|data~763 .output_mode = "reg_only";
defparam \mem|data~763 .register_cascade_mode = "off";
defparam \mem|data~763 .sum_lutc_input = "datac";
defparam \mem|data~763 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \mem|data~667 (
// Equation(s):
// \mem|data~667_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~667_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~667 .lut_mask = "ff00";
defparam \mem|data~667 .operation_mode = "normal";
defparam \mem|data~667 .output_mode = "reg_only";
defparam \mem|data~667 .register_cascade_mode = "off";
defparam \mem|data~667 .sum_lutc_input = "datac";
defparam \mem|data~667 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxv_lcell \mem|data~699 (
// Equation(s):
// \mem|data~1286  = (\b~combout [2] & ((\b~combout [3]) # ((C1L709Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~667_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~667_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1286 ),
	.regout(\mem|data~699_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~699 .lut_mask = "b9a8";
defparam \mem|data~699 .operation_mode = "normal";
defparam \mem|data~699 .output_mode = "comb_only";
defparam \mem|data~699 .register_cascade_mode = "off";
defparam \mem|data~699 .sum_lutc_input = "qfbk";
defparam \mem|data~699 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \mem|data~731 (
// Equation(s):
// \mem|data~1287  = (\b~combout [3] & ((\mem|data~1286  & (\mem|data~763_regout )) # (!\mem|data~1286  & ((C1L741Q))))) # (!\b~combout [3] & (((\mem|data~1286 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~763_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1286 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1287 ),
	.regout(\mem|data~731_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~731 .lut_mask = "dda0";
defparam \mem|data~731 .operation_mode = "normal";
defparam \mem|data~731 .output_mode = "comb_only";
defparam \mem|data~731 .register_cascade_mode = "off";
defparam \mem|data~731 .sum_lutc_input = "qfbk";
defparam \mem|data~731 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N1
maxv_lcell \mem|data~755 (
// Equation(s):
// \mem|data~755_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~755_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~755 .lut_mask = "0000";
defparam \mem|data~755 .operation_mode = "normal";
defparam \mem|data~755 .output_mode = "reg_only";
defparam \mem|data~755 .register_cascade_mode = "off";
defparam \mem|data~755 .sum_lutc_input = "datac";
defparam \mem|data~755 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N1
maxv_lcell \mem|data~723 (
// Equation(s):
// \mem|data~1279  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L733Q)) # (!\b~combout [3] & ((\mem|data~659_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~659_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1279 ),
	.regout(\mem|data~723_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~723 .lut_mask = "d9c8";
defparam \mem|data~723 .operation_mode = "normal";
defparam \mem|data~723 .output_mode = "comb_only";
defparam \mem|data~723 .register_cascade_mode = "off";
defparam \mem|data~723 .sum_lutc_input = "qfbk";
defparam \mem|data~723 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N2
maxv_lcell \mem|data~691 (
// Equation(s):
// \mem|data~1280  = (\b~combout [2] & ((\mem|data~1279  & (\mem|data~755_regout )) # (!\mem|data~1279  & ((C1L701Q))))) # (!\b~combout [2] & (((\mem|data~1279 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~755_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1279 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1280 ),
	.regout(\mem|data~691_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~691 .lut_mask = "dda0";
defparam \mem|data~691 .operation_mode = "normal";
defparam \mem|data~691 .output_mode = "comb_only";
defparam \mem|data~691 .register_cascade_mode = "off";
defparam \mem|data~691 .sum_lutc_input = "qfbk";
defparam \mem|data~691 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxv_lcell \mem|data~747 (
// Equation(s):
// \mem|data~747_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~747_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~747 .lut_mask = "0000";
defparam \mem|data~747 .operation_mode = "normal";
defparam \mem|data~747 .output_mode = "reg_only";
defparam \mem|data~747 .register_cascade_mode = "off";
defparam \mem|data~747 .sum_lutc_input = "datac";
defparam \mem|data~747 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \mem|data~651 (
// Equation(s):
// \mem|data~651_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~651_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~651 .lut_mask = "0000";
defparam \mem|data~651 .operation_mode = "normal";
defparam \mem|data~651 .output_mode = "reg_only";
defparam \mem|data~651 .register_cascade_mode = "off";
defparam \mem|data~651 .sum_lutc_input = "datac";
defparam \mem|data~651 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxv_lcell \mem|data~683 (
// Equation(s):
// \mem|data~1281  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L693Q)) # (!\b~combout [2] & ((\mem|data~651_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~651_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1281 ),
	.regout(\mem|data~683_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~683 .lut_mask = "d9c8";
defparam \mem|data~683 .operation_mode = "normal";
defparam \mem|data~683 .output_mode = "comb_only";
defparam \mem|data~683 .register_cascade_mode = "off";
defparam \mem|data~683 .sum_lutc_input = "qfbk";
defparam \mem|data~683 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxv_lcell \mem|data~715 (
// Equation(s):
// \mem|data~1282  = (\b~combout [3] & ((\mem|data~1281  & (\mem|data~747_regout )) # (!\mem|data~1281  & ((C1L725Q))))) # (!\b~combout [3] & (((\mem|data~1281 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~747_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1281 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1282 ),
	.regout(\mem|data~715_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~715 .lut_mask = "bbc0";
defparam \mem|data~715 .operation_mode = "normal";
defparam \mem|data~715 .output_mode = "comb_only";
defparam \mem|data~715 .register_cascade_mode = "off";
defparam \mem|data~715 .sum_lutc_input = "qfbk";
defparam \mem|data~715 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \mem|data~739 (
// Equation(s):
// \mem|data~739_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Mux4~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux4~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~739_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~739 .lut_mask = "0000";
defparam \mem|data~739 .operation_mode = "normal";
defparam \mem|data~739 .output_mode = "reg_only";
defparam \mem|data~739 .register_cascade_mode = "off";
defparam \mem|data~739 .sum_lutc_input = "datac";
defparam \mem|data~739 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxv_lcell \mem|data~643 (
// Equation(s):
// \mem|data~643_regout  = DFFEAS((((\alu|Mux4~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~643_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~643 .lut_mask = "ff00";
defparam \mem|data~643 .operation_mode = "normal";
defparam \mem|data~643 .output_mode = "reg_only";
defparam \mem|data~643 .register_cascade_mode = "off";
defparam \mem|data~643 .sum_lutc_input = "datac";
defparam \mem|data~643 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \mem|data~707 (
// Equation(s):
// \mem|data~1283  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L717Q)) # (!\b~combout [3] & ((\mem|data~643_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~643_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1283 ),
	.regout(\mem|data~707_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~707 .lut_mask = "d9c8";
defparam \mem|data~707 .operation_mode = "normal";
defparam \mem|data~707 .output_mode = "comb_only";
defparam \mem|data~707 .register_cascade_mode = "off";
defparam \mem|data~707 .sum_lutc_input = "qfbk";
defparam \mem|data~707 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \mem|data~675 (
// Equation(s):
// \mem|data~1284  = (\b~combout [2] & ((\mem|data~1283  & (\mem|data~739_regout )) # (!\mem|data~1283  & ((C1L685Q))))) # (!\b~combout [2] & (((\mem|data~1283 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~739_regout ),
	.datac(\alu|Mux4~3 ),
	.datad(\mem|data~1283 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1284 ),
	.regout(\mem|data~675_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~675 .lut_mask = "dda0";
defparam \mem|data~675 .operation_mode = "normal";
defparam \mem|data~675 .output_mode = "comb_only";
defparam \mem|data~675 .register_cascade_mode = "off";
defparam \mem|data~675 .sum_lutc_input = "qfbk";
defparam \mem|data~675 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxv_lcell \mem|data~1285 (
// Equation(s):
// \mem|data~1285_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1282 )))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~1284 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1282 ),
	.datad(\mem|data~1284 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1285_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1285 .lut_mask = "b9a8";
defparam \mem|data~1285 .operation_mode = "normal";
defparam \mem|data~1285 .output_mode = "comb_only";
defparam \mem|data~1285 .register_cascade_mode = "off";
defparam \mem|data~1285 .sum_lutc_input = "datac";
defparam \mem|data~1285 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxv_lcell \mem|data~1288 (
// Equation(s):
// \mem|data~1288_combout  = (\b~combout [1] & ((\mem|data~1285_combout  & (\mem|data~1287 )) # (!\mem|data~1285_combout  & ((\mem|data~1280 ))))) # (!\b~combout [1] & (((\mem|data~1285_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1287 ),
	.datac(\mem|data~1280 ),
	.datad(\mem|data~1285_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1288_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1288 .lut_mask = "dda0";
defparam \mem|data~1288 .operation_mode = "normal";
defparam \mem|data~1288 .output_mode = "comb_only";
defparam \mem|data~1288 .register_cascade_mode = "off";
defparam \mem|data~1288 .sum_lutc_input = "datac";
defparam \mem|data~1288 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \mem|data~1320 (
// Equation(s):
// \mem|data~1320_combout  = (\b~combout [4] & ((\mem|data~1309_combout  & (\mem|data~1319_combout )) # (!\mem|data~1309_combout  & ((\mem|data~1288_combout ))))) # (!\b~combout [4] & (((\mem|data~1309_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1319_combout ),
	.datac(\mem|data~1309_combout ),
	.datad(\mem|data~1288_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1320_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1320 .lut_mask = "dad0";
defparam \mem|data~1320 .operation_mode = "normal";
defparam \mem|data~1320 .output_mode = "comb_only";
defparam \mem|data~1320 .register_cascade_mode = "off";
defparam \mem|data~1320 .sum_lutc_input = "datac";
defparam \mem|data~1320 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \mem|dataOut[3] (
// Equation(s):
// \mem|dataOut [3] = DFFEAS(((\b~combout [6] & ((\mem|data~1320_combout ))) # (!\b~combout [6] & (\mem|data~1362_combout ))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\mem|data~1362_combout ),
	.datad(\mem|data~1320_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[3] .lut_mask = "fc30";
defparam \mem|dataOut[3] .operation_mode = "normal";
defparam \mem|dataOut[3] .output_mode = "reg_only";
defparam \mem|dataOut[3] .register_cascade_mode = "off";
defparam \mem|dataOut[3] .sum_lutc_input = "datac";
defparam \mem|dataOut[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N3
maxv_lcell \alu|Mult0|auto_generated|cs1a[2] (
// Equation(s):
// \alu|Mult0|auto_generated|cs1a [2] = \b~combout [5] $ (((\b~combout [4] & (!\alu|Mult0|auto_generated|cs1a[1]~COUT ))))
// \alu|Mult0|auto_generated|cs1a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\alu|Mult0|auto_generated|cs1a[1]~COUT )))
// \alu|Mult0|auto_generated|cs1a[2]~COUTCOUT1_11  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\alu|Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs1a[1]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs1a [2]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs1a[2]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs1a[2] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[2] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[2] .lut_mask = "c6ce";
defparam \alu|Mult0|auto_generated|cs1a[2] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs1a[2] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs1a[2] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs1a[2] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs1a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N1
maxv_lcell \alu|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [4] = (\alu|Mult0|auto_generated|cs2a [0] & (\a~combout [4] $ (((\alu|Mult0|auto_generated|cs1a [0]))))) # (!\alu|Mult0|auto_generated|cs2a [0] & (((!\a~combout [3] & \alu|Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\alu|Mult0|auto_generated|cs2a [0]),
	.datac(\a~combout [3]),
	.datad(\alu|Mult0|auto_generated|cs1a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[4] .lut_mask = "4788";
defparam \alu|Mult0|auto_generated|le3a[4] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[4] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[4] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N6
maxv_lcell \alu|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~0_combout  = \alu|Mult0|auto_generated|cs1a [2] $ ((\alu|Mult0|auto_generated|le3a [4]))
// \alu|Mult0|auto_generated|op_2~2  = CARRY((\alu|Mult0|auto_generated|cs1a [2] & (\alu|Mult0|auto_generated|le3a [4])))
// \alu|Mult0|auto_generated|op_2~2COUT1_21  = CARRY((\alu|Mult0|auto_generated|cs1a [2] & (\alu|Mult0|auto_generated|le3a [4])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [2]),
	.datab(\alu|Mult0|auto_generated|le3a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_2~2 ),
	.cout1(\alu|Mult0|auto_generated|op_2~2COUT1_21 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~0 .lut_mask = "6688";
defparam \alu|Mult0|auto_generated|op_2~0 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_2~0 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_2~0 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N8
maxv_lcell \alu|Mult0|auto_generated|cs2a[2] (
// Equation(s):
// \alu|Mult0|auto_generated|cs2a [2] = \b~combout [4] $ ((((!\alu|Mult0|auto_generated|cs2a[1]~COUT ))))
// \alu|Mult0|auto_generated|cs2a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\alu|Mult0|auto_generated|cs2a[1]~COUT )))
// \alu|Mult0|auto_generated|cs2a[2]~COUTCOUT1_11  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\alu|Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs2a[1]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs2a [2]),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|cs2a[2]~COUT ),
	.cout1(\alu|Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs2a[2] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[2] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[2] .lut_mask = "a5ce";
defparam \alu|Mult0|auto_generated|cs2a[2] .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|cs2a[2] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs2a[2] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs2a[2] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs2a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N6
maxv_lcell \alu|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|le5a [0] = \alu|Mult0|auto_generated|cs1a [2] $ (((\a~combout [0] & (\alu|Mult0|auto_generated|cs2a [2]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [2]),
	.datab(\a~combout [0]),
	.datac(\alu|Mult0|auto_generated|cs2a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le5a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le5a[0] .lut_mask = "6a6a";
defparam \alu|Mult0|auto_generated|le5a[0] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le5a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le5a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N1
maxv_lcell \alu|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [2] = (\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] $ ((\a~combout [2])))) # (!\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] & ((!\a~combout [1]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [1]),
	.datab(\alu|Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [2]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[2] .lut_mask = "286c";
defparam \alu|Mult0|auto_generated|le4a[2] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[2] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[2] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N4
maxv_lcell \alu|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~0_combout  = \alu|Mult0|auto_generated|le5a [0] $ (\alu|Mult0|auto_generated|le4a [2] $ ((!\alu|Mult0|auto_generated|op_1~12 )))
// \alu|Mult0|auto_generated|op_1~2  = CARRY((\alu|Mult0|auto_generated|le5a [0] & ((\alu|Mult0|auto_generated|le4a [2]) # (!\alu|Mult0|auto_generated|op_1~12COUT1_32 ))) # (!\alu|Mult0|auto_generated|le5a [0] & (\alu|Mult0|auto_generated|le4a [2] & 
// !\alu|Mult0|auto_generated|op_1~12COUT1_32 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le5a [0]),
	.datab(\alu|Mult0|auto_generated|le4a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_1~12 ),
	.cin1(\alu|Mult0|auto_generated|op_1~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~0_combout ),
	.regout(),
	.cout(\alu|Mult0|auto_generated|op_1~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~0 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_1~0 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_1~0 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_1~0 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_1~0 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~0 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~0 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N4
maxv_lcell \alu|Mult0|auto_generated|op_5~10 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~10_combout  = \alu|Mult0|auto_generated|op_2~0_combout  $ (\alu|Mult0|auto_generated|op_1~0_combout  $ ((!\alu|Mult0|auto_generated|op_5~22 )))
// \alu|Mult0|auto_generated|op_5~12  = CARRY((\alu|Mult0|auto_generated|op_2~0_combout  & ((\alu|Mult0|auto_generated|op_1~0_combout ) # (!\alu|Mult0|auto_generated|op_5~22COUT1_44 ))) # (!\alu|Mult0|auto_generated|op_2~0_combout  & 
// (\alu|Mult0|auto_generated|op_1~0_combout  & !\alu|Mult0|auto_generated|op_5~22COUT1_44 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|op_2~0_combout ),
	.datab(\alu|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_5~22 ),
	.cin1(\alu|Mult0|auto_generated|op_5~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~10_combout ),
	.regout(),
	.cout(\alu|Mult0|auto_generated|op_5~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~10 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~10 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~10 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_5~10 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~10 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~10 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N0
maxv_lcell \alu|Mux3~2 (
// Equation(s):
// \alu|Mux3~2_combout  = (\sel~combout [0] & (((\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout  & \alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))) # (!\sel~combout [0] & 
// (\alu|Mult0|auto_generated|op_5~10_combout ))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|op_5~10_combout ),
	.datab(\sel~combout [0]),
	.datac(\alu|Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\alu|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux3~2 .lut_mask = "e222";
defparam \alu|Mux3~2 .operation_mode = "normal";
defparam \alu|Mux3~2 .output_mode = "comb_only";
defparam \alu|Mux3~2 .register_cascade_mode = "off";
defparam \alu|Mux3~2 .sum_lutc_input = "datac";
defparam \alu|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N4
maxv_lcell \alu|res~2 (
// Equation(s):
// \alu|res~2_combout  = (((\b~combout [4] & \a~combout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [4]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~2 .lut_mask = "f000";
defparam \alu|res~2 .operation_mode = "normal";
defparam \alu|res~2 .output_mode = "comb_only";
defparam \alu|res~2 .register_cascade_mode = "off";
defparam \alu|res~2 .sum_lutc_input = "datac";
defparam \alu|res~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N6
maxv_lcell \alu|Add0~47 (
// Equation(s):
// \alu|Add0~47_combout  = ((\b~combout [4] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [4]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~47 .lut_mask = "0ff0";
defparam \alu|Add0~47 .operation_mode = "normal";
defparam \alu|Add0~47 .output_mode = "comb_only";
defparam \alu|Add0~47 .register_cascade_mode = "off";
defparam \alu|Add0~47 .sum_lutc_input = "datac";
defparam \alu|Add0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N5
maxv_lcell \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = \a~combout [4] $ (\alu|Add0~47_combout  $ ((\alu|Add0~22 )))
// \alu|Add0~12  = CARRY((\a~combout [4] & (!\alu|Add0~47_combout  & !\alu|Add0~22 )) # (!\a~combout [4] & ((!\alu|Add0~22 ) # (!\alu|Add0~47_combout ))))
// \alu|Add0~12COUT1_58  = CARRY((\a~combout [4] & (!\alu|Add0~47_combout  & !\alu|Add0~22 )) # (!\a~combout [4] & ((!\alu|Add0~22 ) # (!\alu|Add0~47_combout ))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\alu|Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~12 ),
	.cout1(\alu|Add0~12COUT1_58 ));
// synopsys translate_off
defparam \alu|Add0~10 .cin_used = "true";
defparam \alu|Add0~10 .lut_mask = "9617";
defparam \alu|Add0~10 .operation_mode = "arithmetic";
defparam \alu|Add0~10 .output_mode = "comb_only";
defparam \alu|Add0~10 .register_cascade_mode = "off";
defparam \alu|Add0~10 .sum_lutc_input = "cin";
defparam \alu|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N7
maxv_lcell \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = (\alu|Mux0~0_combout  & ((\alu|Mux0~1_combout  & (!\alu|res~2_combout )) # (!\alu|Mux0~1_combout  & ((\alu|Add0~10_combout ))))) # (!\alu|Mux0~0_combout  & (!\alu|Mux0~1_combout ))

	.clk(gnd),
	.dataa(\alu|Mux0~0_combout ),
	.datab(\alu|Mux0~1_combout ),
	.datac(\alu|res~2_combout ),
	.datad(\alu|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux3~0 .lut_mask = "3b19";
defparam \alu|Mux3~0 .operation_mode = "normal";
defparam \alu|Mux3~0 .output_mode = "comb_only";
defparam \alu|Mux3~0 .register_cascade_mode = "off";
defparam \alu|Mux3~0 .sum_lutc_input = "datac";
defparam \alu|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N3
maxv_lcell \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = (\alu|Mux3~0_combout  & ((\alu|Mux0~2_combout ) # ((\a~combout [4] & \b~combout [4])))) # (!\alu|Mux3~0_combout  & (!\alu|Mux0~2_combout  & ((\a~combout [4]) # (\b~combout [4]))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\alu|Mux3~0_combout ),
	.datac(\b~combout [4]),
	.datad(\alu|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux3~1 .lut_mask = "ccb2";
defparam \alu|Mux3~1 .operation_mode = "normal";
defparam \alu|Mux3~1 .output_mode = "comb_only";
defparam \alu|Mux3~1 .register_cascade_mode = "off";
defparam \alu|Mux3~1 .sum_lutc_input = "datac";
defparam \alu|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N9
maxv_lcell \mem|data~660 (
// Equation(s):
// \alu|Mux3~3  = (\sel~combout [2] & (((\alu|Mux3~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\alu|Mux3~2_combout )) # (!\sel~combout [1] & ((\alu|Mux3~1_combout )))))
// \mem|data~660_regout  = DFFEAS(\alu|Mux3~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [2]),
	.datab(\alu|Mux3~2_combout ),
	.datac(\sel~combout [1]),
	.datad(\alu|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux3~3 ),
	.regout(\mem|data~660_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~660 .lut_mask = "ef40";
defparam \mem|data~660 .operation_mode = "normal";
defparam \mem|data~660 .output_mode = "reg_and_comb";
defparam \mem|data~660 .register_cascade_mode = "off";
defparam \mem|data~660 .sum_lutc_input = "datac";
defparam \mem|data~660 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxv_lcell \mem|data~508 (
// Equation(s):
// \mem|data~508_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~508_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~508 .lut_mask = "0000";
defparam \mem|data~508 .operation_mode = "normal";
defparam \mem|data~508 .output_mode = "reg_only";
defparam \mem|data~508 .register_cascade_mode = "off";
defparam \mem|data~508 .sum_lutc_input = "datac";
defparam \mem|data~508 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxv_lcell \mem|data~412 (
// Equation(s):
// \mem|data~412_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~412_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~412 .lut_mask = "ff00";
defparam \mem|data~412 .operation_mode = "normal";
defparam \mem|data~412 .output_mode = "reg_only";
defparam \mem|data~412 .register_cascade_mode = "off";
defparam \mem|data~412 .sum_lutc_input = "datac";
defparam \mem|data~412 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \mem|data~476 (
// Equation(s):
// \mem|data~1444  = (\b~combout [3] & ((\b~combout [2]) # ((C1L486Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~412_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~412_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1444 ),
	.regout(\mem|data~476_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~476 .lut_mask = "b9a8";
defparam \mem|data~476 .operation_mode = "normal";
defparam \mem|data~476 .output_mode = "comb_only";
defparam \mem|data~476 .register_cascade_mode = "off";
defparam \mem|data~476 .sum_lutc_input = "qfbk";
defparam \mem|data~476 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \mem|data~444 (
// Equation(s):
// \mem|data~1445  = (\b~combout [2] & ((\mem|data~1444  & (\mem|data~508_regout )) # (!\mem|data~1444  & ((C1L454Q))))) # (!\b~combout [2] & (((\mem|data~1444 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~508_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1444 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1445 ),
	.regout(\mem|data~444_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~444 .lut_mask = "bbc0";
defparam \mem|data~444 .operation_mode = "normal";
defparam \mem|data~444 .output_mode = "comb_only";
defparam \mem|data~444 .register_cascade_mode = "off";
defparam \mem|data~444 .sum_lutc_input = "qfbk";
defparam \mem|data~444 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N7
maxv_lcell \mem|data~492 (
// Equation(s):
// \mem|data~492_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~492_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~492 .lut_mask = "ff00";
defparam \mem|data~492 .operation_mode = "normal";
defparam \mem|data~492 .output_mode = "reg_only";
defparam \mem|data~492 .register_cascade_mode = "off";
defparam \mem|data~492 .sum_lutc_input = "datac";
defparam \mem|data~492 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N5
maxv_lcell \mem|data~396 (
// Equation(s):
// \mem|data~396_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~396_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~396 .lut_mask = "0000";
defparam \mem|data~396 .operation_mode = "normal";
defparam \mem|data~396 .output_mode = "reg_only";
defparam \mem|data~396 .register_cascade_mode = "off";
defparam \mem|data~396 .sum_lutc_input = "datac";
defparam \mem|data~396 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \mem|data~460 (
// Equation(s):
// \mem|data~1437  = (\b~combout [3] & ((\b~combout [2]) # ((C1L470Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~396_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~396_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1437 ),
	.regout(\mem|data~460_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~460 .lut_mask = "b9a8";
defparam \mem|data~460 .operation_mode = "normal";
defparam \mem|data~460 .output_mode = "comb_only";
defparam \mem|data~460 .register_cascade_mode = "off";
defparam \mem|data~460 .sum_lutc_input = "qfbk";
defparam \mem|data~460 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \mem|data~428 (
// Equation(s):
// \mem|data~1438  = (\b~combout [2] & ((\mem|data~1437  & (\mem|data~492_regout )) # (!\mem|data~1437  & ((C1L438Q))))) # (!\b~combout [2] & (((\mem|data~1437 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~492_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1437 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1438 ),
	.regout(\mem|data~428_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~428 .lut_mask = "dda0";
defparam \mem|data~428 .operation_mode = "normal";
defparam \mem|data~428 .output_mode = "comb_only";
defparam \mem|data~428 .register_cascade_mode = "off";
defparam \mem|data~428 .sum_lutc_input = "qfbk";
defparam \mem|data~428 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxv_lcell \mem|data~500 (
// Equation(s):
// \mem|data~500_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~500_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~500 .lut_mask = "0000";
defparam \mem|data~500 .operation_mode = "normal";
defparam \mem|data~500 .output_mode = "reg_only";
defparam \mem|data~500 .register_cascade_mode = "off";
defparam \mem|data~500 .sum_lutc_input = "datac";
defparam \mem|data~500 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxv_lcell \mem|data~404 (
// Equation(s):
// \mem|data~404_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~404_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~404 .lut_mask = "0000";
defparam \mem|data~404 .operation_mode = "normal";
defparam \mem|data~404 .output_mode = "reg_only";
defparam \mem|data~404 .register_cascade_mode = "off";
defparam \mem|data~404 .sum_lutc_input = "datac";
defparam \mem|data~404 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxv_lcell \mem|data~436 (
// Equation(s):
// \mem|data~1439  = (\b~combout [2] & ((\b~combout [3]) # ((C1L446Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~404_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~404_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1439 ),
	.regout(\mem|data~436_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~436 .lut_mask = "b9a8";
defparam \mem|data~436 .operation_mode = "normal";
defparam \mem|data~436 .output_mode = "comb_only";
defparam \mem|data~436 .register_cascade_mode = "off";
defparam \mem|data~436 .sum_lutc_input = "qfbk";
defparam \mem|data~436 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxv_lcell \mem|data~468 (
// Equation(s):
// \mem|data~1440  = (\b~combout [3] & ((\mem|data~1439  & (\mem|data~500_regout )) # (!\mem|data~1439  & ((C1L478Q))))) # (!\b~combout [3] & (((\mem|data~1439 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~500_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1439 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1440 ),
	.regout(\mem|data~468_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~468 .lut_mask = "bbc0";
defparam \mem|data~468 .operation_mode = "normal";
defparam \mem|data~468 .output_mode = "comb_only";
defparam \mem|data~468 .register_cascade_mode = "off";
defparam \mem|data~468 .sum_lutc_input = "qfbk";
defparam \mem|data~468 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y12_N7
maxv_lcell \mem|data~484 (
// Equation(s):
// \mem|data~484_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~484_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~484 .lut_mask = "ff00";
defparam \mem|data~484 .operation_mode = "normal";
defparam \mem|data~484 .output_mode = "reg_only";
defparam \mem|data~484 .register_cascade_mode = "off";
defparam \mem|data~484 .sum_lutc_input = "datac";
defparam \mem|data~484 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \mem|data~388 (
// Equation(s):
// \mem|data~388_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~388_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~388 .lut_mask = "0000";
defparam \mem|data~388 .operation_mode = "normal";
defparam \mem|data~388 .output_mode = "reg_only";
defparam \mem|data~388 .register_cascade_mode = "off";
defparam \mem|data~388 .sum_lutc_input = "datac";
defparam \mem|data~388 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxv_lcell \mem|data~420 (
// Equation(s):
// \mem|data~1441  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L430Q)) # (!\b~combout [2] & ((\mem|data~388_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~388_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1441 ),
	.regout(\mem|data~420_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~420 .lut_mask = "d9c8";
defparam \mem|data~420 .operation_mode = "normal";
defparam \mem|data~420 .output_mode = "comb_only";
defparam \mem|data~420 .register_cascade_mode = "off";
defparam \mem|data~420 .sum_lutc_input = "qfbk";
defparam \mem|data~420 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxv_lcell \mem|data~452 (
// Equation(s):
// \mem|data~1442  = (\b~combout [3] & ((\mem|data~1441  & (\mem|data~484_regout )) # (!\mem|data~1441  & ((C1L462Q))))) # (!\b~combout [3] & (((\mem|data~1441 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~484_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1441 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1442 ),
	.regout(\mem|data~452_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~452 .lut_mask = "dda0";
defparam \mem|data~452 .operation_mode = "normal";
defparam \mem|data~452 .output_mode = "comb_only";
defparam \mem|data~452 .register_cascade_mode = "off";
defparam \mem|data~452 .sum_lutc_input = "qfbk";
defparam \mem|data~452 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxv_lcell \mem|data~1443 (
// Equation(s):
// \mem|data~1443_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1440 )))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~1442 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1440 ),
	.datad(\mem|data~1442 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1443_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1443 .lut_mask = "b9a8";
defparam \mem|data~1443 .operation_mode = "normal";
defparam \mem|data~1443 .output_mode = "comb_only";
defparam \mem|data~1443 .register_cascade_mode = "off";
defparam \mem|data~1443 .sum_lutc_input = "datac";
defparam \mem|data~1443 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxv_lcell \mem|data~1446 (
// Equation(s):
// \mem|data~1446_combout  = (\b~combout [0] & ((\mem|data~1443_combout  & (\mem|data~1445 )) # (!\mem|data~1443_combout  & ((\mem|data~1438 ))))) # (!\b~combout [0] & (((\mem|data~1443_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1445 ),
	.datac(\mem|data~1438 ),
	.datad(\mem|data~1443_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1446_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1446 .lut_mask = "dda0";
defparam \mem|data~1446 .operation_mode = "normal";
defparam \mem|data~1446 .output_mode = "comb_only";
defparam \mem|data~1446 .register_cascade_mode = "off";
defparam \mem|data~1446 .sum_lutc_input = "datac";
defparam \mem|data~1446 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N5
maxv_lcell \mem|data~316 (
// Equation(s):
// \mem|data~316_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~316_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~316 .lut_mask = "0000";
defparam \mem|data~316 .operation_mode = "normal";
defparam \mem|data~316 .output_mode = "reg_only";
defparam \mem|data~316 .register_cascade_mode = "off";
defparam \mem|data~316 .sum_lutc_input = "datac";
defparam \mem|data~316 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N1
maxv_lcell \mem|data~292 (
// Equation(s):
// \mem|data~292_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~292_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~292 .lut_mask = "0000";
defparam \mem|data~292 .operation_mode = "normal";
defparam \mem|data~292 .output_mode = "reg_only";
defparam \mem|data~292 .register_cascade_mode = "off";
defparam \mem|data~292 .sum_lutc_input = "datac";
defparam \mem|data~292 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N7
maxv_lcell \mem|data~300 (
// Equation(s):
// \mem|data~1406  = (\b~combout [0] & ((\b~combout [1]) # ((C1L310Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~292_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~292_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1406 ),
	.regout(\mem|data~300_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~300 .lut_mask = "b9a8";
defparam \mem|data~300 .operation_mode = "normal";
defparam \mem|data~300 .output_mode = "comb_only";
defparam \mem|data~300 .register_cascade_mode = "off";
defparam \mem|data~300 .sum_lutc_input = "qfbk";
defparam \mem|data~300 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N8
maxv_lcell \mem|data~308 (
// Equation(s):
// \mem|data~1407  = (\b~combout [1] & ((\mem|data~1406  & (\mem|data~316_regout )) # (!\mem|data~1406  & ((C1L318Q))))) # (!\b~combout [1] & (((\mem|data~1406 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~316_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1406 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1407 ),
	.regout(\mem|data~308_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~308 .lut_mask = "bbc0";
defparam \mem|data~308 .operation_mode = "normal";
defparam \mem|data~308 .output_mode = "comb_only";
defparam \mem|data~308 .register_cascade_mode = "off";
defparam \mem|data~308 .sum_lutc_input = "qfbk";
defparam \mem|data~308 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y10_N3
maxv_lcell \mem|data~380 (
// Equation(s):
// \mem|data~380_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~380_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~380 .lut_mask = "0000";
defparam \mem|data~380 .operation_mode = "normal";
defparam \mem|data~380 .output_mode = "reg_only";
defparam \mem|data~380 .register_cascade_mode = "off";
defparam \mem|data~380 .sum_lutc_input = "datac";
defparam \mem|data~380 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y10_N8
maxv_lcell \mem|data~356 (
// Equation(s):
// \mem|data~356_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~356_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~356 .lut_mask = "0000";
defparam \mem|data~356 .operation_mode = "normal";
defparam \mem|data~356 .output_mode = "reg_only";
defparam \mem|data~356 .register_cascade_mode = "off";
defparam \mem|data~356 .sum_lutc_input = "datac";
defparam \mem|data~356 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N4
maxv_lcell \mem|data~364 (
// Equation(s):
// \mem|data~1413  = (\b~combout [0] & ((\b~combout [1]) # ((C1L374Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~356_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~356_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1413 ),
	.regout(\mem|data~364_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~364 .lut_mask = "b9a8";
defparam \mem|data~364 .operation_mode = "normal";
defparam \mem|data~364 .output_mode = "comb_only";
defparam \mem|data~364 .register_cascade_mode = "off";
defparam \mem|data~364 .sum_lutc_input = "qfbk";
defparam \mem|data~364 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y10_N2
maxv_lcell \mem|data~372 (
// Equation(s):
// \mem|data~1414  = (\b~combout [1] & ((\mem|data~1413  & (\mem|data~380_regout )) # (!\mem|data~1413  & ((C1L382Q))))) # (!\b~combout [1] & (((\mem|data~1413 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~380_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1413 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1414 ),
	.regout(\mem|data~372_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~372 .lut_mask = "bbc0";
defparam \mem|data~372 .operation_mode = "normal";
defparam \mem|data~372 .output_mode = "comb_only";
defparam \mem|data~372 .register_cascade_mode = "off";
defparam \mem|data~372 .sum_lutc_input = "qfbk";
defparam \mem|data~372 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N2
maxv_lcell \mem|data~284 (
// Equation(s):
// \mem|data~284_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~284_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~284 .lut_mask = "0000";
defparam \mem|data~284 .operation_mode = "normal";
defparam \mem|data~284 .output_mode = "reg_only";
defparam \mem|data~284 .register_cascade_mode = "off";
defparam \mem|data~284 .sum_lutc_input = "datac";
defparam \mem|data~284 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N8
maxv_lcell \mem|data~260 (
// Equation(s):
// \mem|data~260_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~260_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~260 .lut_mask = "ff00";
defparam \mem|data~260 .operation_mode = "normal";
defparam \mem|data~260 .output_mode = "reg_only";
defparam \mem|data~260 .register_cascade_mode = "off";
defparam \mem|data~260 .sum_lutc_input = "datac";
defparam \mem|data~260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N5
maxv_lcell \mem|data~276 (
// Equation(s):
// \mem|data~1410  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L286Q)) # (!\b~combout [1] & ((\mem|data~260_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~260_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1410 ),
	.regout(\mem|data~276_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~276 .lut_mask = "d9c8";
defparam \mem|data~276 .operation_mode = "normal";
defparam \mem|data~276 .output_mode = "comb_only";
defparam \mem|data~276 .register_cascade_mode = "off";
defparam \mem|data~276 .sum_lutc_input = "qfbk";
defparam \mem|data~276 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N6
maxv_lcell \mem|data~268 (
// Equation(s):
// \mem|data~1411  = (\b~combout [0] & ((\mem|data~1410  & (\mem|data~284_regout )) # (!\mem|data~1410  & ((C1L278Q))))) # (!\b~combout [0] & (((\mem|data~1410 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~284_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1410 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1411 ),
	.regout(\mem|data~268_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~268 .lut_mask = "dda0";
defparam \mem|data~268 .operation_mode = "normal";
defparam \mem|data~268 .output_mode = "comb_only";
defparam \mem|data~268 .register_cascade_mode = "off";
defparam \mem|data~268 .sum_lutc_input = "qfbk";
defparam \mem|data~268 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N3
maxv_lcell \mem|data~348 (
// Equation(s):
// \mem|data~348_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~348_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~348 .lut_mask = "0000";
defparam \mem|data~348 .operation_mode = "normal";
defparam \mem|data~348 .output_mode = "reg_only";
defparam \mem|data~348 .register_cascade_mode = "off";
defparam \mem|data~348 .sum_lutc_input = "datac";
defparam \mem|data~348 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N1
maxv_lcell \mem|data~324 (
// Equation(s):
// \mem|data~324_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~324_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~324 .lut_mask = "0000";
defparam \mem|data~324 .operation_mode = "normal";
defparam \mem|data~324 .output_mode = "reg_only";
defparam \mem|data~324 .register_cascade_mode = "off";
defparam \mem|data~324 .sum_lutc_input = "datac";
defparam \mem|data~324 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N2
maxv_lcell \mem|data~340 (
// Equation(s):
// \mem|data~1408  = (\b~combout [1] & ((\b~combout [0]) # ((C1L350Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~324_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~324_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1408 ),
	.regout(\mem|data~340_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~340 .lut_mask = "b9a8";
defparam \mem|data~340 .operation_mode = "normal";
defparam \mem|data~340 .output_mode = "comb_only";
defparam \mem|data~340 .register_cascade_mode = "off";
defparam \mem|data~340 .sum_lutc_input = "qfbk";
defparam \mem|data~340 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N5
maxv_lcell \mem|data~332 (
// Equation(s):
// \mem|data~1409  = (\b~combout [0] & ((\mem|data~1408  & (\mem|data~348_regout )) # (!\mem|data~1408  & ((C1L342Q))))) # (!\b~combout [0] & (((\mem|data~1408 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~348_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1408 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1409 ),
	.regout(\mem|data~332_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~332 .lut_mask = "bbc0";
defparam \mem|data~332 .operation_mode = "normal";
defparam \mem|data~332 .output_mode = "comb_only";
defparam \mem|data~332 .register_cascade_mode = "off";
defparam \mem|data~332 .sum_lutc_input = "qfbk";
defparam \mem|data~332 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N9
maxv_lcell \mem|data~1412 (
// Equation(s):
// \mem|data~1412_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & ((\mem|data~1409 ))) # (!\b~combout [3] & (\mem|data~1411 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1411 ),
	.datad(\mem|data~1409 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1412_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1412 .lut_mask = "dc98";
defparam \mem|data~1412 .operation_mode = "normal";
defparam \mem|data~1412 .output_mode = "comb_only";
defparam \mem|data~1412 .register_cascade_mode = "off";
defparam \mem|data~1412 .sum_lutc_input = "datac";
defparam \mem|data~1412 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N4
maxv_lcell \mem|data~1415 (
// Equation(s):
// \mem|data~1415_combout  = (\b~combout [2] & ((\mem|data~1412_combout  & ((\mem|data~1414 ))) # (!\mem|data~1412_combout  & (\mem|data~1407 )))) # (!\b~combout [2] & (((\mem|data~1412_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1407 ),
	.datab(\b~combout [2]),
	.datac(\mem|data~1414 ),
	.datad(\mem|data~1412_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1415_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1415 .lut_mask = "f388";
defparam \mem|data~1415 .operation_mode = "normal";
defparam \mem|data~1415 .output_mode = "comb_only";
defparam \mem|data~1415 .register_cascade_mode = "off";
defparam \mem|data~1415 .sum_lutc_input = "datac";
defparam \mem|data~1415 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N9
maxv_lcell \mem|data~244 (
// Equation(s):
// \mem|data~244_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~244_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~244 .lut_mask = "0000";
defparam \mem|data~244 .operation_mode = "normal";
defparam \mem|data~244 .output_mode = "reg_only";
defparam \mem|data~244 .register_cascade_mode = "off";
defparam \mem|data~244 .sum_lutc_input = "datac";
defparam \mem|data~244 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N0
maxv_lcell \mem|data~148 (
// Equation(s):
// \mem|data~148_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~148_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~148 .lut_mask = "0000";
defparam \mem|data~148 .operation_mode = "normal";
defparam \mem|data~148 .output_mode = "reg_only";
defparam \mem|data~148 .register_cascade_mode = "off";
defparam \mem|data~148 .sum_lutc_input = "datac";
defparam \mem|data~148 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N9
maxv_lcell \mem|data~212 (
// Equation(s):
// \mem|data~1416  = (\b~combout [3] & ((\b~combout [2]) # ((C1L222Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~148_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~148_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1416 ),
	.regout(\mem|data~212_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~212 .lut_mask = "b9a8";
defparam \mem|data~212 .operation_mode = "normal";
defparam \mem|data~212 .output_mode = "comb_only";
defparam \mem|data~212 .register_cascade_mode = "off";
defparam \mem|data~212 .sum_lutc_input = "qfbk";
defparam \mem|data~212 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N0
maxv_lcell \mem|data~180 (
// Equation(s):
// \mem|data~1417  = (\b~combout [2] & ((\mem|data~1416  & (\mem|data~244_regout )) # (!\mem|data~1416  & ((C1L190Q))))) # (!\b~combout [2] & (((\mem|data~1416 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~244_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1416 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1417 ),
	.regout(\mem|data~180_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~180 .lut_mask = "dda0";
defparam \mem|data~180 .operation_mode = "normal";
defparam \mem|data~180 .output_mode = "comb_only";
defparam \mem|data~180 .register_cascade_mode = "off";
defparam \mem|data~180 .sum_lutc_input = "qfbk";
defparam \mem|data~180 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxv_lcell \mem|data~252 (
// Equation(s):
// \mem|data~252_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~252_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~252 .lut_mask = "0000";
defparam \mem|data~252 .operation_mode = "normal";
defparam \mem|data~252 .output_mode = "reg_only";
defparam \mem|data~252 .register_cascade_mode = "off";
defparam \mem|data~252 .sum_lutc_input = "datac";
defparam \mem|data~252 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxv_lcell \mem|data~156 (
// Equation(s):
// \mem|data~156_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~156_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~156 .lut_mask = "0000";
defparam \mem|data~156 .operation_mode = "normal";
defparam \mem|data~156 .output_mode = "reg_only";
defparam \mem|data~156 .register_cascade_mode = "off";
defparam \mem|data~156 .sum_lutc_input = "datac";
defparam \mem|data~156 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxv_lcell \mem|data~188 (
// Equation(s):
// \mem|data~1423  = (\b~combout [2] & ((\b~combout [3]) # ((C1L198Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~156_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~156_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1423 ),
	.regout(\mem|data~188_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~188 .lut_mask = "b9a8";
defparam \mem|data~188 .operation_mode = "normal";
defparam \mem|data~188 .output_mode = "comb_only";
defparam \mem|data~188 .register_cascade_mode = "off";
defparam \mem|data~188 .sum_lutc_input = "qfbk";
defparam \mem|data~188 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxv_lcell \mem|data~220 (
// Equation(s):
// \mem|data~1424  = (\b~combout [3] & ((\mem|data~1423  & (\mem|data~252_regout )) # (!\mem|data~1423  & ((C1L230Q))))) # (!\b~combout [3] & (((\mem|data~1423 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~252_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1423 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1424 ),
	.regout(\mem|data~220_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~220 .lut_mask = "dda0";
defparam \mem|data~220 .operation_mode = "normal";
defparam \mem|data~220 .output_mode = "comb_only";
defparam \mem|data~220 .register_cascade_mode = "off";
defparam \mem|data~220 .sum_lutc_input = "qfbk";
defparam \mem|data~220 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \mem|data~228 (
// Equation(s):
// \mem|data~228_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~228_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~228 .lut_mask = "ff00";
defparam \mem|data~228 .operation_mode = "normal";
defparam \mem|data~228 .output_mode = "reg_only";
defparam \mem|data~228 .register_cascade_mode = "off";
defparam \mem|data~228 .sum_lutc_input = "datac";
defparam \mem|data~228 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \mem|data~132 (
// Equation(s):
// \mem|data~132_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~132_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~132 .lut_mask = "ff00";
defparam \mem|data~132 .operation_mode = "normal";
defparam \mem|data~132 .output_mode = "reg_only";
defparam \mem|data~132 .register_cascade_mode = "off";
defparam \mem|data~132 .sum_lutc_input = "datac";
defparam \mem|data~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \mem|data~196 (
// Equation(s):
// \mem|data~1420  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L206Q)) # (!\b~combout [3] & ((\mem|data~132_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~132_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1420 ),
	.regout(\mem|data~196_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~196 .lut_mask = "d9c8";
defparam \mem|data~196 .operation_mode = "normal";
defparam \mem|data~196 .output_mode = "comb_only";
defparam \mem|data~196 .register_cascade_mode = "off";
defparam \mem|data~196 .sum_lutc_input = "qfbk";
defparam \mem|data~196 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \mem|data~164 (
// Equation(s):
// \mem|data~1421  = (\b~combout [2] & ((\mem|data~1420  & (\mem|data~228_regout )) # (!\mem|data~1420  & ((C1L174Q))))) # (!\b~combout [2] & (((\mem|data~1420 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~228_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1420 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1421 ),
	.regout(\mem|data~164_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~164 .lut_mask = "dda0";
defparam \mem|data~164 .operation_mode = "normal";
defparam \mem|data~164 .output_mode = "comb_only";
defparam \mem|data~164 .register_cascade_mode = "off";
defparam \mem|data~164 .sum_lutc_input = "qfbk";
defparam \mem|data~164 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \mem|data~236 (
// Equation(s):
// \mem|data~236_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~236_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~236 .lut_mask = "ff00";
defparam \mem|data~236 .operation_mode = "normal";
defparam \mem|data~236 .output_mode = "reg_only";
defparam \mem|data~236 .register_cascade_mode = "off";
defparam \mem|data~236 .sum_lutc_input = "datac";
defparam \mem|data~236 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \mem|data~140 (
// Equation(s):
// \mem|data~140_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~140_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~140 .lut_mask = "0000";
defparam \mem|data~140 .operation_mode = "normal";
defparam \mem|data~140 .output_mode = "reg_only";
defparam \mem|data~140 .register_cascade_mode = "off";
defparam \mem|data~140 .sum_lutc_input = "datac";
defparam \mem|data~140 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \mem|data~172 (
// Equation(s):
// \mem|data~1418  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L182Q)) # (!\b~combout [2] & ((\mem|data~140_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~140_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1418 ),
	.regout(\mem|data~172_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~172 .lut_mask = "d9c8";
defparam \mem|data~172 .operation_mode = "normal";
defparam \mem|data~172 .output_mode = "comb_only";
defparam \mem|data~172 .register_cascade_mode = "off";
defparam \mem|data~172 .sum_lutc_input = "qfbk";
defparam \mem|data~172 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \mem|data~204 (
// Equation(s):
// \mem|data~1419  = (\b~combout [3] & ((\mem|data~1418  & (\mem|data~236_regout )) # (!\mem|data~1418  & ((C1L214Q))))) # (!\b~combout [3] & (((\mem|data~1418 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~236_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1418 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1419 ),
	.regout(\mem|data~204_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~204 .lut_mask = "dda0";
defparam \mem|data~204 .operation_mode = "normal";
defparam \mem|data~204 .output_mode = "comb_only";
defparam \mem|data~204 .register_cascade_mode = "off";
defparam \mem|data~204 .sum_lutc_input = "qfbk";
defparam \mem|data~204 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxv_lcell \mem|data~1422 (
// Equation(s):
// \mem|data~1422_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & ((\mem|data~1419 ))) # (!\b~combout [0] & (\mem|data~1421 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1421 ),
	.datad(\mem|data~1419 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1422_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1422 .lut_mask = "dc98";
defparam \mem|data~1422 .operation_mode = "normal";
defparam \mem|data~1422 .output_mode = "comb_only";
defparam \mem|data~1422 .register_cascade_mode = "off";
defparam \mem|data~1422 .sum_lutc_input = "datac";
defparam \mem|data~1422 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxv_lcell \mem|data~1425 (
// Equation(s):
// \mem|data~1425_combout  = (\b~combout [1] & ((\mem|data~1422_combout  & ((\mem|data~1424 ))) # (!\mem|data~1422_combout  & (\mem|data~1417 )))) # (!\b~combout [1] & (((\mem|data~1422_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1417 ),
	.datac(\mem|data~1424 ),
	.datad(\mem|data~1422_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1425_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1425 .lut_mask = "f588";
defparam \mem|data~1425 .operation_mode = "normal";
defparam \mem|data~1425 .output_mode = "comb_only";
defparam \mem|data~1425 .register_cascade_mode = "off";
defparam \mem|data~1425 .sum_lutc_input = "datac";
defparam \mem|data~1425 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \mem|data~92 (
// Equation(s):
// \mem|data~92_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~92_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~92 .lut_mask = "ff00";
defparam \mem|data~92 .operation_mode = "normal";
defparam \mem|data~92 .output_mode = "reg_only";
defparam \mem|data~92 .register_cascade_mode = "off";
defparam \mem|data~92 .sum_lutc_input = "datac";
defparam \mem|data~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxv_lcell \mem|data~68 (
// Equation(s):
// \mem|data~68_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~68_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~68 .lut_mask = "0000";
defparam \mem|data~68 .operation_mode = "normal";
defparam \mem|data~68 .output_mode = "reg_only";
defparam \mem|data~68 .register_cascade_mode = "off";
defparam \mem|data~68 .sum_lutc_input = "datac";
defparam \mem|data~68 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxv_lcell \mem|data~76 (
// Equation(s):
// \mem|data~1426  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L86Q)) # (!\b~combout [0] & ((\mem|data~68_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~68_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1426 ),
	.regout(\mem|data~76_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~76 .lut_mask = "d9c8";
defparam \mem|data~76 .operation_mode = "normal";
defparam \mem|data~76 .output_mode = "comb_only";
defparam \mem|data~76 .register_cascade_mode = "off";
defparam \mem|data~76 .sum_lutc_input = "qfbk";
defparam \mem|data~76 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxv_lcell \mem|data~84 (
// Equation(s):
// \mem|data~1427  = (\b~combout [1] & ((\mem|data~1426  & (\mem|data~92_regout )) # (!\mem|data~1426  & ((C1L94Q))))) # (!\b~combout [1] & (((\mem|data~1426 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~92_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1426 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1427 ),
	.regout(\mem|data~84_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~84 .lut_mask = "dda0";
defparam \mem|data~84 .operation_mode = "normal";
defparam \mem|data~84 .output_mode = "comb_only";
defparam \mem|data~84 .register_cascade_mode = "off";
defparam \mem|data~84 .sum_lutc_input = "qfbk";
defparam \mem|data~84 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \mem|data~124 (
// Equation(s):
// \mem|data~124_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~124_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~124 .lut_mask = "0000";
defparam \mem|data~124 .operation_mode = "normal";
defparam \mem|data~124 .output_mode = "reg_only";
defparam \mem|data~124 .register_cascade_mode = "off";
defparam \mem|data~124 .sum_lutc_input = "datac";
defparam \mem|data~124 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxv_lcell \mem|data~100 (
// Equation(s):
// \mem|data~100_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~100_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~100 .lut_mask = "ff00";
defparam \mem|data~100 .operation_mode = "normal";
defparam \mem|data~100 .output_mode = "reg_only";
defparam \mem|data~100 .register_cascade_mode = "off";
defparam \mem|data~100 .sum_lutc_input = "datac";
defparam \mem|data~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \mem|data~116 (
// Equation(s):
// \mem|data~1433  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L126Q)) # (!\b~combout [1] & ((\mem|data~100_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~100_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1433 ),
	.regout(\mem|data~116_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~116 .lut_mask = "d9c8";
defparam \mem|data~116 .operation_mode = "normal";
defparam \mem|data~116 .output_mode = "comb_only";
defparam \mem|data~116 .register_cascade_mode = "off";
defparam \mem|data~116 .sum_lutc_input = "qfbk";
defparam \mem|data~116 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \mem|data~108 (
// Equation(s):
// \mem|data~1434  = (\b~combout [0] & ((\mem|data~1433  & (\mem|data~124_regout )) # (!\mem|data~1433  & ((C1L118Q))))) # (!\b~combout [0] & (((\mem|data~1433 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~124_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1433 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1434 ),
	.regout(\mem|data~108_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~108 .lut_mask = "dda0";
defparam \mem|data~108 .operation_mode = "normal";
defparam \mem|data~108 .output_mode = "comb_only";
defparam \mem|data~108 .register_cascade_mode = "off";
defparam \mem|data~108 .sum_lutc_input = "qfbk";
defparam \mem|data~108 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxv_lcell \mem|data~60 (
// Equation(s):
// \mem|data~60_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~60_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~60 .lut_mask = "0000";
defparam \mem|data~60 .operation_mode = "normal";
defparam \mem|data~60 .output_mode = "reg_only";
defparam \mem|data~60 .register_cascade_mode = "off";
defparam \mem|data~60 .sum_lutc_input = "datac";
defparam \mem|data~60 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxv_lcell \mem|data~36 (
// Equation(s):
// \mem|data~36_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~36_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~36 .lut_mask = "0000";
defparam \mem|data~36 .operation_mode = "normal";
defparam \mem|data~36 .output_mode = "reg_only";
defparam \mem|data~36 .register_cascade_mode = "off";
defparam \mem|data~36 .sum_lutc_input = "datac";
defparam \mem|data~36 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxv_lcell \mem|data~52 (
// Equation(s):
// \mem|data~1428  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L62Q)) # (!\b~combout [1] & ((\mem|data~36_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~36_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1428 ),
	.regout(\mem|data~52_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~52 .lut_mask = "d9c8";
defparam \mem|data~52 .operation_mode = "normal";
defparam \mem|data~52 .output_mode = "comb_only";
defparam \mem|data~52 .register_cascade_mode = "off";
defparam \mem|data~52 .sum_lutc_input = "qfbk";
defparam \mem|data~52 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \mem|data~44 (
// Equation(s):
// \mem|data~1429  = (\b~combout [0] & ((\mem|data~1428  & (\mem|data~60_regout )) # (!\mem|data~1428  & ((C1L54Q))))) # (!\b~combout [0] & (((\mem|data~1428 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~60_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1428 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1429 ),
	.regout(\mem|data~44_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~44 .lut_mask = "dda0";
defparam \mem|data~44 .operation_mode = "normal";
defparam \mem|data~44 .output_mode = "comb_only";
defparam \mem|data~44 .register_cascade_mode = "off";
defparam \mem|data~44 .sum_lutc_input = "qfbk";
defparam \mem|data~44 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxv_lcell \mem|data~28 (
// Equation(s):
// \mem|data~28_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~28_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~28 .lut_mask = "0000";
defparam \mem|data~28 .operation_mode = "normal";
defparam \mem|data~28 .output_mode = "reg_only";
defparam \mem|data~28 .register_cascade_mode = "off";
defparam \mem|data~28 .sum_lutc_input = "datac";
defparam \mem|data~28 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N1
maxv_lcell \mem|data~4 (
// Equation(s):
// \mem|data~4_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~4_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~4 .lut_mask = "0000";
defparam \mem|data~4 .operation_mode = "normal";
defparam \mem|data~4 .output_mode = "reg_only";
defparam \mem|data~4 .register_cascade_mode = "off";
defparam \mem|data~4 .sum_lutc_input = "datac";
defparam \mem|data~4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxv_lcell \mem|data~12 (
// Equation(s):
// \mem|data~1430  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L22Q)) # (!\b~combout [0] & ((\mem|data~4_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~4_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1430 ),
	.regout(\mem|data~12_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~12 .lut_mask = "d9c8";
defparam \mem|data~12 .operation_mode = "normal";
defparam \mem|data~12 .output_mode = "comb_only";
defparam \mem|data~12 .register_cascade_mode = "off";
defparam \mem|data~12 .sum_lutc_input = "qfbk";
defparam \mem|data~12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \mem|data~20 (
// Equation(s):
// \mem|data~1431  = (\b~combout [1] & ((\mem|data~1430  & (\mem|data~28_regout )) # (!\mem|data~1430  & ((C1L30Q))))) # (!\b~combout [1] & (((\mem|data~1430 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~28_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1430 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1431 ),
	.regout(\mem|data~20_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~20 .lut_mask = "dda0";
defparam \mem|data~20 .operation_mode = "normal";
defparam \mem|data~20 .output_mode = "comb_only";
defparam \mem|data~20 .register_cascade_mode = "off";
defparam \mem|data~20 .sum_lutc_input = "qfbk";
defparam \mem|data~20 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxv_lcell \mem|data~1432 (
// Equation(s):
// \mem|data~1432_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1429 )))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~1431 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1429 ),
	.datad(\mem|data~1431 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1432_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1432 .lut_mask = "b9a8";
defparam \mem|data~1432 .operation_mode = "normal";
defparam \mem|data~1432 .output_mode = "comb_only";
defparam \mem|data~1432 .register_cascade_mode = "off";
defparam \mem|data~1432 .sum_lutc_input = "datac";
defparam \mem|data~1432 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxv_lcell \mem|data~1435 (
// Equation(s):
// \mem|data~1435_combout  = (\b~combout [3] & ((\mem|data~1432_combout  & ((\mem|data~1434 ))) # (!\mem|data~1432_combout  & (\mem|data~1427 )))) # (!\b~combout [3] & (((\mem|data~1432_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1427 ),
	.datac(\mem|data~1434 ),
	.datad(\mem|data~1432_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1435_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1435 .lut_mask = "f588";
defparam \mem|data~1435 .operation_mode = "normal";
defparam \mem|data~1435 .output_mode = "comb_only";
defparam \mem|data~1435 .register_cascade_mode = "off";
defparam \mem|data~1435 .sum_lutc_input = "datac";
defparam \mem|data~1435 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxv_lcell \mem|data~1436 (
// Equation(s):
// \mem|data~1436_combout  = (\b~combout [5] & (((\b~combout [4])))) # (!\b~combout [5] & ((\b~combout [4] & (\mem|data~1425_combout )) # (!\b~combout [4] & ((\mem|data~1435_combout )))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1425_combout ),
	.datac(\b~combout [4]),
	.datad(\mem|data~1435_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1436_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1436 .lut_mask = "e5e0";
defparam \mem|data~1436 .operation_mode = "normal";
defparam \mem|data~1436 .output_mode = "comb_only";
defparam \mem|data~1436 .register_cascade_mode = "off";
defparam \mem|data~1436 .sum_lutc_input = "datac";
defparam \mem|data~1436 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxv_lcell \mem|data~1447 (
// Equation(s):
// \mem|data~1447_combout  = (\b~combout [5] & ((\mem|data~1436_combout  & (\mem|data~1446_combout )) # (!\mem|data~1436_combout  & ((\mem|data~1415_combout ))))) # (!\b~combout [5] & (((\mem|data~1436_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1446_combout ),
	.datac(\mem|data~1415_combout ),
	.datad(\mem|data~1436_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1447_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1447 .lut_mask = "dda0";
defparam \mem|data~1447 .operation_mode = "normal";
defparam \mem|data~1447 .output_mode = "comb_only";
defparam \mem|data~1447 .register_cascade_mode = "off";
defparam \mem|data~1447 .sum_lutc_input = "datac";
defparam \mem|data~1447 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N8
maxv_lcell \mem|data~636 (
// Equation(s):
// \mem|data~636_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~636_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~636 .lut_mask = "0000";
defparam \mem|data~636 .operation_mode = "normal";
defparam \mem|data~636 .output_mode = "reg_only";
defparam \mem|data~636 .register_cascade_mode = "off";
defparam \mem|data~636 .sum_lutc_input = "datac";
defparam \mem|data~636 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N3
maxv_lcell \mem|data~612 (
// Equation(s):
// \mem|data~612_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~612_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~612 .lut_mask = "0000";
defparam \mem|data~612 .operation_mode = "normal";
defparam \mem|data~612 .output_mode = "reg_only";
defparam \mem|data~612 .register_cascade_mode = "off";
defparam \mem|data~612 .sum_lutc_input = "datac";
defparam \mem|data~612 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxv_lcell \mem|data~628 (
// Equation(s):
// \mem|data~1391  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L638Q)) # (!\b~combout [1] & ((\mem|data~612_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~612_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1391 ),
	.regout(\mem|data~628_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~628 .lut_mask = "d9c8";
defparam \mem|data~628 .operation_mode = "normal";
defparam \mem|data~628 .output_mode = "comb_only";
defparam \mem|data~628 .register_cascade_mode = "off";
defparam \mem|data~628 .sum_lutc_input = "qfbk";
defparam \mem|data~628 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxv_lcell \mem|data~620 (
// Equation(s):
// \mem|data~1392  = (\b~combout [0] & ((\mem|data~1391  & (\mem|data~636_regout )) # (!\mem|data~1391  & ((C1L630Q))))) # (!\b~combout [0] & (((\mem|data~1391 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~636_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1391 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1392 ),
	.regout(\mem|data~620_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~620 .lut_mask = "dda0";
defparam \mem|data~620 .operation_mode = "normal";
defparam \mem|data~620 .output_mode = "comb_only";
defparam \mem|data~620 .register_cascade_mode = "off";
defparam \mem|data~620 .sum_lutc_input = "qfbk";
defparam \mem|data~620 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \mem|data~604 (
// Equation(s):
// \mem|data~604_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~604_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~604 .lut_mask = "0000";
defparam \mem|data~604 .operation_mode = "normal";
defparam \mem|data~604 .output_mode = "reg_only";
defparam \mem|data~604 .register_cascade_mode = "off";
defparam \mem|data~604 .sum_lutc_input = "datac";
defparam \mem|data~604 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \mem|data~580 (
// Equation(s):
// \mem|data~580_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~580_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~580 .lut_mask = "0000";
defparam \mem|data~580 .operation_mode = "normal";
defparam \mem|data~580 .output_mode = "reg_only";
defparam \mem|data~580 .register_cascade_mode = "off";
defparam \mem|data~580 .sum_lutc_input = "datac";
defparam \mem|data~580 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \mem|data~588 (
// Equation(s):
// \mem|data~1384  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L598Q)) # (!\b~combout [0] & ((\mem|data~580_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~580_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1384 ),
	.regout(\mem|data~588_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~588 .lut_mask = "d9c8";
defparam \mem|data~588 .operation_mode = "normal";
defparam \mem|data~588 .output_mode = "comb_only";
defparam \mem|data~588 .register_cascade_mode = "off";
defparam \mem|data~588 .sum_lutc_input = "qfbk";
defparam \mem|data~588 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \mem|data~596 (
// Equation(s):
// \mem|data~1385  = (\b~combout [1] & ((\mem|data~1384  & (\mem|data~604_regout )) # (!\mem|data~1384  & ((C1L606Q))))) # (!\b~combout [1] & (((\mem|data~1384 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~604_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1384 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1385 ),
	.regout(\mem|data~596_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~596 .lut_mask = "dda0";
defparam \mem|data~596 .operation_mode = "normal";
defparam \mem|data~596 .output_mode = "comb_only";
defparam \mem|data~596 .register_cascade_mode = "off";
defparam \mem|data~596 .sum_lutc_input = "qfbk";
defparam \mem|data~596 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N2
maxv_lcell \mem|data~540 (
// Equation(s):
// \mem|data~540_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~540_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~540 .lut_mask = "0000";
defparam \mem|data~540 .operation_mode = "normal";
defparam \mem|data~540 .output_mode = "reg_only";
defparam \mem|data~540 .register_cascade_mode = "off";
defparam \mem|data~540 .sum_lutc_input = "datac";
defparam \mem|data~540 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N5
maxv_lcell \mem|data~516 (
// Equation(s):
// \mem|data~516_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~516_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~516 .lut_mask = "0000";
defparam \mem|data~516 .operation_mode = "normal";
defparam \mem|data~516 .output_mode = "reg_only";
defparam \mem|data~516 .register_cascade_mode = "off";
defparam \mem|data~516 .sum_lutc_input = "datac";
defparam \mem|data~516 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxv_lcell \mem|data~524 (
// Equation(s):
// \mem|data~1388  = (\b~combout [0] & ((\b~combout [1]) # ((C1L534Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~516_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~516_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1388 ),
	.regout(\mem|data~524_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~524 .lut_mask = "b9a8";
defparam \mem|data~524 .operation_mode = "normal";
defparam \mem|data~524 .output_mode = "comb_only";
defparam \mem|data~524 .register_cascade_mode = "off";
defparam \mem|data~524 .sum_lutc_input = "qfbk";
defparam \mem|data~524 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxv_lcell \mem|data~532 (
// Equation(s):
// \mem|data~1389  = (\b~combout [1] & ((\mem|data~1388  & (\mem|data~540_regout )) # (!\mem|data~1388  & ((C1L542Q))))) # (!\b~combout [1] & (((\mem|data~1388 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~540_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1388 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1389 ),
	.regout(\mem|data~532_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~532 .lut_mask = "bbc0";
defparam \mem|data~532 .operation_mode = "normal";
defparam \mem|data~532 .output_mode = "comb_only";
defparam \mem|data~532 .register_cascade_mode = "off";
defparam \mem|data~532 .sum_lutc_input = "qfbk";
defparam \mem|data~532 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxv_lcell \mem|data~572 (
// Equation(s):
// \mem|data~572_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~572_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~572 .lut_mask = "0000";
defparam \mem|data~572 .operation_mode = "normal";
defparam \mem|data~572 .output_mode = "reg_only";
defparam \mem|data~572 .register_cascade_mode = "off";
defparam \mem|data~572 .sum_lutc_input = "datac";
defparam \mem|data~572 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxv_lcell \mem|data~548 (
// Equation(s):
// \mem|data~548_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~548_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~548 .lut_mask = "0000";
defparam \mem|data~548 .operation_mode = "normal";
defparam \mem|data~548 .output_mode = "reg_only";
defparam \mem|data~548 .register_cascade_mode = "off";
defparam \mem|data~548 .sum_lutc_input = "datac";
defparam \mem|data~548 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxv_lcell \mem|data~564 (
// Equation(s):
// \mem|data~1386  = (\b~combout [1] & ((\b~combout [0]) # ((C1L574Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~548_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~548_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1386 ),
	.regout(\mem|data~564_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~564 .lut_mask = "b9a8";
defparam \mem|data~564 .operation_mode = "normal";
defparam \mem|data~564 .output_mode = "comb_only";
defparam \mem|data~564 .register_cascade_mode = "off";
defparam \mem|data~564 .sum_lutc_input = "qfbk";
defparam \mem|data~564 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxv_lcell \mem|data~556 (
// Equation(s):
// \mem|data~1387  = (\b~combout [0] & ((\mem|data~1386  & (\mem|data~572_regout )) # (!\mem|data~1386  & ((C1L566Q))))) # (!\b~combout [0] & (((\mem|data~1386 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~572_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1386 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1387 ),
	.regout(\mem|data~556_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~556 .lut_mask = "dda0";
defparam \mem|data~556 .operation_mode = "normal";
defparam \mem|data~556 .output_mode = "comb_only";
defparam \mem|data~556 .register_cascade_mode = "off";
defparam \mem|data~556 .sum_lutc_input = "qfbk";
defparam \mem|data~556 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxv_lcell \mem|data~1390 (
// Equation(s):
// \mem|data~1390_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1387 )))) # (!\b~combout [2] & (!\b~combout [3] & (\mem|data~1389 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1389 ),
	.datad(\mem|data~1387 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1390_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1390 .lut_mask = "ba98";
defparam \mem|data~1390 .operation_mode = "normal";
defparam \mem|data~1390 .output_mode = "comb_only";
defparam \mem|data~1390 .register_cascade_mode = "off";
defparam \mem|data~1390 .sum_lutc_input = "datac";
defparam \mem|data~1390 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxv_lcell \mem|data~1393 (
// Equation(s):
// \mem|data~1393_combout  = (\b~combout [3] & ((\mem|data~1390_combout  & (\mem|data~1392 )) # (!\mem|data~1390_combout  & ((\mem|data~1385 ))))) # (!\b~combout [3] & (((\mem|data~1390_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1392 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1385 ),
	.datad(\mem|data~1390_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1393_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1393 .lut_mask = "bbc0";
defparam \mem|data~1393 .operation_mode = "normal";
defparam \mem|data~1393 .output_mode = "comb_only";
defparam \mem|data~1393 .register_cascade_mode = "off";
defparam \mem|data~1393 .sum_lutc_input = "datac";
defparam \mem|data~1393 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxv_lcell \mem|data~828 (
// Equation(s):
// \mem|data~828_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~828_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~828 .lut_mask = "0000";
defparam \mem|data~828 .operation_mode = "normal";
defparam \mem|data~828 .output_mode = "reg_only";
defparam \mem|data~828 .register_cascade_mode = "off";
defparam \mem|data~828 .sum_lutc_input = "datac";
defparam \mem|data~828 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N1
maxv_lcell \mem|data~804 (
// Equation(s):
// \mem|data~804_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~804_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~804 .lut_mask = "0000";
defparam \mem|data~804 .operation_mode = "normal";
defparam \mem|data~804 .output_mode = "reg_only";
defparam \mem|data~804 .register_cascade_mode = "off";
defparam \mem|data~804 .sum_lutc_input = "datac";
defparam \mem|data~804 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxv_lcell \mem|data~812 (
// Equation(s):
// \mem|data~1374  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L822Q)) # (!\b~combout [0] & ((\mem|data~804_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~804_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1374 ),
	.regout(\mem|data~812_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~812 .lut_mask = "d9c8";
defparam \mem|data~812 .operation_mode = "normal";
defparam \mem|data~812 .output_mode = "comb_only";
defparam \mem|data~812 .register_cascade_mode = "off";
defparam \mem|data~812 .sum_lutc_input = "qfbk";
defparam \mem|data~812 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxv_lcell \mem|data~820 (
// Equation(s):
// \mem|data~1375  = (\b~combout [1] & ((\mem|data~1374  & (\mem|data~828_regout )) # (!\mem|data~1374  & ((C1L830Q))))) # (!\b~combout [1] & (((\mem|data~1374 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~828_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1374 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1375 ),
	.regout(\mem|data~820_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~820 .lut_mask = "dda0";
defparam \mem|data~820 .operation_mode = "normal";
defparam \mem|data~820 .output_mode = "comb_only";
defparam \mem|data~820 .register_cascade_mode = "off";
defparam \mem|data~820 .sum_lutc_input = "qfbk";
defparam \mem|data~820 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y5_N4
maxv_lcell \mem|data~892 (
// Equation(s):
// \mem|data~892_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~892_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~892 .lut_mask = "0000";
defparam \mem|data~892 .operation_mode = "normal";
defparam \mem|data~892 .output_mode = "reg_only";
defparam \mem|data~892 .register_cascade_mode = "off";
defparam \mem|data~892 .sum_lutc_input = "datac";
defparam \mem|data~892 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N5
maxv_lcell \mem|data~868 (
// Equation(s):
// \mem|data~868_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~868_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~868 .lut_mask = "0000";
defparam \mem|data~868 .operation_mode = "normal";
defparam \mem|data~868 .output_mode = "reg_only";
defparam \mem|data~868 .register_cascade_mode = "off";
defparam \mem|data~868 .sum_lutc_input = "datac";
defparam \mem|data~868 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N3
maxv_lcell \mem|data~876 (
// Equation(s):
// \mem|data~1381  = (\b~combout [0] & ((\b~combout [1]) # ((C1L886Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~868_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~868_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1381 ),
	.regout(\mem|data~876_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~876 .lut_mask = "b9a8";
defparam \mem|data~876 .operation_mode = "normal";
defparam \mem|data~876 .output_mode = "comb_only";
defparam \mem|data~876 .register_cascade_mode = "off";
defparam \mem|data~876 .sum_lutc_input = "qfbk";
defparam \mem|data~876 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N4
maxv_lcell \mem|data~884 (
// Equation(s):
// \mem|data~1382  = (\b~combout [1] & ((\mem|data~1381  & (\mem|data~892_regout )) # (!\mem|data~1381  & ((C1L894Q))))) # (!\b~combout [1] & (((\mem|data~1381 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~892_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1381 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1382 ),
	.regout(\mem|data~884_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~884 .lut_mask = "dda0";
defparam \mem|data~884 .operation_mode = "normal";
defparam \mem|data~884 .output_mode = "comb_only";
defparam \mem|data~884 .register_cascade_mode = "off";
defparam \mem|data~884 .sum_lutc_input = "qfbk";
defparam \mem|data~884 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxv_lcell \mem|data~796 (
// Equation(s):
// \mem|data~796_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~796_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~796 .lut_mask = "ff00";
defparam \mem|data~796 .operation_mode = "normal";
defparam \mem|data~796 .output_mode = "reg_only";
defparam \mem|data~796 .register_cascade_mode = "off";
defparam \mem|data~796 .sum_lutc_input = "datac";
defparam \mem|data~796 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxv_lcell \mem|data~772 (
// Equation(s):
// \mem|data~772_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~772_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~772 .lut_mask = "ff00";
defparam \mem|data~772 .operation_mode = "normal";
defparam \mem|data~772 .output_mode = "reg_only";
defparam \mem|data~772 .register_cascade_mode = "off";
defparam \mem|data~772 .sum_lutc_input = "datac";
defparam \mem|data~772 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxv_lcell \mem|data~788 (
// Equation(s):
// \mem|data~1378  = (\b~combout [1] & ((\b~combout [0]) # ((C1L798Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~772_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~772_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1378 ),
	.regout(\mem|data~788_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~788 .lut_mask = "b9a8";
defparam \mem|data~788 .operation_mode = "normal";
defparam \mem|data~788 .output_mode = "comb_only";
defparam \mem|data~788 .register_cascade_mode = "off";
defparam \mem|data~788 .sum_lutc_input = "qfbk";
defparam \mem|data~788 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxv_lcell \mem|data~780 (
// Equation(s):
// \mem|data~1379  = (\b~combout [0] & ((\mem|data~1378  & (\mem|data~796_regout )) # (!\mem|data~1378  & ((C1L790Q))))) # (!\b~combout [0] & (((\mem|data~1378 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~796_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1378 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1379 ),
	.regout(\mem|data~780_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~780 .lut_mask = "dda0";
defparam \mem|data~780 .operation_mode = "normal";
defparam \mem|data~780 .output_mode = "comb_only";
defparam \mem|data~780 .register_cascade_mode = "off";
defparam \mem|data~780 .sum_lutc_input = "qfbk";
defparam \mem|data~780 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N6
maxv_lcell \mem|data~860 (
// Equation(s):
// \mem|data~860_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~860_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~860 .lut_mask = "0000";
defparam \mem|data~860 .operation_mode = "normal";
defparam \mem|data~860 .output_mode = "reg_only";
defparam \mem|data~860 .register_cascade_mode = "off";
defparam \mem|data~860 .sum_lutc_input = "datac";
defparam \mem|data~860 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxv_lcell \mem|data~836 (
// Equation(s):
// \mem|data~836_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~836_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~836 .lut_mask = "0000";
defparam \mem|data~836 .operation_mode = "normal";
defparam \mem|data~836 .output_mode = "reg_only";
defparam \mem|data~836 .register_cascade_mode = "off";
defparam \mem|data~836 .sum_lutc_input = "datac";
defparam \mem|data~836 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxv_lcell \mem|data~852 (
// Equation(s):
// \mem|data~1376  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L862Q)) # (!\b~combout [1] & ((\mem|data~836_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~836_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1376 ),
	.regout(\mem|data~852_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~852 .lut_mask = "d9c8";
defparam \mem|data~852 .operation_mode = "normal";
defparam \mem|data~852 .output_mode = "comb_only";
defparam \mem|data~852 .register_cascade_mode = "off";
defparam \mem|data~852 .sum_lutc_input = "qfbk";
defparam \mem|data~852 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N1
maxv_lcell \mem|data~844 (
// Equation(s):
// \mem|data~1377  = (\b~combout [0] & ((\mem|data~1376  & (\mem|data~860_regout )) # (!\mem|data~1376  & ((C1L854Q))))) # (!\b~combout [0] & (((\mem|data~1376 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~860_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1376 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1377 ),
	.regout(\mem|data~844_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~844 .lut_mask = "bbc0";
defparam \mem|data~844 .operation_mode = "normal";
defparam \mem|data~844 .output_mode = "comb_only";
defparam \mem|data~844 .register_cascade_mode = "off";
defparam \mem|data~844 .sum_lutc_input = "qfbk";
defparam \mem|data~844 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxv_lcell \mem|data~1380 (
// Equation(s):
// \mem|data~1380_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & ((\mem|data~1377 ))) # (!\b~combout [3] & (\mem|data~1379 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1379 ),
	.datad(\mem|data~1377 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1380_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1380 .lut_mask = "dc98";
defparam \mem|data~1380 .operation_mode = "normal";
defparam \mem|data~1380 .output_mode = "comb_only";
defparam \mem|data~1380 .register_cascade_mode = "off";
defparam \mem|data~1380 .sum_lutc_input = "datac";
defparam \mem|data~1380 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxv_lcell \mem|data~1383 (
// Equation(s):
// \mem|data~1383_combout  = (\b~combout [2] & ((\mem|data~1380_combout  & ((\mem|data~1382 ))) # (!\mem|data~1380_combout  & (\mem|data~1375 )))) # (!\b~combout [2] & (((\mem|data~1380_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1375 ),
	.datab(\mem|data~1382 ),
	.datac(\b~combout [2]),
	.datad(\mem|data~1380_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1383_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1383 .lut_mask = "cfa0";
defparam \mem|data~1383 .operation_mode = "normal";
defparam \mem|data~1383 .output_mode = "comb_only";
defparam \mem|data~1383 .register_cascade_mode = "off";
defparam \mem|data~1383 .sum_lutc_input = "datac";
defparam \mem|data~1383 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxv_lcell \mem|data~1394 (
// Equation(s):
// \mem|data~1394_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1383_combout )))) # (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1393_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1393_combout ),
	.datad(\mem|data~1383_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1394_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1394 .lut_mask = "ba98";
defparam \mem|data~1394 .operation_mode = "normal";
defparam \mem|data~1394 .output_mode = "comb_only";
defparam \mem|data~1394 .register_cascade_mode = "off";
defparam \mem|data~1394 .sum_lutc_input = "datac";
defparam \mem|data~1394 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \mem|data~764 (
// Equation(s):
// \mem|data~764_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~764_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~764 .lut_mask = "0000";
defparam \mem|data~764 .operation_mode = "normal";
defparam \mem|data~764 .output_mode = "reg_only";
defparam \mem|data~764 .register_cascade_mode = "off";
defparam \mem|data~764 .sum_lutc_input = "datac";
defparam \mem|data~764 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \mem|data~668 (
// Equation(s):
// \mem|data~668_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~668_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~668 .lut_mask = "0000";
defparam \mem|data~668 .operation_mode = "normal";
defparam \mem|data~668 .output_mode = "reg_only";
defparam \mem|data~668 .register_cascade_mode = "off";
defparam \mem|data~668 .sum_lutc_input = "datac";
defparam \mem|data~668 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \mem|data~700 (
// Equation(s):
// \mem|data~1371  = (\b~combout [2] & ((\b~combout [3]) # ((C1L710Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~668_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~668_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1371 ),
	.regout(\mem|data~700_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~700 .lut_mask = "b9a8";
defparam \mem|data~700 .operation_mode = "normal";
defparam \mem|data~700 .output_mode = "comb_only";
defparam \mem|data~700 .register_cascade_mode = "off";
defparam \mem|data~700 .sum_lutc_input = "qfbk";
defparam \mem|data~700 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \mem|data~732 (
// Equation(s):
// \mem|data~1372  = (\b~combout [3] & ((\mem|data~1371  & (\mem|data~764_regout )) # (!\mem|data~1371  & ((C1L742Q))))) # (!\b~combout [3] & (((\mem|data~1371 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~764_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1371 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1372 ),
	.regout(\mem|data~732_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~732 .lut_mask = "bbc0";
defparam \mem|data~732 .operation_mode = "normal";
defparam \mem|data~732 .output_mode = "comb_only";
defparam \mem|data~732 .register_cascade_mode = "off";
defparam \mem|data~732 .sum_lutc_input = "qfbk";
defparam \mem|data~732 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N0
maxv_lcell \mem|data~756 (
// Equation(s):
// \mem|data~756_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~756_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~756 .lut_mask = "0000";
defparam \mem|data~756 .operation_mode = "normal";
defparam \mem|data~756 .output_mode = "reg_only";
defparam \mem|data~756 .register_cascade_mode = "off";
defparam \mem|data~756 .sum_lutc_input = "datac";
defparam \mem|data~756 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N5
maxv_lcell \mem|data~724 (
// Equation(s):
// \mem|data~1364  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L734Q)) # (!\b~combout [3] & ((\mem|data~660_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~660_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1364 ),
	.regout(\mem|data~724_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~724 .lut_mask = "d9c8";
defparam \mem|data~724 .operation_mode = "normal";
defparam \mem|data~724 .output_mode = "comb_only";
defparam \mem|data~724 .register_cascade_mode = "off";
defparam \mem|data~724 .sum_lutc_input = "qfbk";
defparam \mem|data~724 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N6
maxv_lcell \mem|data~692 (
// Equation(s):
// \mem|data~1365  = (\b~combout [2] & ((\mem|data~1364  & (\mem|data~756_regout )) # (!\mem|data~1364  & ((C1L702Q))))) # (!\b~combout [2] & (((\mem|data~1364 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~756_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1364 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1365 ),
	.regout(\mem|data~692_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~692 .lut_mask = "dda0";
defparam \mem|data~692 .operation_mode = "normal";
defparam \mem|data~692 .output_mode = "comb_only";
defparam \mem|data~692 .register_cascade_mode = "off";
defparam \mem|data~692 .sum_lutc_input = "qfbk";
defparam \mem|data~692 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxv_lcell \mem|data~748 (
// Equation(s):
// \mem|data~748_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~748_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~748 .lut_mask = "0000";
defparam \mem|data~748 .operation_mode = "normal";
defparam \mem|data~748 .output_mode = "reg_only";
defparam \mem|data~748 .register_cascade_mode = "off";
defparam \mem|data~748 .sum_lutc_input = "datac";
defparam \mem|data~748 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \mem|data~652 (
// Equation(s):
// \mem|data~652_regout  = DFFEAS((((\alu|Mux3~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~652_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~652 .lut_mask = "ff00";
defparam \mem|data~652 .operation_mode = "normal";
defparam \mem|data~652 .output_mode = "reg_only";
defparam \mem|data~652 .register_cascade_mode = "off";
defparam \mem|data~652 .sum_lutc_input = "datac";
defparam \mem|data~652 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxv_lcell \mem|data~684 (
// Equation(s):
// \mem|data~1366  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L694Q)) # (!\b~combout [2] & ((\mem|data~652_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~652_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1366 ),
	.regout(\mem|data~684_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~684 .lut_mask = "d9c8";
defparam \mem|data~684 .operation_mode = "normal";
defparam \mem|data~684 .output_mode = "comb_only";
defparam \mem|data~684 .register_cascade_mode = "off";
defparam \mem|data~684 .sum_lutc_input = "qfbk";
defparam \mem|data~684 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxv_lcell \mem|data~716 (
// Equation(s):
// \mem|data~1367  = (\b~combout [3] & ((\mem|data~1366  & (\mem|data~748_regout )) # (!\mem|data~1366  & ((C1L726Q))))) # (!\b~combout [3] & (((\mem|data~1366 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~748_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1366 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1367 ),
	.regout(\mem|data~716_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~716 .lut_mask = "dda0";
defparam \mem|data~716 .operation_mode = "normal";
defparam \mem|data~716 .output_mode = "comb_only";
defparam \mem|data~716 .register_cascade_mode = "off";
defparam \mem|data~716 .sum_lutc_input = "qfbk";
defparam \mem|data~716 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N0
maxv_lcell \mem|data~740 (
// Equation(s):
// \mem|data~740_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~740_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~740 .lut_mask = "0000";
defparam \mem|data~740 .operation_mode = "normal";
defparam \mem|data~740 .output_mode = "reg_only";
defparam \mem|data~740 .register_cascade_mode = "off";
defparam \mem|data~740 .sum_lutc_input = "datac";
defparam \mem|data~740 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxv_lcell \mem|data~644 (
// Equation(s):
// \mem|data~644_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~644_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~644 .lut_mask = "0000";
defparam \mem|data~644 .operation_mode = "normal";
defparam \mem|data~644 .output_mode = "reg_only";
defparam \mem|data~644 .register_cascade_mode = "off";
defparam \mem|data~644 .sum_lutc_input = "datac";
defparam \mem|data~644 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxv_lcell \mem|data~708 (
// Equation(s):
// \mem|data~1368  = (\b~combout [3] & ((\b~combout [2]) # ((C1L718Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~644_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~644_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1368 ),
	.regout(\mem|data~708_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~708 .lut_mask = "b9a8";
defparam \mem|data~708 .operation_mode = "normal";
defparam \mem|data~708 .output_mode = "comb_only";
defparam \mem|data~708 .register_cascade_mode = "off";
defparam \mem|data~708 .sum_lutc_input = "qfbk";
defparam \mem|data~708 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxv_lcell \mem|data~676 (
// Equation(s):
// \mem|data~1369  = (\b~combout [2] & ((\mem|data~1368  & (\mem|data~740_regout )) # (!\mem|data~1368  & ((C1L686Q))))) # (!\b~combout [2] & (((\mem|data~1368 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~740_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1368 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1369 ),
	.regout(\mem|data~676_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~676 .lut_mask = "bbc0";
defparam \mem|data~676 .operation_mode = "normal";
defparam \mem|data~676 .output_mode = "comb_only";
defparam \mem|data~676 .register_cascade_mode = "off";
defparam \mem|data~676 .sum_lutc_input = "qfbk";
defparam \mem|data~676 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \mem|data~1370 (
// Equation(s):
// \mem|data~1370_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1367 )))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~1369 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1367 ),
	.datad(\mem|data~1369 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1370_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1370 .lut_mask = "b9a8";
defparam \mem|data~1370 .operation_mode = "normal";
defparam \mem|data~1370 .output_mode = "comb_only";
defparam \mem|data~1370 .register_cascade_mode = "off";
defparam \mem|data~1370 .sum_lutc_input = "datac";
defparam \mem|data~1370 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxv_lcell \mem|data~1373 (
// Equation(s):
// \mem|data~1373_combout  = (\b~combout [1] & ((\mem|data~1370_combout  & (\mem|data~1372 )) # (!\mem|data~1370_combout  & ((\mem|data~1365 ))))) # (!\b~combout [1] & (((\mem|data~1370_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1372 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1365 ),
	.datad(\mem|data~1370_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1373_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1373 .lut_mask = "bbc0";
defparam \mem|data~1373 .operation_mode = "normal";
defparam \mem|data~1373 .output_mode = "comb_only";
defparam \mem|data~1373 .register_cascade_mode = "off";
defparam \mem|data~1373 .sum_lutc_input = "datac";
defparam \mem|data~1373 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxv_lcell \mem|data~1004 (
// Equation(s):
// \mem|data~1004_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1004_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1004 .lut_mask = "0000";
defparam \mem|data~1004 .operation_mode = "normal";
defparam \mem|data~1004 .output_mode = "reg_only";
defparam \mem|data~1004 .register_cascade_mode = "off";
defparam \mem|data~1004 .sum_lutc_input = "datac";
defparam \mem|data~1004 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxv_lcell \mem|data~908 (
// Equation(s):
// \mem|data~908_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~908_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~908 .lut_mask = "0000";
defparam \mem|data~908 .operation_mode = "normal";
defparam \mem|data~908 .output_mode = "reg_only";
defparam \mem|data~908 .register_cascade_mode = "off";
defparam \mem|data~908 .sum_lutc_input = "datac";
defparam \mem|data~908 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \mem|data~972 (
// Equation(s):
// \mem|data~1395  = (\b~combout [3] & ((\b~combout [2]) # ((C1L982Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~908_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~908_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1395 ),
	.regout(\mem|data~972_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~972 .lut_mask = "b9a8";
defparam \mem|data~972 .operation_mode = "normal";
defparam \mem|data~972 .output_mode = "comb_only";
defparam \mem|data~972 .register_cascade_mode = "off";
defparam \mem|data~972 .sum_lutc_input = "qfbk";
defparam \mem|data~972 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \mem|data~940 (
// Equation(s):
// \mem|data~1396  = (\b~combout [2] & ((\mem|data~1395  & (\mem|data~1004_regout )) # (!\mem|data~1395  & ((C1L950Q))))) # (!\b~combout [2] & (((\mem|data~1395 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1004_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1395 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1396 ),
	.regout(\mem|data~940_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~940 .lut_mask = "bbc0";
defparam \mem|data~940 .operation_mode = "normal";
defparam \mem|data~940 .output_mode = "comb_only";
defparam \mem|data~940 .register_cascade_mode = "off";
defparam \mem|data~940 .sum_lutc_input = "qfbk";
defparam \mem|data~940 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxv_lcell \mem|data~1020 (
// Equation(s):
// \mem|data~1020_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1020_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1020 .lut_mask = "0000";
defparam \mem|data~1020 .operation_mode = "normal";
defparam \mem|data~1020 .output_mode = "reg_only";
defparam \mem|data~1020 .register_cascade_mode = "off";
defparam \mem|data~1020 .sum_lutc_input = "datac";
defparam \mem|data~1020 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \mem|data~924 (
// Equation(s):
// \mem|data~924_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~924_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~924 .lut_mask = "0000";
defparam \mem|data~924 .operation_mode = "normal";
defparam \mem|data~924 .output_mode = "reg_only";
defparam \mem|data~924 .register_cascade_mode = "off";
defparam \mem|data~924 .sum_lutc_input = "datac";
defparam \mem|data~924 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \mem|data~988 (
// Equation(s):
// \mem|data~1402  = (\b~combout [3] & ((\b~combout [2]) # ((C1L998Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~924_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~924_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1402 ),
	.regout(\mem|data~988_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~988 .lut_mask = "b9a8";
defparam \mem|data~988 .operation_mode = "normal";
defparam \mem|data~988 .output_mode = "comb_only";
defparam \mem|data~988 .register_cascade_mode = "off";
defparam \mem|data~988 .sum_lutc_input = "qfbk";
defparam \mem|data~988 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \mem|data~956 (
// Equation(s):
// \mem|data~1403  = (\b~combout [2] & ((\mem|data~1402  & (\mem|data~1020_regout )) # (!\mem|data~1402  & ((C1L966Q))))) # (!\b~combout [2] & (((\mem|data~1402 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1020_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1402 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1403 ),
	.regout(\mem|data~956_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~956 .lut_mask = "dda0";
defparam \mem|data~956 .operation_mode = "normal";
defparam \mem|data~956 .output_mode = "comb_only";
defparam \mem|data~956 .register_cascade_mode = "off";
defparam \mem|data~956 .sum_lutc_input = "qfbk";
defparam \mem|data~956 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \mem|data~1012 (
// Equation(s):
// \mem|data~1012_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1012_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1012 .lut_mask = "0000";
defparam \mem|data~1012 .operation_mode = "normal";
defparam \mem|data~1012 .output_mode = "reg_only";
defparam \mem|data~1012 .register_cascade_mode = "off";
defparam \mem|data~1012 .sum_lutc_input = "datac";
defparam \mem|data~1012 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \mem|data~916 (
// Equation(s):
// \mem|data~916_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~916_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~916 .lut_mask = "0000";
defparam \mem|data~916 .operation_mode = "normal";
defparam \mem|data~916 .output_mode = "reg_only";
defparam \mem|data~916 .register_cascade_mode = "off";
defparam \mem|data~916 .sum_lutc_input = "datac";
defparam \mem|data~916 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \mem|data~948 (
// Equation(s):
// \mem|data~1397  = (\b~combout [2] & ((\b~combout [3]) # ((C1L958Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~916_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~916_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1397 ),
	.regout(\mem|data~948_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~948 .lut_mask = "b9a8";
defparam \mem|data~948 .operation_mode = "normal";
defparam \mem|data~948 .output_mode = "comb_only";
defparam \mem|data~948 .register_cascade_mode = "off";
defparam \mem|data~948 .sum_lutc_input = "qfbk";
defparam \mem|data~948 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \mem|data~980 (
// Equation(s):
// \mem|data~1398  = (\b~combout [3] & ((\mem|data~1397  & (\mem|data~1012_regout )) # (!\mem|data~1397  & ((C1L990Q))))) # (!\b~combout [3] & (((\mem|data~1397 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1012_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1397 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1398 ),
	.regout(\mem|data~980_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~980 .lut_mask = "bbc0";
defparam \mem|data~980 .operation_mode = "normal";
defparam \mem|data~980 .output_mode = "comb_only";
defparam \mem|data~980 .register_cascade_mode = "off";
defparam \mem|data~980 .sum_lutc_input = "qfbk";
defparam \mem|data~980 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \mem|data~996 (
// Equation(s):
// \mem|data~996_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~996_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~996 .lut_mask = "0000";
defparam \mem|data~996 .operation_mode = "normal";
defparam \mem|data~996 .output_mode = "reg_only";
defparam \mem|data~996 .register_cascade_mode = "off";
defparam \mem|data~996 .sum_lutc_input = "datac";
defparam \mem|data~996 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \mem|data~900 (
// Equation(s):
// \mem|data~900_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , \alu|Mux3~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux3~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~900_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~900 .lut_mask = "0000";
defparam \mem|data~900 .operation_mode = "normal";
defparam \mem|data~900 .output_mode = "reg_only";
defparam \mem|data~900 .register_cascade_mode = "off";
defparam \mem|data~900 .sum_lutc_input = "datac";
defparam \mem|data~900 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \mem|data~932 (
// Equation(s):
// \mem|data~1399  = (\b~combout [2] & ((\b~combout [3]) # ((C1L942Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~900_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~900_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1399 ),
	.regout(\mem|data~932_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~932 .lut_mask = "b9a8";
defparam \mem|data~932 .operation_mode = "normal";
defparam \mem|data~932 .output_mode = "comb_only";
defparam \mem|data~932 .register_cascade_mode = "off";
defparam \mem|data~932 .sum_lutc_input = "qfbk";
defparam \mem|data~932 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \mem|data~964 (
// Equation(s):
// \mem|data~1400  = (\b~combout [3] & ((\mem|data~1399  & (\mem|data~996_regout )) # (!\mem|data~1399  & ((C1L974Q))))) # (!\b~combout [3] & (((\mem|data~1399 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~996_regout ),
	.datac(\alu|Mux3~3 ),
	.datad(\mem|data~1399 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1400 ),
	.regout(\mem|data~964_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~964 .lut_mask = "dda0";
defparam \mem|data~964 .operation_mode = "normal";
defparam \mem|data~964 .output_mode = "comb_only";
defparam \mem|data~964 .register_cascade_mode = "off";
defparam \mem|data~964 .sum_lutc_input = "qfbk";
defparam \mem|data~964 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxv_lcell \mem|data~1401 (
// Equation(s):
// \mem|data~1401_combout  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (\mem|data~1398 )) # (!\b~combout [1] & ((\mem|data~1400 )))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1398 ),
	.datad(\mem|data~1400 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1401_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1401 .lut_mask = "d9c8";
defparam \mem|data~1401 .operation_mode = "normal";
defparam \mem|data~1401 .output_mode = "comb_only";
defparam \mem|data~1401 .register_cascade_mode = "off";
defparam \mem|data~1401 .sum_lutc_input = "datac";
defparam \mem|data~1401 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxv_lcell \mem|data~1404 (
// Equation(s):
// \mem|data~1404_combout  = (\b~combout [0] & ((\mem|data~1401_combout  & ((\mem|data~1403 ))) # (!\mem|data~1401_combout  & (\mem|data~1396 )))) # (!\b~combout [0] & (((\mem|data~1401_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1396 ),
	.datac(\mem|data~1403 ),
	.datad(\mem|data~1401_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1404_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1404 .lut_mask = "f588";
defparam \mem|data~1404 .operation_mode = "normal";
defparam \mem|data~1404 .output_mode = "comb_only";
defparam \mem|data~1404 .register_cascade_mode = "off";
defparam \mem|data~1404 .sum_lutc_input = "datac";
defparam \mem|data~1404 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxv_lcell \mem|data~1405 (
// Equation(s):
// \mem|data~1405_combout  = (\b~combout [4] & ((\mem|data~1394_combout  & ((\mem|data~1404_combout ))) # (!\mem|data~1394_combout  & (\mem|data~1373_combout )))) # (!\b~combout [4] & (\mem|data~1394_combout ))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1394_combout ),
	.datac(\mem|data~1373_combout ),
	.datad(\mem|data~1404_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1405_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1405 .lut_mask = "ec64";
defparam \mem|data~1405 .operation_mode = "normal";
defparam \mem|data~1405 .output_mode = "comb_only";
defparam \mem|data~1405 .register_cascade_mode = "off";
defparam \mem|data~1405 .sum_lutc_input = "datac";
defparam \mem|data~1405 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxv_lcell \mem|dataOut[4] (
// Equation(s):
// \mem|dataOut [4] = DFFEAS(((\b~combout [6] & ((\mem|data~1405_combout ))) # (!\b~combout [6] & (\mem|data~1447_combout ))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\mem|data~1447_combout ),
	.datad(\mem|data~1405_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[4] .lut_mask = "fc30";
defparam \mem|dataOut[4] .operation_mode = "normal";
defparam \mem|dataOut[4] .output_mode = "reg_only";
defparam \mem|dataOut[4] .register_cascade_mode = "off";
defparam \mem|dataOut[4] .sum_lutc_input = "datac";
defparam \mem|dataOut[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N8
maxv_lcell \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = \b~combout [5] $ ((((\sel~combout [0]))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = "55aa";
defparam \alu|Add0~52 .operation_mode = "normal";
defparam \alu|Add0~52 .output_mode = "comb_only";
defparam \alu|Add0~52 .register_cascade_mode = "off";
defparam \alu|Add0~52 .sum_lutc_input = "datac";
defparam \alu|Add0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N6
maxv_lcell \alu|Add0~35 (
// Equation(s):
// \alu|Add0~35_combout  = \a~combout [5] $ (\alu|Add0~52_combout  $ ((!(!\alu|Add0~22  & \alu|Add0~12 ) # (\alu|Add0~22  & \alu|Add0~12COUT1_58 ))))
// \alu|Add0~37  = CARRY((\a~combout [5] & ((\alu|Add0~52_combout ) # (!\alu|Add0~12 ))) # (!\a~combout [5] & (\alu|Add0~52_combout  & !\alu|Add0~12 )))
// \alu|Add0~37COUT1_59  = CARRY((\a~combout [5] & ((\alu|Add0~52_combout ) # (!\alu|Add0~12COUT1_58 ))) # (!\a~combout [5] & (\alu|Add0~52_combout  & !\alu|Add0~12COUT1_58 )))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\alu|Add0~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~22 ),
	.cin0(\alu|Add0~12 ),
	.cin1(\alu|Add0~12COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~37 ),
	.cout1(\alu|Add0~37COUT1_59 ));
// synopsys translate_off
defparam \alu|Add0~35 .cin0_used = "true";
defparam \alu|Add0~35 .cin1_used = "true";
defparam \alu|Add0~35 .cin_used = "true";
defparam \alu|Add0~35 .lut_mask = "698e";
defparam \alu|Add0~35 .operation_mode = "arithmetic";
defparam \alu|Add0~35 .output_mode = "comb_only";
defparam \alu|Add0~35 .register_cascade_mode = "off";
defparam \alu|Add0~35 .sum_lutc_input = "cin";
defparam \alu|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N8
maxv_lcell \alu|res~7 (
// Equation(s):
// \alu|res~7_combout  = (\a~combout [5] & (((\b~combout [5]))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(vcc),
	.datac(\b~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~7 .lut_mask = "a0a0";
defparam \alu|res~7 .operation_mode = "normal";
defparam \alu|res~7 .output_mode = "comb_only";
defparam \alu|res~7 .register_cascade_mode = "off";
defparam \alu|res~7 .sum_lutc_input = "datac";
defparam \alu|res~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N9
maxv_lcell \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\alu|Mux0~1_combout  & (\alu|Mux0~0_combout  & ((!\alu|res~7_combout )))) # (!\alu|Mux0~1_combout  & (((\alu|Add0~35_combout )) # (!\alu|Mux0~0_combout )))

	.clk(gnd),
	.dataa(\alu|Mux0~1_combout ),
	.datab(\alu|Mux0~0_combout ),
	.datac(\alu|Add0~35_combout ),
	.datad(\alu|res~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = "51d9";
defparam \alu|Mux2~0 .operation_mode = "normal";
defparam \alu|Mux2~0 .output_mode = "comb_only";
defparam \alu|Mux2~0 .register_cascade_mode = "off";
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
defparam \alu|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N2
maxv_lcell \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (\alu|Mux0~2_combout  & (((\alu|Mux2~0_combout )))) # (!\alu|Mux0~2_combout  & ((\b~combout [5] & ((\a~combout [5]) # (!\alu|Mux2~0_combout ))) # (!\b~combout [5] & (\a~combout [5] & !\alu|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\alu|Mux0~2_combout ),
	.datac(\a~combout [5]),
	.datad(\alu|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux2~1 .lut_mask = "ec32";
defparam \alu|Mux2~1 .operation_mode = "normal";
defparam \alu|Mux2~1 .output_mode = "comb_only";
defparam \alu|Mux2~1 .register_cascade_mode = "off";
defparam \alu|Mux2~1 .sum_lutc_input = "datac";
defparam \alu|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N4
maxv_lcell \alu|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [5] = (\alu|Mult0|auto_generated|cs2a [0] & ((\alu|Mult0|auto_generated|cs1a [0] $ (\a~combout [5])))) # (!\alu|Mult0|auto_generated|cs2a [0] & (!\a~combout [4] & (\alu|Mult0|auto_generated|cs1a [0])))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\alu|Mult0|auto_generated|cs1a [0]),
	.datac(\alu|Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[5] .lut_mask = "34c4";
defparam \alu|Mult0|auto_generated|le3a[5] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[5] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[5] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N7
maxv_lcell \alu|Mult0|auto_generated|op_2~15 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~15_combout  = \alu|Mult0|auto_generated|le3a [5] $ ((((\alu|Mult0|auto_generated|op_2~2 ))))
// \alu|Mult0|auto_generated|op_2~17  = CARRY(((!\alu|Mult0|auto_generated|op_2~2 )) # (!\alu|Mult0|auto_generated|le3a [5]))
// \alu|Mult0|auto_generated|op_2~17COUT1_22  = CARRY(((!\alu|Mult0|auto_generated|op_2~2COUT1_21 )) # (!\alu|Mult0|auto_generated|le3a [5]))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le3a [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_2~2 ),
	.cin1(\alu|Mult0|auto_generated|op_2~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_2~17 ),
	.cout1(\alu|Mult0|auto_generated|op_2~17COUT1_22 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~15 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_2~15 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_2~15 .lut_mask = "5a5f";
defparam \alu|Mult0|auto_generated|op_2~15 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_2~15 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_2~15 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N8
maxv_lcell \alu|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|le5a [1] = (\alu|Mult0|auto_generated|cs2a [2] & (\alu|Mult0|auto_generated|cs1a [2] $ (((\a~combout [1]))))) # (!\alu|Mult0|auto_generated|cs2a [2] & (\alu|Mult0|auto_generated|cs1a [2] & (!\a~combout [0])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [2]),
	.datab(\a~combout [0]),
	.datac(\alu|Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le5a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le5a[1] .lut_mask = "52a2";
defparam \alu|Mult0|auto_generated|le5a[1] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le5a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le5a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N9
maxv_lcell \alu|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [3] = (\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] $ (((\a~combout [3]))))) # (!\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] & (!\a~combout [2])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [1]),
	.datab(\alu|Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [2]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[3] .lut_mask = "268c";
defparam \alu|Mult0|auto_generated|le4a[3] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[3] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[3] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N5
maxv_lcell \alu|Mult0|auto_generated|op_1~25 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~25_combout  = \alu|Mult0|auto_generated|le5a [1] $ (\alu|Mult0|auto_generated|le4a [3] $ ((\alu|Mult0|auto_generated|op_1~2 )))
// \alu|Mult0|auto_generated|op_1~27  = CARRY((\alu|Mult0|auto_generated|le5a [1] & (!\alu|Mult0|auto_generated|le4a [3] & !\alu|Mult0|auto_generated|op_1~2 )) # (!\alu|Mult0|auto_generated|le5a [1] & ((!\alu|Mult0|auto_generated|op_1~2 ) # 
// (!\alu|Mult0|auto_generated|le4a [3]))))
// \alu|Mult0|auto_generated|op_1~27COUT1_33  = CARRY((\alu|Mult0|auto_generated|le5a [1] & (!\alu|Mult0|auto_generated|le4a [3] & !\alu|Mult0|auto_generated|op_1~2 )) # (!\alu|Mult0|auto_generated|le5a [1] & ((!\alu|Mult0|auto_generated|op_1~2 ) # 
// (!\alu|Mult0|auto_generated|le4a [3]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le5a [1]),
	.datab(\alu|Mult0|auto_generated|le4a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_1~27 ),
	.cout1(\alu|Mult0|auto_generated|op_1~27COUT1_33 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~25 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_1~25 .lut_mask = "9617";
defparam \alu|Mult0|auto_generated|op_1~25 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_1~25 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~25 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N5
maxv_lcell \alu|Mult0|auto_generated|op_5~35 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~35_combout  = \alu|Mult0|auto_generated|op_2~15_combout  $ (\alu|Mult0|auto_generated|op_1~25_combout  $ ((\alu|Mult0|auto_generated|op_5~12 )))
// \alu|Mult0|auto_generated|op_5~37  = CARRY((\alu|Mult0|auto_generated|op_2~15_combout  & (!\alu|Mult0|auto_generated|op_1~25_combout  & !\alu|Mult0|auto_generated|op_5~12 )) # (!\alu|Mult0|auto_generated|op_2~15_combout  & 
// ((!\alu|Mult0|auto_generated|op_5~12 ) # (!\alu|Mult0|auto_generated|op_1~25_combout ))))
// \alu|Mult0|auto_generated|op_5~37COUT1_45  = CARRY((\alu|Mult0|auto_generated|op_2~15_combout  & (!\alu|Mult0|auto_generated|op_1~25_combout  & !\alu|Mult0|auto_generated|op_5~12 )) # (!\alu|Mult0|auto_generated|op_2~15_combout  & 
// ((!\alu|Mult0|auto_generated|op_5~12 ) # (!\alu|Mult0|auto_generated|op_1~25_combout ))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|op_2~15_combout ),
	.datab(\alu|Mult0|auto_generated|op_1~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_5~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~35_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~37 ),
	.cout1(\alu|Mult0|auto_generated|op_5~37COUT1_45 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~35 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_5~35 .lut_mask = "9617";
defparam \alu|Mult0|auto_generated|op_5~35 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~35 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~35 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~35 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N1
maxv_lcell \alu|Mux2~2 (
// Equation(s):
// \alu|Mux2~2_combout  = (\sel~combout [0] & (\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ))) # (!\sel~combout [0] & 
// (((\alu|Mult0|auto_generated|op_5~35_combout ))))

	.clk(gnd),
	.dataa(\alu|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[18]~4_combout ),
	.datac(\sel~combout [0]),
	.datad(\alu|Mult0|auto_generated|op_5~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux2~2 .lut_mask = "8f80";
defparam \alu|Mux2~2 .operation_mode = "normal";
defparam \alu|Mux2~2 .output_mode = "comb_only";
defparam \alu|Mux2~2 .register_cascade_mode = "off";
defparam \alu|Mux2~2 .sum_lutc_input = "datac";
defparam \alu|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N1
maxv_lcell \mem|data~661 (
// Equation(s):
// \alu|Mux2~3  = (\sel~combout [1] & ((\sel~combout [2] & (\alu|Mux2~1_combout )) # (!\sel~combout [2] & ((\alu|Mux2~2_combout ))))) # (!\sel~combout [1] & (\alu|Mux2~1_combout ))
// \mem|data~661_regout  = DFFEAS(\alu|Mux2~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [1]),
	.datab(\alu|Mux2~1_combout ),
	.datac(\sel~combout [2]),
	.datad(\alu|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux2~3 ),
	.regout(\mem|data~661_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~661 .lut_mask = "cec4";
defparam \mem|data~661 .operation_mode = "normal";
defparam \mem|data~661 .output_mode = "reg_and_comb";
defparam \mem|data~661 .register_cascade_mode = "off";
defparam \mem|data~661 .sum_lutc_input = "datac";
defparam \mem|data~661 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxv_lcell \mem|data~1021 (
// Equation(s):
// \mem|data~1021_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1021_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1021 .lut_mask = "0000";
defparam \mem|data~1021 .operation_mode = "normal";
defparam \mem|data~1021 .output_mode = "reg_only";
defparam \mem|data~1021 .register_cascade_mode = "off";
defparam \mem|data~1021 .sum_lutc_input = "datac";
defparam \mem|data~1021 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxv_lcell \mem|data~925 (
// Equation(s):
// \mem|data~925_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~925_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~925 .lut_mask = "0000";
defparam \mem|data~925 .operation_mode = "normal";
defparam \mem|data~925 .output_mode = "reg_only";
defparam \mem|data~925 .register_cascade_mode = "off";
defparam \mem|data~925 .sum_lutc_input = "datac";
defparam \mem|data~925 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \mem|data~989 (
// Equation(s):
// \mem|data~1487  = (\b~combout [3] & ((\b~combout [2]) # ((C1L999Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~925_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~925_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1487 ),
	.regout(\mem|data~989_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~989 .lut_mask = "b9a8";
defparam \mem|data~989 .operation_mode = "normal";
defparam \mem|data~989 .output_mode = "comb_only";
defparam \mem|data~989 .register_cascade_mode = "off";
defparam \mem|data~989 .sum_lutc_input = "qfbk";
defparam \mem|data~989 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \mem|data~957 (
// Equation(s):
// \mem|data~1488  = (\b~combout [2] & ((\mem|data~1487  & (\mem|data~1021_regout )) # (!\mem|data~1487  & ((C1L967Q))))) # (!\b~combout [2] & (((\mem|data~1487 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1021_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1487 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1488 ),
	.regout(\mem|data~957_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~957 .lut_mask = "dda0";
defparam \mem|data~957 .operation_mode = "normal";
defparam \mem|data~957 .output_mode = "comb_only";
defparam \mem|data~957 .register_cascade_mode = "off";
defparam \mem|data~957 .sum_lutc_input = "qfbk";
defparam \mem|data~957 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxv_lcell \mem|data~1005 (
// Equation(s):
// \mem|data~1005_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1005_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1005 .lut_mask = "0000";
defparam \mem|data~1005 .operation_mode = "normal";
defparam \mem|data~1005 .output_mode = "reg_only";
defparam \mem|data~1005 .register_cascade_mode = "off";
defparam \mem|data~1005 .sum_lutc_input = "datac";
defparam \mem|data~1005 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxv_lcell \mem|data~909 (
// Equation(s):
// \mem|data~909_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~909_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~909 .lut_mask = "ff00";
defparam \mem|data~909 .operation_mode = "normal";
defparam \mem|data~909 .output_mode = "reg_only";
defparam \mem|data~909 .register_cascade_mode = "off";
defparam \mem|data~909 .sum_lutc_input = "datac";
defparam \mem|data~909 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \mem|data~973 (
// Equation(s):
// \mem|data~1480  = (\b~combout [3] & ((\b~combout [2]) # ((C1L983Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~909_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~909_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1480 ),
	.regout(\mem|data~973_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~973 .lut_mask = "b9a8";
defparam \mem|data~973 .operation_mode = "normal";
defparam \mem|data~973 .output_mode = "comb_only";
defparam \mem|data~973 .register_cascade_mode = "off";
defparam \mem|data~973 .sum_lutc_input = "qfbk";
defparam \mem|data~973 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \mem|data~941 (
// Equation(s):
// \mem|data~1481  = (\b~combout [2] & ((\mem|data~1480  & (\mem|data~1005_regout )) # (!\mem|data~1480  & ((C1L951Q))))) # (!\b~combout [2] & (((\mem|data~1480 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1005_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1480 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1481 ),
	.regout(\mem|data~941_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~941 .lut_mask = "dda0";
defparam \mem|data~941 .operation_mode = "normal";
defparam \mem|data~941 .output_mode = "comb_only";
defparam \mem|data~941 .register_cascade_mode = "off";
defparam \mem|data~941 .sum_lutc_input = "qfbk";
defparam \mem|data~941 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \mem|data~997 (
// Equation(s):
// \mem|data~997_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~997_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~997 .lut_mask = "0000";
defparam \mem|data~997 .operation_mode = "normal";
defparam \mem|data~997 .output_mode = "reg_only";
defparam \mem|data~997 .register_cascade_mode = "off";
defparam \mem|data~997 .sum_lutc_input = "datac";
defparam \mem|data~997 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \mem|data~901 (
// Equation(s):
// \mem|data~901_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~901_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~901 .lut_mask = "0000";
defparam \mem|data~901 .operation_mode = "normal";
defparam \mem|data~901 .output_mode = "reg_only";
defparam \mem|data~901 .register_cascade_mode = "off";
defparam \mem|data~901 .sum_lutc_input = "datac";
defparam \mem|data~901 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \mem|data~933 (
// Equation(s):
// \mem|data~1484  = (\b~combout [2] & ((\b~combout [3]) # ((C1L943Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~901_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~901_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1484 ),
	.regout(\mem|data~933_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~933 .lut_mask = "b9a8";
defparam \mem|data~933 .operation_mode = "normal";
defparam \mem|data~933 .output_mode = "comb_only";
defparam \mem|data~933 .register_cascade_mode = "off";
defparam \mem|data~933 .sum_lutc_input = "qfbk";
defparam \mem|data~933 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \mem|data~965 (
// Equation(s):
// \mem|data~1485  = (\b~combout [3] & ((\mem|data~1484  & (\mem|data~997_regout )) # (!\mem|data~1484  & ((C1L975Q))))) # (!\b~combout [3] & (((\mem|data~1484 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~997_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1484 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1485 ),
	.regout(\mem|data~965_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~965 .lut_mask = "dda0";
defparam \mem|data~965 .operation_mode = "normal";
defparam \mem|data~965 .output_mode = "comb_only";
defparam \mem|data~965 .register_cascade_mode = "off";
defparam \mem|data~965 .sum_lutc_input = "qfbk";
defparam \mem|data~965 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \mem|data~1013 (
// Equation(s):
// \mem|data~1013_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1013_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1013 .lut_mask = "ff00";
defparam \mem|data~1013 .operation_mode = "normal";
defparam \mem|data~1013 .output_mode = "reg_only";
defparam \mem|data~1013 .register_cascade_mode = "off";
defparam \mem|data~1013 .sum_lutc_input = "datac";
defparam \mem|data~1013 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \mem|data~917 (
// Equation(s):
// \mem|data~917_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~917_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~917 .lut_mask = "ff00";
defparam \mem|data~917 .operation_mode = "normal";
defparam \mem|data~917 .output_mode = "reg_only";
defparam \mem|data~917 .register_cascade_mode = "off";
defparam \mem|data~917 .sum_lutc_input = "datac";
defparam \mem|data~917 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \mem|data~949 (
// Equation(s):
// \mem|data~1482  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L959Q)) # (!\b~combout [2] & ((\mem|data~917_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~917_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1482 ),
	.regout(\mem|data~949_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~949 .lut_mask = "d9c8";
defparam \mem|data~949 .operation_mode = "normal";
defparam \mem|data~949 .output_mode = "comb_only";
defparam \mem|data~949 .register_cascade_mode = "off";
defparam \mem|data~949 .sum_lutc_input = "qfbk";
defparam \mem|data~949 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \mem|data~981 (
// Equation(s):
// \mem|data~1483  = (\b~combout [3] & ((\mem|data~1482  & (\mem|data~1013_regout )) # (!\mem|data~1482  & ((C1L991Q))))) # (!\b~combout [3] & (((\mem|data~1482 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1013_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1482 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1483 ),
	.regout(\mem|data~981_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~981 .lut_mask = "dda0";
defparam \mem|data~981 .operation_mode = "normal";
defparam \mem|data~981 .output_mode = "comb_only";
defparam \mem|data~981 .register_cascade_mode = "off";
defparam \mem|data~981 .sum_lutc_input = "qfbk";
defparam \mem|data~981 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \mem|data~1486 (
// Equation(s):
// \mem|data~1486_combout  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & ((\mem|data~1483 ))) # (!\b~combout [1] & (\mem|data~1485 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1485 ),
	.datad(\mem|data~1483 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1486_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1486 .lut_mask = "dc98";
defparam \mem|data~1486 .operation_mode = "normal";
defparam \mem|data~1486 .output_mode = "comb_only";
defparam \mem|data~1486 .register_cascade_mode = "off";
defparam \mem|data~1486 .sum_lutc_input = "datac";
defparam \mem|data~1486 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \mem|data~1489 (
// Equation(s):
// \mem|data~1489_combout  = (\b~combout [0] & ((\mem|data~1486_combout  & (\mem|data~1488 )) # (!\mem|data~1486_combout  & ((\mem|data~1481 ))))) # (!\b~combout [0] & (((\mem|data~1486_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1488 ),
	.datac(\mem|data~1481 ),
	.datad(\mem|data~1486_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1489_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1489 .lut_mask = "dda0";
defparam \mem|data~1489 .operation_mode = "normal";
defparam \mem|data~1489 .output_mode = "comb_only";
defparam \mem|data~1489 .register_cascade_mode = "off";
defparam \mem|data~1489 .sum_lutc_input = "datac";
defparam \mem|data~1489 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \mem|data~765 (
// Equation(s):
// \mem|data~765_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~765_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~765 .lut_mask = "0000";
defparam \mem|data~765 .operation_mode = "normal";
defparam \mem|data~765 .output_mode = "reg_only";
defparam \mem|data~765 .register_cascade_mode = "off";
defparam \mem|data~765 .sum_lutc_input = "datac";
defparam \mem|data~765 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \mem|data~669 (
// Equation(s):
// \mem|data~669_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~669_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~669 .lut_mask = "0000";
defparam \mem|data~669 .operation_mode = "normal";
defparam \mem|data~669 .output_mode = "reg_only";
defparam \mem|data~669 .register_cascade_mode = "off";
defparam \mem|data~669 .sum_lutc_input = "datac";
defparam \mem|data~669 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \mem|data~701 (
// Equation(s):
// \mem|data~1456  = (\b~combout [2] & (((C1L711Q) # (\b~combout [3])))) # (!\b~combout [2] & (\mem|data~669_regout  & ((!\b~combout [3]))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~669_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1456 ),
	.regout(\mem|data~701_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~701 .lut_mask = "aae4";
defparam \mem|data~701 .operation_mode = "normal";
defparam \mem|data~701 .output_mode = "comb_only";
defparam \mem|data~701 .register_cascade_mode = "off";
defparam \mem|data~701 .sum_lutc_input = "qfbk";
defparam \mem|data~701 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \mem|data~733 (
// Equation(s):
// \mem|data~1457  = (\b~combout [3] & ((\mem|data~1456  & (\mem|data~765_regout )) # (!\mem|data~1456  & ((C1L743Q))))) # (!\b~combout [3] & (((\mem|data~1456 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~765_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1456 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1457 ),
	.regout(\mem|data~733_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~733 .lut_mask = "bbc0";
defparam \mem|data~733 .operation_mode = "normal";
defparam \mem|data~733 .output_mode = "comb_only";
defparam \mem|data~733 .register_cascade_mode = "off";
defparam \mem|data~733 .sum_lutc_input = "qfbk";
defparam \mem|data~733 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N7
maxv_lcell \mem|data~757 (
// Equation(s):
// \mem|data~757_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~757_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~757 .lut_mask = "0000";
defparam \mem|data~757 .operation_mode = "normal";
defparam \mem|data~757 .output_mode = "reg_only";
defparam \mem|data~757 .register_cascade_mode = "off";
defparam \mem|data~757 .sum_lutc_input = "datac";
defparam \mem|data~757 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N3
maxv_lcell \mem|data~725 (
// Equation(s):
// \mem|data~1449  = (\b~combout [3] & ((\b~combout [2]) # ((C1L735Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~661_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~661_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1449 ),
	.regout(\mem|data~725_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~725 .lut_mask = "b9a8";
defparam \mem|data~725 .operation_mode = "normal";
defparam \mem|data~725 .output_mode = "comb_only";
defparam \mem|data~725 .register_cascade_mode = "off";
defparam \mem|data~725 .sum_lutc_input = "qfbk";
defparam \mem|data~725 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N4
maxv_lcell \mem|data~693 (
// Equation(s):
// \mem|data~1450  = (\b~combout [2] & ((\mem|data~1449  & (\mem|data~757_regout )) # (!\mem|data~1449  & ((C1L703Q))))) # (!\b~combout [2] & (((\mem|data~1449 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~757_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1449 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1450 ),
	.regout(\mem|data~693_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~693 .lut_mask = "dda0";
defparam \mem|data~693 .operation_mode = "normal";
defparam \mem|data~693 .output_mode = "comb_only";
defparam \mem|data~693 .register_cascade_mode = "off";
defparam \mem|data~693 .sum_lutc_input = "qfbk";
defparam \mem|data~693 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxv_lcell \mem|data~749 (
// Equation(s):
// \mem|data~749_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~749_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~749 .lut_mask = "0000";
defparam \mem|data~749 .operation_mode = "normal";
defparam \mem|data~749 .output_mode = "reg_only";
defparam \mem|data~749 .register_cascade_mode = "off";
defparam \mem|data~749 .sum_lutc_input = "datac";
defparam \mem|data~749 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \mem|data~653 (
// Equation(s):
// \mem|data~653_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~653_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~653 .lut_mask = "0000";
defparam \mem|data~653 .operation_mode = "normal";
defparam \mem|data~653 .output_mode = "reg_only";
defparam \mem|data~653 .register_cascade_mode = "off";
defparam \mem|data~653 .sum_lutc_input = "datac";
defparam \mem|data~653 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \mem|data~685 (
// Equation(s):
// \mem|data~1451  = (\b~combout [2] & ((\b~combout [3]) # ((C1L695Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~653_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~653_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1451 ),
	.regout(\mem|data~685_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~685 .lut_mask = "b9a8";
defparam \mem|data~685 .operation_mode = "normal";
defparam \mem|data~685 .output_mode = "comb_only";
defparam \mem|data~685 .register_cascade_mode = "off";
defparam \mem|data~685 .sum_lutc_input = "qfbk";
defparam \mem|data~685 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \mem|data~717 (
// Equation(s):
// \mem|data~1452  = (\b~combout [3] & ((\mem|data~1451  & (\mem|data~749_regout )) # (!\mem|data~1451  & ((C1L727Q))))) # (!\b~combout [3] & (((\mem|data~1451 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~749_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1451 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1452 ),
	.regout(\mem|data~717_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~717 .lut_mask = "dda0";
defparam \mem|data~717 .operation_mode = "normal";
defparam \mem|data~717 .output_mode = "comb_only";
defparam \mem|data~717 .register_cascade_mode = "off";
defparam \mem|data~717 .sum_lutc_input = "qfbk";
defparam \mem|data~717 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxv_lcell \mem|data~741 (
// Equation(s):
// \mem|data~741_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~741_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~741 .lut_mask = "0000";
defparam \mem|data~741 .operation_mode = "normal";
defparam \mem|data~741 .output_mode = "reg_only";
defparam \mem|data~741 .register_cascade_mode = "off";
defparam \mem|data~741 .sum_lutc_input = "datac";
defparam \mem|data~741 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxv_lcell \mem|data~645 (
// Equation(s):
// \mem|data~645_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~645_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~645 .lut_mask = "ff00";
defparam \mem|data~645 .operation_mode = "normal";
defparam \mem|data~645 .output_mode = "reg_only";
defparam \mem|data~645 .register_cascade_mode = "off";
defparam \mem|data~645 .sum_lutc_input = "datac";
defparam \mem|data~645 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxv_lcell \mem|data~709 (
// Equation(s):
// \mem|data~1453  = (\b~combout [3] & ((\b~combout [2]) # ((C1L719Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~645_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~645_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1453 ),
	.regout(\mem|data~709_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~709 .lut_mask = "b9a8";
defparam \mem|data~709 .operation_mode = "normal";
defparam \mem|data~709 .output_mode = "comb_only";
defparam \mem|data~709 .register_cascade_mode = "off";
defparam \mem|data~709 .sum_lutc_input = "qfbk";
defparam \mem|data~709 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxv_lcell \mem|data~677 (
// Equation(s):
// \mem|data~1454  = (\b~combout [2] & ((\mem|data~1453  & (\mem|data~741_regout )) # (!\mem|data~1453  & ((C1L687Q))))) # (!\b~combout [2] & (((\mem|data~1453 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~741_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1453 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1454 ),
	.regout(\mem|data~677_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~677 .lut_mask = "bbc0";
defparam \mem|data~677 .operation_mode = "normal";
defparam \mem|data~677 .output_mode = "comb_only";
defparam \mem|data~677 .register_cascade_mode = "off";
defparam \mem|data~677 .sum_lutc_input = "qfbk";
defparam \mem|data~677 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \mem|data~1455 (
// Equation(s):
// \mem|data~1455_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1452 )))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~1454 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1452 ),
	.datad(\mem|data~1454 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1455_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1455 .lut_mask = "b9a8";
defparam \mem|data~1455 .operation_mode = "normal";
defparam \mem|data~1455 .output_mode = "comb_only";
defparam \mem|data~1455 .register_cascade_mode = "off";
defparam \mem|data~1455 .sum_lutc_input = "datac";
defparam \mem|data~1455 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \mem|data~1458 (
// Equation(s):
// \mem|data~1458_combout  = (\b~combout [1] & ((\mem|data~1455_combout  & (\mem|data~1457 )) # (!\mem|data~1455_combout  & ((\mem|data~1450 ))))) # (!\b~combout [1] & (((\mem|data~1455_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1457 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1450 ),
	.datad(\mem|data~1455_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1458_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1458 .lut_mask = "bbc0";
defparam \mem|data~1458 .operation_mode = "normal";
defparam \mem|data~1458 .output_mode = "comb_only";
defparam \mem|data~1458 .register_cascade_mode = "off";
defparam \mem|data~1458 .sum_lutc_input = "datac";
defparam \mem|data~1458 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \mem|data~605 (
// Equation(s):
// \mem|data~605_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~605_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~605 .lut_mask = "0000";
defparam \mem|data~605 .operation_mode = "normal";
defparam \mem|data~605 .output_mode = "reg_only";
defparam \mem|data~605 .register_cascade_mode = "off";
defparam \mem|data~605 .sum_lutc_input = "datac";
defparam \mem|data~605 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \mem|data~581 (
// Equation(s):
// \mem|data~581_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~581_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~581 .lut_mask = "0000";
defparam \mem|data~581 .operation_mode = "normal";
defparam \mem|data~581 .output_mode = "reg_only";
defparam \mem|data~581 .register_cascade_mode = "off";
defparam \mem|data~581 .sum_lutc_input = "datac";
defparam \mem|data~581 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \mem|data~589 (
// Equation(s):
// \mem|data~1469  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L599Q)) # (!\b~combout [0] & ((\mem|data~581_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~581_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1469 ),
	.regout(\mem|data~589_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~589 .lut_mask = "d9c8";
defparam \mem|data~589 .operation_mode = "normal";
defparam \mem|data~589 .output_mode = "comb_only";
defparam \mem|data~589 .register_cascade_mode = "off";
defparam \mem|data~589 .sum_lutc_input = "qfbk";
defparam \mem|data~589 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \mem|data~597 (
// Equation(s):
// \mem|data~1470  = (\b~combout [1] & ((\mem|data~1469  & (\mem|data~605_regout )) # (!\mem|data~1469  & ((C1L607Q))))) # (!\b~combout [1] & (((\mem|data~1469 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~605_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1469 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1470 ),
	.regout(\mem|data~597_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~597 .lut_mask = "dda0";
defparam \mem|data~597 .operation_mode = "normal";
defparam \mem|data~597 .output_mode = "comb_only";
defparam \mem|data~597 .register_cascade_mode = "off";
defparam \mem|data~597 .sum_lutc_input = "qfbk";
defparam \mem|data~597 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y6_N9
maxv_lcell \mem|data~637 (
// Equation(s):
// \mem|data~637_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~637_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~637 .lut_mask = "0000";
defparam \mem|data~637 .operation_mode = "normal";
defparam \mem|data~637 .output_mode = "reg_only";
defparam \mem|data~637 .register_cascade_mode = "off";
defparam \mem|data~637 .sum_lutc_input = "datac";
defparam \mem|data~637 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N7
maxv_lcell \mem|data~613 (
// Equation(s):
// \mem|data~613_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~613_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~613 .lut_mask = "0000";
defparam \mem|data~613 .operation_mode = "normal";
defparam \mem|data~613 .output_mode = "reg_only";
defparam \mem|data~613 .register_cascade_mode = "off";
defparam \mem|data~613 .sum_lutc_input = "datac";
defparam \mem|data~613 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxv_lcell \mem|data~629 (
// Equation(s):
// \mem|data~1476  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L639Q)) # (!\b~combout [1] & ((\mem|data~613_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~613_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1476 ),
	.regout(\mem|data~629_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~629 .lut_mask = "d9c8";
defparam \mem|data~629 .operation_mode = "normal";
defparam \mem|data~629 .output_mode = "comb_only";
defparam \mem|data~629 .register_cascade_mode = "off";
defparam \mem|data~629 .sum_lutc_input = "qfbk";
defparam \mem|data~629 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxv_lcell \mem|data~621 (
// Equation(s):
// \mem|data~1477  = (\b~combout [0] & ((\mem|data~1476  & (\mem|data~637_regout )) # (!\mem|data~1476  & ((C1L631Q))))) # (!\b~combout [0] & (((\mem|data~1476 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~637_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1476 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1477 ),
	.regout(\mem|data~621_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~621 .lut_mask = "dda0";
defparam \mem|data~621 .operation_mode = "normal";
defparam \mem|data~621 .output_mode = "comb_only";
defparam \mem|data~621 .register_cascade_mode = "off";
defparam \mem|data~621 .sum_lutc_input = "qfbk";
defparam \mem|data~621 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N9
maxv_lcell \mem|data~541 (
// Equation(s):
// \mem|data~541_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~541_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~541 .lut_mask = "ff00";
defparam \mem|data~541 .operation_mode = "normal";
defparam \mem|data~541 .output_mode = "reg_only";
defparam \mem|data~541 .register_cascade_mode = "off";
defparam \mem|data~541 .sum_lutc_input = "datac";
defparam \mem|data~541 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N8
maxv_lcell \mem|data~517 (
// Equation(s):
// \mem|data~517_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~517_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~517 .lut_mask = "ff00";
defparam \mem|data~517 .operation_mode = "normal";
defparam \mem|data~517 .output_mode = "reg_only";
defparam \mem|data~517 .register_cascade_mode = "off";
defparam \mem|data~517 .sum_lutc_input = "datac";
defparam \mem|data~517 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxv_lcell \mem|data~525 (
// Equation(s):
// \mem|data~1473  = (\b~combout [0] & ((\b~combout [1]) # ((C1L535Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~517_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~517_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1473 ),
	.regout(\mem|data~525_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~525 .lut_mask = "b9a8";
defparam \mem|data~525 .operation_mode = "normal";
defparam \mem|data~525 .output_mode = "comb_only";
defparam \mem|data~525 .register_cascade_mode = "off";
defparam \mem|data~525 .sum_lutc_input = "qfbk";
defparam \mem|data~525 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxv_lcell \mem|data~533 (
// Equation(s):
// \mem|data~1474  = (\b~combout [1] & ((\mem|data~1473  & (\mem|data~541_regout )) # (!\mem|data~1473  & ((C1L543Q))))) # (!\b~combout [1] & (((\mem|data~1473 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~541_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1473 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1474 ),
	.regout(\mem|data~533_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~533 .lut_mask = "dda0";
defparam \mem|data~533 .operation_mode = "normal";
defparam \mem|data~533 .output_mode = "comb_only";
defparam \mem|data~533 .register_cascade_mode = "off";
defparam \mem|data~533 .sum_lutc_input = "qfbk";
defparam \mem|data~533 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxv_lcell \mem|data~573 (
// Equation(s):
// \mem|data~573_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~573_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~573 .lut_mask = "ff00";
defparam \mem|data~573 .operation_mode = "normal";
defparam \mem|data~573 .output_mode = "reg_only";
defparam \mem|data~573 .register_cascade_mode = "off";
defparam \mem|data~573 .sum_lutc_input = "datac";
defparam \mem|data~573 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxv_lcell \mem|data~549 (
// Equation(s):
// \mem|data~549_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~549_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~549 .lut_mask = "0000";
defparam \mem|data~549 .operation_mode = "normal";
defparam \mem|data~549 .output_mode = "reg_only";
defparam \mem|data~549 .register_cascade_mode = "off";
defparam \mem|data~549 .sum_lutc_input = "datac";
defparam \mem|data~549 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxv_lcell \mem|data~565 (
// Equation(s):
// \mem|data~1471  = (\b~combout [1] & ((\b~combout [0]) # ((C1L575Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~549_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~549_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1471 ),
	.regout(\mem|data~565_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~565 .lut_mask = "b9a8";
defparam \mem|data~565 .operation_mode = "normal";
defparam \mem|data~565 .output_mode = "comb_only";
defparam \mem|data~565 .register_cascade_mode = "off";
defparam \mem|data~565 .sum_lutc_input = "qfbk";
defparam \mem|data~565 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxv_lcell \mem|data~557 (
// Equation(s):
// \mem|data~1472  = (\b~combout [0] & ((\mem|data~1471  & (\mem|data~573_regout )) # (!\mem|data~1471  & ((C1L567Q))))) # (!\b~combout [0] & (((\mem|data~1471 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~573_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1471 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1472 ),
	.regout(\mem|data~557_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~557 .lut_mask = "bbc0";
defparam \mem|data~557 .operation_mode = "normal";
defparam \mem|data~557 .output_mode = "comb_only";
defparam \mem|data~557 .register_cascade_mode = "off";
defparam \mem|data~557 .sum_lutc_input = "qfbk";
defparam \mem|data~557 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxv_lcell \mem|data~1475 (
// Equation(s):
// \mem|data~1475_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & ((\mem|data~1472 ))) # (!\b~combout [2] & (\mem|data~1474 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1474 ),
	.datad(\mem|data~1472 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1475_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1475 .lut_mask = "dc98";
defparam \mem|data~1475 .operation_mode = "normal";
defparam \mem|data~1475 .output_mode = "comb_only";
defparam \mem|data~1475 .register_cascade_mode = "off";
defparam \mem|data~1475 .sum_lutc_input = "datac";
defparam \mem|data~1475 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxv_lcell \mem|data~1478 (
// Equation(s):
// \mem|data~1478_combout  = (\b~combout [3] & ((\mem|data~1475_combout  & ((\mem|data~1477 ))) # (!\mem|data~1475_combout  & (\mem|data~1470 )))) # (!\b~combout [3] & (((\mem|data~1475_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1470 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1477 ),
	.datad(\mem|data~1475_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1478_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1478 .lut_mask = "f388";
defparam \mem|data~1478 .operation_mode = "normal";
defparam \mem|data~1478 .output_mode = "comb_only";
defparam \mem|data~1478 .register_cascade_mode = "off";
defparam \mem|data~1478 .sum_lutc_input = "datac";
defparam \mem|data~1478 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N7
maxv_lcell \mem|data~893 (
// Equation(s):
// \mem|data~893_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~893_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~893 .lut_mask = "0000";
defparam \mem|data~893 .operation_mode = "normal";
defparam \mem|data~893 .output_mode = "reg_only";
defparam \mem|data~893 .register_cascade_mode = "off";
defparam \mem|data~893 .sum_lutc_input = "datac";
defparam \mem|data~893 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N2
maxv_lcell \mem|data~869 (
// Equation(s):
// \mem|data~869_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~869_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~869 .lut_mask = "0000";
defparam \mem|data~869 .operation_mode = "normal";
defparam \mem|data~869 .output_mode = "reg_only";
defparam \mem|data~869 .register_cascade_mode = "off";
defparam \mem|data~869 .sum_lutc_input = "datac";
defparam \mem|data~869 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N0
maxv_lcell \mem|data~877 (
// Equation(s):
// \mem|data~1466  = (\b~combout [0] & ((\b~combout [1]) # ((C1L887Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~869_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~869_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1466 ),
	.regout(\mem|data~877_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~877 .lut_mask = "b9a8";
defparam \mem|data~877 .operation_mode = "normal";
defparam \mem|data~877 .output_mode = "comb_only";
defparam \mem|data~877 .register_cascade_mode = "off";
defparam \mem|data~877 .sum_lutc_input = "qfbk";
defparam \mem|data~877 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N1
maxv_lcell \mem|data~885 (
// Equation(s):
// \mem|data~1467  = (\b~combout [1] & ((\mem|data~1466  & (\mem|data~893_regout )) # (!\mem|data~1466  & ((C1L895Q))))) # (!\b~combout [1] & (((\mem|data~1466 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~893_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1466 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1467 ),
	.regout(\mem|data~885_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~885 .lut_mask = "bbc0";
defparam \mem|data~885 .operation_mode = "normal";
defparam \mem|data~885 .output_mode = "comb_only";
defparam \mem|data~885 .register_cascade_mode = "off";
defparam \mem|data~885 .sum_lutc_input = "qfbk";
defparam \mem|data~885 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxv_lcell \mem|data~829 (
// Equation(s):
// \mem|data~829_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~829_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~829 .lut_mask = "0000";
defparam \mem|data~829 .operation_mode = "normal";
defparam \mem|data~829 .output_mode = "reg_only";
defparam \mem|data~829 .register_cascade_mode = "off";
defparam \mem|data~829 .sum_lutc_input = "datac";
defparam \mem|data~829 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N4
maxv_lcell \mem|data~805 (
// Equation(s):
// \mem|data~805_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~805_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~805 .lut_mask = "0000";
defparam \mem|data~805 .operation_mode = "normal";
defparam \mem|data~805 .output_mode = "reg_only";
defparam \mem|data~805 .register_cascade_mode = "off";
defparam \mem|data~805 .sum_lutc_input = "datac";
defparam \mem|data~805 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N6
maxv_lcell \mem|data~813 (
// Equation(s):
// \mem|data~1459  = (\b~combout [0] & ((\b~combout [1]) # ((C1L823Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~805_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~805_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1459 ),
	.regout(\mem|data~813_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~813 .lut_mask = "b9a8";
defparam \mem|data~813 .operation_mode = "normal";
defparam \mem|data~813 .output_mode = "comb_only";
defparam \mem|data~813 .register_cascade_mode = "off";
defparam \mem|data~813 .sum_lutc_input = "qfbk";
defparam \mem|data~813 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N7
maxv_lcell \mem|data~821 (
// Equation(s):
// \mem|data~1460  = (\b~combout [1] & ((\mem|data~1459  & (\mem|data~829_regout )) # (!\mem|data~1459  & ((C1L831Q))))) # (!\b~combout [1] & (((\mem|data~1459 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~829_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1459 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1460 ),
	.regout(\mem|data~821_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~821 .lut_mask = "dda0";
defparam \mem|data~821 .operation_mode = "normal";
defparam \mem|data~821 .output_mode = "comb_only";
defparam \mem|data~821 .register_cascade_mode = "off";
defparam \mem|data~821 .sum_lutc_input = "qfbk";
defparam \mem|data~821 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxv_lcell \mem|data~797 (
// Equation(s):
// \mem|data~797_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~797_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~797 .lut_mask = "0000";
defparam \mem|data~797 .operation_mode = "normal";
defparam \mem|data~797 .output_mode = "reg_only";
defparam \mem|data~797 .register_cascade_mode = "off";
defparam \mem|data~797 .sum_lutc_input = "datac";
defparam \mem|data~797 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N8
maxv_lcell \mem|data~773 (
// Equation(s):
// \mem|data~773_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~773_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~773 .lut_mask = "0000";
defparam \mem|data~773 .operation_mode = "normal";
defparam \mem|data~773 .output_mode = "reg_only";
defparam \mem|data~773 .register_cascade_mode = "off";
defparam \mem|data~773 .sum_lutc_input = "datac";
defparam \mem|data~773 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N5
maxv_lcell \mem|data~789 (
// Equation(s):
// \mem|data~1463  = (\b~combout [1] & ((\b~combout [0]) # ((C1L799Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~773_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~773_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1463 ),
	.regout(\mem|data~789_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~789 .lut_mask = "b9a8";
defparam \mem|data~789 .operation_mode = "normal";
defparam \mem|data~789 .output_mode = "comb_only";
defparam \mem|data~789 .register_cascade_mode = "off";
defparam \mem|data~789 .sum_lutc_input = "qfbk";
defparam \mem|data~789 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxv_lcell \mem|data~781 (
// Equation(s):
// \mem|data~1464  = (\mem|data~1463  & ((\mem|data~797_regout ) # ((!\b~combout [0])))) # (!\mem|data~1463  & (((C1L791Q & \b~combout [0]))))

	.clk(\clk~combout ),
	.dataa(\mem|data~797_regout ),
	.datab(\mem|data~1463 ),
	.datac(\alu|Mux2~3 ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1464 ),
	.regout(\mem|data~781_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~781 .lut_mask = "b8cc";
defparam \mem|data~781 .operation_mode = "normal";
defparam \mem|data~781 .output_mode = "comb_only";
defparam \mem|data~781 .register_cascade_mode = "off";
defparam \mem|data~781 .sum_lutc_input = "qfbk";
defparam \mem|data~781 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N4
maxv_lcell \mem|data~861 (
// Equation(s):
// \mem|data~861_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~861_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~861 .lut_mask = "0000";
defparam \mem|data~861 .operation_mode = "normal";
defparam \mem|data~861 .output_mode = "reg_only";
defparam \mem|data~861 .register_cascade_mode = "off";
defparam \mem|data~861 .sum_lutc_input = "datac";
defparam \mem|data~861 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxv_lcell \mem|data~837 (
// Equation(s):
// \mem|data~837_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~837_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~837 .lut_mask = "0000";
defparam \mem|data~837 .operation_mode = "normal";
defparam \mem|data~837 .output_mode = "reg_only";
defparam \mem|data~837 .register_cascade_mode = "off";
defparam \mem|data~837 .sum_lutc_input = "datac";
defparam \mem|data~837 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxv_lcell \mem|data~853 (
// Equation(s):
// \mem|data~1461  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L863Q)) # (!\b~combout [1] & ((\mem|data~837_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~837_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1461 ),
	.regout(\mem|data~853_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~853 .lut_mask = "d9c8";
defparam \mem|data~853 .operation_mode = "normal";
defparam \mem|data~853 .output_mode = "comb_only";
defparam \mem|data~853 .register_cascade_mode = "off";
defparam \mem|data~853 .sum_lutc_input = "qfbk";
defparam \mem|data~853 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N8
maxv_lcell \mem|data~845 (
// Equation(s):
// \mem|data~1462  = (\b~combout [0] & ((\mem|data~1461  & (\mem|data~861_regout )) # (!\mem|data~1461  & ((C1L855Q))))) # (!\b~combout [0] & (((\mem|data~1461 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~861_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1461 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1462 ),
	.regout(\mem|data~845_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~845 .lut_mask = "bbc0";
defparam \mem|data~845 .operation_mode = "normal";
defparam \mem|data~845 .output_mode = "comb_only";
defparam \mem|data~845 .register_cascade_mode = "off";
defparam \mem|data~845 .sum_lutc_input = "qfbk";
defparam \mem|data~845 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxv_lcell \mem|data~1465 (
// Equation(s):
// \mem|data~1465_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & ((\mem|data~1462 ))) # (!\b~combout [3] & (\mem|data~1464 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1464 ),
	.datad(\mem|data~1462 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1465_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1465 .lut_mask = "dc98";
defparam \mem|data~1465 .operation_mode = "normal";
defparam \mem|data~1465 .output_mode = "comb_only";
defparam \mem|data~1465 .register_cascade_mode = "off";
defparam \mem|data~1465 .sum_lutc_input = "datac";
defparam \mem|data~1465 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxv_lcell \mem|data~1468 (
// Equation(s):
// \mem|data~1468_combout  = (\b~combout [2] & ((\mem|data~1465_combout  & (\mem|data~1467 )) # (!\mem|data~1465_combout  & ((\mem|data~1460 ))))) # (!\b~combout [2] & (((\mem|data~1465_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1467 ),
	.datac(\mem|data~1460 ),
	.datad(\mem|data~1465_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1468_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1468 .lut_mask = "dda0";
defparam \mem|data~1468 .operation_mode = "normal";
defparam \mem|data~1468 .output_mode = "comb_only";
defparam \mem|data~1468 .register_cascade_mode = "off";
defparam \mem|data~1468 .sum_lutc_input = "datac";
defparam \mem|data~1468 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxv_lcell \mem|data~1479 (
// Equation(s):
// \mem|data~1479_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1468_combout )))) # (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1478_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1478_combout ),
	.datad(\mem|data~1468_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1479_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1479 .lut_mask = "ba98";
defparam \mem|data~1479 .operation_mode = "normal";
defparam \mem|data~1479 .output_mode = "comb_only";
defparam \mem|data~1479 .register_cascade_mode = "off";
defparam \mem|data~1479 .sum_lutc_input = "datac";
defparam \mem|data~1479 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxv_lcell \mem|data~1490 (
// Equation(s):
// \mem|data~1490_combout  = (\b~combout [4] & ((\mem|data~1479_combout  & (\mem|data~1489_combout )) # (!\mem|data~1479_combout  & ((\mem|data~1458_combout ))))) # (!\b~combout [4] & (((\mem|data~1479_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1489_combout ),
	.datac(\mem|data~1458_combout ),
	.datad(\mem|data~1479_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1490_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1490 .lut_mask = "dda0";
defparam \mem|data~1490 .operation_mode = "normal";
defparam \mem|data~1490 .output_mode = "comb_only";
defparam \mem|data~1490 .register_cascade_mode = "off";
defparam \mem|data~1490 .sum_lutc_input = "datac";
defparam \mem|data~1490 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N1
maxv_lcell \mem|data~493 (
// Equation(s):
// \mem|data~493_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~493_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~493 .lut_mask = "ff00";
defparam \mem|data~493 .operation_mode = "normal";
defparam \mem|data~493 .output_mode = "reg_only";
defparam \mem|data~493 .register_cascade_mode = "off";
defparam \mem|data~493 .sum_lutc_input = "datac";
defparam \mem|data~493 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N9
maxv_lcell \mem|data~397 (
// Equation(s):
// \mem|data~397_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~397_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~397 .lut_mask = "0000";
defparam \mem|data~397 .operation_mode = "normal";
defparam \mem|data~397 .output_mode = "reg_only";
defparam \mem|data~397 .register_cascade_mode = "off";
defparam \mem|data~397 .sum_lutc_input = "datac";
defparam \mem|data~397 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxv_lcell \mem|data~461 (
// Equation(s):
// \mem|data~1522  = (\b~combout [3] & ((\b~combout [2]) # ((C1L471Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~397_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~397_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1522 ),
	.regout(\mem|data~461_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~461 .lut_mask = "b9a8";
defparam \mem|data~461 .operation_mode = "normal";
defparam \mem|data~461 .output_mode = "comb_only";
defparam \mem|data~461 .register_cascade_mode = "off";
defparam \mem|data~461 .sum_lutc_input = "qfbk";
defparam \mem|data~461 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \mem|data~429 (
// Equation(s):
// \mem|data~1523  = (\b~combout [2] & ((\mem|data~1522  & (\mem|data~493_regout )) # (!\mem|data~1522  & ((C1L439Q))))) # (!\b~combout [2] & (((\mem|data~1522 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~493_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1522 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1523 ),
	.regout(\mem|data~429_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~429 .lut_mask = "bbc0";
defparam \mem|data~429 .operation_mode = "normal";
defparam \mem|data~429 .output_mode = "comb_only";
defparam \mem|data~429 .register_cascade_mode = "off";
defparam \mem|data~429 .sum_lutc_input = "qfbk";
defparam \mem|data~429 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxv_lcell \mem|data~509 (
// Equation(s):
// \mem|data~509_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~509_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~509 .lut_mask = "ff00";
defparam \mem|data~509 .operation_mode = "normal";
defparam \mem|data~509 .output_mode = "reg_only";
defparam \mem|data~509 .register_cascade_mode = "off";
defparam \mem|data~509 .sum_lutc_input = "datac";
defparam \mem|data~509 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxv_lcell \mem|data~413 (
// Equation(s):
// \mem|data~413_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~413_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~413 .lut_mask = "0000";
defparam \mem|data~413 .operation_mode = "normal";
defparam \mem|data~413 .output_mode = "reg_only";
defparam \mem|data~413 .register_cascade_mode = "off";
defparam \mem|data~413 .sum_lutc_input = "datac";
defparam \mem|data~413 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \mem|data~477 (
// Equation(s):
// \mem|data~1529  = (\b~combout [3] & ((\b~combout [2]) # ((C1L487Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~413_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~413_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1529 ),
	.regout(\mem|data~477_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~477 .lut_mask = "b9a8";
defparam \mem|data~477 .operation_mode = "normal";
defparam \mem|data~477 .output_mode = "comb_only";
defparam \mem|data~477 .register_cascade_mode = "off";
defparam \mem|data~477 .sum_lutc_input = "qfbk";
defparam \mem|data~477 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \mem|data~445 (
// Equation(s):
// \mem|data~1530  = (\b~combout [2] & ((\mem|data~1529  & (\mem|data~509_regout )) # (!\mem|data~1529  & ((C1L455Q))))) # (!\b~combout [2] & (((\mem|data~1529 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~509_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1529 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1530 ),
	.regout(\mem|data~445_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~445 .lut_mask = "dda0";
defparam \mem|data~445 .operation_mode = "normal";
defparam \mem|data~445 .output_mode = "comb_only";
defparam \mem|data~445 .register_cascade_mode = "off";
defparam \mem|data~445 .sum_lutc_input = "qfbk";
defparam \mem|data~445 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \mem|data~485 (
// Equation(s):
// \mem|data~485_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~485_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~485 .lut_mask = "ff00";
defparam \mem|data~485 .operation_mode = "normal";
defparam \mem|data~485 .output_mode = "reg_only";
defparam \mem|data~485 .register_cascade_mode = "off";
defparam \mem|data~485 .sum_lutc_input = "datac";
defparam \mem|data~485 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \mem|data~389 (
// Equation(s):
// \mem|data~389_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~389_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~389 .lut_mask = "ff00";
defparam \mem|data~389 .operation_mode = "normal";
defparam \mem|data~389 .output_mode = "reg_only";
defparam \mem|data~389 .register_cascade_mode = "off";
defparam \mem|data~389 .sum_lutc_input = "datac";
defparam \mem|data~389 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \mem|data~421 (
// Equation(s):
// \mem|data~1526  = (\b~combout [2] & ((\b~combout [3]) # ((C1L431Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~389_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~389_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1526 ),
	.regout(\mem|data~421_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~421 .lut_mask = "b9a8";
defparam \mem|data~421 .operation_mode = "normal";
defparam \mem|data~421 .output_mode = "comb_only";
defparam \mem|data~421 .register_cascade_mode = "off";
defparam \mem|data~421 .sum_lutc_input = "qfbk";
defparam \mem|data~421 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \mem|data~453 (
// Equation(s):
// \mem|data~1527  = (\b~combout [3] & ((\mem|data~1526  & (\mem|data~485_regout )) # (!\mem|data~1526  & ((C1L463Q))))) # (!\b~combout [3] & (((\mem|data~1526 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~485_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1526 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1527 ),
	.regout(\mem|data~453_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~453 .lut_mask = "bbc0";
defparam \mem|data~453 .operation_mode = "normal";
defparam \mem|data~453 .output_mode = "comb_only";
defparam \mem|data~453 .register_cascade_mode = "off";
defparam \mem|data~453 .sum_lutc_input = "qfbk";
defparam \mem|data~453 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \mem|data~501 (
// Equation(s):
// \mem|data~501_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~501_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~501 .lut_mask = "0000";
defparam \mem|data~501 .operation_mode = "normal";
defparam \mem|data~501 .output_mode = "reg_only";
defparam \mem|data~501 .register_cascade_mode = "off";
defparam \mem|data~501 .sum_lutc_input = "datac";
defparam \mem|data~501 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \mem|data~405 (
// Equation(s):
// \mem|data~405_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~405_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~405 .lut_mask = "0000";
defparam \mem|data~405 .operation_mode = "normal";
defparam \mem|data~405 .output_mode = "reg_only";
defparam \mem|data~405 .register_cascade_mode = "off";
defparam \mem|data~405 .sum_lutc_input = "datac";
defparam \mem|data~405 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \mem|data~437 (
// Equation(s):
// \mem|data~1524  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L447Q)) # (!\b~combout [2] & ((\mem|data~405_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~405_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1524 ),
	.regout(\mem|data~437_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~437 .lut_mask = "d9c8";
defparam \mem|data~437 .operation_mode = "normal";
defparam \mem|data~437 .output_mode = "comb_only";
defparam \mem|data~437 .register_cascade_mode = "off";
defparam \mem|data~437 .sum_lutc_input = "qfbk";
defparam \mem|data~437 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \mem|data~469 (
// Equation(s):
// \mem|data~1525  = (\b~combout [3] & ((\mem|data~1524  & (\mem|data~501_regout )) # (!\mem|data~1524  & ((C1L479Q))))) # (!\b~combout [3] & (((\mem|data~1524 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~501_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1524 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1525 ),
	.regout(\mem|data~469_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~469 .lut_mask = "dda0";
defparam \mem|data~469 .operation_mode = "normal";
defparam \mem|data~469 .output_mode = "comb_only";
defparam \mem|data~469 .register_cascade_mode = "off";
defparam \mem|data~469 .sum_lutc_input = "qfbk";
defparam \mem|data~469 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \mem|data~1528 (
// Equation(s):
// \mem|data~1528_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1525 )))) # (!\b~combout [1] & (!\b~combout [0] & (\mem|data~1527 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1527 ),
	.datad(\mem|data~1525 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1528_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1528 .lut_mask = "ba98";
defparam \mem|data~1528 .operation_mode = "normal";
defparam \mem|data~1528 .output_mode = "comb_only";
defparam \mem|data~1528 .register_cascade_mode = "off";
defparam \mem|data~1528 .sum_lutc_input = "datac";
defparam \mem|data~1528 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxv_lcell \mem|data~1531 (
// Equation(s):
// \mem|data~1531_combout  = (\mem|data~1528_combout  & (((\mem|data~1530 ) # (!\b~combout [0])))) # (!\mem|data~1528_combout  & (\mem|data~1523  & ((\b~combout [0]))))

	.clk(gnd),
	.dataa(\mem|data~1523 ),
	.datab(\mem|data~1530 ),
	.datac(\mem|data~1528_combout ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1531_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1531 .lut_mask = "caf0";
defparam \mem|data~1531 .operation_mode = "normal";
defparam \mem|data~1531 .output_mode = "comb_only";
defparam \mem|data~1531 .register_cascade_mode = "off";
defparam \mem|data~1531 .sum_lutc_input = "datac";
defparam \mem|data~1531 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N4
maxv_lcell \mem|data~317 (
// Equation(s):
// \mem|data~317_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~317_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~317 .lut_mask = "0000";
defparam \mem|data~317 .operation_mode = "normal";
defparam \mem|data~317 .output_mode = "reg_only";
defparam \mem|data~317 .register_cascade_mode = "off";
defparam \mem|data~317 .sum_lutc_input = "datac";
defparam \mem|data~317 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N5
maxv_lcell \mem|data~293 (
// Equation(s):
// \mem|data~293_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~293_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~293 .lut_mask = "0000";
defparam \mem|data~293 .operation_mode = "normal";
defparam \mem|data~293 .output_mode = "reg_only";
defparam \mem|data~293 .register_cascade_mode = "off";
defparam \mem|data~293 .sum_lutc_input = "datac";
defparam \mem|data~293 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N3
maxv_lcell \mem|data~301 (
// Equation(s):
// \mem|data~1491  = (\b~combout [0] & ((\b~combout [1]) # ((C1L311Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~293_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~293_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1491 ),
	.regout(\mem|data~301_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~301 .lut_mask = "b9a8";
defparam \mem|data~301 .operation_mode = "normal";
defparam \mem|data~301 .output_mode = "comb_only";
defparam \mem|data~301 .register_cascade_mode = "off";
defparam \mem|data~301 .sum_lutc_input = "qfbk";
defparam \mem|data~301 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N5
maxv_lcell \mem|data~309 (
// Equation(s):
// \mem|data~1492  = (\b~combout [1] & ((\mem|data~1491  & (\mem|data~317_regout )) # (!\mem|data~1491  & ((C1L319Q))))) # (!\b~combout [1] & (((\mem|data~1491 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~317_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1491 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1492 ),
	.regout(\mem|data~309_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~309 .lut_mask = "bbc0";
defparam \mem|data~309 .operation_mode = "normal";
defparam \mem|data~309 .output_mode = "comb_only";
defparam \mem|data~309 .register_cascade_mode = "off";
defparam \mem|data~309 .sum_lutc_input = "qfbk";
defparam \mem|data~309 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N3
maxv_lcell \mem|data~285 (
// Equation(s):
// \mem|data~285_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~285_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~285 .lut_mask = "0000";
defparam \mem|data~285 .operation_mode = "normal";
defparam \mem|data~285 .output_mode = "reg_only";
defparam \mem|data~285 .register_cascade_mode = "off";
defparam \mem|data~285 .sum_lutc_input = "datac";
defparam \mem|data~285 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N2
maxv_lcell \mem|data~261 (
// Equation(s):
// \mem|data~261_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~261_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~261 .lut_mask = "ff00";
defparam \mem|data~261 .operation_mode = "normal";
defparam \mem|data~261 .output_mode = "reg_only";
defparam \mem|data~261 .register_cascade_mode = "off";
defparam \mem|data~261 .sum_lutc_input = "datac";
defparam \mem|data~261 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N6
maxv_lcell \mem|data~277 (
// Equation(s):
// \mem|data~1495  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L287Q)) # (!\b~combout [1] & ((\mem|data~261_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~261_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1495 ),
	.regout(\mem|data~277_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~277 .lut_mask = "d9c8";
defparam \mem|data~277 .operation_mode = "normal";
defparam \mem|data~277 .output_mode = "comb_only";
defparam \mem|data~277 .register_cascade_mode = "off";
defparam \mem|data~277 .sum_lutc_input = "qfbk";
defparam \mem|data~277 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N7
maxv_lcell \mem|data~269 (
// Equation(s):
// \mem|data~1496  = (\b~combout [0] & ((\mem|data~1495  & (\mem|data~285_regout )) # (!\mem|data~1495  & ((C1L279Q))))) # (!\b~combout [0] & (((\mem|data~1495 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~285_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1495 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1496 ),
	.regout(\mem|data~269_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~269 .lut_mask = "bbc0";
defparam \mem|data~269 .operation_mode = "normal";
defparam \mem|data~269 .output_mode = "comb_only";
defparam \mem|data~269 .register_cascade_mode = "off";
defparam \mem|data~269 .sum_lutc_input = "qfbk";
defparam \mem|data~269 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N0
maxv_lcell \mem|data~349 (
// Equation(s):
// \mem|data~349_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~349_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~349 .lut_mask = "0000";
defparam \mem|data~349 .operation_mode = "normal";
defparam \mem|data~349 .output_mode = "reg_only";
defparam \mem|data~349 .register_cascade_mode = "off";
defparam \mem|data~349 .sum_lutc_input = "datac";
defparam \mem|data~349 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N9
maxv_lcell \mem|data~325 (
// Equation(s):
// \mem|data~325_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~325_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~325 .lut_mask = "0000";
defparam \mem|data~325 .operation_mode = "normal";
defparam \mem|data~325 .output_mode = "reg_only";
defparam \mem|data~325 .register_cascade_mode = "off";
defparam \mem|data~325 .sum_lutc_input = "datac";
defparam \mem|data~325 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N4
maxv_lcell \mem|data~341 (
// Equation(s):
// \mem|data~1493  = (\b~combout [1] & ((\b~combout [0]) # ((C1L351Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~325_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~325_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1493 ),
	.regout(\mem|data~341_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~341 .lut_mask = "b9a8";
defparam \mem|data~341 .operation_mode = "normal";
defparam \mem|data~341 .output_mode = "comb_only";
defparam \mem|data~341 .register_cascade_mode = "off";
defparam \mem|data~341 .sum_lutc_input = "qfbk";
defparam \mem|data~341 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N6
maxv_lcell \mem|data~333 (
// Equation(s):
// \mem|data~1494  = (\b~combout [0] & ((\mem|data~1493  & (\mem|data~349_regout )) # (!\mem|data~1493  & ((C1L343Q))))) # (!\b~combout [0] & (((\mem|data~1493 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~349_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1493 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1494 ),
	.regout(\mem|data~333_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~333 .lut_mask = "dda0";
defparam \mem|data~333 .operation_mode = "normal";
defparam \mem|data~333 .output_mode = "comb_only";
defparam \mem|data~333 .register_cascade_mode = "off";
defparam \mem|data~333 .sum_lutc_input = "qfbk";
defparam \mem|data~333 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N6
maxv_lcell \mem|data~1497 (
// Equation(s):
// \mem|data~1497_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & ((\mem|data~1494 ))) # (!\b~combout [3] & (\mem|data~1496 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1496 ),
	.datad(\mem|data~1494 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1497_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1497 .lut_mask = "dc98";
defparam \mem|data~1497 .operation_mode = "normal";
defparam \mem|data~1497 .output_mode = "comb_only";
defparam \mem|data~1497 .register_cascade_mode = "off";
defparam \mem|data~1497 .sum_lutc_input = "datac";
defparam \mem|data~1497 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N8
maxv_lcell \mem|data~381 (
// Equation(s):
// \mem|data~381_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~381_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~381 .lut_mask = "0000";
defparam \mem|data~381 .operation_mode = "normal";
defparam \mem|data~381 .output_mode = "reg_only";
defparam \mem|data~381 .register_cascade_mode = "off";
defparam \mem|data~381 .sum_lutc_input = "datac";
defparam \mem|data~381 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y10_N7
maxv_lcell \mem|data~357 (
// Equation(s):
// \mem|data~357_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~357_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~357 .lut_mask = "ff00";
defparam \mem|data~357 .operation_mode = "normal";
defparam \mem|data~357 .output_mode = "reg_only";
defparam \mem|data~357 .register_cascade_mode = "off";
defparam \mem|data~357 .sum_lutc_input = "datac";
defparam \mem|data~357 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N7
maxv_lcell \mem|data~365 (
// Equation(s):
// \mem|data~1498  = (\b~combout [0] & ((\b~combout [1]) # ((C1L375Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~357_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~357_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1498 ),
	.regout(\mem|data~365_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~365 .lut_mask = "b9a8";
defparam \mem|data~365 .operation_mode = "normal";
defparam \mem|data~365 .output_mode = "comb_only";
defparam \mem|data~365 .register_cascade_mode = "off";
defparam \mem|data~365 .sum_lutc_input = "qfbk";
defparam \mem|data~365 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y10_N7
maxv_lcell \mem|data~373 (
// Equation(s):
// \mem|data~1499  = (\b~combout [1] & ((\mem|data~1498  & (\mem|data~381_regout )) # (!\mem|data~1498  & ((C1L383Q))))) # (!\b~combout [1] & (((\mem|data~1498 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~381_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1498 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1499 ),
	.regout(\mem|data~373_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~373 .lut_mask = "bbc0";
defparam \mem|data~373 .operation_mode = "normal";
defparam \mem|data~373 .output_mode = "comb_only";
defparam \mem|data~373 .register_cascade_mode = "off";
defparam \mem|data~373 .sum_lutc_input = "qfbk";
defparam \mem|data~373 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N0
maxv_lcell \mem|data~1500 (
// Equation(s):
// \mem|data~1500_combout  = (\b~combout [2] & ((\mem|data~1497_combout  & ((\mem|data~1499 ))) # (!\mem|data~1497_combout  & (\mem|data~1492 )))) # (!\b~combout [2] & (((\mem|data~1497_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1492 ),
	.datab(\b~combout [2]),
	.datac(\mem|data~1497_combout ),
	.datad(\mem|data~1499 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1500_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1500 .lut_mask = "f838";
defparam \mem|data~1500 .operation_mode = "normal";
defparam \mem|data~1500 .output_mode = "comb_only";
defparam \mem|data~1500 .register_cascade_mode = "off";
defparam \mem|data~1500 .sum_lutc_input = "datac";
defparam \mem|data~1500 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxv_lcell \mem|data~253 (
// Equation(s):
// \mem|data~253_regout  = DFFEAS((((\alu|Mux2~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~253_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~253 .lut_mask = "ff00";
defparam \mem|data~253 .operation_mode = "normal";
defparam \mem|data~253 .output_mode = "reg_only";
defparam \mem|data~253 .register_cascade_mode = "off";
defparam \mem|data~253 .sum_lutc_input = "datac";
defparam \mem|data~253 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxv_lcell \mem|data~157 (
// Equation(s):
// \mem|data~157_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~157_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~157 .lut_mask = "0000";
defparam \mem|data~157 .operation_mode = "normal";
defparam \mem|data~157 .output_mode = "reg_only";
defparam \mem|data~157 .register_cascade_mode = "off";
defparam \mem|data~157 .sum_lutc_input = "datac";
defparam \mem|data~157 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxv_lcell \mem|data~189 (
// Equation(s):
// \mem|data~1508  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L199Q)) # (!\b~combout [2] & ((\mem|data~157_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~157_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1508 ),
	.regout(\mem|data~189_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~189 .lut_mask = "d9c8";
defparam \mem|data~189 .operation_mode = "normal";
defparam \mem|data~189 .output_mode = "comb_only";
defparam \mem|data~189 .register_cascade_mode = "off";
defparam \mem|data~189 .sum_lutc_input = "qfbk";
defparam \mem|data~189 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxv_lcell \mem|data~221 (
// Equation(s):
// \mem|data~1509  = (\b~combout [3] & ((\mem|data~1508  & (\mem|data~253_regout )) # (!\mem|data~1508  & ((C1L231Q))))) # (!\b~combout [3] & (((\mem|data~1508 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~253_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1508 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1509 ),
	.regout(\mem|data~221_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~221 .lut_mask = "dda0";
defparam \mem|data~221 .operation_mode = "normal";
defparam \mem|data~221 .output_mode = "comb_only";
defparam \mem|data~221 .register_cascade_mode = "off";
defparam \mem|data~221 .sum_lutc_input = "qfbk";
defparam \mem|data~221 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxv_lcell \mem|data~245 (
// Equation(s):
// \mem|data~245_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~245_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~245 .lut_mask = "0000";
defparam \mem|data~245 .operation_mode = "normal";
defparam \mem|data~245 .output_mode = "reg_only";
defparam \mem|data~245 .register_cascade_mode = "off";
defparam \mem|data~245 .sum_lutc_input = "datac";
defparam \mem|data~245 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N4
maxv_lcell \mem|data~149 (
// Equation(s):
// \mem|data~149_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~149_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~149 .lut_mask = "0000";
defparam \mem|data~149 .operation_mode = "normal";
defparam \mem|data~149 .output_mode = "reg_only";
defparam \mem|data~149 .register_cascade_mode = "off";
defparam \mem|data~149 .sum_lutc_input = "datac";
defparam \mem|data~149 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N2
maxv_lcell \mem|data~213 (
// Equation(s):
// \mem|data~1501  = (\b~combout [3] & ((\b~combout [2]) # ((C1L223Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~149_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~149_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1501 ),
	.regout(\mem|data~213_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~213 .lut_mask = "b9a8";
defparam \mem|data~213 .operation_mode = "normal";
defparam \mem|data~213 .output_mode = "comb_only";
defparam \mem|data~213 .register_cascade_mode = "off";
defparam \mem|data~213 .sum_lutc_input = "qfbk";
defparam \mem|data~213 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N5
maxv_lcell \mem|data~181 (
// Equation(s):
// \mem|data~1502  = (\b~combout [2] & ((\mem|data~1501  & (\mem|data~245_regout )) # (!\mem|data~1501  & ((C1L191Q))))) # (!\b~combout [2] & (((\mem|data~1501 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~245_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1501 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1502 ),
	.regout(\mem|data~181_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~181 .lut_mask = "bbc0";
defparam \mem|data~181 .operation_mode = "normal";
defparam \mem|data~181 .output_mode = "comb_only";
defparam \mem|data~181 .register_cascade_mode = "off";
defparam \mem|data~181 .sum_lutc_input = "qfbk";
defparam \mem|data~181 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \mem|data~229 (
// Equation(s):
// \mem|data~229_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~229_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~229 .lut_mask = "0000";
defparam \mem|data~229 .operation_mode = "normal";
defparam \mem|data~229 .output_mode = "reg_only";
defparam \mem|data~229 .register_cascade_mode = "off";
defparam \mem|data~229 .sum_lutc_input = "datac";
defparam \mem|data~229 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \mem|data~133 (
// Equation(s):
// \mem|data~133_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~133_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~133 .lut_mask = "0000";
defparam \mem|data~133 .operation_mode = "normal";
defparam \mem|data~133 .output_mode = "reg_only";
defparam \mem|data~133 .register_cascade_mode = "off";
defparam \mem|data~133 .sum_lutc_input = "datac";
defparam \mem|data~133 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \mem|data~197 (
// Equation(s):
// \mem|data~1505  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L207Q)) # (!\b~combout [3] & ((\mem|data~133_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~133_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1505 ),
	.regout(\mem|data~197_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~197 .lut_mask = "d9c8";
defparam \mem|data~197 .operation_mode = "normal";
defparam \mem|data~197 .output_mode = "comb_only";
defparam \mem|data~197 .register_cascade_mode = "off";
defparam \mem|data~197 .sum_lutc_input = "qfbk";
defparam \mem|data~197 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \mem|data~165 (
// Equation(s):
// \mem|data~1506  = (\b~combout [2] & ((\mem|data~1505  & (\mem|data~229_regout )) # (!\mem|data~1505  & ((C1L175Q))))) # (!\b~combout [2] & (((\mem|data~1505 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~229_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1505 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1506 ),
	.regout(\mem|data~165_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~165 .lut_mask = "bbc0";
defparam \mem|data~165 .operation_mode = "normal";
defparam \mem|data~165 .output_mode = "comb_only";
defparam \mem|data~165 .register_cascade_mode = "off";
defparam \mem|data~165 .sum_lutc_input = "qfbk";
defparam \mem|data~165 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \mem|data~237 (
// Equation(s):
// \mem|data~237_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~237_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~237 .lut_mask = "0000";
defparam \mem|data~237 .operation_mode = "normal";
defparam \mem|data~237 .output_mode = "reg_only";
defparam \mem|data~237 .register_cascade_mode = "off";
defparam \mem|data~237 .sum_lutc_input = "datac";
defparam \mem|data~237 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \mem|data~141 (
// Equation(s):
// \mem|data~141_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~141_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~141 .lut_mask = "0000";
defparam \mem|data~141 .operation_mode = "normal";
defparam \mem|data~141 .output_mode = "reg_only";
defparam \mem|data~141 .register_cascade_mode = "off";
defparam \mem|data~141 .sum_lutc_input = "datac";
defparam \mem|data~141 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \mem|data~173 (
// Equation(s):
// \mem|data~1503  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L183Q)) # (!\b~combout [2] & ((\mem|data~141_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~141_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1503 ),
	.regout(\mem|data~173_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~173 .lut_mask = "d9c8";
defparam \mem|data~173 .operation_mode = "normal";
defparam \mem|data~173 .output_mode = "comb_only";
defparam \mem|data~173 .register_cascade_mode = "off";
defparam \mem|data~173 .sum_lutc_input = "qfbk";
defparam \mem|data~173 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \mem|data~205 (
// Equation(s):
// \mem|data~1504  = (\b~combout [3] & ((\mem|data~1503  & (\mem|data~237_regout )) # (!\mem|data~1503  & ((C1L215Q))))) # (!\b~combout [3] & (((\mem|data~1503 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~237_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1503 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1504 ),
	.regout(\mem|data~205_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~205 .lut_mask = "dda0";
defparam \mem|data~205 .operation_mode = "normal";
defparam \mem|data~205 .output_mode = "comb_only";
defparam \mem|data~205 .register_cascade_mode = "off";
defparam \mem|data~205 .sum_lutc_input = "qfbk";
defparam \mem|data~205 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \mem|data~1507 (
// Equation(s):
// \mem|data~1507_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & ((\mem|data~1504 ))) # (!\b~combout [0] & (\mem|data~1506 ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1506 ),
	.datad(\mem|data~1504 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1507_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1507 .lut_mask = "dc98";
defparam \mem|data~1507 .operation_mode = "normal";
defparam \mem|data~1507 .output_mode = "comb_only";
defparam \mem|data~1507 .register_cascade_mode = "off";
defparam \mem|data~1507 .sum_lutc_input = "datac";
defparam \mem|data~1507 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \mem|data~1510 (
// Equation(s):
// \mem|data~1510_combout  = (\b~combout [1] & ((\mem|data~1507_combout  & (\mem|data~1509 )) # (!\mem|data~1507_combout  & ((\mem|data~1502 ))))) # (!\b~combout [1] & (((\mem|data~1507_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1509 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1502 ),
	.datad(\mem|data~1507_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1510_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1510 .lut_mask = "bbc0";
defparam \mem|data~1510 .operation_mode = "normal";
defparam \mem|data~1510 .output_mode = "comb_only";
defparam \mem|data~1510 .register_cascade_mode = "off";
defparam \mem|data~1510 .sum_lutc_input = "datac";
defparam \mem|data~1510 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \mem|data~125 (
// Equation(s):
// \mem|data~125_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~125_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~125 .lut_mask = "0000";
defparam \mem|data~125 .operation_mode = "normal";
defparam \mem|data~125 .output_mode = "reg_only";
defparam \mem|data~125 .register_cascade_mode = "off";
defparam \mem|data~125 .sum_lutc_input = "datac";
defparam \mem|data~125 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxv_lcell \mem|data~101 (
// Equation(s):
// \mem|data~101_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~101_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~101 .lut_mask = "0000";
defparam \mem|data~101 .operation_mode = "normal";
defparam \mem|data~101 .output_mode = "reg_only";
defparam \mem|data~101 .register_cascade_mode = "off";
defparam \mem|data~101 .sum_lutc_input = "datac";
defparam \mem|data~101 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxv_lcell \mem|data~117 (
// Equation(s):
// \mem|data~1518  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L127Q)) # (!\b~combout [1] & ((\mem|data~101_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~101_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1518 ),
	.regout(\mem|data~117_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~117 .lut_mask = "d9c8";
defparam \mem|data~117 .operation_mode = "normal";
defparam \mem|data~117 .output_mode = "comb_only";
defparam \mem|data~117 .register_cascade_mode = "off";
defparam \mem|data~117 .sum_lutc_input = "qfbk";
defparam \mem|data~117 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxv_lcell \mem|data~109 (
// Equation(s):
// \mem|data~1519  = (\b~combout [0] & ((\mem|data~1518  & (\mem|data~125_regout )) # (!\mem|data~1518  & ((C1L119Q))))) # (!\b~combout [0] & (((\mem|data~1518 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~125_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1518 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1519 ),
	.regout(\mem|data~109_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~109 .lut_mask = "dda0";
defparam \mem|data~109 .operation_mode = "normal";
defparam \mem|data~109 .output_mode = "comb_only";
defparam \mem|data~109 .register_cascade_mode = "off";
defparam \mem|data~109 .sum_lutc_input = "qfbk";
defparam \mem|data~109 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \mem|data~93 (
// Equation(s):
// \mem|data~93_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~93_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~93 .lut_mask = "0000";
defparam \mem|data~93 .operation_mode = "normal";
defparam \mem|data~93 .output_mode = "reg_only";
defparam \mem|data~93 .register_cascade_mode = "off";
defparam \mem|data~93 .sum_lutc_input = "datac";
defparam \mem|data~93 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxv_lcell \mem|data~69 (
// Equation(s):
// \mem|data~69_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~69_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~69 .lut_mask = "0000";
defparam \mem|data~69 .operation_mode = "normal";
defparam \mem|data~69 .output_mode = "reg_only";
defparam \mem|data~69 .register_cascade_mode = "off";
defparam \mem|data~69 .sum_lutc_input = "datac";
defparam \mem|data~69 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \mem|data~77 (
// Equation(s):
// \mem|data~1511  = (\b~combout [0] & ((\b~combout [1]) # ((C1L87Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~69_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~69_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1511 ),
	.regout(\mem|data~77_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~77 .lut_mask = "b9a8";
defparam \mem|data~77 .operation_mode = "normal";
defparam \mem|data~77 .output_mode = "comb_only";
defparam \mem|data~77 .register_cascade_mode = "off";
defparam \mem|data~77 .sum_lutc_input = "qfbk";
defparam \mem|data~77 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \mem|data~85 (
// Equation(s):
// \mem|data~1512  = (\b~combout [1] & ((\mem|data~1511  & (\mem|data~93_regout )) # (!\mem|data~1511  & ((C1L95Q))))) # (!\b~combout [1] & (((\mem|data~1511 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~93_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1511 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1512 ),
	.regout(\mem|data~85_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~85 .lut_mask = "dda0";
defparam \mem|data~85 .operation_mode = "normal";
defparam \mem|data~85 .output_mode = "comb_only";
defparam \mem|data~85 .register_cascade_mode = "off";
defparam \mem|data~85 .sum_lutc_input = "qfbk";
defparam \mem|data~85 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxv_lcell \mem|data~61 (
// Equation(s):
// \mem|data~61_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~61_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~61 .lut_mask = "0000";
defparam \mem|data~61 .operation_mode = "normal";
defparam \mem|data~61 .output_mode = "reg_only";
defparam \mem|data~61 .register_cascade_mode = "off";
defparam \mem|data~61 .sum_lutc_input = "datac";
defparam \mem|data~61 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxv_lcell \mem|data~37 (
// Equation(s):
// \mem|data~37_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~37_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~37 .lut_mask = "0000";
defparam \mem|data~37 .operation_mode = "normal";
defparam \mem|data~37 .output_mode = "reg_only";
defparam \mem|data~37 .register_cascade_mode = "off";
defparam \mem|data~37 .sum_lutc_input = "datac";
defparam \mem|data~37 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxv_lcell \mem|data~53 (
// Equation(s):
// \mem|data~1513  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L63Q)) # (!\b~combout [1] & ((\mem|data~37_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~37_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1513 ),
	.regout(\mem|data~53_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~53 .lut_mask = "d9c8";
defparam \mem|data~53 .operation_mode = "normal";
defparam \mem|data~53 .output_mode = "comb_only";
defparam \mem|data~53 .register_cascade_mode = "off";
defparam \mem|data~53 .sum_lutc_input = "qfbk";
defparam \mem|data~53 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \mem|data~45 (
// Equation(s):
// \mem|data~1514  = (\b~combout [0] & ((\mem|data~1513  & (\mem|data~61_regout )) # (!\mem|data~1513  & ((C1L55Q))))) # (!\b~combout [0] & (((\mem|data~1513 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~61_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1513 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1514 ),
	.regout(\mem|data~45_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~45 .lut_mask = "dda0";
defparam \mem|data~45 .operation_mode = "normal";
defparam \mem|data~45 .output_mode = "comb_only";
defparam \mem|data~45 .register_cascade_mode = "off";
defparam \mem|data~45 .sum_lutc_input = "qfbk";
defparam \mem|data~45 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxv_lcell \mem|data~29 (
// Equation(s):
// \mem|data~29_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~29_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~29 .lut_mask = "0000";
defparam \mem|data~29 .operation_mode = "normal";
defparam \mem|data~29 .output_mode = "reg_only";
defparam \mem|data~29 .register_cascade_mode = "off";
defparam \mem|data~29 .sum_lutc_input = "datac";
defparam \mem|data~29 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N6
maxv_lcell \mem|data~5 (
// Equation(s):
// \mem|data~5_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , \alu|Mux2~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux2~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~5_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~5 .lut_mask = "0000";
defparam \mem|data~5 .operation_mode = "normal";
defparam \mem|data~5 .output_mode = "reg_only";
defparam \mem|data~5 .register_cascade_mode = "off";
defparam \mem|data~5 .sum_lutc_input = "datac";
defparam \mem|data~5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \mem|data~13 (
// Equation(s):
// \mem|data~1515  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L23Q)) # (!\b~combout [0] & ((\mem|data~5_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~5_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1515 ),
	.regout(\mem|data~13_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~13 .lut_mask = "d9c8";
defparam \mem|data~13 .operation_mode = "normal";
defparam \mem|data~13 .output_mode = "comb_only";
defparam \mem|data~13 .register_cascade_mode = "off";
defparam \mem|data~13 .sum_lutc_input = "qfbk";
defparam \mem|data~13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \mem|data~21 (
// Equation(s):
// \mem|data~1516  = (\b~combout [1] & ((\mem|data~1515  & (\mem|data~29_regout )) # (!\mem|data~1515  & ((C1L31Q))))) # (!\b~combout [1] & (((\mem|data~1515 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~29_regout ),
	.datac(\alu|Mux2~3 ),
	.datad(\mem|data~1515 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1516 ),
	.regout(\mem|data~21_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~21 .lut_mask = "dda0";
defparam \mem|data~21 .operation_mode = "normal";
defparam \mem|data~21 .output_mode = "comb_only";
defparam \mem|data~21 .register_cascade_mode = "off";
defparam \mem|data~21 .sum_lutc_input = "qfbk";
defparam \mem|data~21 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \mem|data~1517 (
// Equation(s):
// \mem|data~1517_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1514 )))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~1516 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1514 ),
	.datad(\mem|data~1516 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1517_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1517 .lut_mask = "b9a8";
defparam \mem|data~1517 .operation_mode = "normal";
defparam \mem|data~1517 .output_mode = "comb_only";
defparam \mem|data~1517 .register_cascade_mode = "off";
defparam \mem|data~1517 .sum_lutc_input = "datac";
defparam \mem|data~1517 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \mem|data~1520 (
// Equation(s):
// \mem|data~1520_combout  = (\b~combout [3] & ((\mem|data~1517_combout  & (\mem|data~1519 )) # (!\mem|data~1517_combout  & ((\mem|data~1512 ))))) # (!\b~combout [3] & (((\mem|data~1517_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1519 ),
	.datac(\mem|data~1512 ),
	.datad(\mem|data~1517_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1520_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1520 .lut_mask = "dda0";
defparam \mem|data~1520 .operation_mode = "normal";
defparam \mem|data~1520 .output_mode = "comb_only";
defparam \mem|data~1520 .register_cascade_mode = "off";
defparam \mem|data~1520 .sum_lutc_input = "datac";
defparam \mem|data~1520 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxv_lcell \mem|data~1521 (
// Equation(s):
// \mem|data~1521_combout  = (\b~combout [5] & (\b~combout [4])) # (!\b~combout [5] & ((\b~combout [4] & (\mem|data~1510_combout )) # (!\b~combout [4] & ((\mem|data~1520_combout )))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1510_combout ),
	.datad(\mem|data~1520_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1521_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1521 .lut_mask = "d9c8";
defparam \mem|data~1521 .operation_mode = "normal";
defparam \mem|data~1521 .output_mode = "comb_only";
defparam \mem|data~1521 .register_cascade_mode = "off";
defparam \mem|data~1521 .sum_lutc_input = "datac";
defparam \mem|data~1521 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxv_lcell \mem|data~1532 (
// Equation(s):
// \mem|data~1532_combout  = (\b~combout [5] & ((\mem|data~1521_combout  & (\mem|data~1531_combout )) # (!\mem|data~1521_combout  & ((\mem|data~1500_combout ))))) # (!\b~combout [5] & (((\mem|data~1521_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1531_combout ),
	.datac(\mem|data~1500_combout ),
	.datad(\mem|data~1521_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1532_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1532 .lut_mask = "dda0";
defparam \mem|data~1532 .operation_mode = "normal";
defparam \mem|data~1532 .output_mode = "comb_only";
defparam \mem|data~1532 .register_cascade_mode = "off";
defparam \mem|data~1532 .sum_lutc_input = "datac";
defparam \mem|data~1532 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxv_lcell \mem|dataOut[5] (
// Equation(s):
// \mem|dataOut [5] = DFFEAS(((\b~combout [6] & (\mem|data~1490_combout )) # (!\b~combout [6] & ((\mem|data~1532_combout )))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\mem|data~1490_combout ),
	.datad(\mem|data~1532_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[5] .lut_mask = "f3c0";
defparam \mem|dataOut[5] .operation_mode = "normal";
defparam \mem|dataOut[5] .output_mode = "reg_only";
defparam \mem|dataOut[5] .register_cascade_mode = "off";
defparam \mem|dataOut[5] .sum_lutc_input = "datac";
defparam \mem|dataOut[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N9
maxv_lcell \alu|Mult0|auto_generated|cs2a[3] (
// Equation(s):
// \alu|Mult0|auto_generated|cs2a [3] = (\b~combout [6] $ ((\alu|Mult0|auto_generated|cs2a[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs2a[2]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs2a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs2a[3] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[3] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs2a[3] .lut_mask = "3c3c";
defparam \alu|Mult0|auto_generated|cs2a[3] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|cs2a[3] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs2a[3] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs2a[3] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs2a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N5
maxv_lcell \alu|Mult0|auto_generated|le6a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|le6a [0] = ((\alu|Mult0|auto_generated|cs2a [3] & ((\a~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|cs2a [3]),
	.datac(vcc),
	.datad(\a~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le6a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le6a[0] .lut_mask = "cc00";
defparam \alu|Mult0|auto_generated|le6a[0] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le6a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le6a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le6a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le6a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N2
maxv_lcell \alu|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \alu|Mult0|auto_generated|le5a [2] = (\alu|Mult0|auto_generated|cs2a [2] & (\a~combout [2] $ ((\alu|Mult0|auto_generated|cs1a [2])))) # (!\alu|Mult0|auto_generated|cs2a [2] & (((\alu|Mult0|auto_generated|cs1a [2] & !\a~combout [1]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [2]),
	.datab(\a~combout [2]),
	.datac(\alu|Mult0|auto_generated|cs1a [2]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le5a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le5a[2] .lut_mask = "2878";
defparam \alu|Mult0|auto_generated|le5a[2] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le5a[2] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le5a[2] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N6
maxv_lcell \alu|Mult0|auto_generated|op_1~15 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~15_combout  = \alu|Mult0|auto_generated|le6a [0] $ (\alu|Mult0|auto_generated|le5a [2] $ ((!(!\alu|Mult0|auto_generated|op_1~2  & \alu|Mult0|auto_generated|op_1~27 ) # (\alu|Mult0|auto_generated|op_1~2  & 
// \alu|Mult0|auto_generated|op_1~27COUT1_33 ))))
// \alu|Mult0|auto_generated|op_1~17  = CARRY((\alu|Mult0|auto_generated|le6a [0] & ((\alu|Mult0|auto_generated|le5a [2]) # (!\alu|Mult0|auto_generated|op_1~27 ))) # (!\alu|Mult0|auto_generated|le6a [0] & (\alu|Mult0|auto_generated|le5a [2] & 
// !\alu|Mult0|auto_generated|op_1~27 )))
// \alu|Mult0|auto_generated|op_1~17COUT1_34  = CARRY((\alu|Mult0|auto_generated|le6a [0] & ((\alu|Mult0|auto_generated|le5a [2]) # (!\alu|Mult0|auto_generated|op_1~27COUT1_33 ))) # (!\alu|Mult0|auto_generated|le6a [0] & (\alu|Mult0|auto_generated|le5a [2] & 
// !\alu|Mult0|auto_generated|op_1~27COUT1_33 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le6a [0]),
	.datab(\alu|Mult0|auto_generated|le5a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~2 ),
	.cin0(\alu|Mult0|auto_generated|op_1~27 ),
	.cin1(\alu|Mult0|auto_generated|op_1~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_1~17 ),
	.cout1(\alu|Mult0|auto_generated|op_1~17COUT1_34 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~15 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_1~15 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_1~15 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_1~15 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_1~15 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_1~15 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~15 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N3
maxv_lcell \alu|Mult0|auto_generated|le3a[6] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [6] = (\alu|Mult0|auto_generated|cs2a [0] & (\a~combout [6] $ ((\alu|Mult0|auto_generated|cs1a [0])))) # (!\alu|Mult0|auto_generated|cs2a [0] & (((\alu|Mult0|auto_generated|cs1a [0] & !\a~combout [5]))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\alu|Mult0|auto_generated|cs1a [0]),
	.datac(\alu|Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[6] .lut_mask = "606c";
defparam \alu|Mult0|auto_generated|le3a[6] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[6] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[6] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[6] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N0
maxv_lcell \alu|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [4] = (\alu|Mult0|auto_generated|cs2a [1] & ((\alu|Mult0|auto_generated|cs1a [1] $ (\a~combout [4])))) # (!\alu|Mult0|auto_generated|cs2a [1] & (!\a~combout [3] & (\alu|Mult0|auto_generated|cs1a [1])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [3]),
	.datac(\alu|Mult0|auto_generated|cs1a [1]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[4] .lut_mask = "1ab0";
defparam \alu|Mult0|auto_generated|le4a[4] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[4] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[4] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N8
maxv_lcell \alu|Mult0|auto_generated|op_2~5 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~5_combout  = \alu|Mult0|auto_generated|le3a [6] $ (\alu|Mult0|auto_generated|le4a [4] $ ((!\alu|Mult0|auto_generated|op_2~17 )))
// \alu|Mult0|auto_generated|op_2~7  = CARRY((\alu|Mult0|auto_generated|le3a [6] & ((\alu|Mult0|auto_generated|le4a [4]) # (!\alu|Mult0|auto_generated|op_2~17 ))) # (!\alu|Mult0|auto_generated|le3a [6] & (\alu|Mult0|auto_generated|le4a [4] & 
// !\alu|Mult0|auto_generated|op_2~17 )))
// \alu|Mult0|auto_generated|op_2~7COUT1_23  = CARRY((\alu|Mult0|auto_generated|le3a [6] & ((\alu|Mult0|auto_generated|le4a [4]) # (!\alu|Mult0|auto_generated|op_2~17COUT1_22 ))) # (!\alu|Mult0|auto_generated|le3a [6] & (\alu|Mult0|auto_generated|le4a [4] & 
// !\alu|Mult0|auto_generated|op_2~17COUT1_22 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le3a [6]),
	.datab(\alu|Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_2~17 ),
	.cin1(\alu|Mult0|auto_generated|op_2~17COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_2~7 ),
	.cout1(\alu|Mult0|auto_generated|op_2~7COUT1_23 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~5 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_2~5 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_2~5 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_2~5 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_2~5 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_2~5 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N6
maxv_lcell \alu|Mult0|auto_generated|op_5~25 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~25_combout  = \alu|Mult0|auto_generated|op_1~15_combout  $ (\alu|Mult0|auto_generated|op_2~5_combout  $ ((!(!\alu|Mult0|auto_generated|op_5~12  & \alu|Mult0|auto_generated|op_5~37 ) # (\alu|Mult0|auto_generated|op_5~12  & 
// \alu|Mult0|auto_generated|op_5~37COUT1_45 ))))
// \alu|Mult0|auto_generated|op_5~27  = CARRY((\alu|Mult0|auto_generated|op_1~15_combout  & ((\alu|Mult0|auto_generated|op_2~5_combout ) # (!\alu|Mult0|auto_generated|op_5~37 ))) # (!\alu|Mult0|auto_generated|op_1~15_combout  & 
// (\alu|Mult0|auto_generated|op_2~5_combout  & !\alu|Mult0|auto_generated|op_5~37 )))
// \alu|Mult0|auto_generated|op_5~27COUT1_46  = CARRY((\alu|Mult0|auto_generated|op_1~15_combout  & ((\alu|Mult0|auto_generated|op_2~5_combout ) # (!\alu|Mult0|auto_generated|op_5~37COUT1_45 ))) # (!\alu|Mult0|auto_generated|op_1~15_combout  & 
// (\alu|Mult0|auto_generated|op_2~5_combout  & !\alu|Mult0|auto_generated|op_5~37COUT1_45 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|op_1~15_combout ),
	.datab(\alu|Mult0|auto_generated|op_2~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_5~12 ),
	.cin0(\alu|Mult0|auto_generated|op_5~37 ),
	.cin1(\alu|Mult0|auto_generated|op_5~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Mult0|auto_generated|op_5~27 ),
	.cout1(\alu|Mult0|auto_generated|op_5~27COUT1_46 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~25 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~25 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~25 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_5~25 .lut_mask = "698e";
defparam \alu|Mult0|auto_generated|op_5~25 .operation_mode = "arithmetic";
defparam \alu|Mult0|auto_generated|op_5~25 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~25 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~25 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N6
maxv_lcell \alu|Mux1~2 (
// Equation(s):
// \alu|Mux1~2_combout  = (\sel~combout [0] & (\alu|Mux0~3_combout  & (!\alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ))) # (!\sel~combout [0] & (((\alu|Mult0|auto_generated|op_5~25_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~3_combout ),
	.datab(\alu|Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datac(\alu|Mult0|auto_generated|op_5~25_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux1~2 .lut_mask = "22f0";
defparam \alu|Mux1~2 .operation_mode = "normal";
defparam \alu|Mux1~2 .output_mode = "comb_only";
defparam \alu|Mux1~2 .register_cascade_mode = "off";
defparam \alu|Mux1~2 .sum_lutc_input = "datac";
defparam \alu|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N9
maxv_lcell \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = ((\b~combout [6] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [6]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = "0ff0";
defparam \alu|Add0~50 .operation_mode = "normal";
defparam \alu|Add0~50 .output_mode = "comb_only";
defparam \alu|Add0~50 .register_cascade_mode = "off";
defparam \alu|Add0~50 .sum_lutc_input = "datac";
defparam \alu|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N7
maxv_lcell \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_combout  = \alu|Add0~50_combout  $ (\a~combout [6] $ (((!\alu|Add0~22  & \alu|Add0~37 ) # (\alu|Add0~22  & \alu|Add0~37COUT1_59 ))))
// \alu|Add0~27  = CARRY((\alu|Add0~50_combout  & (!\a~combout [6] & !\alu|Add0~37 )) # (!\alu|Add0~50_combout  & ((!\alu|Add0~37 ) # (!\a~combout [6]))))
// \alu|Add0~27COUT1_60  = CARRY((\alu|Add0~50_combout  & (!\a~combout [6] & !\alu|Add0~37COUT1_59 )) # (!\alu|Add0~50_combout  & ((!\alu|Add0~37COUT1_59 ) # (!\a~combout [6]))))

	.clk(gnd),
	.dataa(\alu|Add0~50_combout ),
	.datab(\a~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~22 ),
	.cin0(\alu|Add0~37 ),
	.cin1(\alu|Add0~37COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~27 ),
	.cout1(\alu|Add0~27COUT1_60 ));
// synopsys translate_off
defparam \alu|Add0~25 .cin0_used = "true";
defparam \alu|Add0~25 .cin1_used = "true";
defparam \alu|Add0~25 .cin_used = "true";
defparam \alu|Add0~25 .lut_mask = "9617";
defparam \alu|Add0~25 .operation_mode = "arithmetic";
defparam \alu|Add0~25 .output_mode = "comb_only";
defparam \alu|Add0~25 .register_cascade_mode = "off";
defparam \alu|Add0~25 .sum_lutc_input = "cin";
defparam \alu|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N0
maxv_lcell \alu|res~5 (
// Equation(s):
// \alu|res~5_combout  = (\a~combout [6] & (((\b~combout [6]))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(vcc),
	.datac(\b~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~5 .lut_mask = "a0a0";
defparam \alu|res~5 .operation_mode = "normal";
defparam \alu|res~5 .output_mode = "comb_only";
defparam \alu|res~5 .register_cascade_mode = "off";
defparam \alu|res~5 .sum_lutc_input = "datac";
defparam \alu|res~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N6
maxv_lcell \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\alu|Mux0~1_combout  & (((!\alu|res~5_combout  & \alu|Mux0~0_combout )))) # (!\alu|Mux0~1_combout  & ((\alu|Add0~25_combout ) # ((!\alu|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\alu|Mux0~1_combout ),
	.datab(\alu|Add0~25_combout ),
	.datac(\alu|res~5_combout ),
	.datad(\alu|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = "4e55";
defparam \alu|Mux1~0 .operation_mode = "normal";
defparam \alu|Mux1~0 .output_mode = "comb_only";
defparam \alu|Mux1~0 .register_cascade_mode = "off";
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
defparam \alu|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N7
maxv_lcell \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = (\alu|Mux0~2_combout  & (((\alu|Mux1~0_combout )))) # (!\alu|Mux0~2_combout  & ((\b~combout [6] & ((\a~combout [6]) # (!\alu|Mux1~0_combout ))) # (!\b~combout [6] & (\a~combout [6] & !\alu|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\alu|Mux0~2_combout ),
	.datac(\a~combout [6]),
	.datad(\alu|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux1~1 .lut_mask = "ec32";
defparam \alu|Mux1~1 .operation_mode = "normal";
defparam \alu|Mux1~1 .output_mode = "comb_only";
defparam \alu|Mux1~1 .register_cascade_mode = "off";
defparam \alu|Mux1~1 .sum_lutc_input = "datac";
defparam \alu|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N3
maxv_lcell \mem|data~662 (
// Equation(s):
// \alu|Mux1~3  = (\sel~combout [1] & ((\sel~combout [2] & ((\alu|Mux1~1_combout ))) # (!\sel~combout [2] & (\alu|Mux1~2_combout )))) # (!\sel~combout [1] & (((\alu|Mux1~1_combout ))))
// \mem|data~662_regout  = DFFEAS(\alu|Mux1~3 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [1]),
	.datab(\alu|Mux1~2_combout ),
	.datac(\sel~combout [2]),
	.datad(\alu|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux1~3 ),
	.regout(\mem|data~662_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~662 .lut_mask = "fd08";
defparam \mem|data~662 .operation_mode = "normal";
defparam \mem|data~662 .output_mode = "reg_and_comb";
defparam \mem|data~662 .register_cascade_mode = "off";
defparam \mem|data~662 .sum_lutc_input = "datac";
defparam \mem|data~662 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxv_lcell \mem|data~510 (
// Equation(s):
// \mem|data~510_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~510_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~510 .lut_mask = "0000";
defparam \mem|data~510 .operation_mode = "normal";
defparam \mem|data~510 .output_mode = "reg_only";
defparam \mem|data~510 .register_cascade_mode = "off";
defparam \mem|data~510 .sum_lutc_input = "datac";
defparam \mem|data~510 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxv_lcell \mem|data~414 (
// Equation(s):
// \mem|data~414_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~414_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~414 .lut_mask = "0000";
defparam \mem|data~414 .operation_mode = "normal";
defparam \mem|data~414 .output_mode = "reg_only";
defparam \mem|data~414 .register_cascade_mode = "off";
defparam \mem|data~414 .sum_lutc_input = "datac";
defparam \mem|data~414 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \mem|data~478 (
// Equation(s):
// \mem|data~1614  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L488Q)) # (!\b~combout [3] & ((\mem|data~414_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~414_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1614 ),
	.regout(\mem|data~478_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~478 .lut_mask = "d9c8";
defparam \mem|data~478 .operation_mode = "normal";
defparam \mem|data~478 .output_mode = "comb_only";
defparam \mem|data~478 .register_cascade_mode = "off";
defparam \mem|data~478 .sum_lutc_input = "qfbk";
defparam \mem|data~478 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \mem|data~446 (
// Equation(s):
// \mem|data~1615  = (\b~combout [2] & ((\mem|data~1614  & (\mem|data~510_regout )) # (!\mem|data~1614  & ((C1L456Q))))) # (!\b~combout [2] & (((\mem|data~1614 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~510_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1614 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1615 ),
	.regout(\mem|data~446_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~446 .lut_mask = "dda0";
defparam \mem|data~446 .operation_mode = "normal";
defparam \mem|data~446 .output_mode = "comb_only";
defparam \mem|data~446 .register_cascade_mode = "off";
defparam \mem|data~446 .sum_lutc_input = "qfbk";
defparam \mem|data~446 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N6
maxv_lcell \mem|data~494 (
// Equation(s):
// \mem|data~494_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~494_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~494 .lut_mask = "0000";
defparam \mem|data~494 .operation_mode = "normal";
defparam \mem|data~494 .output_mode = "reg_only";
defparam \mem|data~494 .register_cascade_mode = "off";
defparam \mem|data~494 .sum_lutc_input = "datac";
defparam \mem|data~494 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N1
maxv_lcell \mem|data~398 (
// Equation(s):
// \mem|data~398_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~398_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~398 .lut_mask = "ff00";
defparam \mem|data~398 .operation_mode = "normal";
defparam \mem|data~398 .output_mode = "reg_only";
defparam \mem|data~398 .register_cascade_mode = "off";
defparam \mem|data~398 .sum_lutc_input = "datac";
defparam \mem|data~398 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \mem|data~462 (
// Equation(s):
// \mem|data~1607  = (\b~combout [3] & ((\b~combout [2]) # ((C1L472Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~398_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~398_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1607 ),
	.regout(\mem|data~462_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~462 .lut_mask = "b9a8";
defparam \mem|data~462 .operation_mode = "normal";
defparam \mem|data~462 .output_mode = "comb_only";
defparam \mem|data~462 .register_cascade_mode = "off";
defparam \mem|data~462 .sum_lutc_input = "qfbk";
defparam \mem|data~462 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \mem|data~430 (
// Equation(s):
// \mem|data~1608  = (\b~combout [2] & ((\mem|data~1607  & (\mem|data~494_regout )) # (!\mem|data~1607  & ((C1L440Q))))) # (!\b~combout [2] & (((\mem|data~1607 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~494_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1607 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1608 ),
	.regout(\mem|data~430_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~430 .lut_mask = "bbc0";
defparam \mem|data~430 .operation_mode = "normal";
defparam \mem|data~430 .output_mode = "comb_only";
defparam \mem|data~430 .register_cascade_mode = "off";
defparam \mem|data~430 .sum_lutc_input = "qfbk";
defparam \mem|data~430 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \mem|data~502 (
// Equation(s):
// \mem|data~502_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~502_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~502 .lut_mask = "ff00";
defparam \mem|data~502 .operation_mode = "normal";
defparam \mem|data~502 .output_mode = "reg_only";
defparam \mem|data~502 .register_cascade_mode = "off";
defparam \mem|data~502 .sum_lutc_input = "datac";
defparam \mem|data~502 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \mem|data~406 (
// Equation(s):
// \mem|data~406_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~406_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~406 .lut_mask = "ff00";
defparam \mem|data~406 .operation_mode = "normal";
defparam \mem|data~406 .output_mode = "reg_only";
defparam \mem|data~406 .register_cascade_mode = "off";
defparam \mem|data~406 .sum_lutc_input = "datac";
defparam \mem|data~406 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \mem|data~438 (
// Equation(s):
// \mem|data~1609  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L448Q)) # (!\b~combout [2] & ((\mem|data~406_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~406_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1609 ),
	.regout(\mem|data~438_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~438 .lut_mask = "d9c8";
defparam \mem|data~438 .operation_mode = "normal";
defparam \mem|data~438 .output_mode = "comb_only";
defparam \mem|data~438 .register_cascade_mode = "off";
defparam \mem|data~438 .sum_lutc_input = "qfbk";
defparam \mem|data~438 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \mem|data~470 (
// Equation(s):
// \mem|data~1610  = (\b~combout [3] & ((\mem|data~1609  & (\mem|data~502_regout )) # (!\mem|data~1609  & ((C1L480Q))))) # (!\b~combout [3] & (((\mem|data~1609 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~502_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1609 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1610 ),
	.regout(\mem|data~470_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~470 .lut_mask = "dda0";
defparam \mem|data~470 .operation_mode = "normal";
defparam \mem|data~470 .output_mode = "comb_only";
defparam \mem|data~470 .register_cascade_mode = "off";
defparam \mem|data~470 .sum_lutc_input = "qfbk";
defparam \mem|data~470 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell \mem|data~486 (
// Equation(s):
// \mem|data~486_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~486_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~486 .lut_mask = "0000";
defparam \mem|data~486 .operation_mode = "normal";
defparam \mem|data~486 .output_mode = "reg_only";
defparam \mem|data~486 .register_cascade_mode = "off";
defparam \mem|data~486 .sum_lutc_input = "datac";
defparam \mem|data~486 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \mem|data~390 (
// Equation(s):
// \mem|data~390_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~390_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~390 .lut_mask = "0000";
defparam \mem|data~390 .operation_mode = "normal";
defparam \mem|data~390 .output_mode = "reg_only";
defparam \mem|data~390 .register_cascade_mode = "off";
defparam \mem|data~390 .sum_lutc_input = "datac";
defparam \mem|data~390 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \mem|data~422 (
// Equation(s):
// \mem|data~1611  = (\b~combout [2] & ((\b~combout [3]) # ((C1L432Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~390_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~390_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1611 ),
	.regout(\mem|data~422_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~422 .lut_mask = "b9a8";
defparam \mem|data~422 .operation_mode = "normal";
defparam \mem|data~422 .output_mode = "comb_only";
defparam \mem|data~422 .register_cascade_mode = "off";
defparam \mem|data~422 .sum_lutc_input = "qfbk";
defparam \mem|data~422 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \mem|data~454 (
// Equation(s):
// \mem|data~1612  = (\b~combout [3] & ((\mem|data~1611  & (\mem|data~486_regout )) # (!\mem|data~1611  & ((C1L464Q))))) # (!\b~combout [3] & (((\mem|data~1611 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~486_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1611 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1612 ),
	.regout(\mem|data~454_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~454 .lut_mask = "bbc0";
defparam \mem|data~454 .operation_mode = "normal";
defparam \mem|data~454 .output_mode = "comb_only";
defparam \mem|data~454 .register_cascade_mode = "off";
defparam \mem|data~454 .sum_lutc_input = "qfbk";
defparam \mem|data~454 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \mem|data~1613 (
// Equation(s):
// \mem|data~1613_combout  = (\b~combout [0] & (((\b~combout [1])))) # (!\b~combout [0] & ((\b~combout [1] & (\mem|data~1610 )) # (!\b~combout [1] & ((\mem|data~1612 )))))

	.clk(gnd),
	.dataa(\mem|data~1610 ),
	.datab(\b~combout [0]),
	.datac(\mem|data~1612 ),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1613_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1613 .lut_mask = "ee30";
defparam \mem|data~1613 .operation_mode = "normal";
defparam \mem|data~1613 .output_mode = "comb_only";
defparam \mem|data~1613 .register_cascade_mode = "off";
defparam \mem|data~1613 .sum_lutc_input = "datac";
defparam \mem|data~1613 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \mem|data~1616 (
// Equation(s):
// \mem|data~1616_combout  = (\b~combout [0] & ((\mem|data~1613_combout  & (\mem|data~1615 )) # (!\mem|data~1613_combout  & ((\mem|data~1608 ))))) # (!\b~combout [0] & (((\mem|data~1613_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1615 ),
	.datac(\mem|data~1608 ),
	.datad(\mem|data~1613_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1616_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1616 .lut_mask = "dda0";
defparam \mem|data~1616 .operation_mode = "normal";
defparam \mem|data~1616 .output_mode = "comb_only";
defparam \mem|data~1616 .register_cascade_mode = "off";
defparam \mem|data~1616 .sum_lutc_input = "datac";
defparam \mem|data~1616 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \mem|data~126 (
// Equation(s):
// \mem|data~126_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~126_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~126 .lut_mask = "0000";
defparam \mem|data~126 .operation_mode = "normal";
defparam \mem|data~126 .output_mode = "reg_only";
defparam \mem|data~126 .register_cascade_mode = "off";
defparam \mem|data~126 .sum_lutc_input = "datac";
defparam \mem|data~126 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxv_lcell \mem|data~102 (
// Equation(s):
// \mem|data~102_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~102_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~102 .lut_mask = "0000";
defparam \mem|data~102 .operation_mode = "normal";
defparam \mem|data~102 .output_mode = "reg_only";
defparam \mem|data~102 .register_cascade_mode = "off";
defparam \mem|data~102 .sum_lutc_input = "datac";
defparam \mem|data~102 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxv_lcell \mem|data~118 (
// Equation(s):
// \mem|data~1603  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L128Q)) # (!\b~combout [1] & ((\mem|data~102_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~102_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1603 ),
	.regout(\mem|data~118_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~118 .lut_mask = "d9c8";
defparam \mem|data~118 .operation_mode = "normal";
defparam \mem|data~118 .output_mode = "comb_only";
defparam \mem|data~118 .register_cascade_mode = "off";
defparam \mem|data~118 .sum_lutc_input = "qfbk";
defparam \mem|data~118 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxv_lcell \mem|data~110 (
// Equation(s):
// \mem|data~1604  = (\b~combout [0] & ((\mem|data~1603  & (\mem|data~126_regout )) # (!\mem|data~1603  & ((C1L120Q))))) # (!\b~combout [0] & (((\mem|data~1603 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~126_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1603 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1604 ),
	.regout(\mem|data~110_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~110 .lut_mask = "dda0";
defparam \mem|data~110 .operation_mode = "normal";
defparam \mem|data~110 .output_mode = "comb_only";
defparam \mem|data~110 .register_cascade_mode = "off";
defparam \mem|data~110 .sum_lutc_input = "qfbk";
defparam \mem|data~110 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y12_N6
maxv_lcell \mem|data~30 (
// Equation(s):
// \mem|data~30_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~30_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~30 .lut_mask = "0000";
defparam \mem|data~30 .operation_mode = "normal";
defparam \mem|data~30 .output_mode = "reg_only";
defparam \mem|data~30 .register_cascade_mode = "off";
defparam \mem|data~30 .sum_lutc_input = "datac";
defparam \mem|data~30 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N8
maxv_lcell \mem|data~6 (
// Equation(s):
// \mem|data~6_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~6_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~6 .lut_mask = "ff00";
defparam \mem|data~6 .operation_mode = "normal";
defparam \mem|data~6 .output_mode = "reg_only";
defparam \mem|data~6 .register_cascade_mode = "off";
defparam \mem|data~6 .sum_lutc_input = "datac";
defparam \mem|data~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \mem|data~14 (
// Equation(s):
// \mem|data~1600  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L24Q)) # (!\b~combout [0] & ((\mem|data~6_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~6_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1600 ),
	.regout(\mem|data~14_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~14 .lut_mask = "d9c8";
defparam \mem|data~14 .operation_mode = "normal";
defparam \mem|data~14 .output_mode = "comb_only";
defparam \mem|data~14 .register_cascade_mode = "off";
defparam \mem|data~14 .sum_lutc_input = "qfbk";
defparam \mem|data~14 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \mem|data~22 (
// Equation(s):
// \mem|data~1601  = (\b~combout [1] & ((\mem|data~1600  & (\mem|data~30_regout )) # (!\mem|data~1600  & ((C1L32Q))))) # (!\b~combout [1] & (((\mem|data~1600 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~30_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1600 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1601 ),
	.regout(\mem|data~22_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~22 .lut_mask = "dda0";
defparam \mem|data~22 .operation_mode = "normal";
defparam \mem|data~22 .output_mode = "comb_only";
defparam \mem|data~22 .register_cascade_mode = "off";
defparam \mem|data~22 .sum_lutc_input = "qfbk";
defparam \mem|data~22 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxv_lcell \mem|data~62 (
// Equation(s):
// \mem|data~62_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~62_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~62 .lut_mask = "ff00";
defparam \mem|data~62 .operation_mode = "normal";
defparam \mem|data~62 .output_mode = "reg_only";
defparam \mem|data~62 .register_cascade_mode = "off";
defparam \mem|data~62 .sum_lutc_input = "datac";
defparam \mem|data~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxv_lcell \mem|data~38 (
// Equation(s):
// \mem|data~38_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~38_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~38 .lut_mask = "ff00";
defparam \mem|data~38 .operation_mode = "normal";
defparam \mem|data~38 .output_mode = "reg_only";
defparam \mem|data~38 .register_cascade_mode = "off";
defparam \mem|data~38 .sum_lutc_input = "datac";
defparam \mem|data~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \mem|data~54 (
// Equation(s):
// \mem|data~1598  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L64Q)) # (!\b~combout [1] & ((\mem|data~38_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~38_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1598 ),
	.regout(\mem|data~54_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~54 .lut_mask = "d9c8";
defparam \mem|data~54 .operation_mode = "normal";
defparam \mem|data~54 .output_mode = "comb_only";
defparam \mem|data~54 .register_cascade_mode = "off";
defparam \mem|data~54 .sum_lutc_input = "qfbk";
defparam \mem|data~54 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \mem|data~46 (
// Equation(s):
// \mem|data~1599  = (\b~combout [0] & ((\mem|data~1598  & (\mem|data~62_regout )) # (!\mem|data~1598  & ((C1L56Q))))) # (!\b~combout [0] & (((\mem|data~1598 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~62_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1598 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1599 ),
	.regout(\mem|data~46_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~46 .lut_mask = "bbc0";
defparam \mem|data~46 .operation_mode = "normal";
defparam \mem|data~46 .output_mode = "comb_only";
defparam \mem|data~46 .register_cascade_mode = "off";
defparam \mem|data~46 .sum_lutc_input = "qfbk";
defparam \mem|data~46 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \mem|data~1602 (
// Equation(s):
// \mem|data~1602_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1599 )))) # (!\b~combout [2] & (!\b~combout [3] & (\mem|data~1601 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1601 ),
	.datad(\mem|data~1599 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1602_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1602 .lut_mask = "ba98";
defparam \mem|data~1602 .operation_mode = "normal";
defparam \mem|data~1602 .output_mode = "comb_only";
defparam \mem|data~1602 .register_cascade_mode = "off";
defparam \mem|data~1602 .sum_lutc_input = "datac";
defparam \mem|data~1602 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \mem|data~94 (
// Equation(s):
// \mem|data~94_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~94_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~94 .lut_mask = "ff00";
defparam \mem|data~94 .operation_mode = "normal";
defparam \mem|data~94 .output_mode = "reg_only";
defparam \mem|data~94 .register_cascade_mode = "off";
defparam \mem|data~94 .sum_lutc_input = "datac";
defparam \mem|data~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxv_lcell \mem|data~70 (
// Equation(s):
// \mem|data~70_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~70_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~70 .lut_mask = "0000";
defparam \mem|data~70 .operation_mode = "normal";
defparam \mem|data~70 .output_mode = "reg_only";
defparam \mem|data~70 .register_cascade_mode = "off";
defparam \mem|data~70 .sum_lutc_input = "datac";
defparam \mem|data~70 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \mem|data~78 (
// Equation(s):
// \mem|data~1596  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L88Q)) # (!\b~combout [0] & ((\mem|data~70_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~70_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1596 ),
	.regout(\mem|data~78_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~78 .lut_mask = "d9c8";
defparam \mem|data~78 .operation_mode = "normal";
defparam \mem|data~78 .output_mode = "comb_only";
defparam \mem|data~78 .register_cascade_mode = "off";
defparam \mem|data~78 .sum_lutc_input = "qfbk";
defparam \mem|data~78 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \mem|data~86 (
// Equation(s):
// \mem|data~1597  = (\b~combout [1] & ((\mem|data~1596  & (\mem|data~94_regout )) # (!\mem|data~1596  & ((C1L96Q))))) # (!\b~combout [1] & (((\mem|data~1596 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~94_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1596 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1597 ),
	.regout(\mem|data~86_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~86 .lut_mask = "dda0";
defparam \mem|data~86 .operation_mode = "normal";
defparam \mem|data~86 .output_mode = "comb_only";
defparam \mem|data~86 .register_cascade_mode = "off";
defparam \mem|data~86 .sum_lutc_input = "qfbk";
defparam \mem|data~86 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxv_lcell \mem|data~1605 (
// Equation(s):
// \mem|data~1605_combout  = (\b~combout [3] & ((\mem|data~1602_combout  & (\mem|data~1604 )) # (!\mem|data~1602_combout  & ((\mem|data~1597 ))))) # (!\b~combout [3] & (((\mem|data~1602_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1604 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1602_combout ),
	.datad(\mem|data~1597 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1605_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1605 .lut_mask = "bcb0";
defparam \mem|data~1605 .operation_mode = "normal";
defparam \mem|data~1605 .output_mode = "comb_only";
defparam \mem|data~1605 .register_cascade_mode = "off";
defparam \mem|data~1605 .sum_lutc_input = "datac";
defparam \mem|data~1605 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxv_lcell \mem|data~254 (
// Equation(s):
// \mem|data~254_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~254_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~254 .lut_mask = "ff00";
defparam \mem|data~254 .operation_mode = "normal";
defparam \mem|data~254 .output_mode = "reg_only";
defparam \mem|data~254 .register_cascade_mode = "off";
defparam \mem|data~254 .sum_lutc_input = "datac";
defparam \mem|data~254 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxv_lcell \mem|data~158 (
// Equation(s):
// \mem|data~158_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~158_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~158 .lut_mask = "0000";
defparam \mem|data~158 .operation_mode = "normal";
defparam \mem|data~158 .output_mode = "reg_only";
defparam \mem|data~158 .register_cascade_mode = "off";
defparam \mem|data~158 .sum_lutc_input = "datac";
defparam \mem|data~158 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxv_lcell \mem|data~190 (
// Equation(s):
// \mem|data~1593  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L200Q)) # (!\b~combout [2] & ((\mem|data~158_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~158_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1593 ),
	.regout(\mem|data~190_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~190 .lut_mask = "d9c8";
defparam \mem|data~190 .operation_mode = "normal";
defparam \mem|data~190 .output_mode = "comb_only";
defparam \mem|data~190 .register_cascade_mode = "off";
defparam \mem|data~190 .sum_lutc_input = "qfbk";
defparam \mem|data~190 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxv_lcell \mem|data~222 (
// Equation(s):
// \mem|data~1594  = (\b~combout [3] & ((\mem|data~1593  & (\mem|data~254_regout )) # (!\mem|data~1593  & ((C1L232Q))))) # (!\b~combout [3] & (((\mem|data~1593 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~254_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1593 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1594 ),
	.regout(\mem|data~222_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~222 .lut_mask = "dda0";
defparam \mem|data~222 .operation_mode = "normal";
defparam \mem|data~222 .output_mode = "comb_only";
defparam \mem|data~222 .register_cascade_mode = "off";
defparam \mem|data~222 .sum_lutc_input = "qfbk";
defparam \mem|data~222 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxv_lcell \mem|data~246 (
// Equation(s):
// \mem|data~246_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~246_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~246 .lut_mask = "0000";
defparam \mem|data~246 .operation_mode = "normal";
defparam \mem|data~246 .output_mode = "reg_only";
defparam \mem|data~246 .register_cascade_mode = "off";
defparam \mem|data~246 .sum_lutc_input = "datac";
defparam \mem|data~246 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N7
maxv_lcell \mem|data~150 (
// Equation(s):
// \mem|data~150_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~150_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~150 .lut_mask = "0000";
defparam \mem|data~150 .operation_mode = "normal";
defparam \mem|data~150 .output_mode = "reg_only";
defparam \mem|data~150 .register_cascade_mode = "off";
defparam \mem|data~150 .sum_lutc_input = "datac";
defparam \mem|data~150 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N2
maxv_lcell \mem|data~214 (
// Equation(s):
// \mem|data~1586  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L224Q)) # (!\b~combout [3] & ((\mem|data~150_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~150_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1586 ),
	.regout(\mem|data~214_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~214 .lut_mask = "d9c8";
defparam \mem|data~214 .operation_mode = "normal";
defparam \mem|data~214 .output_mode = "comb_only";
defparam \mem|data~214 .register_cascade_mode = "off";
defparam \mem|data~214 .sum_lutc_input = "qfbk";
defparam \mem|data~214 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N3
maxv_lcell \mem|data~182 (
// Equation(s):
// \mem|data~1587  = (\b~combout [2] & ((\mem|data~1586  & (\mem|data~246_regout )) # (!\mem|data~1586  & ((C1L192Q))))) # (!\b~combout [2] & (((\mem|data~1586 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~246_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1586 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1587 ),
	.regout(\mem|data~182_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~182 .lut_mask = "dda0";
defparam \mem|data~182 .operation_mode = "normal";
defparam \mem|data~182 .output_mode = "comb_only";
defparam \mem|data~182 .register_cascade_mode = "off";
defparam \mem|data~182 .sum_lutc_input = "qfbk";
defparam \mem|data~182 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \mem|data~238 (
// Equation(s):
// \mem|data~238_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~238_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~238 .lut_mask = "0000";
defparam \mem|data~238 .operation_mode = "normal";
defparam \mem|data~238 .output_mode = "reg_only";
defparam \mem|data~238 .register_cascade_mode = "off";
defparam \mem|data~238 .sum_lutc_input = "datac";
defparam \mem|data~238 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \mem|data~142 (
// Equation(s):
// \mem|data~142_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~142_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~142 .lut_mask = "0000";
defparam \mem|data~142 .operation_mode = "normal";
defparam \mem|data~142 .output_mode = "reg_only";
defparam \mem|data~142 .register_cascade_mode = "off";
defparam \mem|data~142 .sum_lutc_input = "datac";
defparam \mem|data~142 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \mem|data~174 (
// Equation(s):
// \mem|data~1588  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L184Q)) # (!\b~combout [2] & ((\mem|data~142_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~142_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1588 ),
	.regout(\mem|data~174_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~174 .lut_mask = "d9c8";
defparam \mem|data~174 .operation_mode = "normal";
defparam \mem|data~174 .output_mode = "comb_only";
defparam \mem|data~174 .register_cascade_mode = "off";
defparam \mem|data~174 .sum_lutc_input = "qfbk";
defparam \mem|data~174 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \mem|data~206 (
// Equation(s):
// \mem|data~1589  = (\b~combout [3] & ((\mem|data~1588  & (\mem|data~238_regout )) # (!\mem|data~1588  & ((C1L216Q))))) # (!\b~combout [3] & (((\mem|data~1588 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~238_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1588 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1589 ),
	.regout(\mem|data~206_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~206 .lut_mask = "dda0";
defparam \mem|data~206 .operation_mode = "normal";
defparam \mem|data~206 .output_mode = "comb_only";
defparam \mem|data~206 .register_cascade_mode = "off";
defparam \mem|data~206 .sum_lutc_input = "qfbk";
defparam \mem|data~206 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \mem|data~230 (
// Equation(s):
// \mem|data~230_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~230_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~230 .lut_mask = "ff00";
defparam \mem|data~230 .operation_mode = "normal";
defparam \mem|data~230 .output_mode = "reg_only";
defparam \mem|data~230 .register_cascade_mode = "off";
defparam \mem|data~230 .sum_lutc_input = "datac";
defparam \mem|data~230 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \mem|data~134 (
// Equation(s):
// \mem|data~134_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~134_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~134 .lut_mask = "ff00";
defparam \mem|data~134 .operation_mode = "normal";
defparam \mem|data~134 .output_mode = "reg_only";
defparam \mem|data~134 .register_cascade_mode = "off";
defparam \mem|data~134 .sum_lutc_input = "datac";
defparam \mem|data~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \mem|data~198 (
// Equation(s):
// \mem|data~1590  = (\b~combout [3] & ((\b~combout [2]) # ((C1L208Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~134_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~134_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1590 ),
	.regout(\mem|data~198_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~198 .lut_mask = "b9a8";
defparam \mem|data~198 .operation_mode = "normal";
defparam \mem|data~198 .output_mode = "comb_only";
defparam \mem|data~198 .register_cascade_mode = "off";
defparam \mem|data~198 .sum_lutc_input = "qfbk";
defparam \mem|data~198 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \mem|data~166 (
// Equation(s):
// \mem|data~1591  = (\b~combout [2] & ((\mem|data~1590  & (\mem|data~230_regout )) # (!\mem|data~1590  & ((C1L176Q))))) # (!\b~combout [2] & (((\mem|data~1590 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~230_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1590 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1591 ),
	.regout(\mem|data~166_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~166 .lut_mask = "bbc0";
defparam \mem|data~166 .operation_mode = "normal";
defparam \mem|data~166 .output_mode = "comb_only";
defparam \mem|data~166 .register_cascade_mode = "off";
defparam \mem|data~166 .sum_lutc_input = "qfbk";
defparam \mem|data~166 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxv_lcell \mem|data~1592 (
// Equation(s):
// \mem|data~1592_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (\mem|data~1589 )) # (!\b~combout [0] & ((\mem|data~1591 )))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1589 ),
	.datad(\mem|data~1591 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1592_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1592 .lut_mask = "d9c8";
defparam \mem|data~1592 .operation_mode = "normal";
defparam \mem|data~1592 .output_mode = "comb_only";
defparam \mem|data~1592 .register_cascade_mode = "off";
defparam \mem|data~1592 .sum_lutc_input = "datac";
defparam \mem|data~1592 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxv_lcell \mem|data~1595 (
// Equation(s):
// \mem|data~1595_combout  = (\b~combout [1] & ((\mem|data~1592_combout  & (\mem|data~1594 )) # (!\mem|data~1592_combout  & ((\mem|data~1587 ))))) # (!\b~combout [1] & (((\mem|data~1592_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1594 ),
	.datac(\mem|data~1587 ),
	.datad(\mem|data~1592_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1595_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1595 .lut_mask = "dda0";
defparam \mem|data~1595 .operation_mode = "normal";
defparam \mem|data~1595 .output_mode = "comb_only";
defparam \mem|data~1595 .register_cascade_mode = "off";
defparam \mem|data~1595 .sum_lutc_input = "datac";
defparam \mem|data~1595 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxv_lcell \mem|data~1606 (
// Equation(s):
// \mem|data~1606_combout  = (\b~combout [5] & (\b~combout [4])) # (!\b~combout [5] & ((\b~combout [4] & ((\mem|data~1595_combout ))) # (!\b~combout [4] & (\mem|data~1605_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1605_combout ),
	.datad(\mem|data~1595_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1606_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1606 .lut_mask = "dc98";
defparam \mem|data~1606 .operation_mode = "normal";
defparam \mem|data~1606 .output_mode = "comb_only";
defparam \mem|data~1606 .register_cascade_mode = "off";
defparam \mem|data~1606 .sum_lutc_input = "datac";
defparam \mem|data~1606 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N8
maxv_lcell \mem|data~318 (
// Equation(s):
// \mem|data~318_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~318_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~318 .lut_mask = "ff00";
defparam \mem|data~318 .operation_mode = "normal";
defparam \mem|data~318 .output_mode = "reg_only";
defparam \mem|data~318 .register_cascade_mode = "off";
defparam \mem|data~318 .sum_lutc_input = "datac";
defparam \mem|data~318 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N5
maxv_lcell \mem|data~294 (
// Equation(s):
// \mem|data~294_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~294_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~294 .lut_mask = "ff00";
defparam \mem|data~294 .operation_mode = "normal";
defparam \mem|data~294 .output_mode = "reg_only";
defparam \mem|data~294 .register_cascade_mode = "off";
defparam \mem|data~294 .sum_lutc_input = "datac";
defparam \mem|data~294 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N5
maxv_lcell \mem|data~302 (
// Equation(s):
// \mem|data~1576  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L312Q)) # (!\b~combout [0] & ((\mem|data~294_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~294_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1576 ),
	.regout(\mem|data~302_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~302 .lut_mask = "d9c8";
defparam \mem|data~302 .operation_mode = "normal";
defparam \mem|data~302 .output_mode = "comb_only";
defparam \mem|data~302 .register_cascade_mode = "off";
defparam \mem|data~302 .sum_lutc_input = "qfbk";
defparam \mem|data~302 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N6
maxv_lcell \mem|data~310 (
// Equation(s):
// \mem|data~1577  = (\b~combout [1] & ((\mem|data~1576  & (\mem|data~318_regout )) # (!\mem|data~1576  & ((C1L320Q))))) # (!\b~combout [1] & (((\mem|data~1576 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~318_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1576 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1577 ),
	.regout(\mem|data~310_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~310 .lut_mask = "dda0";
defparam \mem|data~310 .operation_mode = "normal";
defparam \mem|data~310 .output_mode = "comb_only";
defparam \mem|data~310 .register_cascade_mode = "off";
defparam \mem|data~310 .sum_lutc_input = "qfbk";
defparam \mem|data~310 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N7
maxv_lcell \mem|data~286 (
// Equation(s):
// \mem|data~286_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~286_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~286 .lut_mask = "ff00";
defparam \mem|data~286 .operation_mode = "normal";
defparam \mem|data~286 .output_mode = "reg_only";
defparam \mem|data~286 .register_cascade_mode = "off";
defparam \mem|data~286 .sum_lutc_input = "datac";
defparam \mem|data~286 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N7
maxv_lcell \mem|data~262 (
// Equation(s):
// \mem|data~262_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~262_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~262 .lut_mask = "0000";
defparam \mem|data~262 .operation_mode = "normal";
defparam \mem|data~262 .output_mode = "reg_only";
defparam \mem|data~262 .register_cascade_mode = "off";
defparam \mem|data~262 .sum_lutc_input = "datac";
defparam \mem|data~262 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N8
maxv_lcell \mem|data~278 (
// Equation(s):
// \mem|data~1580  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L288Q)) # (!\b~combout [1] & ((\mem|data~262_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~262_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1580 ),
	.regout(\mem|data~278_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~278 .lut_mask = "d9c8";
defparam \mem|data~278 .operation_mode = "normal";
defparam \mem|data~278 .output_mode = "comb_only";
defparam \mem|data~278 .register_cascade_mode = "off";
defparam \mem|data~278 .sum_lutc_input = "qfbk";
defparam \mem|data~278 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N9
maxv_lcell \mem|data~270 (
// Equation(s):
// \mem|data~1581  = (\b~combout [0] & ((\mem|data~1580  & (\mem|data~286_regout )) # (!\mem|data~1580  & ((C1L280Q))))) # (!\b~combout [0] & (((\mem|data~1580 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~286_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1580 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1581 ),
	.regout(\mem|data~270_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~270 .lut_mask = "dda0";
defparam \mem|data~270 .operation_mode = "normal";
defparam \mem|data~270 .output_mode = "comb_only";
defparam \mem|data~270 .register_cascade_mode = "off";
defparam \mem|data~270 .sum_lutc_input = "qfbk";
defparam \mem|data~270 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N1
maxv_lcell \mem|data~350 (
// Equation(s):
// \mem|data~350_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~350_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~350 .lut_mask = "0000";
defparam \mem|data~350 .operation_mode = "normal";
defparam \mem|data~350 .output_mode = "reg_only";
defparam \mem|data~350 .register_cascade_mode = "off";
defparam \mem|data~350 .sum_lutc_input = "datac";
defparam \mem|data~350 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N0
maxv_lcell \mem|data~326 (
// Equation(s):
// \mem|data~326_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~326_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~326 .lut_mask = "0000";
defparam \mem|data~326 .operation_mode = "normal";
defparam \mem|data~326 .output_mode = "reg_only";
defparam \mem|data~326 .register_cascade_mode = "off";
defparam \mem|data~326 .sum_lutc_input = "datac";
defparam \mem|data~326 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N2
maxv_lcell \mem|data~342 (
// Equation(s):
// \mem|data~1578  = (\b~combout [1] & ((\b~combout [0]) # ((C1L352Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~326_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~326_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1578 ),
	.regout(\mem|data~342_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~342 .lut_mask = "b9a8";
defparam \mem|data~342 .operation_mode = "normal";
defparam \mem|data~342 .output_mode = "comb_only";
defparam \mem|data~342 .register_cascade_mode = "off";
defparam \mem|data~342 .sum_lutc_input = "qfbk";
defparam \mem|data~342 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N3
maxv_lcell \mem|data~334 (
// Equation(s):
// \mem|data~1579  = (\b~combout [0] & ((\mem|data~1578  & (\mem|data~350_regout )) # (!\mem|data~1578  & ((C1L344Q))))) # (!\b~combout [0] & (((\mem|data~1578 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~350_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1578 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1579 ),
	.regout(\mem|data~334_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~334 .lut_mask = "bbc0";
defparam \mem|data~334 .operation_mode = "normal";
defparam \mem|data~334 .output_mode = "comb_only";
defparam \mem|data~334 .register_cascade_mode = "off";
defparam \mem|data~334 .sum_lutc_input = "qfbk";
defparam \mem|data~334 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N0
maxv_lcell \mem|data~1582 (
// Equation(s):
// \mem|data~1582_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1579 )))) # (!\b~combout [3] & (!\b~combout [2] & (\mem|data~1581 )))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1581 ),
	.datad(\mem|data~1579 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1582_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1582 .lut_mask = "ba98";
defparam \mem|data~1582 .operation_mode = "normal";
defparam \mem|data~1582 .output_mode = "comb_only";
defparam \mem|data~1582 .register_cascade_mode = "off";
defparam \mem|data~1582 .sum_lutc_input = "datac";
defparam \mem|data~1582 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N6
maxv_lcell \mem|data~382 (
// Equation(s):
// \mem|data~382_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~382_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~382 .lut_mask = "0000";
defparam \mem|data~382 .operation_mode = "normal";
defparam \mem|data~382 .output_mode = "reg_only";
defparam \mem|data~382 .register_cascade_mode = "off";
defparam \mem|data~382 .sum_lutc_input = "datac";
defparam \mem|data~382 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N4
maxv_lcell \mem|data~358 (
// Equation(s):
// \mem|data~358_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~358_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~358 .lut_mask = "0000";
defparam \mem|data~358 .operation_mode = "normal";
defparam \mem|data~358 .output_mode = "reg_only";
defparam \mem|data~358 .register_cascade_mode = "off";
defparam \mem|data~358 .sum_lutc_input = "datac";
defparam \mem|data~358 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N2
maxv_lcell \mem|data~366 (
// Equation(s):
// \mem|data~1583  = (\b~combout [0] & ((\b~combout [1]) # ((C1L376Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~358_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~358_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1583 ),
	.regout(\mem|data~366_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~366 .lut_mask = "b9a8";
defparam \mem|data~366 .operation_mode = "normal";
defparam \mem|data~366 .output_mode = "comb_only";
defparam \mem|data~366 .register_cascade_mode = "off";
defparam \mem|data~366 .sum_lutc_input = "qfbk";
defparam \mem|data~366 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N3
maxv_lcell \mem|data~374 (
// Equation(s):
// \mem|data~1584  = (\b~combout [1] & ((\mem|data~1583  & (\mem|data~382_regout )) # (!\mem|data~1583  & ((C1L384Q))))) # (!\b~combout [1] & (((\mem|data~1583 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~382_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1583 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1584 ),
	.regout(\mem|data~374_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~374 .lut_mask = "bbc0";
defparam \mem|data~374 .operation_mode = "normal";
defparam \mem|data~374 .output_mode = "comb_only";
defparam \mem|data~374 .register_cascade_mode = "off";
defparam \mem|data~374 .sum_lutc_input = "qfbk";
defparam \mem|data~374 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N8
maxv_lcell \mem|data~1585 (
// Equation(s):
// \mem|data~1585_combout  = (\b~combout [2] & ((\mem|data~1582_combout  & ((\mem|data~1584 ))) # (!\mem|data~1582_combout  & (\mem|data~1577 )))) # (!\b~combout [2] & (((\mem|data~1582_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1577 ),
	.datab(\b~combout [2]),
	.datac(\mem|data~1582_combout ),
	.datad(\mem|data~1584 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1585_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1585 .lut_mask = "f838";
defparam \mem|data~1585 .operation_mode = "normal";
defparam \mem|data~1585 .output_mode = "comb_only";
defparam \mem|data~1585 .register_cascade_mode = "off";
defparam \mem|data~1585 .sum_lutc_input = "datac";
defparam \mem|data~1585 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxv_lcell \mem|data~1617 (
// Equation(s):
// \mem|data~1617_combout  = (\b~combout [5] & ((\mem|data~1606_combout  & (\mem|data~1616_combout )) # (!\mem|data~1606_combout  & ((\mem|data~1585_combout ))))) # (!\b~combout [5] & (((\mem|data~1606_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1616_combout ),
	.datac(\mem|data~1606_combout ),
	.datad(\mem|data~1585_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1617_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1617 .lut_mask = "dad0";
defparam \mem|data~1617 .operation_mode = "normal";
defparam \mem|data~1617 .output_mode = "comb_only";
defparam \mem|data~1617 .register_cascade_mode = "off";
defparam \mem|data~1617 .sum_lutc_input = "datac";
defparam \mem|data~1617 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxv_lcell \mem|data~1022 (
// Equation(s):
// \mem|data~1022_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1022_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1022 .lut_mask = "0000";
defparam \mem|data~1022 .operation_mode = "normal";
defparam \mem|data~1022 .output_mode = "reg_only";
defparam \mem|data~1022 .register_cascade_mode = "off";
defparam \mem|data~1022 .sum_lutc_input = "datac";
defparam \mem|data~1022 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxv_lcell \mem|data~926 (
// Equation(s):
// \mem|data~926_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~926_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~926 .lut_mask = "0000";
defparam \mem|data~926 .operation_mode = "normal";
defparam \mem|data~926 .output_mode = "reg_only";
defparam \mem|data~926 .register_cascade_mode = "off";
defparam \mem|data~926 .sum_lutc_input = "datac";
defparam \mem|data~926 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxv_lcell \mem|data~990 (
// Equation(s):
// \mem|data~1572  = (\b~combout [3] & ((\b~combout [2]) # ((C1L1000Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~926_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~926_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1572 ),
	.regout(\mem|data~990_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~990 .lut_mask = "b9a8";
defparam \mem|data~990 .operation_mode = "normal";
defparam \mem|data~990 .output_mode = "comb_only";
defparam \mem|data~990 .register_cascade_mode = "off";
defparam \mem|data~990 .sum_lutc_input = "qfbk";
defparam \mem|data~990 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxv_lcell \mem|data~958 (
// Equation(s):
// \mem|data~1573  = (\b~combout [2] & ((\mem|data~1572  & (\mem|data~1022_regout )) # (!\mem|data~1572  & ((C1L968Q))))) # (!\b~combout [2] & (((\mem|data~1572 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1022_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1572 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1573 ),
	.regout(\mem|data~958_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~958 .lut_mask = "dda0";
defparam \mem|data~958 .operation_mode = "normal";
defparam \mem|data~958 .output_mode = "comb_only";
defparam \mem|data~958 .register_cascade_mode = "off";
defparam \mem|data~958 .sum_lutc_input = "qfbk";
defparam \mem|data~958 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxv_lcell \mem|data~1006 (
// Equation(s):
// \mem|data~1006_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1006_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1006 .lut_mask = "0000";
defparam \mem|data~1006 .operation_mode = "normal";
defparam \mem|data~1006 .output_mode = "reg_only";
defparam \mem|data~1006 .register_cascade_mode = "off";
defparam \mem|data~1006 .sum_lutc_input = "datac";
defparam \mem|data~1006 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxv_lcell \mem|data~910 (
// Equation(s):
// \mem|data~910_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~910_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~910 .lut_mask = "0000";
defparam \mem|data~910 .operation_mode = "normal";
defparam \mem|data~910 .output_mode = "reg_only";
defparam \mem|data~910 .register_cascade_mode = "off";
defparam \mem|data~910 .sum_lutc_input = "datac";
defparam \mem|data~910 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxv_lcell \mem|data~974 (
// Equation(s):
// \mem|data~1565  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L984Q)) # (!\b~combout [3] & ((\mem|data~910_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~910_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1565 ),
	.regout(\mem|data~974_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~974 .lut_mask = "d9c8";
defparam \mem|data~974 .operation_mode = "normal";
defparam \mem|data~974 .output_mode = "comb_only";
defparam \mem|data~974 .register_cascade_mode = "off";
defparam \mem|data~974 .sum_lutc_input = "qfbk";
defparam \mem|data~974 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxv_lcell \mem|data~942 (
// Equation(s):
// \mem|data~1566  = (\b~combout [2] & ((\mem|data~1565  & (\mem|data~1006_regout )) # (!\mem|data~1565  & ((C1L952Q))))) # (!\b~combout [2] & (((\mem|data~1565 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1006_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1565 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1566 ),
	.regout(\mem|data~942_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~942 .lut_mask = "dda0";
defparam \mem|data~942 .operation_mode = "normal";
defparam \mem|data~942 .output_mode = "comb_only";
defparam \mem|data~942 .register_cascade_mode = "off";
defparam \mem|data~942 .sum_lutc_input = "qfbk";
defparam \mem|data~942 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \mem|data~998 (
// Equation(s):
// \mem|data~998_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~998_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~998 .lut_mask = "0000";
defparam \mem|data~998 .operation_mode = "normal";
defparam \mem|data~998 .output_mode = "reg_only";
defparam \mem|data~998 .register_cascade_mode = "off";
defparam \mem|data~998 .sum_lutc_input = "datac";
defparam \mem|data~998 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \mem|data~902 (
// Equation(s):
// \mem|data~902_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~902_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~902 .lut_mask = "0000";
defparam \mem|data~902 .operation_mode = "normal";
defparam \mem|data~902 .output_mode = "reg_only";
defparam \mem|data~902 .register_cascade_mode = "off";
defparam \mem|data~902 .sum_lutc_input = "datac";
defparam \mem|data~902 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxv_lcell \mem|data~934 (
// Equation(s):
// \mem|data~1569  = (\b~combout [2] & ((\b~combout [3]) # ((C1L944Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~902_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~902_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1569 ),
	.regout(\mem|data~934_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~934 .lut_mask = "b9a8";
defparam \mem|data~934 .operation_mode = "normal";
defparam \mem|data~934 .output_mode = "comb_only";
defparam \mem|data~934 .register_cascade_mode = "off";
defparam \mem|data~934 .sum_lutc_input = "qfbk";
defparam \mem|data~934 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxv_lcell \mem|data~966 (
// Equation(s):
// \mem|data~1570  = (\b~combout [3] & ((\mem|data~1569  & (\mem|data~998_regout )) # (!\mem|data~1569  & ((C1L976Q))))) # (!\b~combout [3] & (((\mem|data~1569 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~998_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1569 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1570 ),
	.regout(\mem|data~966_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~966 .lut_mask = "bbc0";
defparam \mem|data~966 .operation_mode = "normal";
defparam \mem|data~966 .output_mode = "comb_only";
defparam \mem|data~966 .register_cascade_mode = "off";
defparam \mem|data~966 .sum_lutc_input = "qfbk";
defparam \mem|data~966 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \mem|data~1014 (
// Equation(s):
// \mem|data~1014_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1014_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1014 .lut_mask = "ff00";
defparam \mem|data~1014 .operation_mode = "normal";
defparam \mem|data~1014 .output_mode = "reg_only";
defparam \mem|data~1014 .register_cascade_mode = "off";
defparam \mem|data~1014 .sum_lutc_input = "datac";
defparam \mem|data~1014 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \mem|data~918 (
// Equation(s):
// \mem|data~918_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~918_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~918 .lut_mask = "ff00";
defparam \mem|data~918 .operation_mode = "normal";
defparam \mem|data~918 .output_mode = "reg_only";
defparam \mem|data~918 .register_cascade_mode = "off";
defparam \mem|data~918 .sum_lutc_input = "datac";
defparam \mem|data~918 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \mem|data~950 (
// Equation(s):
// \mem|data~1567  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L960Q)) # (!\b~combout [2] & ((\mem|data~918_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~918_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1567 ),
	.regout(\mem|data~950_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~950 .lut_mask = "d9c8";
defparam \mem|data~950 .operation_mode = "normal";
defparam \mem|data~950 .output_mode = "comb_only";
defparam \mem|data~950 .register_cascade_mode = "off";
defparam \mem|data~950 .sum_lutc_input = "qfbk";
defparam \mem|data~950 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \mem|data~982 (
// Equation(s):
// \mem|data~1568  = (\b~combout [3] & ((\mem|data~1567  & (\mem|data~1014_regout )) # (!\mem|data~1567  & ((C1L992Q))))) # (!\b~combout [3] & (((\mem|data~1567 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1014_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1567 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1568 ),
	.regout(\mem|data~982_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~982 .lut_mask = "bbc0";
defparam \mem|data~982 .operation_mode = "normal";
defparam \mem|data~982 .output_mode = "comb_only";
defparam \mem|data~982 .register_cascade_mode = "off";
defparam \mem|data~982 .sum_lutc_input = "qfbk";
defparam \mem|data~982 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \mem|data~1571 (
// Equation(s):
// \mem|data~1571_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1568 )))) # (!\b~combout [1] & (!\b~combout [0] & (\mem|data~1570 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1570 ),
	.datad(\mem|data~1568 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1571_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1571 .lut_mask = "ba98";
defparam \mem|data~1571 .operation_mode = "normal";
defparam \mem|data~1571 .output_mode = "comb_only";
defparam \mem|data~1571 .register_cascade_mode = "off";
defparam \mem|data~1571 .sum_lutc_input = "datac";
defparam \mem|data~1571 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \mem|data~1574 (
// Equation(s):
// \mem|data~1574_combout  = (\b~combout [0] & ((\mem|data~1571_combout  & (\mem|data~1573 )) # (!\mem|data~1571_combout  & ((\mem|data~1566 ))))) # (!\b~combout [0] & (((\mem|data~1571_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1573 ),
	.datac(\mem|data~1566 ),
	.datad(\mem|data~1571_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1574_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1574 .lut_mask = "dda0";
defparam \mem|data~1574 .operation_mode = "normal";
defparam \mem|data~1574 .output_mode = "comb_only";
defparam \mem|data~1574 .register_cascade_mode = "off";
defparam \mem|data~1574 .sum_lutc_input = "datac";
defparam \mem|data~1574 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \mem|data~766 (
// Equation(s):
// \mem|data~766_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~766_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~766 .lut_mask = "ff00";
defparam \mem|data~766 .operation_mode = "normal";
defparam \mem|data~766 .output_mode = "reg_only";
defparam \mem|data~766 .register_cascade_mode = "off";
defparam \mem|data~766 .sum_lutc_input = "datac";
defparam \mem|data~766 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \mem|data~670 (
// Equation(s):
// \mem|data~670_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~670_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~670 .lut_mask = "ff00";
defparam \mem|data~670 .operation_mode = "normal";
defparam \mem|data~670 .output_mode = "reg_only";
defparam \mem|data~670 .register_cascade_mode = "off";
defparam \mem|data~670 .sum_lutc_input = "datac";
defparam \mem|data~670 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \mem|data~702 (
// Equation(s):
// \mem|data~1541  = (\b~combout [2] & ((\b~combout [3]) # ((C1L712Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~670_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~670_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1541 ),
	.regout(\mem|data~702_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~702 .lut_mask = "b9a8";
defparam \mem|data~702 .operation_mode = "normal";
defparam \mem|data~702 .output_mode = "comb_only";
defparam \mem|data~702 .register_cascade_mode = "off";
defparam \mem|data~702 .sum_lutc_input = "qfbk";
defparam \mem|data~702 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \mem|data~734 (
// Equation(s):
// \mem|data~1542  = (\b~combout [3] & ((\mem|data~1541  & (\mem|data~766_regout )) # (!\mem|data~1541  & ((C1L744Q))))) # (!\b~combout [3] & (((\mem|data~1541 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~766_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1541 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1542 ),
	.regout(\mem|data~734_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~734 .lut_mask = "bbc0";
defparam \mem|data~734 .operation_mode = "normal";
defparam \mem|data~734 .output_mode = "comb_only";
defparam \mem|data~734 .register_cascade_mode = "off";
defparam \mem|data~734 .sum_lutc_input = "qfbk";
defparam \mem|data~734 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N4
maxv_lcell \mem|data~758 (
// Equation(s):
// \mem|data~758_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~758_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~758 .lut_mask = "0000";
defparam \mem|data~758 .operation_mode = "normal";
defparam \mem|data~758 .output_mode = "reg_only";
defparam \mem|data~758 .register_cascade_mode = "off";
defparam \mem|data~758 .sum_lutc_input = "datac";
defparam \mem|data~758 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N4
maxv_lcell \mem|data~726 (
// Equation(s):
// \mem|data~1534  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L736Q)) # (!\b~combout [3] & ((\mem|data~662_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~662_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1534 ),
	.regout(\mem|data~726_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~726 .lut_mask = "d9c8";
defparam \mem|data~726 .operation_mode = "normal";
defparam \mem|data~726 .output_mode = "comb_only";
defparam \mem|data~726 .register_cascade_mode = "off";
defparam \mem|data~726 .sum_lutc_input = "qfbk";
defparam \mem|data~726 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N5
maxv_lcell \mem|data~694 (
// Equation(s):
// \mem|data~1535  = (\b~combout [2] & ((\mem|data~1534  & (\mem|data~758_regout )) # (!\mem|data~1534  & ((C1L704Q))))) # (!\b~combout [2] & (((\mem|data~1534 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~758_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1534 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1535 ),
	.regout(\mem|data~694_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~694 .lut_mask = "bbc0";
defparam \mem|data~694 .operation_mode = "normal";
defparam \mem|data~694 .output_mode = "comb_only";
defparam \mem|data~694 .register_cascade_mode = "off";
defparam \mem|data~694 .sum_lutc_input = "qfbk";
defparam \mem|data~694 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxv_lcell \mem|data~750 (
// Equation(s):
// \mem|data~750_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~750_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~750 .lut_mask = "0000";
defparam \mem|data~750 .operation_mode = "normal";
defparam \mem|data~750 .output_mode = "reg_only";
defparam \mem|data~750 .register_cascade_mode = "off";
defparam \mem|data~750 .sum_lutc_input = "datac";
defparam \mem|data~750 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \mem|data~654 (
// Equation(s):
// \mem|data~654_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~654_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~654 .lut_mask = "ff00";
defparam \mem|data~654 .operation_mode = "normal";
defparam \mem|data~654 .output_mode = "reg_only";
defparam \mem|data~654 .register_cascade_mode = "off";
defparam \mem|data~654 .sum_lutc_input = "datac";
defparam \mem|data~654 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \mem|data~686 (
// Equation(s):
// \mem|data~1536  = (\b~combout [2] & ((\b~combout [3]) # ((C1L696Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~654_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~654_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1536 ),
	.regout(\mem|data~686_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~686 .lut_mask = "b9a8";
defparam \mem|data~686 .operation_mode = "normal";
defparam \mem|data~686 .output_mode = "comb_only";
defparam \mem|data~686 .register_cascade_mode = "off";
defparam \mem|data~686 .sum_lutc_input = "qfbk";
defparam \mem|data~686 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \mem|data~718 (
// Equation(s):
// \mem|data~1537  = (\b~combout [3] & ((\mem|data~1536  & (\mem|data~750_regout )) # (!\mem|data~1536  & ((C1L728Q))))) # (!\b~combout [3] & (((\mem|data~1536 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~750_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1536 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1537 ),
	.regout(\mem|data~718_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~718 .lut_mask = "bbc0";
defparam \mem|data~718 .operation_mode = "normal";
defparam \mem|data~718 .output_mode = "comb_only";
defparam \mem|data~718 .register_cascade_mode = "off";
defparam \mem|data~718 .sum_lutc_input = "qfbk";
defparam \mem|data~718 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxv_lcell \mem|data~742 (
// Equation(s):
// \mem|data~742_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~742_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~742 .lut_mask = "ff00";
defparam \mem|data~742 .operation_mode = "normal";
defparam \mem|data~742 .output_mode = "reg_only";
defparam \mem|data~742 .register_cascade_mode = "off";
defparam \mem|data~742 .sum_lutc_input = "datac";
defparam \mem|data~742 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxv_lcell \mem|data~646 (
// Equation(s):
// \mem|data~646_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~646_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~646 .lut_mask = "0000";
defparam \mem|data~646 .operation_mode = "normal";
defparam \mem|data~646 .output_mode = "reg_only";
defparam \mem|data~646 .register_cascade_mode = "off";
defparam \mem|data~646 .sum_lutc_input = "datac";
defparam \mem|data~646 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxv_lcell \mem|data~710 (
// Equation(s):
// \mem|data~1538  = (\b~combout [3] & ((\b~combout [2]) # ((C1L720Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~646_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~646_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1538 ),
	.regout(\mem|data~710_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~710 .lut_mask = "b9a8";
defparam \mem|data~710 .operation_mode = "normal";
defparam \mem|data~710 .output_mode = "comb_only";
defparam \mem|data~710 .register_cascade_mode = "off";
defparam \mem|data~710 .sum_lutc_input = "qfbk";
defparam \mem|data~710 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxv_lcell \mem|data~678 (
// Equation(s):
// \mem|data~1539  = (\b~combout [2] & ((\mem|data~1538  & (\mem|data~742_regout )) # (!\mem|data~1538  & ((C1L688Q))))) # (!\b~combout [2] & (((\mem|data~1538 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~742_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1538 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1539 ),
	.regout(\mem|data~678_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~678 .lut_mask = "bbc0";
defparam \mem|data~678 .operation_mode = "normal";
defparam \mem|data~678 .output_mode = "comb_only";
defparam \mem|data~678 .register_cascade_mode = "off";
defparam \mem|data~678 .sum_lutc_input = "qfbk";
defparam \mem|data~678 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxv_lcell \mem|data~1540 (
// Equation(s):
// \mem|data~1540_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (\mem|data~1537 )) # (!\b~combout [0] & ((\mem|data~1539 )))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1537 ),
	.datad(\mem|data~1539 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1540_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1540 .lut_mask = "d9c8";
defparam \mem|data~1540 .operation_mode = "normal";
defparam \mem|data~1540 .output_mode = "comb_only";
defparam \mem|data~1540 .register_cascade_mode = "off";
defparam \mem|data~1540 .sum_lutc_input = "datac";
defparam \mem|data~1540 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxv_lcell \mem|data~1543 (
// Equation(s):
// \mem|data~1543_combout  = (\b~combout [1] & ((\mem|data~1540_combout  & (\mem|data~1542 )) # (!\mem|data~1540_combout  & ((\mem|data~1535 ))))) # (!\b~combout [1] & (((\mem|data~1540_combout ))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\mem|data~1542 ),
	.datac(\mem|data~1535 ),
	.datad(\mem|data~1540_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1543_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1543 .lut_mask = "dda0";
defparam \mem|data~1543 .operation_mode = "normal";
defparam \mem|data~1543 .output_mode = "comb_only";
defparam \mem|data~1543 .register_cascade_mode = "off";
defparam \mem|data~1543 .sum_lutc_input = "datac";
defparam \mem|data~1543 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \mem|data~606 (
// Equation(s):
// \mem|data~606_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~606_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~606 .lut_mask = "ff00";
defparam \mem|data~606 .operation_mode = "normal";
defparam \mem|data~606 .output_mode = "reg_only";
defparam \mem|data~606 .register_cascade_mode = "off";
defparam \mem|data~606 .sum_lutc_input = "datac";
defparam \mem|data~606 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \mem|data~582 (
// Equation(s):
// \mem|data~582_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~582_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~582 .lut_mask = "ff00";
defparam \mem|data~582 .operation_mode = "normal";
defparam \mem|data~582 .output_mode = "reg_only";
defparam \mem|data~582 .register_cascade_mode = "off";
defparam \mem|data~582 .sum_lutc_input = "datac";
defparam \mem|data~582 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \mem|data~590 (
// Equation(s):
// \mem|data~1554  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L600Q)) # (!\b~combout [0] & ((\mem|data~582_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~582_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1554 ),
	.regout(\mem|data~590_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~590 .lut_mask = "d9c8";
defparam \mem|data~590 .operation_mode = "normal";
defparam \mem|data~590 .output_mode = "comb_only";
defparam \mem|data~590 .register_cascade_mode = "off";
defparam \mem|data~590 .sum_lutc_input = "qfbk";
defparam \mem|data~590 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \mem|data~598 (
// Equation(s):
// \mem|data~1555  = (\b~combout [1] & ((\mem|data~1554  & (\mem|data~606_regout )) # (!\mem|data~1554  & ((C1L608Q))))) # (!\b~combout [1] & (((\mem|data~1554 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~606_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1554 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1555 ),
	.regout(\mem|data~598_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~598 .lut_mask = "dda0";
defparam \mem|data~598 .operation_mode = "normal";
defparam \mem|data~598 .output_mode = "comb_only";
defparam \mem|data~598 .register_cascade_mode = "off";
defparam \mem|data~598 .sum_lutc_input = "qfbk";
defparam \mem|data~598 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N9
maxv_lcell \mem|data~574 (
// Equation(s):
// \mem|data~574_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~574_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~574 .lut_mask = "0000";
defparam \mem|data~574 .operation_mode = "normal";
defparam \mem|data~574 .output_mode = "reg_only";
defparam \mem|data~574 .register_cascade_mode = "off";
defparam \mem|data~574 .sum_lutc_input = "datac";
defparam \mem|data~574 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxv_lcell \mem|data~550 (
// Equation(s):
// \mem|data~550_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~550_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~550 .lut_mask = "ff00";
defparam \mem|data~550 .operation_mode = "normal";
defparam \mem|data~550 .output_mode = "reg_only";
defparam \mem|data~550 .register_cascade_mode = "off";
defparam \mem|data~550 .sum_lutc_input = "datac";
defparam \mem|data~550 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxv_lcell \mem|data~566 (
// Equation(s):
// \mem|data~1556  = (\b~combout [1] & ((\b~combout [0]) # ((C1L576Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~550_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~550_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1556 ),
	.regout(\mem|data~566_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~566 .lut_mask = "b9a8";
defparam \mem|data~566 .operation_mode = "normal";
defparam \mem|data~566 .output_mode = "comb_only";
defparam \mem|data~566 .register_cascade_mode = "off";
defparam \mem|data~566 .sum_lutc_input = "qfbk";
defparam \mem|data~566 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxv_lcell \mem|data~558 (
// Equation(s):
// \mem|data~1557  = (\b~combout [0] & ((\mem|data~1556  & (\mem|data~574_regout )) # (!\mem|data~1556  & ((C1L568Q))))) # (!\b~combout [0] & (((\mem|data~1556 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~574_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1556 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1557 ),
	.regout(\mem|data~558_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~558 .lut_mask = "dda0";
defparam \mem|data~558 .operation_mode = "normal";
defparam \mem|data~558 .output_mode = "comb_only";
defparam \mem|data~558 .register_cascade_mode = "off";
defparam \mem|data~558 .sum_lutc_input = "qfbk";
defparam \mem|data~558 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxv_lcell \mem|data~542 (
// Equation(s):
// \mem|data~542_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~542_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~542 .lut_mask = "0000";
defparam \mem|data~542 .operation_mode = "normal";
defparam \mem|data~542 .output_mode = "reg_only";
defparam \mem|data~542 .register_cascade_mode = "off";
defparam \mem|data~542 .sum_lutc_input = "datac";
defparam \mem|data~542 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N7
maxv_lcell \mem|data~518 (
// Equation(s):
// \mem|data~518_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~518_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~518 .lut_mask = "0000";
defparam \mem|data~518 .operation_mode = "normal";
defparam \mem|data~518 .output_mode = "reg_only";
defparam \mem|data~518 .register_cascade_mode = "off";
defparam \mem|data~518 .sum_lutc_input = "datac";
defparam \mem|data~518 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N0
maxv_lcell \mem|data~526 (
// Equation(s):
// \mem|data~1558  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L536Q)) # (!\b~combout [0] & ((\mem|data~518_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~518_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1558 ),
	.regout(\mem|data~526_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~526 .lut_mask = "d9c8";
defparam \mem|data~526 .operation_mode = "normal";
defparam \mem|data~526 .output_mode = "comb_only";
defparam \mem|data~526 .register_cascade_mode = "off";
defparam \mem|data~526 .sum_lutc_input = "qfbk";
defparam \mem|data~526 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N1
maxv_lcell \mem|data~534 (
// Equation(s):
// \mem|data~1559  = (\b~combout [1] & ((\mem|data~1558  & (\mem|data~542_regout )) # (!\mem|data~1558  & ((C1L544Q))))) # (!\b~combout [1] & (((\mem|data~1558 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~542_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1558 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1559 ),
	.regout(\mem|data~534_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~534 .lut_mask = "dda0";
defparam \mem|data~534 .operation_mode = "normal";
defparam \mem|data~534 .output_mode = "comb_only";
defparam \mem|data~534 .register_cascade_mode = "off";
defparam \mem|data~534 .sum_lutc_input = "qfbk";
defparam \mem|data~534 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N2
maxv_lcell \mem|data~1560 (
// Equation(s):
// \mem|data~1560_combout  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (\mem|data~1557 )) # (!\b~combout [2] & ((\mem|data~1559 )))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1557 ),
	.datad(\mem|data~1559 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1560_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1560 .lut_mask = "d9c8";
defparam \mem|data~1560 .operation_mode = "normal";
defparam \mem|data~1560 .output_mode = "comb_only";
defparam \mem|data~1560 .register_cascade_mode = "off";
defparam \mem|data~1560 .sum_lutc_input = "datac";
defparam \mem|data~1560 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N0
maxv_lcell \mem|data~638 (
// Equation(s):
// \mem|data~638_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~638_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~638 .lut_mask = "ff00";
defparam \mem|data~638 .operation_mode = "normal";
defparam \mem|data~638 .output_mode = "reg_only";
defparam \mem|data~638 .register_cascade_mode = "off";
defparam \mem|data~638 .sum_lutc_input = "datac";
defparam \mem|data~638 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N4
maxv_lcell \mem|data~614 (
// Equation(s):
// \mem|data~614_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~614_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~614 .lut_mask = "ff00";
defparam \mem|data~614 .operation_mode = "normal";
defparam \mem|data~614 .output_mode = "reg_only";
defparam \mem|data~614 .register_cascade_mode = "off";
defparam \mem|data~614 .sum_lutc_input = "datac";
defparam \mem|data~614 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N3
maxv_lcell \mem|data~630 (
// Equation(s):
// \mem|data~1561  = (\b~combout [1] & ((\b~combout [0]) # ((C1L640Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~614_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~614_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1561 ),
	.regout(\mem|data~630_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~630 .lut_mask = "b9a8";
defparam \mem|data~630 .operation_mode = "normal";
defparam \mem|data~630 .output_mode = "comb_only";
defparam \mem|data~630 .register_cascade_mode = "off";
defparam \mem|data~630 .sum_lutc_input = "qfbk";
defparam \mem|data~630 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y7_N2
maxv_lcell \mem|data~622 (
// Equation(s):
// \mem|data~1562  = (\b~combout [0] & ((\mem|data~1561  & (\mem|data~638_regout )) # (!\mem|data~1561  & ((C1L632Q))))) # (!\b~combout [0] & (((\mem|data~1561 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~638_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1561 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1562 ),
	.regout(\mem|data~622_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~622 .lut_mask = "bbc0";
defparam \mem|data~622 .operation_mode = "normal";
defparam \mem|data~622 .output_mode = "comb_only";
defparam \mem|data~622 .register_cascade_mode = "off";
defparam \mem|data~622 .sum_lutc_input = "qfbk";
defparam \mem|data~622 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxv_lcell \mem|data~1563 (
// Equation(s):
// \mem|data~1563_combout  = (\b~combout [3] & ((\mem|data~1560_combout  & ((\mem|data~1562 ))) # (!\mem|data~1560_combout  & (\mem|data~1555 )))) # (!\b~combout [3] & (((\mem|data~1560_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1555 ),
	.datab(\b~combout [3]),
	.datac(\mem|data~1560_combout ),
	.datad(\mem|data~1562 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1563_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1563 .lut_mask = "f838";
defparam \mem|data~1563 .operation_mode = "normal";
defparam \mem|data~1563 .output_mode = "comb_only";
defparam \mem|data~1563 .register_cascade_mode = "off";
defparam \mem|data~1563 .sum_lutc_input = "datac";
defparam \mem|data~1563 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N6
maxv_lcell \mem|data~894 (
// Equation(s):
// \mem|data~894_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~894_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~894 .lut_mask = "ff00";
defparam \mem|data~894 .operation_mode = "normal";
defparam \mem|data~894 .output_mode = "reg_only";
defparam \mem|data~894 .register_cascade_mode = "off";
defparam \mem|data~894 .sum_lutc_input = "datac";
defparam \mem|data~894 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N7
maxv_lcell \mem|data~870 (
// Equation(s):
// \mem|data~870_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~870_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~870 .lut_mask = "ff00";
defparam \mem|data~870 .operation_mode = "normal";
defparam \mem|data~870 .output_mode = "reg_only";
defparam \mem|data~870 .register_cascade_mode = "off";
defparam \mem|data~870 .sum_lutc_input = "datac";
defparam \mem|data~870 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N6
maxv_lcell \mem|data~878 (
// Equation(s):
// \mem|data~1551  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L888Q)) # (!\b~combout [0] & ((\mem|data~870_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~870_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1551 ),
	.regout(\mem|data~878_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~878 .lut_mask = "d9c8";
defparam \mem|data~878 .operation_mode = "normal";
defparam \mem|data~878 .output_mode = "comb_only";
defparam \mem|data~878 .register_cascade_mode = "off";
defparam \mem|data~878 .sum_lutc_input = "qfbk";
defparam \mem|data~878 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N7
maxv_lcell \mem|data~886 (
// Equation(s):
// \mem|data~1552  = (\b~combout [1] & ((\mem|data~1551  & (\mem|data~894_regout )) # (!\mem|data~1551  & ((C1L896Q))))) # (!\b~combout [1] & (((\mem|data~1551 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~894_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1551 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1552 ),
	.regout(\mem|data~886_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~886 .lut_mask = "dda0";
defparam \mem|data~886 .operation_mode = "normal";
defparam \mem|data~886 .output_mode = "comb_only";
defparam \mem|data~886 .register_cascade_mode = "off";
defparam \mem|data~886 .sum_lutc_input = "qfbk";
defparam \mem|data~886 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxv_lcell \mem|data~830 (
// Equation(s):
// \mem|data~830_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~830_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~830 .lut_mask = "0000";
defparam \mem|data~830 .operation_mode = "normal";
defparam \mem|data~830 .output_mode = "reg_only";
defparam \mem|data~830 .register_cascade_mode = "off";
defparam \mem|data~830 .sum_lutc_input = "datac";
defparam \mem|data~830 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N7
maxv_lcell \mem|data~806 (
// Equation(s):
// \mem|data~806_regout  = DFFEAS((((\alu|Mux1~3 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~806_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~806 .lut_mask = "ff00";
defparam \mem|data~806 .operation_mode = "normal";
defparam \mem|data~806 .output_mode = "reg_only";
defparam \mem|data~806 .register_cascade_mode = "off";
defparam \mem|data~806 .sum_lutc_input = "datac";
defparam \mem|data~806 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N2
maxv_lcell \mem|data~814 (
// Equation(s):
// \mem|data~1544  = (\b~combout [0] & ((\b~combout [1]) # ((C1L824Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~806_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~806_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1544 ),
	.regout(\mem|data~814_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~814 .lut_mask = "b9a8";
defparam \mem|data~814 .operation_mode = "normal";
defparam \mem|data~814 .output_mode = "comb_only";
defparam \mem|data~814 .register_cascade_mode = "off";
defparam \mem|data~814 .sum_lutc_input = "qfbk";
defparam \mem|data~814 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N3
maxv_lcell \mem|data~822 (
// Equation(s):
// \mem|data~1545  = (\b~combout [1] & ((\mem|data~1544  & (\mem|data~830_regout )) # (!\mem|data~1544  & ((C1L832Q))))) # (!\b~combout [1] & (((\mem|data~1544 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~830_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1544 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1545 ),
	.regout(\mem|data~822_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~822 .lut_mask = "dda0";
defparam \mem|data~822 .operation_mode = "normal";
defparam \mem|data~822 .output_mode = "comb_only";
defparam \mem|data~822 .register_cascade_mode = "off";
defparam \mem|data~822 .sum_lutc_input = "qfbk";
defparam \mem|data~822 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N7
maxv_lcell \mem|data~862 (
// Equation(s):
// \mem|data~862_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~862_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~862 .lut_mask = "0000";
defparam \mem|data~862 .operation_mode = "normal";
defparam \mem|data~862 .output_mode = "reg_only";
defparam \mem|data~862 .register_cascade_mode = "off";
defparam \mem|data~862 .sum_lutc_input = "datac";
defparam \mem|data~862 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxv_lcell \mem|data~838 (
// Equation(s):
// \mem|data~838_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~838_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~838 .lut_mask = "0000";
defparam \mem|data~838 .operation_mode = "normal";
defparam \mem|data~838 .output_mode = "reg_only";
defparam \mem|data~838 .register_cascade_mode = "off";
defparam \mem|data~838 .sum_lutc_input = "datac";
defparam \mem|data~838 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxv_lcell \mem|data~854 (
// Equation(s):
// \mem|data~1546  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L864Q)) # (!\b~combout [1] & ((\mem|data~838_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~838_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1546 ),
	.regout(\mem|data~854_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~854 .lut_mask = "d9c8";
defparam \mem|data~854 .operation_mode = "normal";
defparam \mem|data~854 .output_mode = "comb_only";
defparam \mem|data~854 .register_cascade_mode = "off";
defparam \mem|data~854 .sum_lutc_input = "qfbk";
defparam \mem|data~854 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxv_lcell \mem|data~846 (
// Equation(s):
// \mem|data~1547  = (\b~combout [0] & ((\mem|data~1546  & (\mem|data~862_regout )) # (!\mem|data~1546  & ((C1L856Q))))) # (!\b~combout [0] & (((\mem|data~1546 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~862_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1546 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1547 ),
	.regout(\mem|data~846_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~846 .lut_mask = "dda0";
defparam \mem|data~846 .operation_mode = "normal";
defparam \mem|data~846 .output_mode = "comb_only";
defparam \mem|data~846 .register_cascade_mode = "off";
defparam \mem|data~846 .sum_lutc_input = "qfbk";
defparam \mem|data~846 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxv_lcell \mem|data~798 (
// Equation(s):
// \mem|data~798_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~798_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~798 .lut_mask = "0000";
defparam \mem|data~798 .operation_mode = "normal";
defparam \mem|data~798 .output_mode = "reg_only";
defparam \mem|data~798 .register_cascade_mode = "off";
defparam \mem|data~798 .sum_lutc_input = "datac";
defparam \mem|data~798 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N3
maxv_lcell \mem|data~774 (
// Equation(s):
// \mem|data~774_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux1~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux1~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~774_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~774 .lut_mask = "0000";
defparam \mem|data~774 .operation_mode = "normal";
defparam \mem|data~774 .output_mode = "reg_only";
defparam \mem|data~774 .register_cascade_mode = "off";
defparam \mem|data~774 .sum_lutc_input = "datac";
defparam \mem|data~774 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N6
maxv_lcell \mem|data~790 (
// Equation(s):
// \mem|data~1548  = (\b~combout [1] & ((\b~combout [0]) # ((C1L800Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~774_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~774_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1548 ),
	.regout(\mem|data~790_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~790 .lut_mask = "b9a8";
defparam \mem|data~790 .operation_mode = "normal";
defparam \mem|data~790 .output_mode = "comb_only";
defparam \mem|data~790 .register_cascade_mode = "off";
defparam \mem|data~790 .sum_lutc_input = "qfbk";
defparam \mem|data~790 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxv_lcell \mem|data~782 (
// Equation(s):
// \mem|data~1549  = (\b~combout [0] & ((\mem|data~1548  & (\mem|data~798_regout )) # (!\mem|data~1548  & ((C1L792Q))))) # (!\b~combout [0] & (((\mem|data~1548 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~798_regout ),
	.datac(\alu|Mux1~3 ),
	.datad(\mem|data~1548 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1549 ),
	.regout(\mem|data~782_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~782 .lut_mask = "dda0";
defparam \mem|data~782 .operation_mode = "normal";
defparam \mem|data~782 .output_mode = "comb_only";
defparam \mem|data~782 .register_cascade_mode = "off";
defparam \mem|data~782 .sum_lutc_input = "qfbk";
defparam \mem|data~782 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxv_lcell \mem|data~1550 (
// Equation(s):
// \mem|data~1550_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (\mem|data~1547 )) # (!\b~combout [3] & ((\mem|data~1549 )))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1547 ),
	.datad(\mem|data~1549 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1550_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1550 .lut_mask = "d9c8";
defparam \mem|data~1550 .operation_mode = "normal";
defparam \mem|data~1550 .output_mode = "comb_only";
defparam \mem|data~1550 .register_cascade_mode = "off";
defparam \mem|data~1550 .sum_lutc_input = "datac";
defparam \mem|data~1550 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxv_lcell \mem|data~1553 (
// Equation(s):
// \mem|data~1553_combout  = (\b~combout [2] & ((\mem|data~1550_combout  & (\mem|data~1552 )) # (!\mem|data~1550_combout  & ((\mem|data~1545 ))))) # (!\b~combout [2] & (((\mem|data~1550_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1552 ),
	.datac(\mem|data~1545 ),
	.datad(\mem|data~1550_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1553_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1553 .lut_mask = "dda0";
defparam \mem|data~1553 .operation_mode = "normal";
defparam \mem|data~1553 .output_mode = "comb_only";
defparam \mem|data~1553 .register_cascade_mode = "off";
defparam \mem|data~1553 .sum_lutc_input = "datac";
defparam \mem|data~1553 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxv_lcell \mem|data~1564 (
// Equation(s):
// \mem|data~1564_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1553_combout )))) # (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1563_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1563_combout ),
	.datad(\mem|data~1553_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1564_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1564 .lut_mask = "ba98";
defparam \mem|data~1564 .operation_mode = "normal";
defparam \mem|data~1564 .output_mode = "comb_only";
defparam \mem|data~1564 .register_cascade_mode = "off";
defparam \mem|data~1564 .sum_lutc_input = "datac";
defparam \mem|data~1564 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxv_lcell \mem|data~1575 (
// Equation(s):
// \mem|data~1575_combout  = (\b~combout [4] & ((\mem|data~1564_combout  & (\mem|data~1574_combout )) # (!\mem|data~1564_combout  & ((\mem|data~1543_combout ))))) # (!\b~combout [4] & (((\mem|data~1564_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1574_combout ),
	.datac(\mem|data~1543_combout ),
	.datad(\mem|data~1564_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1575_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1575 .lut_mask = "dda0";
defparam \mem|data~1575 .operation_mode = "normal";
defparam \mem|data~1575 .output_mode = "comb_only";
defparam \mem|data~1575 .register_cascade_mode = "off";
defparam \mem|data~1575 .sum_lutc_input = "datac";
defparam \mem|data~1575 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \mem|dataOut[6] (
// Equation(s):
// \mem|dataOut [6] = DFFEAS(((\b~combout [6] & ((\mem|data~1575_combout ))) # (!\b~combout [6] & (\mem|data~1617_combout ))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\mem|data~1617_combout ),
	.datad(\mem|data~1575_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[6] .lut_mask = "fc30";
defparam \mem|dataOut[6] .operation_mode = "normal";
defparam \mem|dataOut[6] .output_mode = "reg_only";
defparam \mem|dataOut[6] .register_cascade_mode = "off";
defparam \mem|dataOut[6] .sum_lutc_input = "datac";
defparam \mem|dataOut[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N9
maxv_lcell \alu|Mux0~6 (
// Equation(s):
// \alu|Mux0~6_combout  = (\sel~combout [0] & (!\b~combout [1] & ((\a~combout [7]) # (!\b~combout [0]))))

	.clk(gnd),
	.dataa(\sel~combout [0]),
	.datab(\b~combout [1]),
	.datac(\b~combout [0]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~6 .lut_mask = "2202";
defparam \alu|Mux0~6 .operation_mode = "normal";
defparam \alu|Mux0~6 .output_mode = "comb_only";
defparam \alu|Mux0~6 .register_cascade_mode = "off";
defparam \alu|Mux0~6 .sum_lutc_input = "datac";
defparam \alu|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N9
maxv_lcell \alu|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \alu|Mult0|auto_generated|le5a [3] = (\alu|Mult0|auto_generated|cs2a [2] & ((\alu|Mult0|auto_generated|cs1a [2] $ (\a~combout [3])))) # (!\alu|Mult0|auto_generated|cs2a [2] & (!\a~combout [2] & (\alu|Mult0|auto_generated|cs1a [2])))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs2a [2]),
	.datab(\a~combout [2]),
	.datac(\alu|Mult0|auto_generated|cs1a [2]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le5a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le5a[3] .lut_mask = "1ab0";
defparam \alu|Mult0|auto_generated|le5a[3] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le5a[3] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le5a[3] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N4
maxv_lcell \alu|Mult0|auto_generated|cs1a[3] (
// Equation(s):
// \alu|Mult0|auto_generated|cs1a [3] = ((\b~combout [6] & (\alu|Mult0|auto_generated|cs1a[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|cs1a[2]~COUT ),
	.cin1(\alu|Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|cs1a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|cs1a[3] .cin0_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[3] .cin1_used = "true";
defparam \alu|Mult0|auto_generated|cs1a[3] .lut_mask = "c0c0";
defparam \alu|Mult0|auto_generated|cs1a[3] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|cs1a[3] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|cs1a[3] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|cs1a[3] .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|cs1a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N0
maxv_lcell \alu|Mult0|auto_generated|le6a[1] (
// Equation(s):
// \alu|Mult0|auto_generated|le6a [1] = (\a~combout [1] & ((\alu|Mult0|auto_generated|cs2a [3]) # ((\alu|Mult0|auto_generated|cs1a [3] & \a~combout [0])))) # (!\a~combout [1] & (((\alu|Mult0|auto_generated|cs1a [3] & \a~combout [0]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\alu|Mult0|auto_generated|cs2a [3]),
	.datac(\alu|Mult0|auto_generated|cs1a [3]),
	.datad(\a~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le6a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le6a[1] .lut_mask = "f888";
defparam \alu|Mult0|auto_generated|le6a[1] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le6a[1] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le6a[1] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le6a[1] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le6a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N9
maxv_lcell \alu|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~10_combout  = \alu|Mult0|auto_generated|le5a [3] $ (\alu|Mult0|auto_generated|le6a [1] $ ((\alu|Mult0|auto_generated|op_2~7 )))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|le5a [3]),
	.datab(\alu|Mult0|auto_generated|le6a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu|Mult0|auto_generated|op_2~7 ),
	.cin1(\alu|Mult0|auto_generated|op_2~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_2~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~10 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_2~10 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_2~10 .lut_mask = "9696";
defparam \alu|Mult0|auto_generated|op_2~10 .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|op_2~10 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_2~10 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N9
maxv_lcell \alu|Mult0|auto_generated|le7a[0] (
// Equation(s):
// \alu|Mult0|auto_generated|le7a [0] = (((\a~combout [0] & \b~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le7a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le7a[0] .lut_mask = "f000";
defparam \alu|Mult0|auto_generated|le7a[0] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le7a[0] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le7a[0] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le7a[0] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le7a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N5
maxv_lcell \alu|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \alu|Mult0|auto_generated|le4a [5] = (\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] $ ((\a~combout [5])))) # (!\alu|Mult0|auto_generated|cs2a [1] & (\alu|Mult0|auto_generated|cs1a [1] & ((!\a~combout [4]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [1]),
	.datab(\a~combout [5]),
	.datac(\alu|Mult0|auto_generated|cs2a [1]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le4a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le4a[5] .lut_mask = "606a";
defparam \alu|Mult0|auto_generated|le4a[5] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le4a[5] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le4a[5] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le4a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N8
maxv_lcell \alu|Mult0|auto_generated|le3a[7] (
// Equation(s):
// \alu|Mult0|auto_generated|le3a [7] = (\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] $ ((\a~combout [7])))) # (!\alu|Mult0|auto_generated|cs2a [0] & (\alu|Mult0|auto_generated|cs1a [0] & ((!\a~combout [6]))))

	.clk(gnd),
	.dataa(\alu|Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [7]),
	.datac(\a~combout [6]),
	.datad(\alu|Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|le3a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|le3a[7] .lut_mask = "660a";
defparam \alu|Mult0|auto_generated|le3a[7] .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|le3a[7] .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|le3a[7] .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|le3a[7] .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|le3a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N2
maxv_lcell \alu|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_3~0_combout  = ((\alu|Mult0|auto_generated|le4a [5] $ (\alu|Mult0|auto_generated|le3a [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mult0|auto_generated|le4a [5]),
	.datad(\alu|Mult0|auto_generated|le3a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_3~0 .lut_mask = "0ff0";
defparam \alu|Mult0|auto_generated|op_3~0 .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|op_3~0 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_3~0 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
defparam \alu|Mult0|auto_generated|op_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N7
maxv_lcell \alu|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~20_combout  = (\alu|Mult0|auto_generated|le7a [0] $ ((!\alu|Mult0|auto_generated|op_1~2  & \alu|Mult0|auto_generated|op_1~17 ) # (\alu|Mult0|auto_generated|op_1~2  & \alu|Mult0|auto_generated|op_1~17COUT1_34 ) $ 
// (\alu|Mult0|auto_generated|op_3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|le7a [0]),
	.datac(vcc),
	.datad(\alu|Mult0|auto_generated|op_3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~2 ),
	.cin0(\alu|Mult0|auto_generated|op_1~17 ),
	.cin1(\alu|Mult0|auto_generated|op_1~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~20 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_1~20 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_1~20 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_1~20 .lut_mask = "c33c";
defparam \alu|Mult0|auto_generated|op_1~20 .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|op_1~20 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_1~20 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y13_N7
maxv_lcell \alu|Mult0|auto_generated|op_5~30 (
// Equation(s):
// \alu|Mult0|auto_generated|op_5~30_combout  = (\alu|Mult0|auto_generated|op_2~10_combout  $ ((!\alu|Mult0|auto_generated|op_5~12  & \alu|Mult0|auto_generated|op_5~27 ) # (\alu|Mult0|auto_generated|op_5~12  & \alu|Mult0|auto_generated|op_5~27COUT1_46 ) $ 
// (\alu|Mult0|auto_generated|op_1~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Mult0|auto_generated|op_2~10_combout ),
	.datac(vcc),
	.datad(\alu|Mult0|auto_generated|op_1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Mult0|auto_generated|op_5~12 ),
	.cin0(\alu|Mult0|auto_generated|op_5~27 ),
	.cin1(\alu|Mult0|auto_generated|op_5~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mult0|auto_generated|op_5~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_5~30 .cin0_used = "true";
defparam \alu|Mult0|auto_generated|op_5~30 .cin1_used = "true";
defparam \alu|Mult0|auto_generated|op_5~30 .cin_used = "true";
defparam \alu|Mult0|auto_generated|op_5~30 .lut_mask = "c33c";
defparam \alu|Mult0|auto_generated|op_5~30 .operation_mode = "normal";
defparam \alu|Mult0|auto_generated|op_5~30 .output_mode = "comb_only";
defparam \alu|Mult0|auto_generated|op_5~30 .register_cascade_mode = "off";
defparam \alu|Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
defparam \alu|Mult0|auto_generated|op_5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N1
maxv_lcell \alu|Mux0~7 (
// Equation(s):
// \alu|Mux0~7_combout  = (\alu|Mux0~3_combout  & ((\alu|Mux0~6_combout ) # ((\alu|Mult0|auto_generated|op_5~30_combout  & !\sel~combout [0])))) # (!\alu|Mux0~3_combout  & (((\alu|Mult0|auto_generated|op_5~30_combout  & !\sel~combout [0]))))

	.clk(gnd),
	.dataa(\alu|Mux0~3_combout ),
	.datab(\alu|Mux0~6_combout ),
	.datac(\alu|Mult0|auto_generated|op_5~30_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~7 .lut_mask = "88f8";
defparam \alu|Mux0~7 .operation_mode = "normal";
defparam \alu|Mux0~7 .output_mode = "comb_only";
defparam \alu|Mux0~7 .register_cascade_mode = "off";
defparam \alu|Mux0~7 .sum_lutc_input = "datac";
defparam \alu|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N7
maxv_lcell \alu|Add0~51 (
// Equation(s):
// \alu|Add0~51_combout  = (\sel~combout [0] $ (((\b~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [0]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~51 .lut_mask = "33cc";
defparam \alu|Add0~51 .operation_mode = "normal";
defparam \alu|Add0~51 .output_mode = "comb_only";
defparam \alu|Add0~51 .register_cascade_mode = "off";
defparam \alu|Add0~51 .sum_lutc_input = "datac";
defparam \alu|Add0~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y13_N8
maxv_lcell \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\alu|Add0~51_combout  $ ((!\alu|Add0~22  & \alu|Add0~27 ) # (\alu|Add0~22  & \alu|Add0~27COUT1_60 ) $ (!\a~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\alu|Add0~51_combout ),
	.datac(vcc),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~22 ),
	.cin0(\alu|Add0~27 ),
	.cin1(\alu|Add0~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~30 .cin0_used = "true";
defparam \alu|Add0~30 .cin1_used = "true";
defparam \alu|Add0~30 .cin_used = "true";
defparam \alu|Add0~30 .lut_mask = "3cc3";
defparam \alu|Add0~30 .operation_mode = "normal";
defparam \alu|Add0~30 .output_mode = "comb_only";
defparam \alu|Add0~30 .register_cascade_mode = "off";
defparam \alu|Add0~30 .sum_lutc_input = "cin";
defparam \alu|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N2
maxv_lcell \alu|res~6 (
// Equation(s):
// \alu|res~6_combout  = ((\a~combout [7] & ((\b~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [7]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|res~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|res~6 .lut_mask = "cc00";
defparam \alu|res~6 .operation_mode = "normal";
defparam \alu|res~6 .output_mode = "comb_only";
defparam \alu|res~6 .register_cascade_mode = "off";
defparam \alu|res~6 .sum_lutc_input = "datac";
defparam \alu|res~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N8
maxv_lcell \alu|Mux0~4 (
// Equation(s):
// \alu|Mux0~4_combout  = (\alu|Mux0~1_combout  & (((!\alu|res~6_combout  & \alu|Mux0~0_combout )))) # (!\alu|Mux0~1_combout  & ((\alu|Add0~30_combout ) # ((!\alu|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\alu|Add0~30_combout ),
	.datab(\alu|res~6_combout ),
	.datac(\alu|Mux0~1_combout ),
	.datad(\alu|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~4 .lut_mask = "3a0f";
defparam \alu|Mux0~4 .operation_mode = "normal";
defparam \alu|Mux0~4 .output_mode = "comb_only";
defparam \alu|Mux0~4 .register_cascade_mode = "off";
defparam \alu|Mux0~4 .sum_lutc_input = "datac";
defparam \alu|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N9
maxv_lcell \alu|Mux0~5 (
// Equation(s):
// \alu|Mux0~5_combout  = (\alu|Mux0~4_combout  & ((\alu|Mux0~2_combout ) # ((\a~combout [7] & \b~combout [7])))) # (!\alu|Mux0~4_combout  & (!\alu|Mux0~2_combout  & ((\a~combout [7]) # (\b~combout [7]))))

	.clk(gnd),
	.dataa(\alu|Mux0~4_combout ),
	.datab(\a~combout [7]),
	.datac(\alu|Mux0~2_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Mux0~5 .lut_mask = "ada4";
defparam \alu|Mux0~5 .operation_mode = "normal";
defparam \alu|Mux0~5 .output_mode = "comb_only";
defparam \alu|Mux0~5 .register_cascade_mode = "off";
defparam \alu|Mux0~5 .sum_lutc_input = "datac";
defparam \alu|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N7
maxv_lcell \mem|data~663 (
// Equation(s):
// \alu|Mux0~8  = (\sel~combout [1] & ((\sel~combout [2] & ((\alu|Mux0~5_combout ))) # (!\sel~combout [2] & (\alu|Mux0~7_combout )))) # (!\sel~combout [1] & (((\alu|Mux0~5_combout ))))
// \mem|data~663_regout  = DFFEAS(\alu|Mux0~8 , GLOBAL(\clk~combout ), VCC, , \mem|data~1710_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sel~combout [1]),
	.datab(\sel~combout [2]),
	.datac(\alu|Mux0~7_combout ),
	.datad(\alu|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1710_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Mux0~8 ),
	.regout(\mem|data~663_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~663 .lut_mask = "fd20";
defparam \mem|data~663 .operation_mode = "normal";
defparam \mem|data~663 .output_mode = "reg_and_comb";
defparam \mem|data~663 .register_cascade_mode = "off";
defparam \mem|data~663 .sum_lutc_input = "datac";
defparam \mem|data~663 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N7
maxv_lcell \mem|data~319 (
// Equation(s):
// \mem|data~319_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1789_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1789_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~319_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~319 .lut_mask = "ff00";
defparam \mem|data~319 .operation_mode = "normal";
defparam \mem|data~319 .output_mode = "reg_only";
defparam \mem|data~319 .register_cascade_mode = "off";
defparam \mem|data~319 .sum_lutc_input = "datac";
defparam \mem|data~319 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N4
maxv_lcell \mem|data~295 (
// Equation(s):
// \mem|data~295_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1788_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1788_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~295_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~295 .lut_mask = "ff00";
defparam \mem|data~295 .operation_mode = "normal";
defparam \mem|data~295 .output_mode = "reg_only";
defparam \mem|data~295 .register_cascade_mode = "off";
defparam \mem|data~295 .sum_lutc_input = "datac";
defparam \mem|data~295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N1
maxv_lcell \mem|data~303 (
// Equation(s):
// \mem|data~1661  = (\b~combout [0] & ((\b~combout [1]) # ((C1L313Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~295_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~295_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1787_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1661 ),
	.regout(\mem|data~303_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~303 .lut_mask = "b9a8";
defparam \mem|data~303 .operation_mode = "normal";
defparam \mem|data~303 .output_mode = "comb_only";
defparam \mem|data~303 .register_cascade_mode = "off";
defparam \mem|data~303 .sum_lutc_input = "qfbk";
defparam \mem|data~303 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N2
maxv_lcell \mem|data~311 (
// Equation(s):
// \mem|data~1662  = (\b~combout [1] & ((\mem|data~1661  & (\mem|data~319_regout )) # (!\mem|data~1661  & ((C1L321Q))))) # (!\b~combout [1] & (((\mem|data~1661 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~319_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1661 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1786_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1662 ),
	.regout(\mem|data~311_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~311 .lut_mask = "dda0";
defparam \mem|data~311 .operation_mode = "normal";
defparam \mem|data~311 .output_mode = "comb_only";
defparam \mem|data~311 .register_cascade_mode = "off";
defparam \mem|data~311 .sum_lutc_input = "qfbk";
defparam \mem|data~311 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y10_N5
maxv_lcell \mem|data~383 (
// Equation(s):
// \mem|data~383_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1801_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1801_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~383_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~383 .lut_mask = "ff00";
defparam \mem|data~383 .operation_mode = "normal";
defparam \mem|data~383 .output_mode = "reg_only";
defparam \mem|data~383 .register_cascade_mode = "off";
defparam \mem|data~383 .sum_lutc_input = "datac";
defparam \mem|data~383 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N5
maxv_lcell \mem|data~359 (
// Equation(s):
// \mem|data~359_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1800_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1800_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~359_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~359 .lut_mask = "0000";
defparam \mem|data~359 .operation_mode = "normal";
defparam \mem|data~359 .output_mode = "reg_only";
defparam \mem|data~359 .register_cascade_mode = "off";
defparam \mem|data~359 .sum_lutc_input = "datac";
defparam \mem|data~359 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N1
maxv_lcell \mem|data~367 (
// Equation(s):
// \mem|data~1668  = (\b~combout [0] & ((\b~combout [1]) # ((C1L377Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~359_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~359_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1799_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1668 ),
	.regout(\mem|data~367_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~367 .lut_mask = "b9a8";
defparam \mem|data~367 .operation_mode = "normal";
defparam \mem|data~367 .output_mode = "comb_only";
defparam \mem|data~367 .register_cascade_mode = "off";
defparam \mem|data~367 .sum_lutc_input = "qfbk";
defparam \mem|data~367 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N2
maxv_lcell \mem|data~375 (
// Equation(s):
// \mem|data~1669  = (\b~combout [1] & ((\mem|data~1668  & (\mem|data~383_regout )) # (!\mem|data~1668  & ((C1L385Q))))) # (!\b~combout [1] & (((\mem|data~1668 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~383_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1668 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1798_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1669 ),
	.regout(\mem|data~375_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~375 .lut_mask = "bbc0";
defparam \mem|data~375 .operation_mode = "normal";
defparam \mem|data~375 .output_mode = "comb_only";
defparam \mem|data~375 .register_cascade_mode = "off";
defparam \mem|data~375 .sum_lutc_input = "qfbk";
defparam \mem|data~375 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N2
maxv_lcell \mem|data~351 (
// Equation(s):
// \mem|data~351_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1793_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1793_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~351_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~351 .lut_mask = "0000";
defparam \mem|data~351 .operation_mode = "normal";
defparam \mem|data~351 .output_mode = "reg_only";
defparam \mem|data~351 .register_cascade_mode = "off";
defparam \mem|data~351 .sum_lutc_input = "datac";
defparam \mem|data~351 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N7
maxv_lcell \mem|data~327 (
// Equation(s):
// \mem|data~327_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1792_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1792_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~327_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~327 .lut_mask = "ff00";
defparam \mem|data~327 .operation_mode = "normal";
defparam \mem|data~327 .output_mode = "reg_only";
defparam \mem|data~327 .register_cascade_mode = "off";
defparam \mem|data~327 .sum_lutc_input = "datac";
defparam \mem|data~327 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxv_lcell \mem|data~343 (
// Equation(s):
// \mem|data~1663  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L353Q)) # (!\b~combout [1] & ((\mem|data~327_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~327_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1791_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1663 ),
	.regout(\mem|data~343_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~343 .lut_mask = "d9c8";
defparam \mem|data~343 .operation_mode = "normal";
defparam \mem|data~343 .output_mode = "comb_only";
defparam \mem|data~343 .register_cascade_mode = "off";
defparam \mem|data~343 .sum_lutc_input = "qfbk";
defparam \mem|data~343 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxv_lcell \mem|data~335 (
// Equation(s):
// \mem|data~1664  = (\b~combout [0] & ((\mem|data~1663  & (\mem|data~351_regout )) # (!\mem|data~1663  & ((C1L345Q))))) # (!\b~combout [0] & (((\mem|data~1663 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~351_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1663 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1790_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1664 ),
	.regout(\mem|data~335_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~335 .lut_mask = "bbc0";
defparam \mem|data~335 .operation_mode = "normal";
defparam \mem|data~335 .output_mode = "comb_only";
defparam \mem|data~335 .register_cascade_mode = "off";
defparam \mem|data~335 .sum_lutc_input = "qfbk";
defparam \mem|data~335 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N8
maxv_lcell \mem|data~287 (
// Equation(s):
// \mem|data~287_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1797_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1797_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~287_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~287 .lut_mask = "ff00";
defparam \mem|data~287 .operation_mode = "normal";
defparam \mem|data~287 .output_mode = "reg_only";
defparam \mem|data~287 .register_cascade_mode = "off";
defparam \mem|data~287 .sum_lutc_input = "datac";
defparam \mem|data~287 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N4
maxv_lcell \mem|data~263 (
// Equation(s):
// \mem|data~263_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1796_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1796_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~263_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~263 .lut_mask = "ff00";
defparam \mem|data~263 .operation_mode = "normal";
defparam \mem|data~263 .output_mode = "reg_only";
defparam \mem|data~263 .register_cascade_mode = "off";
defparam \mem|data~263 .sum_lutc_input = "datac";
defparam \mem|data~263 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N4
maxv_lcell \mem|data~279 (
// Equation(s):
// \mem|data~1665  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L289Q)) # (!\b~combout [1] & ((\mem|data~263_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~263_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1795_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1665 ),
	.regout(\mem|data~279_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~279 .lut_mask = "d9c8";
defparam \mem|data~279 .operation_mode = "normal";
defparam \mem|data~279 .output_mode = "comb_only";
defparam \mem|data~279 .register_cascade_mode = "off";
defparam \mem|data~279 .sum_lutc_input = "qfbk";
defparam \mem|data~279 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N5
maxv_lcell \mem|data~271 (
// Equation(s):
// \mem|data~1666  = (\b~combout [0] & ((\mem|data~1665  & (\mem|data~287_regout )) # (!\mem|data~1665  & ((C1L281Q))))) # (!\b~combout [0] & (((\mem|data~1665 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~287_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1665 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1794_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1666 ),
	.regout(\mem|data~271_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~271 .lut_mask = "dda0";
defparam \mem|data~271 .operation_mode = "normal";
defparam \mem|data~271 .output_mode = "comb_only";
defparam \mem|data~271 .register_cascade_mode = "off";
defparam \mem|data~271 .sum_lutc_input = "qfbk";
defparam \mem|data~271 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxv_lcell \mem|data~1667 (
// Equation(s):
// \mem|data~1667_combout  = (\b~combout [3] & ((\b~combout [2]) # ((\mem|data~1664 )))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~1666 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\mem|data~1664 ),
	.datad(\mem|data~1666 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1667_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1667 .lut_mask = "b9a8";
defparam \mem|data~1667 .operation_mode = "normal";
defparam \mem|data~1667 .output_mode = "comb_only";
defparam \mem|data~1667 .register_cascade_mode = "off";
defparam \mem|data~1667 .sum_lutc_input = "datac";
defparam \mem|data~1667 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxv_lcell \mem|data~1670 (
// Equation(s):
// \mem|data~1670_combout  = (\b~combout [2] & ((\mem|data~1667_combout  & ((\mem|data~1669 ))) # (!\mem|data~1667_combout  & (\mem|data~1662 )))) # (!\b~combout [2] & (((\mem|data~1667_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1662 ),
	.datac(\mem|data~1669 ),
	.datad(\mem|data~1667_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1670_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1670 .lut_mask = "f588";
defparam \mem|data~1670 .operation_mode = "normal";
defparam \mem|data~1670 .output_mode = "comb_only";
defparam \mem|data~1670 .register_cascade_mode = "off";
defparam \mem|data~1670 .sum_lutc_input = "datac";
defparam \mem|data~1670 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxv_lcell \mem|data~511 (
// Equation(s):
// \mem|data~511_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1850_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1850_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~511_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~511 .lut_mask = "ff00";
defparam \mem|data~511 .operation_mode = "normal";
defparam \mem|data~511 .output_mode = "reg_only";
defparam \mem|data~511 .register_cascade_mode = "off";
defparam \mem|data~511 .sum_lutc_input = "datac";
defparam \mem|data~511 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxv_lcell \mem|data~415 (
// Equation(s):
// \mem|data~415_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1849_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1849_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~415_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~415 .lut_mask = "ff00";
defparam \mem|data~415 .operation_mode = "normal";
defparam \mem|data~415 .output_mode = "reg_only";
defparam \mem|data~415 .register_cascade_mode = "off";
defparam \mem|data~415 .sum_lutc_input = "datac";
defparam \mem|data~415 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \mem|data~479 (
// Equation(s):
// \mem|data~1699  = (\b~combout [3] & ((\b~combout [2]) # ((C1L489Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~415_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~415_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1848_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1699 ),
	.regout(\mem|data~479_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~479 .lut_mask = "b9a8";
defparam \mem|data~479 .operation_mode = "normal";
defparam \mem|data~479 .output_mode = "comb_only";
defparam \mem|data~479 .register_cascade_mode = "off";
defparam \mem|data~479 .sum_lutc_input = "qfbk";
defparam \mem|data~479 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \mem|data~447 (
// Equation(s):
// \mem|data~1700  = (\b~combout [2] & ((\mem|data~1699  & (\mem|data~511_regout )) # (!\mem|data~1699  & ((C1L457Q))))) # (!\b~combout [2] & (((\mem|data~1699 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~511_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1699 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1847_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1700 ),
	.regout(\mem|data~447_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~447 .lut_mask = "bbc0";
defparam \mem|data~447 .operation_mode = "normal";
defparam \mem|data~447 .output_mode = "comb_only";
defparam \mem|data~447 .register_cascade_mode = "off";
defparam \mem|data~447 .sum_lutc_input = "qfbk";
defparam \mem|data~447 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N8
maxv_lcell \mem|data~495 (
// Equation(s):
// \mem|data~495_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1838_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1838_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~495_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~495 .lut_mask = "0000";
defparam \mem|data~495 .operation_mode = "normal";
defparam \mem|data~495 .output_mode = "reg_only";
defparam \mem|data~495 .register_cascade_mode = "off";
defparam \mem|data~495 .sum_lutc_input = "datac";
defparam \mem|data~495 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N8
maxv_lcell \mem|data~399 (
// Equation(s):
// \mem|data~399_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1837_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1837_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~399_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~399 .lut_mask = "0000";
defparam \mem|data~399 .operation_mode = "normal";
defparam \mem|data~399 .output_mode = "reg_only";
defparam \mem|data~399 .register_cascade_mode = "off";
defparam \mem|data~399 .sum_lutc_input = "datac";
defparam \mem|data~399 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N4
maxv_lcell \mem|data~463 (
// Equation(s):
// \mem|data~1692  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L473Q)) # (!\b~combout [3] & ((\mem|data~399_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~399_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1836_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1692 ),
	.regout(\mem|data~463_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~463 .lut_mask = "d9c8";
defparam \mem|data~463 .operation_mode = "normal";
defparam \mem|data~463 .output_mode = "comb_only";
defparam \mem|data~463 .register_cascade_mode = "off";
defparam \mem|data~463 .sum_lutc_input = "qfbk";
defparam \mem|data~463 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N4
maxv_lcell \mem|data~431 (
// Equation(s):
// \mem|data~1693  = (\b~combout [2] & ((\mem|data~1692  & (\mem|data~495_regout )) # (!\mem|data~1692  & ((C1L441Q))))) # (!\b~combout [2] & (((\mem|data~1692 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~495_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1692 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1835_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1693 ),
	.regout(\mem|data~431_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~431 .lut_mask = "bbc0";
defparam \mem|data~431 .operation_mode = "normal";
defparam \mem|data~431 .output_mode = "comb_only";
defparam \mem|data~431 .register_cascade_mode = "off";
defparam \mem|data~431 .sum_lutc_input = "qfbk";
defparam \mem|data~431 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \mem|data~487 (
// Equation(s):
// \mem|data~487_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1846_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1846_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~487_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~487 .lut_mask = "ff00";
defparam \mem|data~487 .operation_mode = "normal";
defparam \mem|data~487 .output_mode = "reg_only";
defparam \mem|data~487 .register_cascade_mode = "off";
defparam \mem|data~487 .sum_lutc_input = "datac";
defparam \mem|data~487 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \mem|data~391 (
// Equation(s):
// \mem|data~391_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1845_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1845_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~391_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~391 .lut_mask = "ff00";
defparam \mem|data~391 .operation_mode = "normal";
defparam \mem|data~391 .output_mode = "reg_only";
defparam \mem|data~391 .register_cascade_mode = "off";
defparam \mem|data~391 .sum_lutc_input = "datac";
defparam \mem|data~391 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \mem|data~423 (
// Equation(s):
// \mem|data~1696  = (\b~combout [2] & ((\b~combout [3]) # ((C1L433Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~391_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~391_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1844_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1696 ),
	.regout(\mem|data~423_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~423 .lut_mask = "b9a8";
defparam \mem|data~423 .operation_mode = "normal";
defparam \mem|data~423 .output_mode = "comb_only";
defparam \mem|data~423 .register_cascade_mode = "off";
defparam \mem|data~423 .sum_lutc_input = "qfbk";
defparam \mem|data~423 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \mem|data~455 (
// Equation(s):
// \mem|data~1697  = (\b~combout [3] & ((\mem|data~1696  & (\mem|data~487_regout )) # (!\mem|data~1696  & ((C1L465Q))))) # (!\b~combout [3] & (((\mem|data~1696 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~487_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1696 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1843_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1697 ),
	.regout(\mem|data~455_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~455 .lut_mask = "dda0";
defparam \mem|data~455 .operation_mode = "normal";
defparam \mem|data~455 .output_mode = "comb_only";
defparam \mem|data~455 .register_cascade_mode = "off";
defparam \mem|data~455 .sum_lutc_input = "qfbk";
defparam \mem|data~455 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxv_lcell \mem|data~503 (
// Equation(s):
// \mem|data~503_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1842_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1842_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~503_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~503 .lut_mask = "ff00";
defparam \mem|data~503 .operation_mode = "normal";
defparam \mem|data~503 .output_mode = "reg_only";
defparam \mem|data~503 .register_cascade_mode = "off";
defparam \mem|data~503 .sum_lutc_input = "datac";
defparam \mem|data~503 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \mem|data~407 (
// Equation(s):
// \mem|data~407_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1841_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1841_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~407_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~407 .lut_mask = "0000";
defparam \mem|data~407 .operation_mode = "normal";
defparam \mem|data~407 .output_mode = "reg_only";
defparam \mem|data~407 .register_cascade_mode = "off";
defparam \mem|data~407 .sum_lutc_input = "datac";
defparam \mem|data~407 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \mem|data~439 (
// Equation(s):
// \mem|data~1694  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L449Q)) # (!\b~combout [2] & ((\mem|data~407_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~407_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1840_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1694 ),
	.regout(\mem|data~439_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~439 .lut_mask = "d9c8";
defparam \mem|data~439 .operation_mode = "normal";
defparam \mem|data~439 .output_mode = "comb_only";
defparam \mem|data~439 .register_cascade_mode = "off";
defparam \mem|data~439 .sum_lutc_input = "qfbk";
defparam \mem|data~439 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \mem|data~471 (
// Equation(s):
// \mem|data~1695  = (\b~combout [3] & ((\mem|data~1694  & (\mem|data~503_regout )) # (!\mem|data~1694  & ((C1L481Q))))) # (!\b~combout [3] & (((\mem|data~1694 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~503_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1694 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1839_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1695 ),
	.regout(\mem|data~471_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~471 .lut_mask = "dda0";
defparam \mem|data~471 .operation_mode = "normal";
defparam \mem|data~471 .output_mode = "comb_only";
defparam \mem|data~471 .register_cascade_mode = "off";
defparam \mem|data~471 .sum_lutc_input = "qfbk";
defparam \mem|data~471 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \mem|data~1698 (
// Equation(s):
// \mem|data~1698_combout  = (\b~combout [1] & ((\b~combout [0]) # ((\mem|data~1695 )))) # (!\b~combout [1] & (!\b~combout [0] & (\mem|data~1697 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1697 ),
	.datad(\mem|data~1695 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1698_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1698 .lut_mask = "ba98";
defparam \mem|data~1698 .operation_mode = "normal";
defparam \mem|data~1698 .output_mode = "comb_only";
defparam \mem|data~1698 .register_cascade_mode = "off";
defparam \mem|data~1698 .sum_lutc_input = "datac";
defparam \mem|data~1698 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \mem|data~1701 (
// Equation(s):
// \mem|data~1701_combout  = (\b~combout [0] & ((\mem|data~1698_combout  & (\mem|data~1700 )) # (!\mem|data~1698_combout  & ((\mem|data~1693 ))))) # (!\b~combout [0] & (((\mem|data~1698_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1700 ),
	.datac(\mem|data~1693 ),
	.datad(\mem|data~1698_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1701_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1701 .lut_mask = "dda0";
defparam \mem|data~1701 .operation_mode = "normal";
defparam \mem|data~1701 .output_mode = "comb_only";
defparam \mem|data~1701 .register_cascade_mode = "off";
defparam \mem|data~1701 .sum_lutc_input = "datac";
defparam \mem|data~1701 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxv_lcell \mem|data~255 (
// Equation(s):
// \mem|data~255_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1818_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1818_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~255_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~255 .lut_mask = "0000";
defparam \mem|data~255 .operation_mode = "normal";
defparam \mem|data~255 .output_mode = "reg_only";
defparam \mem|data~255 .register_cascade_mode = "off";
defparam \mem|data~255 .sum_lutc_input = "datac";
defparam \mem|data~255 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxv_lcell \mem|data~159 (
// Equation(s):
// \mem|data~159_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1817_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1817_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~159_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~159 .lut_mask = "0000";
defparam \mem|data~159 .operation_mode = "normal";
defparam \mem|data~159 .output_mode = "reg_only";
defparam \mem|data~159 .register_cascade_mode = "off";
defparam \mem|data~159 .sum_lutc_input = "datac";
defparam \mem|data~159 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxv_lcell \mem|data~191 (
// Equation(s):
// \mem|data~1678  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L201Q)) # (!\b~combout [2] & ((\mem|data~159_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~159_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1816_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1678 ),
	.regout(\mem|data~191_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~191 .lut_mask = "d9c8";
defparam \mem|data~191 .operation_mode = "normal";
defparam \mem|data~191 .output_mode = "comb_only";
defparam \mem|data~191 .register_cascade_mode = "off";
defparam \mem|data~191 .sum_lutc_input = "qfbk";
defparam \mem|data~191 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxv_lcell \mem|data~223 (
// Equation(s):
// \mem|data~1679  = (\b~combout [3] & ((\mem|data~1678  & (\mem|data~255_regout )) # (!\mem|data~1678  & ((C1L233Q))))) # (!\b~combout [3] & (((\mem|data~1678 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~255_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1678 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1815_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1679 ),
	.regout(\mem|data~223_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~223 .lut_mask = "dda0";
defparam \mem|data~223 .operation_mode = "normal";
defparam \mem|data~223 .output_mode = "comb_only";
defparam \mem|data~223 .register_cascade_mode = "off";
defparam \mem|data~223 .sum_lutc_input = "qfbk";
defparam \mem|data~223 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y11_N3
maxv_lcell \mem|data~247 (
// Equation(s):
// \mem|data~247_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1806_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1806_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~247_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~247 .lut_mask = "ff00";
defparam \mem|data~247 .operation_mode = "normal";
defparam \mem|data~247 .output_mode = "reg_only";
defparam \mem|data~247 .register_cascade_mode = "off";
defparam \mem|data~247 .sum_lutc_input = "datac";
defparam \mem|data~247 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N2
maxv_lcell \mem|data~151 (
// Equation(s):
// \mem|data~151_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1805_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1805_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~151_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~151 .lut_mask = "ff00";
defparam \mem|data~151 .operation_mode = "normal";
defparam \mem|data~151 .output_mode = "reg_only";
defparam \mem|data~151 .register_cascade_mode = "off";
defparam \mem|data~151 .sum_lutc_input = "datac";
defparam \mem|data~151 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N3
maxv_lcell \mem|data~215 (
// Equation(s):
// \mem|data~1671  = (\b~combout [3] & ((\b~combout [2]) # ((C1L225Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~151_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~151_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1804_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1671 ),
	.regout(\mem|data~215_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~215 .lut_mask = "b9a8";
defparam \mem|data~215 .operation_mode = "normal";
defparam \mem|data~215 .output_mode = "comb_only";
defparam \mem|data~215 .register_cascade_mode = "off";
defparam \mem|data~215 .sum_lutc_input = "qfbk";
defparam \mem|data~215 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N4
maxv_lcell \mem|data~183 (
// Equation(s):
// \mem|data~1672  = (\b~combout [2] & ((\mem|data~1671  & (\mem|data~247_regout )) # (!\mem|data~1671  & ((C1L193Q))))) # (!\b~combout [2] & (((\mem|data~1671 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~247_regout ),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1671 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1803_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1672 ),
	.regout(\mem|data~183_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~183 .lut_mask = "bbc0";
defparam \mem|data~183 .operation_mode = "normal";
defparam \mem|data~183 .output_mode = "comb_only";
defparam \mem|data~183 .register_cascade_mode = "off";
defparam \mem|data~183 .sum_lutc_input = "qfbk";
defparam \mem|data~183 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \mem|data~239 (
// Equation(s):
// \mem|data~239_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1810_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1810_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~239_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~239 .lut_mask = "ff00";
defparam \mem|data~239 .operation_mode = "normal";
defparam \mem|data~239 .output_mode = "reg_only";
defparam \mem|data~239 .register_cascade_mode = "off";
defparam \mem|data~239 .sum_lutc_input = "datac";
defparam \mem|data~239 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \mem|data~143 (
// Equation(s):
// \mem|data~143_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1809_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1809_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~143_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~143 .lut_mask = "0000";
defparam \mem|data~143 .operation_mode = "normal";
defparam \mem|data~143 .output_mode = "reg_only";
defparam \mem|data~143 .register_cascade_mode = "off";
defparam \mem|data~143 .sum_lutc_input = "datac";
defparam \mem|data~143 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \mem|data~175 (
// Equation(s):
// \mem|data~1673  = (\b~combout [3] & (\b~combout [2])) # (!\b~combout [3] & ((\b~combout [2] & (C1L185Q)) # (!\b~combout [2] & ((\mem|data~143_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~143_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1808_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1673 ),
	.regout(\mem|data~175_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~175 .lut_mask = "d9c8";
defparam \mem|data~175 .operation_mode = "normal";
defparam \mem|data~175 .output_mode = "comb_only";
defparam \mem|data~175 .register_cascade_mode = "off";
defparam \mem|data~175 .sum_lutc_input = "qfbk";
defparam \mem|data~175 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \mem|data~207 (
// Equation(s):
// \mem|data~1674  = (\b~combout [3] & ((\mem|data~1673  & (\mem|data~239_regout )) # (!\mem|data~1673  & ((C1L217Q))))) # (!\b~combout [3] & (((\mem|data~1673 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~239_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1673 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1807_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1674 ),
	.regout(\mem|data~207_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~207 .lut_mask = "bbc0";
defparam \mem|data~207 .operation_mode = "normal";
defparam \mem|data~207 .output_mode = "comb_only";
defparam \mem|data~207 .register_cascade_mode = "off";
defparam \mem|data~207 .sum_lutc_input = "qfbk";
defparam \mem|data~207 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \mem|data~231 (
// Equation(s):
// \mem|data~231_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1814_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1814_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~231_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~231 .lut_mask = "0000";
defparam \mem|data~231 .operation_mode = "normal";
defparam \mem|data~231 .output_mode = "reg_only";
defparam \mem|data~231 .register_cascade_mode = "off";
defparam \mem|data~231 .sum_lutc_input = "datac";
defparam \mem|data~231 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \mem|data~135 (
// Equation(s):
// \mem|data~135_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1813_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1813_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~135_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~135 .lut_mask = "0000";
defparam \mem|data~135 .operation_mode = "normal";
defparam \mem|data~135 .output_mode = "reg_only";
defparam \mem|data~135 .register_cascade_mode = "off";
defparam \mem|data~135 .sum_lutc_input = "datac";
defparam \mem|data~135 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \mem|data~199 (
// Equation(s):
// \mem|data~1675  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L209Q)) # (!\b~combout [3] & ((\mem|data~135_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~135_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1812_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1675 ),
	.regout(\mem|data~199_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~199 .lut_mask = "d9c8";
defparam \mem|data~199 .operation_mode = "normal";
defparam \mem|data~199 .output_mode = "comb_only";
defparam \mem|data~199 .register_cascade_mode = "off";
defparam \mem|data~199 .sum_lutc_input = "qfbk";
defparam \mem|data~199 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \mem|data~167 (
// Equation(s):
// \mem|data~1676  = (\b~combout [2] & ((\mem|data~1675  & (\mem|data~231_regout )) # (!\mem|data~1675  & ((C1L177Q))))) # (!\b~combout [2] & (((\mem|data~1675 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~231_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1675 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1811_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1676 ),
	.regout(\mem|data~167_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~167 .lut_mask = "dda0";
defparam \mem|data~167 .operation_mode = "normal";
defparam \mem|data~167 .output_mode = "comb_only";
defparam \mem|data~167 .register_cascade_mode = "off";
defparam \mem|data~167 .sum_lutc_input = "qfbk";
defparam \mem|data~167 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \mem|data~1677 (
// Equation(s):
// \mem|data~1677_combout  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (\mem|data~1674 )) # (!\b~combout [0] & ((\mem|data~1676 )))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\mem|data~1674 ),
	.datad(\mem|data~1676 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1677_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1677 .lut_mask = "d9c8";
defparam \mem|data~1677 .operation_mode = "normal";
defparam \mem|data~1677 .output_mode = "comb_only";
defparam \mem|data~1677 .register_cascade_mode = "off";
defparam \mem|data~1677 .sum_lutc_input = "datac";
defparam \mem|data~1677 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxv_lcell \mem|data~1680 (
// Equation(s):
// \mem|data~1680_combout  = (\b~combout [1] & ((\mem|data~1677_combout  & (\mem|data~1679 )) # (!\mem|data~1677_combout  & ((\mem|data~1672 ))))) # (!\b~combout [1] & (((\mem|data~1677_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1679 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1672 ),
	.datad(\mem|data~1677_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1680_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1680 .lut_mask = "bbc0";
defparam \mem|data~1680 .operation_mode = "normal";
defparam \mem|data~1680 .output_mode = "comb_only";
defparam \mem|data~1680 .register_cascade_mode = "off";
defparam \mem|data~1680 .sum_lutc_input = "datac";
defparam \mem|data~1680 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \mem|data~127 (
// Equation(s):
// \mem|data~127_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1834_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1834_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~127_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~127 .lut_mask = "ff00";
defparam \mem|data~127 .operation_mode = "normal";
defparam \mem|data~127 .output_mode = "reg_only";
defparam \mem|data~127 .register_cascade_mode = "off";
defparam \mem|data~127 .sum_lutc_input = "datac";
defparam \mem|data~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \mem|data~103 (
// Equation(s):
// \mem|data~103_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1833_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1833_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~103_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~103 .lut_mask = "ff00";
defparam \mem|data~103 .operation_mode = "normal";
defparam \mem|data~103 .output_mode = "reg_only";
defparam \mem|data~103 .register_cascade_mode = "off";
defparam \mem|data~103 .sum_lutc_input = "datac";
defparam \mem|data~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \mem|data~119 (
// Equation(s):
// \mem|data~1688  = (\b~combout [1] & ((\b~combout [0]) # ((C1L129Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~103_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~103_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1832_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1688 ),
	.regout(\mem|data~119_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~119 .lut_mask = "b9a8";
defparam \mem|data~119 .operation_mode = "normal";
defparam \mem|data~119 .output_mode = "comb_only";
defparam \mem|data~119 .register_cascade_mode = "off";
defparam \mem|data~119 .sum_lutc_input = "qfbk";
defparam \mem|data~119 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \mem|data~111 (
// Equation(s):
// \mem|data~1689  = (\b~combout [0] & ((\mem|data~1688  & (\mem|data~127_regout )) # (!\mem|data~1688  & ((C1L121Q))))) # (!\b~combout [0] & (((\mem|data~1688 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~127_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1688 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1831_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1689 ),
	.regout(\mem|data~111_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~111 .lut_mask = "bbc0";
defparam \mem|data~111 .operation_mode = "normal";
defparam \mem|data~111 .output_mode = "comb_only";
defparam \mem|data~111 .register_cascade_mode = "off";
defparam \mem|data~111 .sum_lutc_input = "qfbk";
defparam \mem|data~111 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \mem|data~95 (
// Equation(s):
// \mem|data~95_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1822_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1822_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~95_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~95 .lut_mask = "0000";
defparam \mem|data~95 .operation_mode = "normal";
defparam \mem|data~95 .output_mode = "reg_only";
defparam \mem|data~95 .register_cascade_mode = "off";
defparam \mem|data~95 .sum_lutc_input = "datac";
defparam \mem|data~95 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxv_lcell \mem|data~71 (
// Equation(s):
// \mem|data~71_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1821_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1821_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~71_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~71 .lut_mask = "ff00";
defparam \mem|data~71 .operation_mode = "normal";
defparam \mem|data~71 .output_mode = "reg_only";
defparam \mem|data~71 .register_cascade_mode = "off";
defparam \mem|data~71 .sum_lutc_input = "datac";
defparam \mem|data~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \mem|data~79 (
// Equation(s):
// \mem|data~1681  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L89Q)) # (!\b~combout [0] & ((\mem|data~71_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~71_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1820_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1681 ),
	.regout(\mem|data~79_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~79 .lut_mask = "d9c8";
defparam \mem|data~79 .operation_mode = "normal";
defparam \mem|data~79 .output_mode = "comb_only";
defparam \mem|data~79 .register_cascade_mode = "off";
defparam \mem|data~79 .sum_lutc_input = "qfbk";
defparam \mem|data~79 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \mem|data~87 (
// Equation(s):
// \mem|data~1682  = (\b~combout [1] & ((\mem|data~1681  & (\mem|data~95_regout )) # (!\mem|data~1681  & ((C1L97Q))))) # (!\b~combout [1] & (((\mem|data~1681 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~95_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1681 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1819_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1682 ),
	.regout(\mem|data~87_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~87 .lut_mask = "dda0";
defparam \mem|data~87 .operation_mode = "normal";
defparam \mem|data~87 .output_mode = "comb_only";
defparam \mem|data~87 .register_cascade_mode = "off";
defparam \mem|data~87 .sum_lutc_input = "qfbk";
defparam \mem|data~87 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxv_lcell \mem|data~63 (
// Equation(s):
// \mem|data~63_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1826_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1826_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~63_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~63 .lut_mask = "ff00";
defparam \mem|data~63 .operation_mode = "normal";
defparam \mem|data~63 .output_mode = "reg_only";
defparam \mem|data~63 .register_cascade_mode = "off";
defparam \mem|data~63 .sum_lutc_input = "datac";
defparam \mem|data~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxv_lcell \mem|data~39 (
// Equation(s):
// \mem|data~39_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1825_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1825_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~39_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~39 .lut_mask = "ff00";
defparam \mem|data~39 .operation_mode = "normal";
defparam \mem|data~39 .output_mode = "reg_only";
defparam \mem|data~39 .register_cascade_mode = "off";
defparam \mem|data~39 .sum_lutc_input = "datac";
defparam \mem|data~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \mem|data~55 (
// Equation(s):
// \mem|data~1683  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L65Q)) # (!\b~combout [1] & ((\mem|data~39_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~39_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1824_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1683 ),
	.regout(\mem|data~55_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~55 .lut_mask = "d9c8";
defparam \mem|data~55 .operation_mode = "normal";
defparam \mem|data~55 .output_mode = "comb_only";
defparam \mem|data~55 .register_cascade_mode = "off";
defparam \mem|data~55 .sum_lutc_input = "qfbk";
defparam \mem|data~55 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxv_lcell \mem|data~47 (
// Equation(s):
// \mem|data~1684  = (\b~combout [0] & ((\mem|data~1683  & (\mem|data~63_regout )) # (!\mem|data~1683  & ((C1L57Q))))) # (!\b~combout [0] & (((\mem|data~1683 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~63_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1683 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1823_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1684 ),
	.regout(\mem|data~47_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~47 .lut_mask = "dda0";
defparam \mem|data~47 .operation_mode = "normal";
defparam \mem|data~47 .output_mode = "comb_only";
defparam \mem|data~47 .register_cascade_mode = "off";
defparam \mem|data~47 .sum_lutc_input = "qfbk";
defparam \mem|data~47 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N7
maxv_lcell \mem|data~31 (
// Equation(s):
// \mem|data~31_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1830_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1830_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~31_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~31 .lut_mask = "ff00";
defparam \mem|data~31 .operation_mode = "normal";
defparam \mem|data~31 .output_mode = "reg_only";
defparam \mem|data~31 .register_cascade_mode = "off";
defparam \mem|data~31 .sum_lutc_input = "datac";
defparam \mem|data~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N7
maxv_lcell \mem|data~7 (
// Equation(s):
// \mem|data~7_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1829_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1829_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~7_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~7 .lut_mask = "ff00";
defparam \mem|data~7 .operation_mode = "normal";
defparam \mem|data~7 .output_mode = "reg_only";
defparam \mem|data~7 .register_cascade_mode = "off";
defparam \mem|data~7 .sum_lutc_input = "datac";
defparam \mem|data~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N0
maxv_lcell \mem|data~15 (
// Equation(s):
// \mem|data~1685  = (\b~combout [0] & ((\b~combout [1]) # ((C1L25Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~7_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~7_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1828_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1685 ),
	.regout(\mem|data~15_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~15 .lut_mask = "b9a8";
defparam \mem|data~15 .operation_mode = "normal";
defparam \mem|data~15 .output_mode = "comb_only";
defparam \mem|data~15 .register_cascade_mode = "off";
defparam \mem|data~15 .sum_lutc_input = "qfbk";
defparam \mem|data~15 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N1
maxv_lcell \mem|data~23 (
// Equation(s):
// \mem|data~1686  = (\b~combout [1] & ((\mem|data~1685  & (\mem|data~31_regout )) # (!\mem|data~1685  & ((C1L33Q))))) # (!\b~combout [1] & (((\mem|data~1685 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~31_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1685 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1827_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1686 ),
	.regout(\mem|data~23_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~23 .lut_mask = "bbc0";
defparam \mem|data~23 .operation_mode = "normal";
defparam \mem|data~23 .output_mode = "comb_only";
defparam \mem|data~23 .register_cascade_mode = "off";
defparam \mem|data~23 .sum_lutc_input = "qfbk";
defparam \mem|data~23 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxv_lcell \mem|data~1687 (
// Equation(s):
// \mem|data~1687_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1684 )))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~1686 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1684 ),
	.datad(\mem|data~1686 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1687_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1687 .lut_mask = "b9a8";
defparam \mem|data~1687 .operation_mode = "normal";
defparam \mem|data~1687 .output_mode = "comb_only";
defparam \mem|data~1687 .register_cascade_mode = "off";
defparam \mem|data~1687 .sum_lutc_input = "datac";
defparam \mem|data~1687 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxv_lcell \mem|data~1690 (
// Equation(s):
// \mem|data~1690_combout  = (\b~combout [3] & ((\mem|data~1687_combout  & (\mem|data~1689 )) # (!\mem|data~1687_combout  & ((\mem|data~1682 ))))) # (!\b~combout [3] & (((\mem|data~1687_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1689 ),
	.datac(\mem|data~1682 ),
	.datad(\mem|data~1687_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1690_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1690 .lut_mask = "dda0";
defparam \mem|data~1690 .operation_mode = "normal";
defparam \mem|data~1690 .output_mode = "comb_only";
defparam \mem|data~1690 .register_cascade_mode = "off";
defparam \mem|data~1690 .sum_lutc_input = "datac";
defparam \mem|data~1690 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxv_lcell \mem|data~1691 (
// Equation(s):
// \mem|data~1691_combout  = (\b~combout [5] & (\b~combout [4])) # (!\b~combout [5] & ((\b~combout [4] & (\mem|data~1680_combout )) # (!\b~combout [4] & ((\mem|data~1690_combout )))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1680_combout ),
	.datad(\mem|data~1690_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1691_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1691 .lut_mask = "d9c8";
defparam \mem|data~1691 .operation_mode = "normal";
defparam \mem|data~1691 .output_mode = "comb_only";
defparam \mem|data~1691 .register_cascade_mode = "off";
defparam \mem|data~1691 .sum_lutc_input = "datac";
defparam \mem|data~1691 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxv_lcell \mem|data~1702 (
// Equation(s):
// \mem|data~1702_combout  = (\b~combout [5] & ((\mem|data~1691_combout  & ((\mem|data~1701_combout ))) # (!\mem|data~1691_combout  & (\mem|data~1670_combout )))) # (!\b~combout [5] & (((\mem|data~1691_combout ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\mem|data~1670_combout ),
	.datac(\mem|data~1701_combout ),
	.datad(\mem|data~1691_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1702_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1702 .lut_mask = "f588";
defparam \mem|data~1702 .operation_mode = "normal";
defparam \mem|data~1702 .output_mode = "comb_only";
defparam \mem|data~1702 .register_cascade_mode = "off";
defparam \mem|data~1702 .sum_lutc_input = "datac";
defparam \mem|data~1702 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxv_lcell \mem|data~1023 (
// Equation(s):
// \mem|data~1023_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1784_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1784_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1023_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1023 .lut_mask = "0000";
defparam \mem|data~1023 .operation_mode = "normal";
defparam \mem|data~1023 .output_mode = "reg_only";
defparam \mem|data~1023 .register_cascade_mode = "off";
defparam \mem|data~1023 .sum_lutc_input = "datac";
defparam \mem|data~1023 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \mem|data~927 (
// Equation(s):
// \mem|data~927_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1783_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1783_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~927_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~927 .lut_mask = "0000";
defparam \mem|data~927 .operation_mode = "normal";
defparam \mem|data~927 .output_mode = "reg_only";
defparam \mem|data~927 .register_cascade_mode = "off";
defparam \mem|data~927 .sum_lutc_input = "datac";
defparam \mem|data~927 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \mem|data~991 (
// Equation(s):
// \mem|data~1657  = (\b~combout [3] & ((\b~combout [2]) # ((C1L1001Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~927_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~927_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1782_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1657 ),
	.regout(\mem|data~991_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~991 .lut_mask = "b9a8";
defparam \mem|data~991 .operation_mode = "normal";
defparam \mem|data~991 .output_mode = "comb_only";
defparam \mem|data~991 .register_cascade_mode = "off";
defparam \mem|data~991 .sum_lutc_input = "qfbk";
defparam \mem|data~991 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \mem|data~959 (
// Equation(s):
// \mem|data~1658  = (\b~combout [2] & ((\mem|data~1657  & (\mem|data~1023_regout )) # (!\mem|data~1657  & ((C1L969Q))))) # (!\b~combout [2] & (((\mem|data~1657 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1023_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1657 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1781_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1658 ),
	.regout(\mem|data~959_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~959 .lut_mask = "dda0";
defparam \mem|data~959 .operation_mode = "normal";
defparam \mem|data~959 .output_mode = "comb_only";
defparam \mem|data~959 .register_cascade_mode = "off";
defparam \mem|data~959 .sum_lutc_input = "qfbk";
defparam \mem|data~959 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \mem|data~1007 (
// Equation(s):
// \mem|data~1007_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1772_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1772_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1007_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1007 .lut_mask = "0000";
defparam \mem|data~1007 .operation_mode = "normal";
defparam \mem|data~1007 .output_mode = "reg_only";
defparam \mem|data~1007 .register_cascade_mode = "off";
defparam \mem|data~1007 .sum_lutc_input = "datac";
defparam \mem|data~1007 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxv_lcell \mem|data~911 (
// Equation(s):
// \mem|data~911_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1771_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1771_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~911_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~911 .lut_mask = "ff00";
defparam \mem|data~911 .operation_mode = "normal";
defparam \mem|data~911 .output_mode = "reg_only";
defparam \mem|data~911 .register_cascade_mode = "off";
defparam \mem|data~911 .sum_lutc_input = "datac";
defparam \mem|data~911 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxv_lcell \mem|data~975 (
// Equation(s):
// \mem|data~1650  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (C1L985Q)) # (!\b~combout [3] & ((\mem|data~911_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~911_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1770_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1650 ),
	.regout(\mem|data~975_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~975 .lut_mask = "d9c8";
defparam \mem|data~975 .operation_mode = "normal";
defparam \mem|data~975 .output_mode = "comb_only";
defparam \mem|data~975 .register_cascade_mode = "off";
defparam \mem|data~975 .sum_lutc_input = "qfbk";
defparam \mem|data~975 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \mem|data~943 (
// Equation(s):
// \mem|data~1651  = (\b~combout [2] & ((\mem|data~1650  & (\mem|data~1007_regout )) # (!\mem|data~1650  & ((C1L953Q))))) # (!\b~combout [2] & (((\mem|data~1650 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1007_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1650 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1769_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1651 ),
	.regout(\mem|data~943_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~943 .lut_mask = "dda0";
defparam \mem|data~943 .operation_mode = "normal";
defparam \mem|data~943 .output_mode = "comb_only";
defparam \mem|data~943 .register_cascade_mode = "off";
defparam \mem|data~943 .sum_lutc_input = "qfbk";
defparam \mem|data~943 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \mem|data~999 (
// Equation(s):
// \mem|data~999_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1780_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1780_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~999_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~999 .lut_mask = "ff00";
defparam \mem|data~999 .operation_mode = "normal";
defparam \mem|data~999 .output_mode = "reg_only";
defparam \mem|data~999 .register_cascade_mode = "off";
defparam \mem|data~999 .sum_lutc_input = "datac";
defparam \mem|data~999 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \mem|data~903 (
// Equation(s):
// \mem|data~903_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1779_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1779_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~903_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~903 .lut_mask = "ff00";
defparam \mem|data~903 .operation_mode = "normal";
defparam \mem|data~903 .output_mode = "reg_only";
defparam \mem|data~903 .register_cascade_mode = "off";
defparam \mem|data~903 .sum_lutc_input = "datac";
defparam \mem|data~903 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \mem|data~935 (
// Equation(s):
// \mem|data~1654  = (\b~combout [2] & ((\b~combout [3]) # ((C1L945Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~903_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~903_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1778_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1654 ),
	.regout(\mem|data~935_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~935 .lut_mask = "b9a8";
defparam \mem|data~935 .operation_mode = "normal";
defparam \mem|data~935 .output_mode = "comb_only";
defparam \mem|data~935 .register_cascade_mode = "off";
defparam \mem|data~935 .sum_lutc_input = "qfbk";
defparam \mem|data~935 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \mem|data~967 (
// Equation(s):
// \mem|data~1655  = (\b~combout [3] & ((\mem|data~1654  & (\mem|data~999_regout )) # (!\mem|data~1654  & ((C1L977Q))))) # (!\b~combout [3] & (((\mem|data~1654 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~999_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1654 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1777_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1655 ),
	.regout(\mem|data~967_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~967 .lut_mask = "dda0";
defparam \mem|data~967 .operation_mode = "normal";
defparam \mem|data~967 .output_mode = "comb_only";
defparam \mem|data~967 .register_cascade_mode = "off";
defparam \mem|data~967 .sum_lutc_input = "qfbk";
defparam \mem|data~967 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \mem|data~1015 (
// Equation(s):
// \mem|data~1015_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1776_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1776_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~1015_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1015 .lut_mask = "0000";
defparam \mem|data~1015 .operation_mode = "normal";
defparam \mem|data~1015 .output_mode = "reg_only";
defparam \mem|data~1015 .register_cascade_mode = "off";
defparam \mem|data~1015 .sum_lutc_input = "datac";
defparam \mem|data~1015 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \mem|data~919 (
// Equation(s):
// \mem|data~919_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1775_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1775_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~919_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~919 .lut_mask = "0000";
defparam \mem|data~919 .operation_mode = "normal";
defparam \mem|data~919 .output_mode = "reg_only";
defparam \mem|data~919 .register_cascade_mode = "off";
defparam \mem|data~919 .sum_lutc_input = "datac";
defparam \mem|data~919 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \mem|data~951 (
// Equation(s):
// \mem|data~1652  = (\b~combout [2] & ((\b~combout [3]) # ((C1L961Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~919_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~919_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1774_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1652 ),
	.regout(\mem|data~951_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~951 .lut_mask = "b9a8";
defparam \mem|data~951 .operation_mode = "normal";
defparam \mem|data~951 .output_mode = "comb_only";
defparam \mem|data~951 .register_cascade_mode = "off";
defparam \mem|data~951 .sum_lutc_input = "qfbk";
defparam \mem|data~951 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \mem|data~983 (
// Equation(s):
// \mem|data~1653  = (\b~combout [3] & ((\mem|data~1652  & (\mem|data~1015_regout )) # (!\mem|data~1652  & ((C1L993Q))))) # (!\b~combout [3] & (((\mem|data~1652 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~1015_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1652 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1773_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1653 ),
	.regout(\mem|data~983_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~983 .lut_mask = "bbc0";
defparam \mem|data~983 .operation_mode = "normal";
defparam \mem|data~983 .output_mode = "comb_only";
defparam \mem|data~983 .register_cascade_mode = "off";
defparam \mem|data~983 .sum_lutc_input = "qfbk";
defparam \mem|data~983 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \mem|data~1656 (
// Equation(s):
// \mem|data~1656_combout  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & ((\mem|data~1653 ))) # (!\b~combout [1] & (\mem|data~1655 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1655 ),
	.datad(\mem|data~1653 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1656_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1656 .lut_mask = "dc98";
defparam \mem|data~1656 .operation_mode = "normal";
defparam \mem|data~1656 .output_mode = "comb_only";
defparam \mem|data~1656 .register_cascade_mode = "off";
defparam \mem|data~1656 .sum_lutc_input = "datac";
defparam \mem|data~1656 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \mem|data~1659 (
// Equation(s):
// \mem|data~1659_combout  = (\b~combout [0] & ((\mem|data~1656_combout  & (\mem|data~1658 )) # (!\mem|data~1656_combout  & ((\mem|data~1651 ))))) # (!\b~combout [0] & (((\mem|data~1656_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\mem|data~1658 ),
	.datac(\mem|data~1651 ),
	.datad(\mem|data~1656_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1659_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1659 .lut_mask = "dda0";
defparam \mem|data~1659 .operation_mode = "normal";
defparam \mem|data~1659 .output_mode = "comb_only";
defparam \mem|data~1659 .register_cascade_mode = "off";
defparam \mem|data~1659 .sum_lutc_input = "datac";
defparam \mem|data~1659 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N2
maxv_lcell \mem|data~639 (
// Equation(s):
// \mem|data~639_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1768_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1768_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~639_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~639 .lut_mask = "0000";
defparam \mem|data~639 .operation_mode = "normal";
defparam \mem|data~639 .output_mode = "reg_only";
defparam \mem|data~639 .register_cascade_mode = "off";
defparam \mem|data~639 .sum_lutc_input = "datac";
defparam \mem|data~639 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxv_lcell \mem|data~615 (
// Equation(s):
// \mem|data~615_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1767_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1767_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~615_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~615 .lut_mask = "0000";
defparam \mem|data~615 .operation_mode = "normal";
defparam \mem|data~615 .output_mode = "reg_only";
defparam \mem|data~615 .register_cascade_mode = "off";
defparam \mem|data~615 .sum_lutc_input = "datac";
defparam \mem|data~615 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxv_lcell \mem|data~631 (
// Equation(s):
// \mem|data~1646  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L641Q)) # (!\b~combout [1] & ((\mem|data~615_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~615_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1766_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1646 ),
	.regout(\mem|data~631_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~631 .lut_mask = "d9c8";
defparam \mem|data~631 .operation_mode = "normal";
defparam \mem|data~631 .output_mode = "comb_only";
defparam \mem|data~631 .register_cascade_mode = "off";
defparam \mem|data~631 .sum_lutc_input = "qfbk";
defparam \mem|data~631 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxv_lcell \mem|data~623 (
// Equation(s):
// \mem|data~1647  = (\b~combout [0] & ((\mem|data~1646  & (\mem|data~639_regout )) # (!\mem|data~1646  & ((C1L633Q))))) # (!\b~combout [0] & (((\mem|data~1646 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~639_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1646 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1765_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1647 ),
	.regout(\mem|data~623_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~623 .lut_mask = "bbc0";
defparam \mem|data~623 .operation_mode = "normal";
defparam \mem|data~623 .output_mode = "comb_only";
defparam \mem|data~623 .register_cascade_mode = "off";
defparam \mem|data~623 .sum_lutc_input = "qfbk";
defparam \mem|data~623 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \mem|data~607 (
// Equation(s):
// \mem|data~607_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1756_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1756_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~607_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~607 .lut_mask = "0000";
defparam \mem|data~607 .operation_mode = "normal";
defparam \mem|data~607 .output_mode = "reg_only";
defparam \mem|data~607 .register_cascade_mode = "off";
defparam \mem|data~607 .sum_lutc_input = "datac";
defparam \mem|data~607 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \mem|data~583 (
// Equation(s):
// \mem|data~583_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1755_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1755_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~583_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~583 .lut_mask = "ff00";
defparam \mem|data~583 .operation_mode = "normal";
defparam \mem|data~583 .output_mode = "reg_only";
defparam \mem|data~583 .register_cascade_mode = "off";
defparam \mem|data~583 .sum_lutc_input = "datac";
defparam \mem|data~583 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \mem|data~591 (
// Equation(s):
// \mem|data~1639  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L601Q)) # (!\b~combout [0] & ((\mem|data~583_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~583_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1754_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1639 ),
	.regout(\mem|data~591_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~591 .lut_mask = "d9c8";
defparam \mem|data~591 .operation_mode = "normal";
defparam \mem|data~591 .output_mode = "comb_only";
defparam \mem|data~591 .register_cascade_mode = "off";
defparam \mem|data~591 .sum_lutc_input = "qfbk";
defparam \mem|data~591 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \mem|data~599 (
// Equation(s):
// \mem|data~1640  = (\b~combout [1] & ((\mem|data~1639  & (\mem|data~607_regout )) # (!\mem|data~1639  & ((C1L609Q))))) # (!\b~combout [1] & (((\mem|data~1639 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~607_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1639 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1753_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1640 ),
	.regout(\mem|data~599_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~599 .lut_mask = "dda0";
defparam \mem|data~599 .operation_mode = "normal";
defparam \mem|data~599 .output_mode = "comb_only";
defparam \mem|data~599 .register_cascade_mode = "off";
defparam \mem|data~599 .sum_lutc_input = "qfbk";
defparam \mem|data~599 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxv_lcell \mem|data~575 (
// Equation(s):
// \mem|data~575_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1760_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1760_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~575_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~575 .lut_mask = "0000";
defparam \mem|data~575 .operation_mode = "normal";
defparam \mem|data~575 .output_mode = "reg_only";
defparam \mem|data~575 .register_cascade_mode = "off";
defparam \mem|data~575 .sum_lutc_input = "datac";
defparam \mem|data~575 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxv_lcell \mem|data~551 (
// Equation(s):
// \mem|data~551_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1759_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1759_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~551_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~551 .lut_mask = "0000";
defparam \mem|data~551 .operation_mode = "normal";
defparam \mem|data~551 .output_mode = "reg_only";
defparam \mem|data~551 .register_cascade_mode = "off";
defparam \mem|data~551 .sum_lutc_input = "datac";
defparam \mem|data~551 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxv_lcell \mem|data~567 (
// Equation(s):
// \mem|data~1641  = (\b~combout [1] & ((\b~combout [0]) # ((C1L577Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~551_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~551_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1758_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1641 ),
	.regout(\mem|data~567_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~567 .lut_mask = "b9a8";
defparam \mem|data~567 .operation_mode = "normal";
defparam \mem|data~567 .output_mode = "comb_only";
defparam \mem|data~567 .register_cascade_mode = "off";
defparam \mem|data~567 .sum_lutc_input = "qfbk";
defparam \mem|data~567 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxv_lcell \mem|data~559 (
// Equation(s):
// \mem|data~1642  = (\b~combout [0] & ((\mem|data~1641  & (\mem|data~575_regout )) # (!\mem|data~1641  & ((C1L569Q))))) # (!\b~combout [0] & (((\mem|data~1641 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~575_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1641 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1757_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1642 ),
	.regout(\mem|data~559_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~559 .lut_mask = "dda0";
defparam \mem|data~559 .operation_mode = "normal";
defparam \mem|data~559 .output_mode = "comb_only";
defparam \mem|data~559 .register_cascade_mode = "off";
defparam \mem|data~559 .sum_lutc_input = "qfbk";
defparam \mem|data~559 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxv_lcell \mem|data~543 (
// Equation(s):
// \mem|data~543_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1764_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1764_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~543_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~543 .lut_mask = "ff00";
defparam \mem|data~543 .operation_mode = "normal";
defparam \mem|data~543 .output_mode = "reg_only";
defparam \mem|data~543 .register_cascade_mode = "off";
defparam \mem|data~543 .sum_lutc_input = "datac";
defparam \mem|data~543 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N7
maxv_lcell \mem|data~519 (
// Equation(s):
// \mem|data~519_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1763_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1763_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~519_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~519 .lut_mask = "ff00";
defparam \mem|data~519 .operation_mode = "normal";
defparam \mem|data~519 .output_mode = "reg_only";
defparam \mem|data~519 .register_cascade_mode = "off";
defparam \mem|data~519 .sum_lutc_input = "datac";
defparam \mem|data~519 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxv_lcell \mem|data~527 (
// Equation(s):
// \mem|data~1643  = (\b~combout [1] & (\b~combout [0])) # (!\b~combout [1] & ((\b~combout [0] & (C1L537Q)) # (!\b~combout [0] & ((\mem|data~519_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~519_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1762_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1643 ),
	.regout(\mem|data~527_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~527 .lut_mask = "d9c8";
defparam \mem|data~527 .operation_mode = "normal";
defparam \mem|data~527 .output_mode = "comb_only";
defparam \mem|data~527 .register_cascade_mode = "off";
defparam \mem|data~527 .sum_lutc_input = "qfbk";
defparam \mem|data~527 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxv_lcell \mem|data~535 (
// Equation(s):
// \mem|data~1644  = (\b~combout [1] & ((\mem|data~1643  & (\mem|data~543_regout )) # (!\mem|data~1643  & ((C1L545Q))))) # (!\b~combout [1] & (((\mem|data~1643 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~543_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1643 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1761_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1644 ),
	.regout(\mem|data~535_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~535 .lut_mask = "dda0";
defparam \mem|data~535 .operation_mode = "normal";
defparam \mem|data~535 .output_mode = "comb_only";
defparam \mem|data~535 .register_cascade_mode = "off";
defparam \mem|data~535 .sum_lutc_input = "qfbk";
defparam \mem|data~535 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxv_lcell \mem|data~1645 (
// Equation(s):
// \mem|data~1645_combout  = (\b~combout [2] & ((\b~combout [3]) # ((\mem|data~1642 )))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~1644 ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1642 ),
	.datad(\mem|data~1644 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1645_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1645 .lut_mask = "b9a8";
defparam \mem|data~1645 .operation_mode = "normal";
defparam \mem|data~1645 .output_mode = "comb_only";
defparam \mem|data~1645 .register_cascade_mode = "off";
defparam \mem|data~1645 .sum_lutc_input = "datac";
defparam \mem|data~1645 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxv_lcell \mem|data~1648 (
// Equation(s):
// \mem|data~1648_combout  = (\b~combout [3] & ((\mem|data~1645_combout  & (\mem|data~1647 )) # (!\mem|data~1645_combout  & ((\mem|data~1640 ))))) # (!\b~combout [3] & (((\mem|data~1645_combout ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\mem|data~1647 ),
	.datac(\mem|data~1640 ),
	.datad(\mem|data~1645_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1648_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1648 .lut_mask = "dda0";
defparam \mem|data~1648 .operation_mode = "normal";
defparam \mem|data~1648 .output_mode = "comb_only";
defparam \mem|data~1648 .register_cascade_mode = "off";
defparam \mem|data~1648 .sum_lutc_input = "datac";
defparam \mem|data~1648 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxv_lcell \mem|data~831 (
// Equation(s):
// \mem|data~831_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1740_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1740_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~831_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~831 .lut_mask = "ff00";
defparam \mem|data~831 .operation_mode = "normal";
defparam \mem|data~831 .output_mode = "reg_only";
defparam \mem|data~831 .register_cascade_mode = "off";
defparam \mem|data~831 .sum_lutc_input = "datac";
defparam \mem|data~831 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N9
maxv_lcell \mem|data~807 (
// Equation(s):
// \mem|data~807_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1739_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1739_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~807_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~807 .lut_mask = "0000";
defparam \mem|data~807 .operation_mode = "normal";
defparam \mem|data~807 .output_mode = "reg_only";
defparam \mem|data~807 .register_cascade_mode = "off";
defparam \mem|data~807 .sum_lutc_input = "datac";
defparam \mem|data~807 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N8
maxv_lcell \mem|data~815 (
// Equation(s):
// \mem|data~1629  = (\b~combout [0] & ((\b~combout [1]) # ((C1L825Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~807_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~807_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1738_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1629 ),
	.regout(\mem|data~815_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~815 .lut_mask = "b9a8";
defparam \mem|data~815 .operation_mode = "normal";
defparam \mem|data~815 .output_mode = "comb_only";
defparam \mem|data~815 .register_cascade_mode = "off";
defparam \mem|data~815 .sum_lutc_input = "qfbk";
defparam \mem|data~815 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N0
maxv_lcell \mem|data~823 (
// Equation(s):
// \mem|data~1630  = (\b~combout [1] & ((\mem|data~1629  & (\mem|data~831_regout )) # (!\mem|data~1629  & ((C1L833Q))))) # (!\b~combout [1] & (((\mem|data~1629 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~831_regout ),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1629 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1737_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1630 ),
	.regout(\mem|data~823_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~823 .lut_mask = "bbc0";
defparam \mem|data~823 .operation_mode = "normal";
defparam \mem|data~823 .output_mode = "comb_only";
defparam \mem|data~823 .register_cascade_mode = "off";
defparam \mem|data~823 .sum_lutc_input = "qfbk";
defparam \mem|data~823 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N0
maxv_lcell \mem|data~863 (
// Equation(s):
// \mem|data~863_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1744_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1744_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~863_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~863 .lut_mask = "ff00";
defparam \mem|data~863 .operation_mode = "normal";
defparam \mem|data~863 .output_mode = "reg_only";
defparam \mem|data~863 .register_cascade_mode = "off";
defparam \mem|data~863 .sum_lutc_input = "datac";
defparam \mem|data~863 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxv_lcell \mem|data~839 (
// Equation(s):
// \mem|data~839_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1743_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1743_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~839_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~839 .lut_mask = "0000";
defparam \mem|data~839 .operation_mode = "normal";
defparam \mem|data~839 .output_mode = "reg_only";
defparam \mem|data~839 .register_cascade_mode = "off";
defparam \mem|data~839 .sum_lutc_input = "datac";
defparam \mem|data~839 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxv_lcell \mem|data~855 (
// Equation(s):
// \mem|data~1631  = (\b~combout [0] & (\b~combout [1])) # (!\b~combout [0] & ((\b~combout [1] & (C1L865Q)) # (!\b~combout [1] & ((\mem|data~839_regout )))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~839_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1742_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1631 ),
	.regout(\mem|data~855_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~855 .lut_mask = "d9c8";
defparam \mem|data~855 .operation_mode = "normal";
defparam \mem|data~855 .output_mode = "comb_only";
defparam \mem|data~855 .register_cascade_mode = "off";
defparam \mem|data~855 .sum_lutc_input = "qfbk";
defparam \mem|data~855 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxv_lcell \mem|data~847 (
// Equation(s):
// \mem|data~1632  = (\b~combout [0] & ((\mem|data~1631  & (\mem|data~863_regout )) # (!\mem|data~1631  & ((C1L857Q))))) # (!\b~combout [0] & (((\mem|data~1631 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\mem|data~863_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1631 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1741_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1632 ),
	.regout(\mem|data~847_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~847 .lut_mask = "dda0";
defparam \mem|data~847 .operation_mode = "normal";
defparam \mem|data~847 .output_mode = "comb_only";
defparam \mem|data~847 .register_cascade_mode = "off";
defparam \mem|data~847 .sum_lutc_input = "qfbk";
defparam \mem|data~847 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxv_lcell \mem|data~799 (
// Equation(s):
// \mem|data~799_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1748_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1748_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~799_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~799 .lut_mask = "ff00";
defparam \mem|data~799 .operation_mode = "normal";
defparam \mem|data~799 .output_mode = "reg_only";
defparam \mem|data~799 .register_cascade_mode = "off";
defparam \mem|data~799 .sum_lutc_input = "datac";
defparam \mem|data~799 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N2
maxv_lcell \mem|data~775 (
// Equation(s):
// \mem|data~775_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1747_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1747_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~775_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~775 .lut_mask = "0000";
defparam \mem|data~775 .operation_mode = "normal";
defparam \mem|data~775 .output_mode = "reg_only";
defparam \mem|data~775 .register_cascade_mode = "off";
defparam \mem|data~775 .sum_lutc_input = "datac";
defparam \mem|data~775 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N7
maxv_lcell \mem|data~791 (
// Equation(s):
// \mem|data~1633  = (\b~combout [1] & ((\b~combout [0]) # ((C1L801Q)))) # (!\b~combout [1] & (!\b~combout [0] & ((\mem|data~775_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~775_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1746_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1633 ),
	.regout(\mem|data~791_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~791 .lut_mask = "b9a8";
defparam \mem|data~791 .operation_mode = "normal";
defparam \mem|data~791 .output_mode = "comb_only";
defparam \mem|data~791 .register_cascade_mode = "off";
defparam \mem|data~791 .sum_lutc_input = "qfbk";
defparam \mem|data~791 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxv_lcell \mem|data~783 (
// Equation(s):
// \mem|data~1634  = (\b~combout [0] & ((\mem|data~1633  & (\mem|data~799_regout )) # (!\mem|data~1633  & ((C1L793Q))))) # (!\b~combout [0] & (((\mem|data~1633 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~799_regout ),
	.datab(\b~combout [0]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1633 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1745_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1634 ),
	.regout(\mem|data~783_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~783 .lut_mask = "bbc0";
defparam \mem|data~783 .operation_mode = "normal";
defparam \mem|data~783 .output_mode = "comb_only";
defparam \mem|data~783 .register_cascade_mode = "off";
defparam \mem|data~783 .sum_lutc_input = "qfbk";
defparam \mem|data~783 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxv_lcell \mem|data~1635 (
// Equation(s):
// \mem|data~1635_combout  = (\b~combout [2] & (\b~combout [3])) # (!\b~combout [2] & ((\b~combout [3] & (\mem|data~1632 )) # (!\b~combout [3] & ((\mem|data~1634 )))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\mem|data~1632 ),
	.datad(\mem|data~1634 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1635_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1635 .lut_mask = "d9c8";
defparam \mem|data~1635 .operation_mode = "normal";
defparam \mem|data~1635 .output_mode = "comb_only";
defparam \mem|data~1635 .register_cascade_mode = "off";
defparam \mem|data~1635 .sum_lutc_input = "datac";
defparam \mem|data~1635 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N5
maxv_lcell \mem|data~895 (
// Equation(s):
// \mem|data~895_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1752_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1752_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~895_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~895 .lut_mask = "0000";
defparam \mem|data~895 .operation_mode = "normal";
defparam \mem|data~895 .output_mode = "reg_only";
defparam \mem|data~895 .register_cascade_mode = "off";
defparam \mem|data~895 .sum_lutc_input = "datac";
defparam \mem|data~895 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N0
maxv_lcell \mem|data~871 (
// Equation(s):
// \mem|data~871_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1751_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1751_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~871_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~871 .lut_mask = "0000";
defparam \mem|data~871 .operation_mode = "normal";
defparam \mem|data~871 .output_mode = "reg_only";
defparam \mem|data~871 .register_cascade_mode = "off";
defparam \mem|data~871 .sum_lutc_input = "datac";
defparam \mem|data~871 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N8
maxv_lcell \mem|data~879 (
// Equation(s):
// \mem|data~1636  = (\b~combout [0] & ((\b~combout [1]) # ((C1L889Q)))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~871_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~871_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1750_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1636 ),
	.regout(\mem|data~879_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~879 .lut_mask = "b9a8";
defparam \mem|data~879 .operation_mode = "normal";
defparam \mem|data~879 .output_mode = "comb_only";
defparam \mem|data~879 .register_cascade_mode = "off";
defparam \mem|data~879 .sum_lutc_input = "qfbk";
defparam \mem|data~879 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N9
maxv_lcell \mem|data~887 (
// Equation(s):
// \mem|data~1637  = (\b~combout [1] & ((\mem|data~1636  & (\mem|data~895_regout )) # (!\mem|data~1636  & ((C1L897Q))))) # (!\b~combout [1] & (((\mem|data~1636 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [1]),
	.datab(\mem|data~895_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1636 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1749_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1637 ),
	.regout(\mem|data~887_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~887 .lut_mask = "dda0";
defparam \mem|data~887 .operation_mode = "normal";
defparam \mem|data~887 .output_mode = "comb_only";
defparam \mem|data~887 .register_cascade_mode = "off";
defparam \mem|data~887 .sum_lutc_input = "qfbk";
defparam \mem|data~887 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxv_lcell \mem|data~1638 (
// Equation(s):
// \mem|data~1638_combout  = (\b~combout [2] & ((\mem|data~1635_combout  & ((\mem|data~1637 ))) # (!\mem|data~1635_combout  & (\mem|data~1630 )))) # (!\b~combout [2] & (((\mem|data~1635_combout ))))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\mem|data~1630 ),
	.datac(\mem|data~1635_combout ),
	.datad(\mem|data~1637 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1638_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1638 .lut_mask = "f858";
defparam \mem|data~1638 .operation_mode = "normal";
defparam \mem|data~1638 .output_mode = "comb_only";
defparam \mem|data~1638 .register_cascade_mode = "off";
defparam \mem|data~1638 .sum_lutc_input = "datac";
defparam \mem|data~1638 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxv_lcell \mem|data~1649 (
// Equation(s):
// \mem|data~1649_combout  = (\b~combout [5] & ((\b~combout [4]) # ((\mem|data~1638_combout )))) # (!\b~combout [5] & (!\b~combout [4] & (\mem|data~1648_combout )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(\mem|data~1648_combout ),
	.datad(\mem|data~1638_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1649_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1649 .lut_mask = "ba98";
defparam \mem|data~1649 .operation_mode = "normal";
defparam \mem|data~1649 .output_mode = "comb_only";
defparam \mem|data~1649 .register_cascade_mode = "off";
defparam \mem|data~1649 .sum_lutc_input = "datac";
defparam \mem|data~1649 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \mem|data~767 (
// Equation(s):
// \mem|data~767_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1736_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1736_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~767_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~767 .lut_mask = "0000";
defparam \mem|data~767 .operation_mode = "normal";
defparam \mem|data~767 .output_mode = "reg_only";
defparam \mem|data~767 .register_cascade_mode = "off";
defparam \mem|data~767 .sum_lutc_input = "datac";
defparam \mem|data~767 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \mem|data~671 (
// Equation(s):
// \mem|data~671_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1734_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1734_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~671_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~671 .lut_mask = "0000";
defparam \mem|data~671 .operation_mode = "normal";
defparam \mem|data~671 .output_mode = "reg_only";
defparam \mem|data~671 .register_cascade_mode = "off";
defparam \mem|data~671 .sum_lutc_input = "datac";
defparam \mem|data~671 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \mem|data~703 (
// Equation(s):
// \mem|data~1626  = (\b~combout [2] & ((\b~combout [3]) # ((C1L713Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~671_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~671_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1732_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1626 ),
	.regout(\mem|data~703_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~703 .lut_mask = "b9a8";
defparam \mem|data~703 .operation_mode = "normal";
defparam \mem|data~703 .output_mode = "comb_only";
defparam \mem|data~703 .register_cascade_mode = "off";
defparam \mem|data~703 .sum_lutc_input = "qfbk";
defparam \mem|data~703 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \mem|data~735 (
// Equation(s):
// \mem|data~1627  = (\b~combout [3] & ((\mem|data~1626  & (\mem|data~767_regout )) # (!\mem|data~1626  & ((C1L745Q))))) # (!\b~combout [3] & (((\mem|data~1626 ))))

	.clk(\clk~combout ),
	.dataa(\mem|data~767_regout ),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1626 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1730_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1627 ),
	.regout(\mem|data~735_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~735 .lut_mask = "bbc0";
defparam \mem|data~735 .operation_mode = "normal";
defparam \mem|data~735 .output_mode = "comb_only";
defparam \mem|data~735 .register_cascade_mode = "off";
defparam \mem|data~735 .sum_lutc_input = "qfbk";
defparam \mem|data~735 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N3
maxv_lcell \mem|data~759 (
// Equation(s):
// \mem|data~759_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1712_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1712_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~759_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~759 .lut_mask = "ff00";
defparam \mem|data~759 .operation_mode = "normal";
defparam \mem|data~759 .output_mode = "reg_only";
defparam \mem|data~759 .register_cascade_mode = "off";
defparam \mem|data~759 .sum_lutc_input = "datac";
defparam \mem|data~759 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N6
maxv_lcell \mem|data~727 (
// Equation(s):
// \mem|data~1619  = (\b~combout [3] & ((\b~combout [2]) # ((C1L737Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~663_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~663_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1708_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1619 ),
	.regout(\mem|data~727_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~727 .lut_mask = "b9a8";
defparam \mem|data~727 .operation_mode = "normal";
defparam \mem|data~727 .output_mode = "comb_only";
defparam \mem|data~727 .register_cascade_mode = "off";
defparam \mem|data~727 .sum_lutc_input = "qfbk";
defparam \mem|data~727 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N7
maxv_lcell \mem|data~695 (
// Equation(s):
// \mem|data~1620  = (\b~combout [2] & ((\mem|data~1619  & (\mem|data~759_regout )) # (!\mem|data~1619  & ((C1L705Q))))) # (!\b~combout [2] & (((\mem|data~1619 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~759_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1619 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1706_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1620 ),
	.regout(\mem|data~695_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~695 .lut_mask = "dda0";
defparam \mem|data~695 .operation_mode = "normal";
defparam \mem|data~695 .output_mode = "comb_only";
defparam \mem|data~695 .register_cascade_mode = "off";
defparam \mem|data~695 .sum_lutc_input = "qfbk";
defparam \mem|data~695 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxv_lcell \mem|data~751 (
// Equation(s):
// \mem|data~751_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1720_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1720_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~751_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~751 .lut_mask = "0000";
defparam \mem|data~751 .operation_mode = "normal";
defparam \mem|data~751 .output_mode = "reg_only";
defparam \mem|data~751 .register_cascade_mode = "off";
defparam \mem|data~751 .sum_lutc_input = "datac";
defparam \mem|data~751 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \mem|data~655 (
// Equation(s):
// \mem|data~655_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \mem|data~1718_combout , \alu|Mux0~8 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Mux0~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1718_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~655_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~655 .lut_mask = "0000";
defparam \mem|data~655 .operation_mode = "normal";
defparam \mem|data~655 .output_mode = "reg_only";
defparam \mem|data~655 .register_cascade_mode = "off";
defparam \mem|data~655 .sum_lutc_input = "datac";
defparam \mem|data~655 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \mem|data~687 (
// Equation(s):
// \mem|data~1621  = (\b~combout [2] & ((\b~combout [3]) # ((C1L697Q)))) # (!\b~combout [2] & (!\b~combout [3] & ((\mem|data~655_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\b~combout [3]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~655_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1716_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1621 ),
	.regout(\mem|data~687_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~687 .lut_mask = "b9a8";
defparam \mem|data~687 .operation_mode = "normal";
defparam \mem|data~687 .output_mode = "comb_only";
defparam \mem|data~687 .register_cascade_mode = "off";
defparam \mem|data~687 .sum_lutc_input = "qfbk";
defparam \mem|data~687 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \mem|data~719 (
// Equation(s):
// \mem|data~1622  = (\b~combout [3] & ((\mem|data~1621  & (\mem|data~751_regout )) # (!\mem|data~1621  & ((C1L729Q))))) # (!\b~combout [3] & (((\mem|data~1621 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\mem|data~751_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1621 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1714_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1622 ),
	.regout(\mem|data~719_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~719 .lut_mask = "dda0";
defparam \mem|data~719 .operation_mode = "normal";
defparam \mem|data~719 .output_mode = "comb_only";
defparam \mem|data~719 .register_cascade_mode = "off";
defparam \mem|data~719 .sum_lutc_input = "qfbk";
defparam \mem|data~719 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxv_lcell \mem|data~743 (
// Equation(s):
// \mem|data~743_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1728_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1728_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~743_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~743 .lut_mask = "ff00";
defparam \mem|data~743 .operation_mode = "normal";
defparam \mem|data~743 .output_mode = "reg_only";
defparam \mem|data~743 .register_cascade_mode = "off";
defparam \mem|data~743 .sum_lutc_input = "datac";
defparam \mem|data~743 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxv_lcell \mem|data~647 (
// Equation(s):
// \mem|data~647_regout  = DFFEAS((((\alu|Mux0~8 ))), GLOBAL(\clk~combout ), VCC, , \mem|data~1726_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|Mux0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|data~1726_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|data~647_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~647 .lut_mask = "ff00";
defparam \mem|data~647 .operation_mode = "normal";
defparam \mem|data~647 .output_mode = "reg_only";
defparam \mem|data~647 .register_cascade_mode = "off";
defparam \mem|data~647 .sum_lutc_input = "datac";
defparam \mem|data~647 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxv_lcell \mem|data~711 (
// Equation(s):
// \mem|data~1623  = (\b~combout [3] & ((\b~combout [2]) # ((C1L721Q)))) # (!\b~combout [3] & (!\b~combout [2] & ((\mem|data~647_regout ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~647_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1724_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1623 ),
	.regout(\mem|data~711_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~711 .lut_mask = "b9a8";
defparam \mem|data~711 .operation_mode = "normal";
defparam \mem|data~711 .output_mode = "comb_only";
defparam \mem|data~711 .register_cascade_mode = "off";
defparam \mem|data~711 .sum_lutc_input = "qfbk";
defparam \mem|data~711 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxv_lcell \mem|data~679 (
// Equation(s):
// \mem|data~1624  = (\b~combout [2] & ((\mem|data~1623  & (\mem|data~743_regout )) # (!\mem|data~1623  & ((C1L689Q))))) # (!\b~combout [2] & (((\mem|data~1623 ))))

	.clk(\clk~combout ),
	.dataa(\b~combout [2]),
	.datab(\mem|data~743_regout ),
	.datac(\alu|Mux0~8 ),
	.datad(\mem|data~1623 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|data~1722_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1624 ),
	.regout(\mem|data~679_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~679 .lut_mask = "dda0";
defparam \mem|data~679 .operation_mode = "normal";
defparam \mem|data~679 .output_mode = "comb_only";
defparam \mem|data~679 .register_cascade_mode = "off";
defparam \mem|data~679 .sum_lutc_input = "qfbk";
defparam \mem|data~679 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \mem|data~1625 (
// Equation(s):
// \mem|data~1625_combout  = (\b~combout [0] & ((\b~combout [1]) # ((\mem|data~1622 )))) # (!\b~combout [0] & (!\b~combout [1] & ((\mem|data~1624 ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\mem|data~1622 ),
	.datad(\mem|data~1624 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1625_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1625 .lut_mask = "b9a8";
defparam \mem|data~1625 .operation_mode = "normal";
defparam \mem|data~1625 .output_mode = "comb_only";
defparam \mem|data~1625 .register_cascade_mode = "off";
defparam \mem|data~1625 .sum_lutc_input = "datac";
defparam \mem|data~1625 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \mem|data~1628 (
// Equation(s):
// \mem|data~1628_combout  = (\b~combout [1] & ((\mem|data~1625_combout  & (\mem|data~1627 )) # (!\mem|data~1625_combout  & ((\mem|data~1620 ))))) # (!\b~combout [1] & (((\mem|data~1625_combout ))))

	.clk(gnd),
	.dataa(\mem|data~1627 ),
	.datab(\b~combout [1]),
	.datac(\mem|data~1620 ),
	.datad(\mem|data~1625_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1628_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1628 .lut_mask = "bbc0";
defparam \mem|data~1628 .operation_mode = "normal";
defparam \mem|data~1628 .output_mode = "comb_only";
defparam \mem|data~1628 .register_cascade_mode = "off";
defparam \mem|data~1628 .sum_lutc_input = "datac";
defparam \mem|data~1628 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxv_lcell \mem|data~1660 (
// Equation(s):
// \mem|data~1660_combout  = (\b~combout [4] & ((\mem|data~1649_combout  & (\mem|data~1659_combout )) # (!\mem|data~1649_combout  & ((\mem|data~1628_combout ))))) # (!\b~combout [4] & (((\mem|data~1649_combout ))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\mem|data~1659_combout ),
	.datac(\mem|data~1649_combout ),
	.datad(\mem|data~1628_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem|data~1660_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|data~1660 .lut_mask = "dad0";
defparam \mem|data~1660 .operation_mode = "normal";
defparam \mem|data~1660 .output_mode = "comb_only";
defparam \mem|data~1660 .register_cascade_mode = "off";
defparam \mem|data~1660 .sum_lutc_input = "datac";
defparam \mem|data~1660 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxv_lcell \mem|dataOut[7] (
// Equation(s):
// \mem|dataOut [7] = DFFEAS(((\b~combout [6] & ((\mem|data~1660_combout ))) # (!\b~combout [6] & (\mem|data~1702_combout ))), GLOBAL(\clk~combout ), VCC, , !\en~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\mem|data~1702_combout ),
	.datad(\mem|data~1660_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mem|dataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem|dataOut[7] .lut_mask = "fc30";
defparam \mem|dataOut[7] .operation_mode = "normal";
defparam \mem|dataOut[7] .output_mode = "reg_only";
defparam \mem|dataOut[7] .register_cascade_mode = "off";
defparam \mem|dataOut[7] .sum_lutc_input = "datac";
defparam \mem|dataOut[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N5
maxv_lcell \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (((!\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6  & !\alu|Mux6~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 ),
	.datad(\alu|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = "000f";
defparam \alu|Equal0~0 .operation_mode = "normal";
defparam \alu|Equal0~0 .output_mode = "comb_only";
defparam \alu|Equal0~0 .register_cascade_mode = "off";
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
defparam \alu|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N1
maxv_lcell \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (\alu|Equal0~0_combout  & (!\alu|Mux3~3  & (!\alu|Mux4~3  & !\alu|Mux5~3 )))

	.clk(gnd),
	.dataa(\alu|Equal0~0_combout ),
	.datab(\alu|Mux3~3 ),
	.datac(\alu|Mux4~3 ),
	.datad(\alu|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Equal0~1 .lut_mask = "0002";
defparam \alu|Equal0~1 .operation_mode = "normal";
defparam \alu|Equal0~1 .output_mode = "comb_only";
defparam \alu|Equal0~1 .register_cascade_mode = "off";
defparam \alu|Equal0~1 .sum_lutc_input = "datac";
defparam \alu|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N4
maxv_lcell \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = (!\alu|Mux0~8  & (!\alu|Mux1~3  & (!\alu|Mux2~3  & \alu|Equal0~1_combout )))

	.clk(gnd),
	.dataa(\alu|Mux0~8 ),
	.datab(\alu|Mux1~3 ),
	.datac(\alu|Mux2~3 ),
	.datad(\alu|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Equal0~2 .lut_mask = "0100";
defparam \alu|Equal0~2 .operation_mode = "normal";
defparam \alu|Equal0~2 .output_mode = "comb_only";
defparam \alu|Equal0~2 .register_cascade_mode = "off";
defparam \alu|Equal0~2 .sum_lutc_input = "datac";
defparam \alu|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[0]~I (
	.datain(\mem|dataOut [0]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[0]));
// synopsys translate_off
defparam \dataOut[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[1]~I (
	.datain(\mem|dataOut [1]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[1]));
// synopsys translate_off
defparam \dataOut[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[2]~I (
	.datain(\mem|dataOut [2]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[2]));
// synopsys translate_off
defparam \dataOut[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[3]~I (
	.datain(\mem|dataOut [3]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[3]));
// synopsys translate_off
defparam \dataOut[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[4]~I (
	.datain(\mem|dataOut [4]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[4]));
// synopsys translate_off
defparam \dataOut[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[5]~I (
	.datain(\mem|dataOut [5]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[5]));
// synopsys translate_off
defparam \dataOut[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[6]~I (
	.datain(\mem|dataOut [6]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[6]));
// synopsys translate_off
defparam \dataOut[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dataOut[7]~I (
	.datain(\mem|dataOut [7]),
	.oe(vcc),
	.combout(),
	.padio(dataOut[7]));
// synopsys translate_off
defparam \dataOut[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \zeroFlag~I (
	.datain(\alu|Equal0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(zeroFlag));
// synopsys translate_off
defparam \zeroFlag~I .operation_mode = "output";
// synopsys translate_on

endmodule
