#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sun Mar  4 23:34:23 2018
# Process ID: 9112
# Current directory: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14416 C:\Users\avach\Documents\GitHub\CmpE125\Lab4\adder_CLA\adder_CLA.xpr
# Log file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/vivado.log
# Journal file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bcgni/adder_CLA' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'adder_CLA.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/adder_fpga.v w ]
add_files C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/adder_fpga.v
update_compile_order -fileset sources_1
close [ open C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/clk_gen.v w ]
add_files C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/clk_gen.v
update_compile_order -fileset sources_1
close [ open C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/led_mux.v w ]
add_files C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/led_mux.v
close [ open C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/bcd_to_7seg.v w ]
add_files C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/sources_1/new/bcd_to_7seg.v
update_compile_order -fileset sources_1
file mkdir C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/constrs_1
file mkdir C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/constrs_1/new
close [ open C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/constrs_1/new/adder_cla.xdc w ]
add_files -fileset constrs_1 C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.srcs/constrs_1/new/adder_cla.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  5 01:19:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1/runme.log
[Mon Mar  5 01:19:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4.1
  **** Build date : Jan 30 2018-15:49:02
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  5 01:23:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBECA
ERROR: [Labtools 27-2312] Device xc7a100t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EBECA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBECA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EBECA
set_property top adder_fpga [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  5 01:28:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1/runme.log
[Mon Mar  5 01:28:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A6EBECA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A6EBECA" may be locked by another hw_server.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  5 01:29:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1/runme.log
[Mon Mar  5 01:29:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A6EBECA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A6EBECA" may be locked by another hw_server.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  5 01:30:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1/runme.log
[Mon Mar  5 01:30:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBECA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
