git clone --depth 1 --no-tags https://github.com/ZacharyManzali/CMPEN417.git f:/verilog_sva_gh_scraper/data/full_repos/601727436
git clone --depth 1 --no-tags https://github.com/Ipouyall/ComputerAidedDigitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/601747503
git clone --depth 1 --no-tags https://github.com/saiki-69420/Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/601775392
git clone --depth 1 --no-tags https://github.com/chuncheyang1130/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/600099296
git clone --depth 1 --no-tags https://github.com/vahe-tech/arty_sv_sampler.git f:/verilog_sva_gh_scraper/data/full_repos/598756542
git clone --depth 1 --no-tags https://github.com/omar1405/parameterized-sqrt.git f:/verilog_sva_gh_scraper/data/full_repos/602843759
git clone --depth 1 --no-tags https://github.com/Shibmalya/Shibmalya_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/598041545
git clone --depth 1 --no-tags https://github.com/LiamSkirrow/synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/597590938
git clone --depth 1 --no-tags https://github.com/gsamtz/CS4341-Project.git f:/verilog_sva_gh_scraper/data/full_repos/598317702
git clone --depth 1 --no-tags https://github.com/mng2/slowwormUSB.git f:/verilog_sva_gh_scraper/data/full_repos/597632709
git clone --depth 1 --no-tags https://github.com/AneesaTayyab/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/598967938
git clone --depth 1 --no-tags https://github.com/bojkovic00/PS-2-keyboard-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/598730567
git clone --depth 1 --no-tags https://github.com/Abdulrahmansoliman/ATM--based-bank-system.git f:/verilog_sva_gh_scraper/data/full_repos/600443244
git clone --depth 1 --no-tags https://github.com/tabrown3/snes-cart-top-level.git f:/verilog_sva_gh_scraper/data/full_repos/600509212
git clone --depth 1 --no-tags https://github.com/alighanbari2002/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/600576101
git clone --depth 1 --no-tags https://github.com/William-Qu/ELEC-374.git f:/verilog_sva_gh_scraper/data/full_repos/600515914
git clone --depth 1 --no-tags https://github.com/MHussainR/FPGA-Health-Monitor.git f:/verilog_sva_gh_scraper/data/full_repos/597319417
git clone --depth 1 --no-tags https://github.com/SaiRajat2303/HDL-Bits-Challenges.git f:/verilog_sva_gh_scraper/data/full_repos/600198385
git clone --depth 1 --no-tags https://github.com/Jeevanthiruchittampalam/Verilog-Proj-374.git f:/verilog_sva_gh_scraper/data/full_repos/600230667
git clone --depth 1 --no-tags https://github.com/Niranjan-GopaL/ECE-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/601317085
git clone --depth 1 --no-tags https://github.com/Johanns123/Projetos-simples-com-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/604179118
git clone --depth 1 --no-tags https://github.com/Johanns123/Alarm_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/604183417
git clone --depth 1 --no-tags https://github.com/ksyuk/HackComputer-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/599557393
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/AMBA-Assignments-.git f:/verilog_sva_gh_scraper/data/full_repos/599701444
git clone --depth 1 --no-tags https://github.com/akashdevuni/BASIC-RISC_SPM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/602154179
git clone --depth 1 --no-tags https://github.com/ccontemplator/LED_flash_HLS.git f:/verilog_sva_gh_scraper/data/full_repos/602170412
git clone --depth 1 --no-tags https://github.com/Panzer-6/LSI_lab_BoundFlasher.git f:/verilog_sva_gh_scraper/data/full_repos/602363765
git clone --depth 1 --no-tags https://github.com/samuelpriyadarshan/Gray_code_counter.git f:/verilog_sva_gh_scraper/data/full_repos/603183855
git clone --depth 1 --no-tags https://github.com/AmeyKhobragade09/AHB5-AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/603323717
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/Inference_engine_for_digit_recognition.git f:/verilog_sva_gh_scraper/data/full_repos/604267917
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab03-DatapathControlUnit.git f:/verilog_sva_gh_scraper/data/full_repos/601819112
git clone --depth 1 --no-tags https://github.com/rubdelima/MIPS_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/603814062
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CAD-CA2-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/598666256
git clone --depth 1 --no-tags https://github.com/ljames25/Hexadecimal-Stopwatch-in-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/604090005
git clone --depth 1 --no-tags https://github.com/trieut415/Multimodal-Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/603542126
git clone --depth 1 --no-tags https://github.com/PhillipDo/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/603604081
git clone --depth 1 --no-tags https://github.com/KaiLindholm/SISC_project.git f:/verilog_sva_gh_scraper/data/full_repos/604208611
git clone --depth 1 --no-tags https://github.com/Nima-MJ/3InputPriorityEncoder.git f:/verilog_sva_gh_scraper/data/full_repos/597827555
git clone --depth 1 --no-tags https://github.com/LinF-PDX/TRON-3TB4-Winter-2023.git f:/verilog_sva_gh_scraper/data/full_repos/598334781
git clone --depth 1 --no-tags https://github.com/bnupwk/repo.git f:/verilog_sva_gh_scraper/data/full_repos/598193265
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-trupti1408.git f:/verilog_sva_gh_scraper/data/full_repos/598109740
git clone --depth 1 --no-tags https://github.com/Olivwallace/ARQ_I.git f:/verilog_sva_gh_scraper/data/full_repos/597576265
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/600061149
git clone --depth 1 --no-tags https://github.com/Soumya2754/VSD-HDP.git f:/verilog_sva_gh_scraper/data/full_repos/600751766
git clone --depth 1 --no-tags https://github.com/mohamedmakram1/ATM_Machine_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/599227352
git clone --depth 1 --no-tags https://github.com/wu1564/DigitalSystemLab.git f:/verilog_sva_gh_scraper/data/full_repos/599055895
git clone --depth 1 --no-tags https://github.com/Ouldouz-Neysari/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/600211086
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/fixedpt-iterative-complex-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/600317298
git clone --depth 1 --no-tags https://github.com/HUANsic/16bit_RISC_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/601099004
git clone --depth 1 --no-tags https://github.com/PCH73/Lab01-HammingCode.git f:/verilog_sva_gh_scraper/data/full_repos/602920924
git clone --depth 1 --no-tags https://github.com/Karim-Mohamed20/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/602147476
git clone --depth 1 --no-tags https://github.com/yyyenn/NYCU-2022-FALL-ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/602193932
git clone --depth 1 --no-tags https://github.com/wierzba100/Verilog-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/603391177
git clone --depth 1 --no-tags https://github.com/William0908/Base_Band-IC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/603390169
git clone --depth 1 --no-tags https://github.com/mestvnvo/FPGA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/598813510
git clone --depth 1 --no-tags https://github.com/ccontemplator/AES128_Verilog-Under-maintenance-.git f:/verilog_sva_gh_scraper/data/full_repos/602044212
git clone --depth 1 --no-tags https://github.com/YeisonRP/University.git f:/verilog_sva_gh_scraper/data/full_repos/599382926
git clone --depth 1 --no-tags https://github.com/riyagupta23/day1--johnson_counter.git f:/verilog_sva_gh_scraper/data/full_repos/599483075
git clone --depth 1 --no-tags https://github.com/EdgedSquirrels/111-1-CA.git f:/verilog_sva_gh_scraper/data/full_repos/599907590
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_1553_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/601209449
git clone --depth 1 --no-tags https://github.com/skygreat/demo_mpw_project.git f:/verilog_sva_gh_scraper/data/full_repos/602553159
git clone --depth 1 --no-tags https://github.com/yassmin267/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/602612057
git clone --depth 1 --no-tags https://github.com/RezaKhoshzaban/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/599130813
git clone --depth 1 --no-tags https://github.com/babiribeiro/UFSCar-EnFi-LD.git f:/verilog_sva_gh_scraper/data/full_repos/601392607
git clone --depth 1 --no-tags https://github.com/aravindar888/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602204120
git clone --depth 1 --no-tags https://github.com/daraghmehomar/traffic-light-controler.git f:/verilog_sva_gh_scraper/data/full_repos/597933652
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/598206488
git clone --depth 1 --no-tags https://github.com/waleedhesham446/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/597532625
git clone --depth 1 --no-tags https://github.com/TreshanAyesh/PegasusCore-riscV-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/597800310
git clone --depth 1 --no-tags https://github.com/soheilshahrouz/G7_Network_Attached_Encryption_Accelerators.git f:/verilog_sva_gh_scraper/data/full_repos/598349974
git clone --depth 1 --no-tags https://github.com/rah1236/VerilogI2CResponder.git f:/verilog_sva_gh_scraper/data/full_repos/597946589
git clone --depth 1 --no-tags https://github.com/aniket-2017/verilog-gate-to-processors.git f:/verilog_sva_gh_scraper/data/full_repos/597947083
git clone --depth 1 --no-tags https://github.com/xiaotianbc/sipeed-tang-nano-9K-projects.git f:/verilog_sva_gh_scraper/data/full_repos/603432871
git clone --depth 1 --no-tags https://github.com/sina-tb/Computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/603109969
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SPI_With_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/604364109
git clone --depth 1 --no-tags https://github.com/ccontemplator/HMAC-SHA1_Verilog-Under_maintenance-.git f:/verilog_sva_gh_scraper/data/full_repos/602072776
git clone --depth 1 --no-tags https://github.com/ccontemplator/I2C_EEPROM_Verilog-Under-maintenance-.git f:/verilog_sva_gh_scraper/data/full_repos/602046997
git clone --depth 1 --no-tags https://github.com/abegumnur/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/604338150
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/final-project---ECE333-controller-ADXL362.git f:/verilog_sva_gh_scraper/data/full_repos/603549184
git clone --depth 1 --no-tags https://github.com/SinsIsHere/washing-machine-controller.git f:/verilog_sva_gh_scraper/data/full_repos/600365420
git clone --depth 1 --no-tags https://github.com/MohabAmged/Siemens-EDA-Fv-Diploma-Formal-Track-.git f:/verilog_sva_gh_scraper/data/full_repos/599066476
git clone --depth 1 --no-tags https://github.com/Ironsuper1/Open-Silicon-Project.git f:/verilog_sva_gh_scraper/data/full_repos/598920107
git clone --depth 1 --no-tags https://github.com/skygreat/demo_pm1.git f:/verilog_sva_gh_scraper/data/full_repos/603330418
git clone --depth 1 --no-tags https://github.com/wierzba100/SystemVerilog-Intel.git f:/verilog_sva_gh_scraper/data/full_repos/603393022
git clone --depth 1 --no-tags https://github.com/sicajc/string_maching_engine.git f:/verilog_sva_gh_scraper/data/full_repos/602880378
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog-codes-for-System-Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/603518206
git clone --depth 1 --no-tags https://github.com/497672776/myRSA2.git f:/verilog_sva_gh_scraper/data/full_repos/597604188
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/Digital-Logic-Laboratory-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/598706471
git clone --depth 1 --no-tags https://github.com/jyotiraditya98/16bitcpu_jyoti.git f:/verilog_sva_gh_scraper/data/full_repos/598570188
git clone --depth 1 --no-tags https://github.com/Sreekeshr/Sample_ALU_4_bit.git f:/verilog_sva_gh_scraper/data/full_repos/598983798
git clone --depth 1 --no-tags https://github.com/Iman9mo/logic-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/599775498
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/8-Point_DIT_FFT_Module.git f:/verilog_sva_gh_scraper/data/full_repos/599561641
git clone --depth 1 --no-tags https://github.com/FatemehNaeinian/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/601629479
git clone --depth 1 --no-tags https://github.com/FatemehNaeinian/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/601621967
git clone --depth 1 --no-tags https://github.com/akashdevuni/UART_RTL_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/602155664
git clone --depth 1 --no-tags https://github.com/NoahHanks/aes.git f:/verilog_sva_gh_scraper/data/full_repos/598197030
git clone --depth 1 --no-tags https://github.com/GabrielViniciusss/FSM-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/601407430
git clone --depth 1 --no-tags https://github.com/meeeeet/Password-Protected-locker-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/601292423
git clone --depth 1 --no-tags https://github.com/Rach1t/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/597336547
git clone --depth 1 --no-tags https://github.com/AarthikhaR/Verilog_Prgms.git f:/verilog_sva_gh_scraper/data/full_repos/597350867
