FW_REG_READ,VAR_0
FW_REG_WRITE,VAR_1
GEN11_MCR_SLICE,FUNC_0
GEN11_MCR_SLICE_MASK,VAR_2
GEN11_MCR_SUBSLICE,FUNC_1
GEN11_MCR_SUBSLICE_MASK,VAR_3
GEN8_MCR_SELECTOR,VAR_4
GEN8_MCR_SLICE,FUNC_2
GEN8_MCR_SLICE_MASK,VAR_5
GEN8_MCR_SUBSLICE,FUNC_3
GEN8_MCR_SUBSLICE_MASK,VAR_6
INTEL_GEN,FUNC_4
intel_uncore_forcewake_for_reg,FUNC_5
intel_uncore_forcewake_get__locked,FUNC_6
intel_uncore_forcewake_put__locked,FUNC_7
intel_uncore_read_fw,FUNC_8
intel_uncore_write_fw,FUNC_9
spin_lock_irq,FUNC_10
spin_unlock_irq,FUNC_11
read_subslice_reg,FUNC_12
engine,VAR_7
slice,VAR_8
subslice,VAR_9
reg,VAR_10
i915,VAR_11
uncore,VAR_12
mcr_mask,VAR_13
mcr_ss,VAR_14
mcr,VAR_15
old_mcr,VAR_16
val,VAR_17
fw_domains,VAR_18
