
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000bd80  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000c1f0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000e264  20000008  6000c1f8  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000025c  2000e26c  6001a45c  0002626c  2**2
                  ALLOC
  5 .comment      00000306  00000000  00000000  0002626c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000980  00000000  00000000  00026572  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000197d  00000000  00000000  00026ef2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000ddeb  00000000  00000000  0002886f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001bdf  00000000  00000000  0003665a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000592d  00000000  00000000  00038239  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002b68  00000000  00000000  0003db68  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004c3e  00000000  00000000  000406d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003bef  00000000  00000000  0004530e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000760a1  00000000  00000000  00048efd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000bef9e  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000900  00000000  00000000  000befc3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
}

//only call if sound will not be played again for a long time
//this function is somewhat unnecessary. but i thought it should
//be included for completeness.
void speaker_kill () {
   0:	20010000 	.word	0x20010000
	ACE_disable_sdd(SDD0_OUT);
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
	}

	void LCD_eraseBlock(x1, y1, x2, y2)
	{
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x05};
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
		uint8_t message3[] = {x1};
  14:	0000030f 	.word	0x0000030f
		uint8_t message4[] = {y1};
  18:	00000311 	.word	0x00000311
	...
		//changes the back light intensity, range is 0-100.
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x02};
		uint8_t message3[] = {duty};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
  2c:	00000313 	.word	0x00000313
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	000023b5 	.word	0x000023b5
  6c:	000023e1 	.word	0x000023e1
        state->C_Left,
        state->C_Right,
        state->X_axis,
        state->Y_axis
    );
}
  70:	00002f31 	.word	0x00002f31
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		// @TODO: need to set delay(10); not sure how to
	}
  74:	00002f5d 	.word	0x00002f5d
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
  78:	00000337 	.word	0x00000337
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
  7c:	00000339 	.word	0x00000339
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );

        }
    }
}
  80:	0000033b 	.word	0x0000033b
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
  84:	0000033d 	.word	0x0000033d
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    if(rx_overflow)
    {
         recover_from_rx_overflow(this_spi);
  88:	0000033f 	.word	0x0000033f
    /* Keep a copy of the slave tx frame value. */
    this_spi->slave_tx_frame = frame_value;
    
    /* Disable automatic fill of the TX FIFO with zeroes.*/
    this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
    this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
  8c:	00000341 	.word	0x00000341
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
  90:	00001bb9 	.word	0x00001bb9
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
  94:	00000345 	.word	0x00000345
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
  98:	00000347 	.word	0x00000347
     *
     * IMPORTANT: Note this must be done before writing to the TX_DATA register
     * as it seems that doing these in the opposite order causes the receive
     * and transmit interrupts to be disabled.
     */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
  9c:	00000349 	.word	0x00000349
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
    this_spi->slave_tx_idx = 0u;
  a0:	0000034b 	.word	0x0000034b
	...
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
  c4:	00000351 	.word	0x00000351
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);

    /* Recover from receive overflow if needs be */
    if(0u != (this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK))
    {
         recover_from_rx_overflow(this_spi);
  c8:	00000353 	.word	0x00000353
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
  cc:	00000355 	.word	0x00000355

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    {
        volatile uint32_t dummy;
        dummy = this_spi->hw_reg->RX_DATA;
  d0:	00000357 	.word	0x00000357
    /* Load frame into Tx data register. */
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;

   /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;
  d4:	00000359 	.word	0x00000359
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
}
  d8:	0000035b 	.word	0x0000035b
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
  dc:	0000035d 	.word	0x0000035d
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
            GPIO->GPIO_OUT = outputs_state;
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
            config |= OUTPUT_BUFFER_ENABLE_MASK;
            *(g_config_reg_lut[gpio_idx]) = config;
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
            break;
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
            *(g_config_reg_lut[gpio_idx]) = config;
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
            break;
 118:	0000037b 	.word	0x0000037b
        default:
            ASSERT(0);
            break;
        }
    }
}
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
        ++tx_idx;
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
        ++transit;
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 140:	0000038f 	.word	0x0000038f
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
    else
    {
        if(tx_idx < transfer_size)
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
            ++tx_idx;
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
            ++transit;
 15c:	0000039d 	.word	0x0000039d
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 164:	000003a1 	.word	0x000003a1
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
 178:	000003ab 	.word	0x000003ab
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
            if(transfer_idx >= cmd_byte_size)
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
            {
                if(rx_idx < rd_byte_size)
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	00003745 	.word	0x00003745
 21c:	0000376d 	.word	0x0000376d
                    }
                }
            }
        }
    }
}
 220:	00003795 	.word	0x00003795
 224:	000037bd 	.word	0x000037bd
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	000037e5 	.word	0x000037e5
 22c:	0000380d 	.word	0x0000380d
 230:	00003835 	.word	0x00003835
}
 234:	0000385d 	.word	0x0000385d
 238:	00003885 	.word	0x00003885
 23c:	000038ad 	.word	0x000038ad
 240:	000038d5 	.word	0x000038d5
 244:	000038fd 	.word	0x000038fd
 248:	00003925 	.word	0x00003925
 24c:	0000394d 	.word	0x0000394d
 250:	00003975 	.word	0x00003975
 254:	0000399d 	.word	0x0000399d
 258:	000039c5 	.word	0x000039c5
 25c:	000039ed 	.word	0x000039ed
 260:	00003a15 	.word	0x00003a15
 264:	00003a3d 	.word	0x00003a3d
 268:	00003a65 	.word	0x00003a65
 26c:	00003a8d 	.word	0x00003a8d
 270:	00003ab5 	.word	0x00003ab5
 274:	00003add 	.word	0x00003add
 278:	00003b05 	.word	0x00003b05
 27c:	00003b2d 	.word	0x00003b2d
 280:	00003b55 	.word	0x00003b55
 284:	00003b7d 	.word	0x00003b7d
 288:	00003ba5 	.word	0x00003ba5
 28c:	00003bcd 	.word	0x00003bcd
 290:	00003bf5 	.word	0x00003bf5
 294:	00003c1d 	.word	0x00003c1d

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	000032f1 	.word	0x000032f1
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000c1f8 	.word	0x6000c1f8
 454:	20000008 	.word	0x20000008
 458:	2000e26c 	.word	0x2000e26c
 45c:	00000000 	.word	0x00000000
 460:	2000e26c 	.word	0x2000e26c
 464:	2000e4c8 	.word	0x2000e4c8
 468:	00004915 	.word	0x00004915
 46c:	00000eed 	.word	0x00000eed

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f24e 236c 	movw	r3, #57964	; 0xe26c
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
     4a0:	b508      	push	{r3, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     4a2:	f64a 3098 	movw	r0, #43928	; 0xab98
     4a6:	f2c0 0002 	movt	r0, #2
     4aa:	f001 f8b5 	bl	1618 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
     4ae:	f240 1254 	movw	r2, #340	; 0x154
     4b2:	f2c4 0205 	movt	r2, #16389	; 0x4005
     4b6:	6813      	ldr	r3, [r2, #0]
     4b8:	2b00      	cmp	r3, #0
     4ba:	d1fc      	bne.n	4b6 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     4bc:	f64e 0048 	movw	r0, #59464	; 0xe848
     4c0:	f2c0 0001 	movt	r0, #1
     4c4:	f001 f8a8 	bl	1618 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
     4c8:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     4cc:	f001 fb14 	bl	1af8 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     4d0:	f644 10f0 	movw	r0, #18928	; 0x49f0
     4d4:	f2c0 0002 	movt	r0, #2
     4d8:	f001 f89e 	bl	1618 <set_y_servo_analog_pw>
}
     4dc:	bd08      	pop	{r3, pc}
     4de:	bf00      	nop

000004e0 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
     4e0:	b510      	push	{r4, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
     4e2:	7803      	ldrb	r3, [r0, #0]
     4e4:	f013 0420 	ands.w	r4, r3, #32
     4e8:	d00c      	beq.n	504 <do_servos_manual+0x24>
     4ea:	780a      	ldrb	r2, [r1, #0]
     4ec:	f002 0220 	and.w	r2, r2, #32
     4f0:	b2d2      	uxtb	r2, r2
     4f2:	b93a      	cbnz	r2, 504 <do_servos_manual+0x24>
        servo_do(Y_SET_FORWARD);
     4f4:	f240 1248 	movw	r2, #328	; 0x148
     4f8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     4fc:	f04f 0400 	mov.w	r4, #0
     500:	6014      	str	r4, [r2, #0]
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    // Digital Pitch control
    if (n64_pressed(Down)) {
     502:	e022      	b.n	54a <do_servos_manual+0x6a>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     504:	f003 0210 	and.w	r2, r3, #16
     508:	b2d2      	uxtb	r2, r2
     50a:	b162      	cbz	r2, 526 <do_servos_manual+0x46>
     50c:	780a      	ldrb	r2, [r1, #0]
     50e:	f002 0210 	and.w	r2, r2, #16
     512:	b2d2      	uxtb	r2, r2
     514:	b962      	cbnz	r2, 530 <do_servos_manual+0x50>
        servo_do(Y_SET_REVERSE);
     516:	f240 124c 	movw	r2, #332	; 0x14c
     51a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     51e:	f04f 0400 	mov.w	r4, #0
     522:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     524:	e011      	b.n	54a <do_servos_manual+0x6a>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     526:	780a      	ldrb	r2, [r1, #0]
     528:	f002 0210 	and.w	r2, r2, #16
     52c:	b2d2      	uxtb	r2, r2
     52e:	b92a      	cbnz	r2, 53c <do_servos_manual+0x5c>
     530:	b95c      	cbnz	r4, 54a <do_servos_manual+0x6a>
     532:	780a      	ldrb	r2, [r1, #0]
     534:	f002 0220 	and.w	r2, r2, #32
     538:	b2d2      	uxtb	r2, r2
     53a:	b132      	cbz	r2, 54a <do_servos_manual+0x6a>
        servo_do(Y_SET_NEUTRAL);
     53c:	f240 1244 	movw	r2, #324	; 0x144
     540:	f2c4 0205 	movt	r2, #16389	; 0x4005
     544:	f04f 0400 	mov.w	r4, #0
     548:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     54a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     54e:	d00c      	beq.n	56a <do_servos_manual+0x8a>
     550:	780c      	ldrb	r4, [r1, #0]
     552:	f004 0440 	and.w	r4, r4, #64	; 0x40
     556:	b2e4      	uxtb	r4, r4
     558:	b93c      	cbnz	r4, 56a <do_servos_manual+0x8a>
        servo_do(X_SET_FORWARD);
     55a:	f240 1308 	movw	r3, #264	; 0x108
     55e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     562:	f04f 0200 	mov.w	r2, #0
     566:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     568:	e022      	b.n	5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     56a:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     56e:	d00c      	beq.n	58a <do_servos_manual+0xaa>
     570:	780c      	ldrb	r4, [r1, #0]
     572:	f004 0480 	and.w	r4, r4, #128	; 0x80
     576:	b2e4      	uxtb	r4, r4
     578:	b93c      	cbnz	r4, 58a <do_servos_manual+0xaa>
        servo_do(X_SET_REVERSE);
     57a:	f240 130c 	movw	r3, #268	; 0x10c
     57e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     582:	f04f 0200 	mov.w	r2, #0
     586:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     588:	e012      	b.n	5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
     58a:	b922      	cbnz	r2, 596 <do_servos_manual+0xb6>
     58c:	780a      	ldrb	r2, [r1, #0]
     58e:	f002 0240 	and.w	r2, r2, #64	; 0x40
     592:	b2d2      	uxtb	r2, r2
     594:	b92a      	cbnz	r2, 5a2 <do_servos_manual+0xc2>
     596:	b95b      	cbnz	r3, 5b0 <do_servos_manual+0xd0>
     598:	780b      	ldrb	r3, [r1, #0]
     59a:	f003 0380 	and.w	r3, r3, #128	; 0x80
     59e:	b2db      	uxtb	r3, r3
     5a0:	b133      	cbz	r3, 5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_NEUTRAL);
     5a2:	f240 1304 	movw	r3, #260	; 0x104
     5a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5aa:	f04f 0200 	mov.w	r2, #0
     5ae:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
     5b0:	f990 2002 	ldrsb.w	r2, [r0, #2]
     5b4:	f991 3002 	ldrsb.w	r3, [r1, #2]
     5b8:	429a      	cmp	r2, r3
     5ba:	d105      	bne.n	5c8 <do_servos_manual+0xe8>
    	state->Y_axis != last_state->Y_axis ) {
     5bc:	f990 2003 	ldrsb.w	r2, [r0, #3]
     5c0:	f991 3003 	ldrsb.w	r3, [r1, #3]
     5c4:	429a      	cmp	r2, r3
     5c6:	d00c      	beq.n	5e2 <do_servos_manual+0x102>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
     5c8:	f24e 2470 	movw	r4, #57968	; 0xe270
     5cc:	f2c2 0400 	movt	r4, #8192	; 0x2000
     5d0:	4621      	mov	r1, r4
     5d2:	f001 f801 	bl	15d8 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
     5d6:	6820      	ldr	r0, [r4, #0]
     5d8:	f001 f80c 	bl	15f4 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     5dc:	6860      	ldr	r0, [r4, #4]
     5de:	f001 f81b 	bl	1618 <set_y_servo_analog_pw>
     5e2:	bd10      	pop	{r4, pc}

000005e4 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
     5e4:	b570      	push	{r4, r5, r6, lr}
     5e6:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
     5e8:	f64b 30b4 	movw	r0, #48052	; 0xbbb4
     5ec:	f2c0 0000 	movt	r0, #0
     5f0:	4621      	mov	r1, r4
     5f2:	f004 fdcf 	bl	5194 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
     5f6:	f3c4 0540 	ubfx	r5, r4, #1, #1
     5fa:	f3c4 0680 	ubfx	r6, r4, #2, #1
     5fe:	f004 0401 	and.w	r4, r4, #1
     602:	f64b 30c8 	movw	r0, #48072	; 0xbbc8
     606:	f2c0 0000 	movt	r0, #0
     60a:	4621      	mov	r1, r4
     60c:	462a      	mov	r2, r5
     60e:	4633      	mov	r3, r6
     610:	f004 fdc0 	bl	5194 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
     614:	f04f 0004 	mov.w	r0, #4
     618:	4621      	mov	r1, r4
     61a:	f002 fd27 	bl	306c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
     61e:	f04f 0005 	mov.w	r0, #5
     622:	4629      	mov	r1, r5
     624:	f002 fd22 	bl	306c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     628:	f04f 0006 	mov.w	r0, #6
     62c:	4631      	mov	r1, r6
     62e:	f002 fd1d 	bl	306c <MSS_GPIO_set_output>
}
     632:	bd70      	pop	{r4, r5, r6, pc}

00000634 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
     634:	b538      	push	{r3, r4, r5, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(A)) {
     636:	7803      	ldrb	r3, [r0, #0]
     638:	f013 0f01 	tst.w	r3, #1
     63c:	d079      	beq.n	732 <do_manual_reload+0xfe>
     63e:	780b      	ldrb	r3, [r1, #0]
     640:	f013 0f01 	tst.w	r3, #1
     644:	d175      	bne.n	732 <do_manual_reload+0xfe>

		if (in_reload_position) {
     646:	f24e 2394 	movw	r3, #58004	; 0xe294
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	781b      	ldrb	r3, [r3, #0]
     650:	b36b      	cbz	r3, 6ae <do_manual_reload+0x7a>
			lcd_state.chamber_status = CHAMBER_LOADED;
     652:	f24e 237c 	movw	r3, #57980	; 0xe27c
     656:	f2c2 0300 	movt	r3, #8192	; 0x2000
     65a:	f04f 0201 	mov.w	r2, #1
     65e:	715a      	strb	r2, [r3, #5]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     660:	f64e 0448 	movw	r4, #59464	; 0xe848
     664:	f2c0 0401 	movt	r4, #1
     668:	4620      	mov	r0, r4
     66a:	f000 ffd5 	bl	1618 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
     66e:	4620      	mov	r0, r4
     670:	f000 ffc0 	bl	15f4 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
     674:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     678:	f001 fa3e 	bl	1af8 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
     67c:	f240 1344 	movw	r3, #324	; 0x144
     680:	f2c4 0305 	movt	r3, #16389	; 0x4005
     684:	f04f 0400 	mov.w	r4, #0
     688:	601c      	str	r4, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
     68a:	f04f 006e 	mov.w	r0, #110	; 0x6e
     68e:	f001 fa33 	bl	1af8 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
     692:	f240 1304 	movw	r3, #260	; 0x104
     696:	f2c4 0305 	movt	r3, #16389	; 0x4005
     69a:	601c      	str	r4, [r3, #0]
			in_reload_position = 0;
     69c:	f24e 2394 	movw	r3, #58004	; 0xe294
     6a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a4:	701c      	strb	r4, [r3, #0]
			lights_set(LIGHTS_IDLE);
     6a6:	4620      	mov	r0, r4
     6a8:	f7ff ff9c 	bl	5e4 <lights_set>
     6ac:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			in_reload_position = 1;
     6ae:	f24e 2394 	movw	r3, #58004	; 0xe294
     6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b6:	f04f 0201 	mov.w	r2, #1
     6ba:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
     6bc:	f04f 0004 	mov.w	r0, #4
     6c0:	f7ff ff90 	bl	5e4 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
     6c4:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
     6c8:	f2c0 0002 	movt	r0, #2
     6cc:	f000 ff92 	bl	15f4 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     6d0:	f64a 3098 	movw	r0, #43928	; 0xab98
     6d4:	f2c0 0002 	movt	r0, #2
     6d8:	f000 ff9e 	bl	1618 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     6dc:	f240 1254 	movw	r2, #340	; 0x154
     6e0:	f2c4 0205 	movt	r2, #16389	; 0x4005
     6e4:	f240 1110 	movw	r1, #272	; 0x110
     6e8:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     6ec:	f240 1444 	movw	r4, #324	; 0x144
     6f0:	f2c4 0405 	movt	r4, #16389	; 0x4005
     6f4:	f04f 0000 	mov.w	r0, #0
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     6f8:	f240 1504 	movw	r5, #260	; 0x104
     6fc:	f2c4 0505 	movt	r5, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     700:	e005      	b.n	70e <do_manual_reload+0xda>
				if (!servo_r(READ_LOWER_STOP)) {
     702:	6813      	ldr	r3, [r2, #0]
     704:	b903      	cbnz	r3, 708 <do_manual_reload+0xd4>
					servo_do(Y_SET_NEUTRAL);
     706:	6020      	str	r0, [r4, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
     708:	680b      	ldr	r3, [r1, #0]
     70a:	b903      	cbnz	r3, 70e <do_manual_reload+0xda>
					servo_do(X_SET_NEUTRAL);
     70c:	6028      	str	r0, [r5, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     70e:	6813      	ldr	r3, [r2, #0]
     710:	2b00      	cmp	r3, #0
     712:	d1f6      	bne.n	702 <do_manual_reload+0xce>
     714:	680b      	ldr	r3, [r1, #0]
     716:	2b00      	cmp	r3, #0
     718:	d1f3      	bne.n	702 <do_manual_reload+0xce>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     71a:	f240 1304 	movw	r3, #260	; 0x104
     71e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     722:	f04f 0200 	mov.w	r2, #0
     726:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
     728:	f240 1344 	movw	r3, #324	; 0x144
     72c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     730:	601a      	str	r2, [r3, #0]
     732:	bd38      	pop	{r3, r4, r5, pc}

00000734 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     734:	b538      	push	{r3, r4, r5, lr}
     736:	4604      	mov	r4, r0
     738:	460d      	mov	r5, r1
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     73a:	f24e 2384 	movw	r3, #57988	; 0xe284
     73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     742:	781b      	ldrb	r3, [r3, #0]
     744:	b9cb      	cbnz	r3, 77a <do_ready_live_fire+0x46>
     746:	7803      	ldrb	r3, [r0, #0]
     748:	f003 0308 	and.w	r3, r3, #8
     74c:	b2db      	uxtb	r3, r3
     74e:	bb6b      	cbnz	r3, 7ac <do_ready_live_fire+0x78>
     750:	780b      	ldrb	r3, [r1, #0]
     752:	f003 0308 	and.w	r3, r3, #8
     756:	b2db      	uxtb	r3, r3
     758:	b343      	cbz	r3, 7ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
     75a:	f24e 2384 	movw	r3, #57988	; 0xe284
     75e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     762:	f04f 0001 	mov.w	r0, #1
     766:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
     768:	f7ff ff3c 	bl	5e4 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     76c:	f64b 30e4 	movw	r0, #48100	; 0xbbe4
     770:	f2c0 0000 	movt	r0, #0
     774:	f004 fd7c 	bl	5270 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     778:	e018      	b.n	7ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
     77a:	7803      	ldrb	r3, [r0, #0]
     77c:	f003 0308 	and.w	r3, r3, #8
     780:	b2db      	uxtb	r3, r3
     782:	b99b      	cbnz	r3, 7ac <do_ready_live_fire+0x78>
     784:	780b      	ldrb	r3, [r1, #0]
     786:	f003 0308 	and.w	r3, r3, #8
     78a:	b2db      	uxtb	r3, r3
     78c:	b173      	cbz	r3, 7ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 0;
     78e:	f24e 2384 	movw	r3, #57988	; 0xe284
     792:	f2c2 0300 	movt	r3, #8192	; 0x2000
     796:	f04f 0000 	mov.w	r0, #0
     79a:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_IDLE);
     79c:	f7ff ff22 	bl	5e4 <lights_set>
		printf("Live-fire disabled.\r\n");
     7a0:	f64b 4008 	movw	r0, #48136	; 0xbc08
     7a4:	f2c0 0000 	movt	r0, #0
     7a8:	f004 fd62 	bl	5270 <puts>
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
     7ac:	7863      	ldrb	r3, [r4, #1]
     7ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
     7b2:	b2db      	uxtb	r3, r3
     7b4:	b1cb      	cbz	r3, 7ea <do_ready_live_fire+0xb6>
     7b6:	786b      	ldrb	r3, [r5, #1]
     7b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     7bc:	b2db      	uxtb	r3, r3
     7be:	b9a3      	cbnz	r3, 7ea <do_ready_live_fire+0xb6>
		if (REPEATED_FIRING_MODE) {
     7c0:	f24e 2395 	movw	r3, #58005	; 0xe295
     7c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7c8:	781b      	ldrb	r3, [r3, #0]
     7ca:	b13b      	cbz	r3, 7dc <do_ready_live_fire+0xa8>
			REPEATED_FIRING_MODE = 0;
     7cc:	f24e 2395 	movw	r3, #58005	; 0xe295
     7d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7d4:	f04f 0200 	mov.w	r2, #0
     7d8:	701a      	strb	r2, [r3, #0]
     7da:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			REPEATED_FIRING_MODE = 1;
     7dc:	f24e 2395 	movw	r3, #58005	; 0xe295
     7e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e4:	f04f 0201 	mov.w	r2, #1
     7e8:	701a      	strb	r2, [r3, #0]
     7ea:	bd38      	pop	{r3, r4, r5, pc}

000007ec <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
     7ec:	b508      	push	{r3, lr}

    MSS_GPIO_init();
     7ee:	f002 fbe9 	bl	2fc4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
     7f2:	f04f 0004 	mov.w	r0, #4
     7f6:	f04f 0105 	mov.w	r1, #5
     7fa:	f002 fc19 	bl	3030 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
     7fe:	f04f 0005 	mov.w	r0, #5
     802:	4601      	mov	r1, r0
     804:	f002 fc14 	bl	3030 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
     808:	f04f 0006 	mov.w	r0, #6
     80c:	f04f 0105 	mov.w	r1, #5
     810:	f002 fc0e 	bl	3030 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
     814:	f04f 0004 	mov.w	r0, #4
     818:	f04f 0100 	mov.w	r1, #0
     81c:	f002 fc26 	bl	306c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
     820:	f04f 0005 	mov.w	r0, #5
     824:	f04f 0100 	mov.w	r1, #0
     828:	f002 fc20 	bl	306c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     82c:	f04f 0006 	mov.w	r0, #6
     830:	f04f 0100 	mov.w	r1, #0
     834:	f002 fc1a 	bl	306c <MSS_GPIO_set_output>

}
     838:	bd08      	pop	{r3, pc}
     83a:	bf00      	nop

0000083c <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
     83c:	b510      	push	{r4, lr}
     83e:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
     840:	f04f 0001 	mov.w	r0, #1
     844:	4601      	mov	r1, r0
     846:	f002 fc11 	bl	306c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
     84a:	4620      	mov	r0, r4
     84c:	f001 f954 	bl	1af8 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
     850:	f04f 0001 	mov.w	r0, #1
     854:	f04f 0100 	mov.w	r1, #0
     858:	f002 fc08 	bl	306c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     85c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     860:	f001 f94a 	bl	1af8 <use_me_carefully_ms_delay_timer>
}
     864:	bd10      	pop	{r4, pc}
     866:	bf00      	nop

00000868 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
     868:	b508      	push	{r3, lr}
	if ( ! g_live_fire_enabled) {
     86a:	f24e 2384 	movw	r3, #57988	; 0xe284
     86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     872:	781b      	ldrb	r3, [r3, #0]
     874:	b933      	cbnz	r3, 884 <_fire_dart+0x1c>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     876:	f64b 4020 	movw	r0, #48160	; 0xbc20
     87a:	f2c0 0000 	movt	r0, #0
     87e:	f004 fcf7 	bl	5270 <puts>
		return;
     882:	bd08      	pop	{r3, pc}
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     884:	f24e 237c 	movw	r3, #57980	; 0xe27c
     888:	f2c2 0300 	movt	r3, #8192	; 0x2000
     88c:	f04f 0200 	mov.w	r2, #0
     890:	715a      	strb	r2, [r3, #5]
	disp_update((void*)&g_disp_update_argument);
     892:	f24e 3058 	movw	r0, #58200	; 0xe358
     896:	f2c2 0000 	movt	r0, #8192	; 0x2000
     89a:	f000 ff7f 	bl	179c <disp_update>
	start_hardware_timer();
     89e:	f001 f89f 	bl	19e0 <start_hardware_timer>

	lights_set(LIGHTS_FIRING);
     8a2:	f04f 0003 	mov.w	r0, #3
     8a6:	f7ff fe9d 	bl	5e4 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
     8aa:	f04f 0064 	mov.w	r0, #100	; 0x64
     8ae:	f7ff ffc5 	bl	83c <trigger_solenoid_activate>
    _reload_motion();
     8b2:	f7ff fdf5 	bl	4a0 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
     8b6:	f24e 2395 	movw	r3, #58005	; 0xe295
     8ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8be:	781b      	ldrb	r3, [r3, #0]
     8c0:	b97b      	cbnz	r3, 8e2 <_fire_dart+0x7a>
    	g_live_fire_enabled = 0;
     8c2:	f24e 2384 	movw	r3, #57988	; 0xe284
     8c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ca:	f04f 0000 	mov.w	r0, #0
     8ce:	7018      	strb	r0, [r3, #0]
    	lights_set(LIGHTS_IDLE);
     8d0:	f7ff fe88 	bl	5e4 <lights_set>
    	printf("Live-fire disabled.\r\n");
     8d4:	f64b 4008 	movw	r0, #48136	; 0xbc08
     8d8:	f2c0 0000 	movt	r0, #0
     8dc:	f004 fcc8 	bl	5270 <puts>
     8e0:	bd08      	pop	{r3, pc}
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     8e2:	f04f 0001 	mov.w	r0, #1
     8e6:	f7ff fe7d 	bl	5e4 <lights_set>
     8ea:	bd08      	pop	{r3, pc}

000008ec <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
     8ec:	b508      	push	{r3, lr}
    MSS_GPIO_init();
     8ee:	f002 fb69 	bl	2fc4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     8f2:	f04f 0001 	mov.w	r0, #1
     8f6:	f04f 0105 	mov.w	r1, #5
     8fa:	f002 fb99 	bl	3030 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     8fe:	f04f 0001 	mov.w	r0, #1
     902:	f04f 0100 	mov.w	r1, #0
     906:	f002 fbb1 	bl	306c <MSS_GPIO_set_output>
}
     90a:	bd08      	pop	{r3, pc}

0000090c <speaker_play>:
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
}

//*NOTE* Blocking function
void speaker_play(enum sound_type sound) {
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
     90e:	b083      	sub	sp, #12
	volatile uint32_t i = 0;
     910:	f04f 0300 	mov.w	r3, #0
     914:	9301      	str	r3, [sp, #4]
	volatile uint32_t wait = 0;
     916:	9300      	str	r3, [sp, #0]
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
     918:	bb30      	cbnz	r0, 968 <speaker_play+0x5c>
		while (i < 14668) {
     91a:	9a01      	ldr	r2, [sp, #4]
     91c:	f643 134b 	movw	r3, #14667	; 0x394b
     920:	429a      	cmp	r2, r3
     922:	f200 80dd 	bhi.w	ae0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     926:	f244 1604 	movw	r6, #16644	; 0x4104
     92a:	f2c2 0600 	movt	r6, #8192	; 0x2000
     92e:	f04f 0500 	mov.w	r5, #0
			for (wait = 0; wait < 340; ++wait) {}
     932:	f240 1453 	movw	r4, #339	; 0x153
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     936:	461f      	mov	r7, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     938:	9b01      	ldr	r3, [sp, #4]
     93a:	4628      	mov	r0, r5
     93c:	5cf1      	ldrb	r1, [r6, r3]
     93e:	f002 fcb1 	bl	32a4 <ACE_set_sdd_value>
			for (wait = 0; wait < 340; ++wait) {}
     942:	9500      	str	r5, [sp, #0]
     944:	9b00      	ldr	r3, [sp, #0]
     946:	42a3      	cmp	r3, r4
     948:	d806      	bhi.n	958 <speaker_play+0x4c>
     94a:	9b00      	ldr	r3, [sp, #0]
     94c:	f103 0301 	add.w	r3, r3, #1
     950:	9300      	str	r3, [sp, #0]
     952:	9b00      	ldr	r3, [sp, #0]
     954:	42a3      	cmp	r3, r4
     956:	d9f8      	bls.n	94a <speaker_play+0x3e>
			i++;
     958:	9b01      	ldr	r3, [sp, #4]
     95a:	f103 0301 	add.w	r3, r3, #1
     95e:	9301      	str	r3, [sp, #4]
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     960:	9b01      	ldr	r3, [sp, #4]
     962:	42bb      	cmp	r3, r7
     964:	d9e8      	bls.n	938 <speaker_play+0x2c>
     966:	e0bb      	b.n	ae0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
     968:	2801      	cmp	r0, #1
     96a:	d126      	bne.n	9ba <speaker_play+0xae>
		while (i < 14100) {
     96c:	9a01      	ldr	r2, [sp, #4]
     96e:	f243 7313 	movw	r3, #14099	; 0x3713
     972:	429a      	cmp	r2, r3
     974:	f200 80b4 	bhi.w	ae0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     978:	f647 2554 	movw	r5, #31316	; 0x7a54
     97c:	f2c2 0500 	movt	r5, #8192	; 0x2000
     980:	f04f 0400 	mov.w	r4, #0
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     984:	461e      	mov	r6, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     986:	9b01      	ldr	r3, [sp, #4]
     988:	4620      	mov	r0, r4
     98a:	5ce9      	ldrb	r1, [r5, r3]
     98c:	f002 fc8a 	bl	32a4 <ACE_set_sdd_value>
			for (wait = 0; wait < 375; ++wait) {}
     990:	9400      	str	r4, [sp, #0]
     992:	9b00      	ldr	r3, [sp, #0]
     994:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     998:	d807      	bhi.n	9aa <speaker_play+0x9e>
     99a:	9b00      	ldr	r3, [sp, #0]
     99c:	f103 0301 	add.w	r3, r3, #1
     9a0:	9300      	str	r3, [sp, #0]
     9a2:	9b00      	ldr	r3, [sp, #0]
     9a4:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     9a8:	d9f7      	bls.n	99a <speaker_play+0x8e>
			i++;
     9aa:	9b01      	ldr	r3, [sp, #4]
     9ac:	f103 0301 	add.w	r3, r3, #1
     9b0:	9301      	str	r3, [sp, #4]
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     9b2:	9b01      	ldr	r3, [sp, #4]
     9b4:	42b3      	cmp	r3, r6
     9b6:	d9e6      	bls.n	986 <speaker_play+0x7a>
     9b8:	e092      	b.n	ae0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
			for (wait = 0; wait < 375; ++wait) {}
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
     9ba:	2802      	cmp	r0, #2
     9bc:	f040 8090 	bne.w	ae0 <speaker_play+0x1d4>
		if (man_sound_select == GOOD_SHOT) {
     9c0:	f647 2350 	movw	r3, #31312	; 0x7a50
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	781b      	ldrb	r3, [r3, #0]
     9ca:	2b01      	cmp	r3, #1
     9cc:	d12c      	bne.n	a28 <speaker_play+0x11c>
			while (i < 8605) {
     9ce:	9a01      	ldr	r2, [sp, #4]
     9d0:	f242 139c 	movw	r3, #8604	; 0x219c
     9d4:	429a      	cmp	r2, r3
     9d6:	d81f      	bhi.n	a18 <speaker_play+0x10c>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     9d8:	f240 060c 	movw	r6, #12
     9dc:	f2c2 0600 	movt	r6, #8192	; 0x2000
     9e0:	f04f 0500 	mov.w	r5, #0
				for (wait = 0; wait < 420; ++wait) {}
     9e4:	f240 14a3 	movw	r4, #419	; 0x1a3
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     9e8:	461f      	mov	r7, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     9ea:	9b01      	ldr	r3, [sp, #4]
     9ec:	4628      	mov	r0, r5
     9ee:	5cf1      	ldrb	r1, [r6, r3]
     9f0:	f002 fc58 	bl	32a4 <ACE_set_sdd_value>
				for (wait = 0; wait < 420; ++wait) {}
     9f4:	9500      	str	r5, [sp, #0]
     9f6:	9b00      	ldr	r3, [sp, #0]
     9f8:	42a3      	cmp	r3, r4
     9fa:	d806      	bhi.n	a0a <speaker_play+0xfe>
     9fc:	9b00      	ldr	r3, [sp, #0]
     9fe:	f103 0301 	add.w	r3, r3, #1
     a02:	9300      	str	r3, [sp, #0]
     a04:	9b00      	ldr	r3, [sp, #0]
     a06:	42a3      	cmp	r3, r4
     a08:	d9f8      	bls.n	9fc <speaker_play+0xf0>
				i++;
     a0a:	9b01      	ldr	r3, [sp, #4]
     a0c:	f103 0301 	add.w	r3, r3, #1
     a10:	9301      	str	r3, [sp, #4]
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     a12:	9b01      	ldr	r3, [sp, #4]
     a14:	42bb      	cmp	r3, r7
     a16:	d9e8      	bls.n	9ea <speaker_play+0xde>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
				i++;
			}
			man_sound_select = WELL_DONE;
     a18:	f647 2350 	movw	r3, #31312	; 0x7a50
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	f04f 0202 	mov.w	r2, #2
     a24:	701a      	strb	r2, [r3, #0]
     a26:	e05b      	b.n	ae0 <speaker_play+0x1d4>
		}
		else if (man_sound_select == WELL_DONE) {
     a28:	2b02      	cmp	r3, #2
     a2a:	d12c      	bne.n	a86 <speaker_play+0x17a>
			while (i < 8024) {
     a2c:	9a01      	ldr	r2, [sp, #4]
     a2e:	f641 7357 	movw	r3, #8023	; 0x1f57
     a32:	429a      	cmp	r2, r3
     a34:	d81f      	bhi.n	a76 <speaker_play+0x16a>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     a36:	f242 15ac 	movw	r5, #8620	; 0x21ac
     a3a:	f2c2 0500 	movt	r5, #8192	; 0x2000
     a3e:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     a42:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     a44:	9b01      	ldr	r3, [sp, #4]
     a46:	4620      	mov	r0, r4
     a48:	5ce9      	ldrb	r1, [r5, r3]
     a4a:	f002 fc2b 	bl	32a4 <ACE_set_sdd_value>
				for (wait = 0; wait < 621; ++wait) {}
     a4e:	9400      	str	r4, [sp, #0]
     a50:	9b00      	ldr	r3, [sp, #0]
     a52:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     a56:	d807      	bhi.n	a68 <speaker_play+0x15c>
     a58:	9b00      	ldr	r3, [sp, #0]
     a5a:	f103 0301 	add.w	r3, r3, #1
     a5e:	9300      	str	r3, [sp, #0]
     a60:	9b00      	ldr	r3, [sp, #0]
     a62:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     a66:	d9f7      	bls.n	a58 <speaker_play+0x14c>
				i++;
     a68:	9b01      	ldr	r3, [sp, #4]
     a6a:	f103 0301 	add.w	r3, r3, #1
     a6e:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     a70:	9b01      	ldr	r3, [sp, #4]
     a72:	42b3      	cmp	r3, r6
     a74:	d9e6      	bls.n	a44 <speaker_play+0x138>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
				for (wait = 0; wait < 621; ++wait) {}
				i++;
			}
			man_sound_select = PROVOKED;
     a76:	f647 2350 	movw	r3, #31312	; 0x7a50
     a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7e:	f04f 0200 	mov.w	r2, #0
     a82:	701a      	strb	r2, [r3, #0]
     a84:	e02c      	b.n	ae0 <speaker_play+0x1d4>
		}
		else if (man_sound_select == PROVOKED) {
     a86:	bb5b      	cbnz	r3, ae0 <speaker_play+0x1d4>
			while (i < 11216) {
     a88:	9a01      	ldr	r2, [sp, #4]
     a8a:	f642 33cf 	movw	r3, #11215	; 0x2bcf
     a8e:	429a      	cmp	r2, r3
     a90:	d81f      	bhi.n	ad2 <speaker_play+0x1c6>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     a92:	f24b 1568 	movw	r5, #45416	; 0xb168
     a96:	f2c2 0500 	movt	r5, #8192	; 0x2000
     a9a:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     a9e:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     aa0:	9b01      	ldr	r3, [sp, #4]
     aa2:	4620      	mov	r0, r4
     aa4:	5ce9      	ldrb	r1, [r5, r3]
     aa6:	f002 fbfd 	bl	32a4 <ACE_set_sdd_value>
				for (wait = 0; wait < 657; ++wait) {}
     aaa:	9400      	str	r4, [sp, #0]
     aac:	9b00      	ldr	r3, [sp, #0]
     aae:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     ab2:	d807      	bhi.n	ac4 <speaker_play+0x1b8>
     ab4:	9b00      	ldr	r3, [sp, #0]
     ab6:	f103 0301 	add.w	r3, r3, #1
     aba:	9300      	str	r3, [sp, #0]
     abc:	9b00      	ldr	r3, [sp, #0]
     abe:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     ac2:	d9f7      	bls.n	ab4 <speaker_play+0x1a8>
				i++;
     ac4:	9b01      	ldr	r3, [sp, #4]
     ac6:	f103 0301 	add.w	r3, r3, #1
     aca:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     acc:	9b01      	ldr	r3, [sp, #4]
     ace:	42b3      	cmp	r3, r6
     ad0:	d9e6      	bls.n	aa0 <speaker_play+0x194>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
				for (wait = 0; wait < 657; ++wait) {}
				i++;
			}
			man_sound_select = GOOD_SHOT;
     ad2:	f647 2350 	movw	r3, #31312	; 0x7a50
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	f04f 0201 	mov.w	r2, #1
     ade:	701a      	strb	r2, [r3, #0]
		}
	}
	ACE_set_sdd_value(SDD0_OUT,(uint32_t)(0));
     ae0:	f04f 0000 	mov.w	r0, #0
     ae4:	4601      	mov	r1, r0
     ae6:	f002 fbdd 	bl	32a4 <ACE_set_sdd_value>
}
     aea:	b003      	add	sp, #12
     aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
     aee:	bf00      	nop

00000af0 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     af4:	b08d      	sub	sp, #52	; 0x34
     af6:	4605      	mov	r5, r0
     af8:	460e      	mov	r6, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     afa:	f24e 2384 	movw	r3, #57988	; 0xe284
     afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b02:	781b      	ldrb	r3, [r3, #0]
     b04:	2b00      	cmp	r3, #0
     b06:	f000 81b2 	beq.w	e6e <do_automatic+0x37e>
     b0a:	7843      	ldrb	r3, [r0, #1]
     b0c:	f003 0308 	and.w	r3, r3, #8
     b10:	b2db      	uxtb	r3, r3
     b12:	2b00      	cmp	r3, #0
     b14:	f000 81ab 	beq.w	e6e <do_automatic+0x37e>
     b18:	784b      	ldrb	r3, [r1, #1]
     b1a:	f003 0308 	and.w	r3, r3, #8
     b1e:	b2db      	uxtb	r3, r3
     b20:	2b00      	cmp	r3, #0
     b22:	f040 81a4 	bne.w	e6e <do_automatic+0x37e>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
     b26:	f64b 4058 	movw	r0, #48216	; 0xbc58
     b2a:	f2c0 0000 	movt	r0, #0
     b2e:	f004 fb9f 	bl	5270 <puts>
    lights_set(LIGHTS_AUTO_MODE);
     b32:	f04f 0002 	mov.w	r0, #2
     b36:	f7ff fd55 	bl	5e4 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     b3a:	f240 1304 	movw	r3, #260	; 0x104
     b3e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b42:	f04f 0400 	mov.w	r4, #0
     b46:	601c      	str	r4, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
     b48:	f240 1344 	movw	r3, #324	; 0x144
     b4c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b50:	601c      	str	r4, [r3, #0]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
     b52:	f24e 237c 	movw	r3, #57980	; 0xe27c
     b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b5a:	719c      	strb	r4, [r3, #6]
    
    speaker_play(BEGIN_AUTO);
     b5c:	4620      	mov	r0, r4
     b5e:	f7ff fed5 	bl	90c <speaker_play>
     b62:	46a2      	mov	sl, r4
     b64:	9401      	str	r4, [sp, #4]
     b66:	9402      	str	r4, [sp, #8]
     b68:	f644 17f0 	movw	r7, #18928	; 0x49f0
     b6c:	f2c0 0702 	movt	r7, #2
     b70:	46b8      	mov	r8, r7
     b72:	f04f 0201 	mov.w	r2, #1
     b76:	9205      	str	r2, [sp, #20]
        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
        	lcd_state.target_pos = &trg;
        	lcd_last_state.target_pos = &lasttrg;
     b78:	f24e 2b90 	movw	fp, #58000	; 0xe290
     b7c:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     b80:	f240 1304 	movw	r3, #260	; 0x104
     b84:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b88:	9307      	str	r3, [sp, #28]
     b8a:	46a1      	mov	r9, r4
                servo_do(Y_SET_NEUTRAL);
     b8c:	f240 1344 	movw	r3, #324	; 0x144
     b90:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b94:	9308      	str	r3, [sp, #32]
     b96:	9406      	str	r4, [sp, #24]
     b98:	9409      	str	r4, [sp, #36]	; 0x24
    lcd_state.target_mode = MANUAL_MODE;
    
    speaker_play(BEGIN_AUTO);
    while (active) {

        if ( Pixy_get_target_location(&target) == -1 ) {
     b9a:	a80b      	add	r0, sp, #44	; 0x2c
     b9c:	f000 fcd2 	bl	1544 <Pixy_get_target_location>
     ba0:	f1b0 3fff 	cmp.w	r0, #4294967295
     ba4:	d114      	bne.n	bd0 <do_automatic+0xe0>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
     ba6:	f04f 0005 	mov.w	r0, #5
     baa:	f000 ffa5 	bl	1af8 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
     bae:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 20) {
     bb2:	f1ba 0f14 	cmp.w	sl, #20
     bb6:	f040 8109 	bne.w	dcc <do_automatic+0x2dc>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
     bba:	f644 14f0 	movw	r4, #18928	; 0x49f0
     bbe:	f2c0 0402 	movt	r4, #2
     bc2:	4620      	mov	r0, r4
     bc4:	f000 fd16 	bl	15f4 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     bc8:	4620      	mov	r0, r4
     bca:	f000 fd25 	bl	1618 <set_y_servo_analog_pw>
     bce:	e0fd      	b.n	dcc <do_automatic+0x2dc>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
     bd0:	f64b 4080 	movw	r0, #48256	; 0xbc80
     bd4:	f2c0 0000 	movt	r0, #0
     bd8:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	; 0x2c
     bdc:	f9bd 202e 	ldrsh.w	r2, [sp, #46]	; 0x2e
     be0:	f004 fad8 	bl	5194 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
     be4:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
     be8:	b21a      	sxth	r2, r3
     bea:	2aa3      	cmp	r2, #163	; 0xa3
     bec:	dc12      	bgt.n	c14 <do_automatic+0x124>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     bee:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
     bf2:	f645 5278 	movw	r2, #23928	; 0x5d78
     bf6:	f2c0 0202 	movt	r2, #2
     bfa:	f44f 70c8 	mov.w	r0, #400	; 0x190
     bfe:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     c02:	f64a 3c98 	movw	ip, #43928	; 0xab98
     c06:	f2c0 0c02 	movt	ip, #2
     c0a:	4562      	cmp	r2, ip
     c0c:	bf28      	it	cs
     c0e:	4662      	movcs	r2, ip
     c10:	9204      	str	r2, [sp, #16]
     c12:	e015      	b.n	c40 <do_automatic+0x150>
		    }
		    else if (target.x > PIXY_X_CENTER) {
     c14:	b21a      	sxth	r2, r3
     c16:	2aa4      	cmp	r2, #164	; 0xa4
     c18:	dd12      	ble.n	c40 <do_automatic+0x150>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     c1a:	4610      	mov	r0, r2
     c1c:	f64f 6170 	movw	r1, #65136	; 0xfe70
     c20:	f6cf 71ff 	movt	r1, #65535	; 0xffff
     c24:	f643 6278 	movw	r2, #15992	; 0x3e78
     c28:	f2c0 0203 	movt	r2, #3
     c2c:	fb01 2200 	mla	r2, r1, r0, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     c30:	f64e 0c48 	movw	ip, #59464	; 0xe848
     c34:	f2c0 0c01 	movt	ip, #1
     c38:	4562      	cmp	r2, ip
     c3a:	bf38      	it	cc
     c3c:	4662      	movcc	r2, ip
     c3e:	9204      	str	r2, [sp, #16]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     c40:	f1a3 0393 	sub.w	r3, r3, #147	; 0x93
     c44:	b29b      	uxth	r3, r3
     c46:	2b22      	cmp	r3, #34	; 0x22
     c48:	bf88      	it	hi
     c4a:	f8cd 9008 	strhi.w	r9, [sp, #8]
     c4e:	d80a      	bhi.n	c66 <do_automatic+0x176>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     c50:	9a02      	ldr	r2, [sp, #8]
     c52:	f102 0301 	add.w	r3, r2, #1
     c56:	b2db      	uxtb	r3, r3
     c58:	9302      	str	r3, [sp, #8]
		    	printf("X on target!\r\n");
     c5a:	f64b 4090 	movw	r0, #48272	; 0xbc90
     c5e:	f2c0 0000 	movt	r0, #0
     c62:	f004 fb05 	bl	5270 <puts>
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     c66:	4640      	mov	r0, r8
     c68:	f003 f92e 	bl	3ec8 <__aeabi_ui2d>
     c6c:	a383      	add	r3, pc, #524	; (adr r3, e7c <do_automatic+0x38c>)
     c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
     c72:	f003 f99f 	bl	3fb4 <__aeabi_dmul>
     c76:	f003 fbaf 	bl	43d8 <__aeabi_d2uiz>
     c7a:	4604      	mov	r4, r0
     c7c:	9804      	ldr	r0, [sp, #16]
     c7e:	f003 f923 	bl	3ec8 <__aeabi_ui2d>
     c82:	a380      	add	r3, pc, #512	; (adr r3, e84 <do_automatic+0x394>)
     c84:	e9d3 2300 	ldrd	r2, r3, [r3]
     c88:	f003 f994 	bl	3fb4 <__aeabi_dmul>
     c8c:	f003 fba4 	bl	43d8 <__aeabi_d2uiz>
     c90:	eb00 0804 	add.w	r8, r0, r4

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     c94:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
     c98:	b21a      	sxth	r2, r3
     c9a:	2a69      	cmp	r2, #105	; 0x69
     c9c:	dc11      	bgt.n	cc2 <do_automatic+0x1d2>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     c9e:	4611      	mov	r1, r2
     ca0:	f646 7230 	movw	r2, #28464	; 0x6f30
     ca4:	f2c0 0201 	movt	r2, #1
     ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     cac:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     cb0:	f64e 0c48 	movw	ip, #59464	; 0xe848
     cb4:	f2c0 0c01 	movt	ip, #1
     cb8:	4562      	cmp	r2, ip
     cba:	bf38      	it	cc
     cbc:	4662      	movcc	r2, ip
     cbe:	9203      	str	r2, [sp, #12]
     cc0:	e013      	b.n	cea <do_automatic+0x1fa>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
     cc2:	b21a      	sxth	r2, r3
     cc4:	2a6a      	cmp	r2, #106	; 0x6a
     cc6:	dd10      	ble.n	cea <do_automatic+0x1fa>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     cc8:	4611      	mov	r1, r2
     cca:	f648 6270 	movw	r2, #36464	; 0x8e70
     cce:	f2c0 0201 	movt	r2, #1
     cd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     cd6:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     cda:	f64a 3c98 	movw	ip, #43928	; 0xab98
     cde:	f2c0 0c02 	movt	ip, #2
     ce2:	4562      	cmp	r2, ip
     ce4:	bf28      	it	cs
     ce6:	4662      	movcs	r2, ip
     ce8:	9203      	str	r2, [sp, #12]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     cea:	f1a3 035b 	sub.w	r3, r3, #91	; 0x5b
     cee:	b29b      	uxth	r3, r3
     cf0:	2b1e      	cmp	r3, #30
     cf2:	bf88      	it	hi
     cf4:	f8cd 9004 	strhi.w	r9, [sp, #4]
     cf8:	d80a      	bhi.n	d10 <do_automatic+0x220>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
     cfa:	f64b 40a0 	movw	r0, #48288	; 0xbca0
     cfe:	f2c0 0000 	movt	r0, #0
     d02:	f004 fab5 	bl	5270 <puts>
		    	y_on_target++;
     d06:	9a01      	ldr	r2, [sp, #4]
     d08:	f102 0301 	add.w	r3, r2, #1
     d0c:	b2db      	uxtb	r3, r3
     d0e:	9301      	str	r3, [sp, #4]
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     d10:	4638      	mov	r0, r7
     d12:	f003 f8d9 	bl	3ec8 <__aeabi_ui2d>
     d16:	a359      	add	r3, pc, #356	; (adr r3, e7c <do_automatic+0x38c>)
     d18:	e9d3 2300 	ldrd	r2, r3, [r3]
     d1c:	f003 f94a 	bl	3fb4 <__aeabi_dmul>
     d20:	f003 fb5a 	bl	43d8 <__aeabi_d2uiz>
     d24:	4604      	mov	r4, r0
     d26:	9803      	ldr	r0, [sp, #12]
     d28:	f003 f8ce 	bl	3ec8 <__aeabi_ui2d>
     d2c:	a355      	add	r3, pc, #340	; (adr r3, e84 <do_automatic+0x394>)
     d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d32:	f003 f93f 	bl	3fb4 <__aeabi_dmul>
     d36:	f003 fb4f 	bl	43d8 <__aeabi_d2uiz>
     d3a:	eb00 0704 	add.w	r7, r0, r4

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     d3e:	4640      	mov	r0, r8
     d40:	f000 fc58 	bl	15f4 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
     d44:	4638      	mov	r0, r7
     d46:	f000 fc67 	bl	1618 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
     d4a:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
     d4e:	f000 fc7d 	bl	164c <disp_scale_x>
     d52:	f24e 2478 	movw	r4, #57976	; 0xe278
     d56:	f2c2 0400 	movt	r4, #8192	; 0x2000
     d5a:	7020      	strb	r0, [r4, #0]
        	trg.y = disp_scale_y(target.y);
     d5c:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
     d60:	f000 fc82 	bl	1668 <disp_scale_y>
     d64:	7060      	strb	r0, [r4, #1]
        	lcd_state.target_pos = &trg;
     d66:	f24e 237c 	movw	r3, #57980	; 0xe27c
     d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d6e:	601c      	str	r4, [r3, #0]
        	lcd_last_state.target_pos = &lasttrg;
     d70:	f24e 2388 	movw	r3, #57992	; 0xe288
     d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d78:	f8c3 b000 	str.w	fp, [r3]
        	disp_update((void*)&g_disp_update_argument);
     d7c:	f24e 3058 	movw	r0, #58200	; 0xe358
     d80:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d84:	f000 fd0a 	bl	179c <disp_update>
        	start_hardware_timer();
     d88:	f000 fe2a 	bl	19e0 <start_hardware_timer>
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
     d8c:	9a01      	ldr	r2, [sp, #4]
     d8e:	2a0a      	cmp	r2, #10
     d90:	bf94      	ite	ls
     d92:	2300      	movls	r3, #0
     d94:	2301      	movhi	r3, #1
     d96:	9a02      	ldr	r2, [sp, #8]
     d98:	2a0a      	cmp	r2, #10
     d9a:	bf94      	ite	ls
     d9c:	2300      	movls	r3, #0
     d9e:	f003 0301 	andhi.w	r3, r3, #1
     da2:	b90b      	cbnz	r3, da8 <do_automatic+0x2b8>
     da4:	46ca      	mov	sl, r9
     da6:	e011      	b.n	dcc <do_automatic+0x2dc>
        		printf("Target acquired, firing!\r\n");
     da8:	f64b 40b0 	movw	r0, #48304	; 0xbcb0
     dac:	f2c0 0000 	movt	r0, #0
     db0:	f004 fa5e 	bl	5270 <puts>
        		_fire_dart();
     db4:	f7ff fd58 	bl	868 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
     db8:	9b07      	ldr	r3, [sp, #28]
     dba:	f8c3 9000 	str.w	r9, [r3]
                servo_do(Y_SET_NEUTRAL);
     dbe:	9a08      	ldr	r2, [sp, #32]
     dc0:	f8c2 9000 	str.w	r9, [r2]
     dc4:	f8dd a018 	ldr.w	sl, [sp, #24]
     dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
     dca:	9305      	str	r3, [sp, #20]
        		active = 0;
        	}
        }
		lasttrg = trg;
     dcc:	f24e 2378 	movw	r3, #57976	; 0xe278
     dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd4:	681b      	ldr	r3, [r3, #0]
     dd6:	f8ab 3000 	strh.w	r3, [fp]
     dda:	ea4f 4313 	mov.w	r3, r3, lsr #16
     dde:	4a26      	ldr	r2, [pc, #152]	; (e78 <do_automatic+0x388>)
     de0:	7013      	strb	r3, [r2, #0]
        if (n64_pressed(B)) {
     de2:	782b      	ldrb	r3, [r5, #0]
     de4:	f003 0302 	and.w	r3, r3, #2
     de8:	b2db      	uxtb	r3, r3
     dea:	b343      	cbz	r3, e3e <do_automatic+0x34e>
     dec:	7833      	ldrb	r3, [r6, #0]
     dee:	f003 0302 	and.w	r3, r3, #2
     df2:	b2db      	uxtb	r3, r3
     df4:	bb1b      	cbnz	r3, e3e <do_automatic+0x34e>
            active = 0;
            servo_do(X_SET_NEUTRAL);
     df6:	f240 1304 	movw	r3, #260	; 0x104
     dfa:	f2c4 0305 	movt	r3, #16389	; 0x4005
     dfe:	f04f 0400 	mov.w	r4, #0
     e02:	601c      	str	r4, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
     e04:	f240 1344 	movw	r3, #324	; 0x144
     e08:	f2c4 0305 	movt	r3, #16389	; 0x4005
     e0c:	601c      	str	r4, [r3, #0]
            g_live_fire_enabled = 0;
     e0e:	f24e 2384 	movw	r3, #57988	; 0xe284
     e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e16:	701c      	strb	r4, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     e18:	f64b 40cc 	movw	r0, #48332	; 0xbccc
     e1c:	f2c0 0000 	movt	r0, #0
     e20:	f004 fa26 	bl	5270 <puts>
            lights_set(LIGHTS_IDLE);
     e24:	4620      	mov	r0, r4
     e26:	f7ff fbdd 	bl	5e4 <lights_set>
        }

        *last_state = *state;
     e2a:	4630      	mov	r0, r6
     e2c:	4629      	mov	r1, r5
     e2e:	f04f 0204 	mov.w	r2, #4
     e32:	f004 f879 	bl	4f28 <memcpy>
        n64_get_state( state );
     e36:	4628      	mov	r0, r5
     e38:	f000 fb9c 	bl	1574 <n64_get_state>
     e3c:	e00c      	b.n	e58 <do_automatic+0x368>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
     e3e:	4630      	mov	r0, r6
     e40:	4629      	mov	r1, r5
     e42:	f04f 0204 	mov.w	r2, #4
     e46:	f004 f86f 	bl	4f28 <memcpy>
        n64_get_state( state );
     e4a:	4628      	mov	r0, r5
     e4c:	f000 fb92 	bl	1574 <n64_get_state>
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
    
    speaker_play(BEGIN_AUTO);
    while (active) {
     e50:	9b05      	ldr	r3, [sp, #20]
     e52:	2b00      	cmp	r3, #0
     e54:	f47f aea1 	bne.w	b9a <do_automatic+0xaa>
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
     e58:	f24e 237c 	movw	r3, #57980	; 0xe27c
     e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e60:	f04f 0200 	mov.w	r2, #0
     e64:	719a      	strb	r2, [r3, #6]
    
    speaker_play(END_AUTO);
     e66:	f04f 0001 	mov.w	r0, #1
     e6a:	f7ff fd4f 	bl	90c <speaker_play>

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
     e6e:	b00d      	add	sp, #52	; 0x34
     e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     e74:	f3af 8000 	nop.w
     e78:	2000e292 	.word	0x2000e292
     e7c:	33333333 	.word	0x33333333
     e80:	3feb3333 	.word	0x3feb3333
     e84:	33333333 	.word	0x33333333
     e88:	3fc33333 	.word	0x3fc33333
     e8c:	f3af 8000 	nop.w

00000e90 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
     e90:	b508      	push	{r3, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
     e92:	f24e 2384 	movw	r3, #57988	; 0xe284
     e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e9a:	781b      	ldrb	r3, [r3, #0]
     e9c:	b1ab      	cbz	r3, eca <do_solenoid+0x3a>
     e9e:	7803      	ldrb	r3, [r0, #0]
     ea0:	f003 0304 	and.w	r3, r3, #4
     ea4:	b2db      	uxtb	r3, r3
     ea6:	b183      	cbz	r3, eca <do_solenoid+0x3a>
     ea8:	780b      	ldrb	r3, [r1, #0]
     eaa:	f003 0304 	and.w	r3, r3, #4
     eae:	b2db      	uxtb	r3, r3
     eb0:	b95b      	cbnz	r3, eca <do_solenoid+0x3a>
        printf("Z pressed, activating trigger solenoid\r\n");
     eb2:	f64b 5000 	movw	r0, #48384	; 0xbd00
     eb6:	f2c0 0000 	movt	r0, #0
     eba:	f004 f9d9 	bl	5270 <puts>
		_fire_dart();
     ebe:	f7ff fcd3 	bl	868 <_fire_dart>
		speaker_play(SHOT_FIRED_MANUAL);
     ec2:	f04f 0002 	mov.w	r0, #2
     ec6:	f7ff fd21 	bl	90c <speaker_play>
     eca:	bd08      	pop	{r3, pc}

00000ecc <speaker_init>:
} manual_sounds;


//To be run once at startup, or if sound is desired
//after speaker_kill() has been run
void speaker_init() {
     ecc:	b508      	push	{r3, lr}
	ACE_init();
     ece:	f002 f8ed 	bl	30ac <ACE_init>
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
     ed2:	f04f 0000 	mov.w	r0, #0
     ed6:	4601      	mov	r1, r0
     ed8:	4602      	mov	r2, r0
     eda:	4603      	mov	r3, r0
     edc:	f002 f8ee 	bl	30bc <ACE_configure_sdd>
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
     ee0:	f04f 0000 	mov.w	r0, #0
     ee4:	f002 f9ba 	bl	325c <ACE_enable_sdd>
}
     ee8:	bd08      	pop	{r3, pc}
     eea:	bf00      	nop

00000eec <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
     eec:	b530      	push	{r4, r5, lr}
     eee:	b083      	sub	sp, #12

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
     ef0:	f002 f868 	bl	2fc4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
     ef4:	f04f 0000 	mov.w	r0, #0
     ef8:	f04f 0105 	mov.w	r1, #5
     efc:	f002 f898 	bl	3030 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
     f00:	f04f 0000 	mov.w	r0, #0
     f04:	4601      	mov	r1, r0
     f06:	f002 f8b1 	bl	306c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
     f0a:	f7ff fcef 	bl	8ec <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
     f0e:	f000 fb3b 	bl	1588 <n64_reset>
    n64_enable();
     f12:	f000 fb41 	bl	1598 <n64_enable>

    n64_get_state(&last_buttons);
     f16:	4668      	mov	r0, sp
     f18:	f000 fb2c 	bl	1574 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
     f1c:	f7ff fc66 	bl	7ec <lights_init>
    lights_set(LIGHTS_IDLE);
     f20:	f04f 0000 	mov.w	r0, #0
     f24:	f7ff fb5e 	bl	5e4 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
     f28:	f000 f9a6 	bl	1278 <Pixy_init>
    speaker_init();
     f2c:	f7ff ffce 	bl	ecc <speaker_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
     f30:	f64b 5028 	movw	r0, #48424	; 0xbd28
     f34:	f2c0 0000 	movt	r0, #0
     f38:	f004 f99a 	bl	5270 <puts>

    disp_init();
     f3c:	f000 fd02 	bl	1944 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
     f40:	f24e 1000 	movw	r0, #57600	; 0xe100
     f44:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
     f48:	f000 fda2 	bl	1a90 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
     f4c:	f24e 237c 	movw	r3, #57980	; 0xe27c
     f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f54:	f04f 0200 	mov.w	r2, #0
     f58:	719a      	strb	r2, [r3, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
     f5a:	f24e 3058 	movw	r0, #58200	; 0xe358
     f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f62:	6003      	str	r3, [r0, #0]
    g_disp_update_argument.last_state = NULL;
     f64:	6042      	str	r2, [r0, #4]
    disp_update((void*)&g_disp_update_argument);
     f66:	f000 fc19 	bl	179c <disp_update>
    start_hardware_timer();
     f6a:	f000 fd39 	bl	19e0 <start_hardware_timer>
    while (1) {

        n64_get_state( &n64_buttons );
     f6e:	ac01      	add	r4, sp, #4
     f70:	4620      	mov	r0, r4
     f72:	f000 faff 	bl	1574 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
     f76:	4620      	mov	r0, r4
     f78:	4669      	mov	r1, sp
     f7a:	f7ff fbdb 	bl	734 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
     f7e:	4620      	mov	r0, r4
     f80:	4669      	mov	r1, sp
     f82:	f7ff ff85 	bl	e90 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
     f86:	4620      	mov	r0, r4
     f88:	4669      	mov	r1, sp
     f8a:	f7ff faa9 	bl	4e0 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
     f8e:	4620      	mov	r0, r4
     f90:	4669      	mov	r1, sp
     f92:	f7ff fdad 	bl	af0 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
     f96:	4620      	mov	r0, r4
     f98:	4669      	mov	r1, sp
     f9a:	f7ff fb4b 	bl	634 <do_manual_reload>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
     f9e:	9b01      	ldr	r3, [sp, #4]
     fa0:	9300      	str	r3, [sp, #0]
     fa2:	e7e5      	b.n	f70 <main+0x84>

00000fa4 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
     fa4:	b510      	push	{r4, lr}
     fa6:	b086      	sub	sp, #24
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
     fa8:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
     fac:	f88d c014 	strb.w	ip, [sp, #20]
		uint8_t message2[] = {0x03};
     fb0:	f04f 0c03 	mov.w	ip, #3
     fb4:	f88d c010 	strb.w	ip, [sp, #16]
		uint8_t message3[] = {x};
     fb8:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
     fbc:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
     fc0:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
     fc4:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     fc8:	f24e 3468 	movw	r4, #58216	; 0xe368
     fcc:	f2c2 0400 	movt	r4, #8192	; 0x2000
     fd0:	4620      	mov	r0, r4
     fd2:	a905      	add	r1, sp, #20
     fd4:	f04f 0201 	mov.w	r2, #1
     fd8:	f001 f800 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
     fdc:	4620      	mov	r0, r4
     fde:	a904      	add	r1, sp, #16
     fe0:	f04f 0201 	mov.w	r2, #1
     fe4:	f000 fffa 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
     fe8:	4620      	mov	r0, r4
     fea:	a903      	add	r1, sp, #12
     fec:	f04f 0201 	mov.w	r2, #1
     ff0:	f000 fff4 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
     ff4:	4620      	mov	r0, r4
     ff6:	a902      	add	r1, sp, #8
     ff8:	f04f 0201 	mov.w	r2, #1
     ffc:	f000 ffee 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1000:	4620      	mov	r0, r4
    1002:	a901      	add	r1, sp, #4
    1004:	f04f 0201 	mov.w	r2, #1
    1008:	f000 ffe8 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    100c:	4620      	mov	r0, r4
    100e:	4669      	mov	r1, sp
    1010:	f04f 0201 	mov.w	r2, #1
    1014:	f000 ffe2 	bl	1fdc <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    1018:	b006      	add	sp, #24
    101a:	bd10      	pop	{r4, pc}

0000101c <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
    101c:	b510      	push	{r4, lr}
    101e:	b088      	sub	sp, #32
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    1020:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
    1024:	f88d c01c 	strb.w	ip, [sp, #28]
		uint8_t message2[] = {0x0C};
    1028:	f04f 0c0c 	mov.w	ip, #12
    102c:	f88d c018 	strb.w	ip, [sp, #24]
		uint8_t message3[] = {x1};
    1030:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
    1034:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
    1038:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
    103c:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message7[] = {set};
    1040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1042:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1046:	f24e 3468 	movw	r4, #58216	; 0xe368
    104a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    104e:	4620      	mov	r0, r4
    1050:	a907      	add	r1, sp, #28
    1052:	f04f 0201 	mov.w	r2, #1
    1056:	f000 ffc1 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    105a:	4620      	mov	r0, r4
    105c:	a906      	add	r1, sp, #24
    105e:	f04f 0201 	mov.w	r2, #1
    1062:	f000 ffbb 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1066:	4620      	mov	r0, r4
    1068:	a905      	add	r1, sp, #20
    106a:	f04f 0201 	mov.w	r2, #1
    106e:	f000 ffb5 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1072:	4620      	mov	r0, r4
    1074:	a904      	add	r1, sp, #16
    1076:	f04f 0201 	mov.w	r2, #1
    107a:	f000 ffaf 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    107e:	4620      	mov	r0, r4
    1080:	a903      	add	r1, sp, #12
    1082:	f04f 0201 	mov.w	r2, #1
    1086:	f000 ffa9 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    108a:	4620      	mov	r0, r4
    108c:	a902      	add	r1, sp, #8
    108e:	f04f 0201 	mov.w	r2, #1
    1092:	f000 ffa3 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
    1096:	4620      	mov	r0, r4
    1098:	a901      	add	r1, sp, #4
    109a:	f04f 0201 	mov.w	r2, #1
    109e:	f000 ff9d 	bl	1fdc <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    10a2:	b008      	add	sp, #32
    10a4:	bd10      	pop	{r4, pc}
    10a6:	bf00      	nop

000010a8 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
    10a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10ac:	b088      	sub	sp, #32
    10ae:	4605      	mov	r5, r0
    10b0:	460c      	mov	r4, r1
    10b2:	4616      	mov	r6, r2
    10b4:	461f      	mov	r7, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
    10b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    10b8:	2b00      	cmp	r3, #0
    10ba:	d038      	beq.n	112e <LCD_drawBox+0x86>
			uint8_t message[] = {0x7C};
    10bc:	f04f 037c 	mov.w	r3, #124	; 0x7c
    10c0:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message2[] = {0x0F};
    10c4:	f04f 030f 	mov.w	r3, #15
    10c8:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
    10cc:	f88d 0014 	strb.w	r0, [sp, #20]
			uint8_t message4[] = {y1};
    10d0:	f88d 1010 	strb.w	r1, [sp, #16]
			uint8_t message5[] = {x2};
    10d4:	f88d 200c 	strb.w	r2, [sp, #12]
			uint8_t message6[] = {y2};
    10d8:	f88d 7008 	strb.w	r7, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10dc:	f24e 3468 	movw	r4, #58216	; 0xe368
    10e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    10e4:	4620      	mov	r0, r4
    10e6:	a907      	add	r1, sp, #28
    10e8:	f04f 0201 	mov.w	r2, #1
    10ec:	f000 ff76 	bl	1fdc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    10f0:	4620      	mov	r0, r4
    10f2:	a906      	add	r1, sp, #24
    10f4:	f04f 0201 	mov.w	r2, #1
    10f8:	f000 ff70 	bl	1fdc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    10fc:	4620      	mov	r0, r4
    10fe:	a905      	add	r1, sp, #20
    1100:	f04f 0201 	mov.w	r2, #1
    1104:	f000 ff6a 	bl	1fdc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1108:	4620      	mov	r0, r4
    110a:	a904      	add	r1, sp, #16
    110c:	f04f 0201 	mov.w	r2, #1
    1110:	f000 ff64 	bl	1fdc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1114:	4620      	mov	r0, r4
    1116:	a903      	add	r1, sp, #12
    1118:	f04f 0201 	mov.w	r2, #1
    111c:	f000 ff5e 	bl	1fdc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1120:	4620      	mov	r0, r4
    1122:	a902      	add	r1, sp, #8
    1124:	f04f 0201 	mov.w	r2, #1
    1128:	f000 ff58 	bl	1fdc <MSS_UART_polled_tx>
    112c:	e01f      	b.n	116e <LCD_drawBox+0xc6>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
    112e:	f04f 0800 	mov.w	r8, #0
    1132:	f8cd 8000 	str.w	r8, [sp]
    1136:	462a      	mov	r2, r5
    1138:	463b      	mov	r3, r7
    113a:	f7ff ff6f 	bl	101c <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
    113e:	f8cd 8000 	str.w	r8, [sp]
    1142:	4628      	mov	r0, r5
    1144:	4621      	mov	r1, r4
    1146:	4632      	mov	r2, r6
    1148:	4623      	mov	r3, r4
    114a:	f7ff ff67 	bl	101c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
    114e:	f8cd 8000 	str.w	r8, [sp]
    1152:	4628      	mov	r0, r5
    1154:	4639      	mov	r1, r7
    1156:	4632      	mov	r2, r6
    1158:	463b      	mov	r3, r7
    115a:	f7ff ff5f 	bl	101c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
    115e:	f8cd 8000 	str.w	r8, [sp]
    1162:	4630      	mov	r0, r6
    1164:	4621      	mov	r1, r4
    1166:	4632      	mov	r2, r6
    1168:	463b      	mov	r3, r7
    116a:	f7ff ff57 	bl	101c <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
    116e:	b008      	add	sp, #32
    1170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00001174 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    1174:	b510      	push	{r4, lr}
    1176:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    1178:	f04f 037c 	mov.w	r3, #124	; 0x7c
    117c:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
    1180:	f04f 0319 	mov.w	r3, #25
    1184:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
    1188:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    118c:	f24e 3468 	movw	r4, #58216	; 0xe368
    1190:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1194:	4620      	mov	r0, r4
    1196:	a903      	add	r1, sp, #12
    1198:	f04f 0201 	mov.w	r2, #1
    119c:	f000 ff1e 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11a0:	4620      	mov	r0, r4
    11a2:	a902      	add	r1, sp, #8
    11a4:	f04f 0201 	mov.w	r2, #1
    11a8:	f000 ff18 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11ac:	4620      	mov	r0, r4
    11ae:	a901      	add	r1, sp, #4
    11b0:	f04f 0201 	mov.w	r2, #1
    11b4:	f000 ff12 	bl	1fdc <MSS_UART_polled_tx>
	}
    11b8:	b004      	add	sp, #16
    11ba:	bd10      	pop	{r4, pc}

000011bc <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    11bc:	b510      	push	{r4, lr}
    11be:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    11c0:	f04f 037c 	mov.w	r3, #124	; 0x7c
    11c4:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
    11c8:	f04f 0318 	mov.w	r3, #24
    11cc:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
    11d0:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11d4:	f24e 3468 	movw	r4, #58216	; 0xe368
    11d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    11dc:	4620      	mov	r0, r4
    11de:	a903      	add	r1, sp, #12
    11e0:	f04f 0201 	mov.w	r2, #1
    11e4:	f000 fefa 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11e8:	4620      	mov	r0, r4
    11ea:	a902      	add	r1, sp, #8
    11ec:	f04f 0201 	mov.w	r2, #1
    11f0:	f000 fef4 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11f4:	4620      	mov	r0, r4
    11f6:	a901      	add	r1, sp, #4
    11f8:	f04f 0201 	mov.w	r2, #1
    11fc:	f000 feee 	bl	1fdc <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
    1200:	b004      	add	sp, #16
    1202:	bd10      	pop	{r4, pc}

00001204 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
    1204:	b510      	push	{r4, lr}
    1206:	460c      	mov	r4, r1
		LCD_setX(posX);
    1208:	f7ff ffd8 	bl	11bc <LCD_setX>
		LCD_setY(posY);
    120c:	4620      	mov	r0, r4
    120e:	f7ff ffb1 	bl	1174 <LCD_setY>
	}
    1212:	bd10      	pop	{r4, pc}

00001214 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    1214:	b510      	push	{r4, lr}
    1216:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    1218:	f04f 037c 	mov.w	r3, #124	; 0x7c
    121c:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
    1220:	f04f 0300 	mov.w	r3, #0
    1224:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1228:	f24e 3468 	movw	r4, #58216	; 0xe368
    122c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1230:	4620      	mov	r0, r4
    1232:	a901      	add	r1, sp, #4
    1234:	f04f 0201 	mov.w	r2, #1
    1238:	f000 fed0 	bl	1fdc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    123c:	4620      	mov	r0, r4
    123e:	4669      	mov	r1, sp
    1240:	f04f 0201 	mov.w	r2, #1
    1244:	f000 feca 	bl	1fdc <MSS_UART_polled_tx>
	}
    1248:	b002      	add	sp, #8
    124a:	bd10      	pop	{r4, pc}

0000124c <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
    124c:	b508      	push	{r3, lr}
    124e:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
    1250:	f24e 3068 	movw	r0, #58216	; 0xe368
    1254:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1258:	f000 ff32 	bl	20c0 <MSS_UART_polled_tx_string>
	}
    125c:	bd08      	pop	{r3, pc}
    125e:	bf00      	nop

00001260 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
    1260:	b508      	push	{r3, lr}
		MSS_UART_init(
    1262:	f24e 3068 	movw	r0, #58216	; 0xe368
    1266:	f2c2 0000 	movt	r0, #8192	; 0x2000
    126a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    126e:	f04f 0203 	mov.w	r2, #3
    1272:	f000 fdb1 	bl	1dd8 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
    1276:	bd08      	pop	{r3, pc}

00001278 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    1278:	b510      	push	{r4, lr}
    127a:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    127c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    1280:	f003 fb78 	bl	4974 <malloc>
    1284:	f24e 3360 	movw	r3, #58208	; 0xe360
    1288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    128c:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    128e:	f24e 34b8 	movw	r4, #58296	; 0xe3b8
    1292:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1296:	4620      	mov	r0, r4
    1298:	f001 f910 	bl	24bc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
    129c:	f04f 0308 	mov.w	r3, #8
    12a0:	9300      	str	r3, [sp, #0]
    12a2:	4620      	mov	r0, r4
    12a4:	f04f 0100 	mov.w	r1, #0
    12a8:	460a      	mov	r2, r1
    12aa:	f04f 0307 	mov.w	r3, #7
    12ae:	f001 fa4f 	bl	2750 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
    12b2:	b002      	add	sp, #8
    12b4:	bd10      	pop	{r4, pc}
    12b6:	bf00      	nop

000012b8 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    12b8:	b538      	push	{r3, r4, r5, lr}
    12ba:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12bc:	f24e 34b8 	movw	r4, #58296	; 0xe3b8
    12c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    12c4:	4620      	mov	r0, r4
    12c6:	f04f 0100 	mov.w	r1, #0
    12ca:	f001 fad1 	bl	2870 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    12ce:	4620      	mov	r0, r4
    12d0:	4629      	mov	r1, r5
    12d2:	f001 fb99 	bl	2a08 <MSS_SPI_transfer_frame>
    12d6:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12d8:	4620      	mov	r0, r4
    12da:	f04f 0100 	mov.w	r1, #0
    12de:	f001 fb4b 	bl	2978 <MSS_SPI_clear_slave_select>

    return in_rx;
}
    12e2:	b2e8      	uxtb	r0, r5
    12e4:	bd38      	pop	{r3, r4, r5, pc}
    12e6:	bf00      	nop

000012e8 <getWord>:

uint16_t getWord() {
    12e8:	b510      	push	{r4, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
    12ea:	f24e 2397 	movw	r3, #58007	; 0xe297
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	781b      	ldrb	r3, [r3, #0]
    12f4:	b32b      	cbz	r3, 1342 <getWord+0x5a>
        w = getByte(PIXY_SYNC_BYTE_DATA);
    12f6:	f04f 005b 	mov.w	r0, #91	; 0x5b
    12fa:	f7ff ffdd 	bl	12b8 <getByte>
        cout = g_outBuf[g_outReadIndex++];
    12fe:	f24e 2396 	movw	r3, #58006	; 0xe296
    1302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1306:	7819      	ldrb	r1, [r3, #0]
    1308:	f24e 229c 	movw	r2, #58012	; 0xe29c
    130c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1310:	5c52      	ldrb	r2, [r2, r1]
    1312:	f101 0101 	add.w	r1, r1, #1
    1316:	b2c9      	uxtb	r1, r1
    1318:	7019      	strb	r1, [r3, #0]
        g_outLen--;
    131a:	f24e 2397 	movw	r3, #58007	; 0xe297
    131e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1322:	f893 c000 	ldrb.w	ip, [r3]
    1326:	f10c 3cff 	add.w	ip, ip, #4294967295
    132a:	f883 c000 	strb.w	ip, [r3]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    132e:	2940      	cmp	r1, #64	; 0x40
    1330:	d10d      	bne.n	134e <getWord+0x66>
            g_outReadIndex = 0;
    1332:	f24e 2396 	movw	r3, #58006	; 0xe296
    1336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133a:	f04f 0100 	mov.w	r1, #0
    133e:	7019      	strb	r1, [r3, #0]
    1340:	e005      	b.n	134e <getWord+0x66>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
    1342:	f04f 005a 	mov.w	r0, #90	; 0x5a
    1346:	f7ff ffb7 	bl	12b8 <getByte>
    134a:	f04f 0200 	mov.w	r2, #0

    w <<= 8;
    134e:	ea4f 2400 	mov.w	r4, r0, lsl #8
    1352:	b2a4      	uxth	r4, r4
    c = getByte(cout);  // send out data byte
    1354:	4610      	mov	r0, r2
    1356:	f7ff ffaf 	bl	12b8 <getByte>
    135a:	ea40 0004 	orr.w	r0, r0, r4
    w |= c;

    return w;
}
    135e:	b280      	uxth	r0, r0
    1360:	bd10      	pop	{r4, pc}
    1362:	bf00      	nop

00001364 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
    1364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1368:	f7ff ffbe 	bl	12e8 <getWord>
    136c:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1370:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1374:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1378:	f245 56aa 	movw	r6, #21930	; 0x55aa
            getByte(0);  // we're out of sync! (backwards)
    137c:	f04f 0800 	mov.w	r8, #0
    1380:	e006      	b.n	1390 <Pixy_get_start+0x2c>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1382:	f7ff ffb1 	bl	12e8 <getWord>
        if (w == 0 && lastw == 0)
    1386:	ea44 0300 	orr.w	r3, r4, r0
    138a:	b29b      	uxth	r3, r3
    138c:	2b00      	cmp	r3, #0
    138e:	d02c      	beq.n	13ea <Pixy_get_start+0x86>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1390:	42ac      	cmp	r4, r5
    1392:	bf14      	ite	ne
    1394:	2400      	movne	r4, #0
    1396:	2401      	moveq	r4, #1
    1398:	42a8      	cmp	r0, r5
    139a:	bf14      	ite	ne
    139c:	2300      	movne	r3, #0
    139e:	f004 0301 	andeq.w	r3, r4, #1
    13a2:	b153      	cbz	r3, 13ba <Pixy_get_start+0x56>
            g_blockType = NORMAL_BLOCK;
    13a4:	f24e 3364 	movw	r3, #58212	; 0xe364
    13a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ac:	f04f 0200 	mov.w	r2, #0
    13b0:	701a      	strb	r2, [r3, #0]
    13b2:	f04f 0001 	mov.w	r0, #1
            return 1;  // code found!
    13b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    13ba:	42b8      	cmp	r0, r7
    13bc:	bf14      	ite	ne
    13be:	2400      	movne	r4, #0
    13c0:	f004 0401 	andeq.w	r4, r4, #1
    13c4:	b144      	cbz	r4, 13d8 <Pixy_get_start+0x74>
            g_blockType = CC_BLOCK;  // found color code block
    13c6:	f24e 3364 	movw	r3, #58212	; 0xe364
    13ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ce:	f04f 0001 	mov.w	r0, #1
    13d2:	7018      	strb	r0, [r3, #0]
            return 1;
    13d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORDX)
    13d8:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    13da:	bf18      	it	ne
    13dc:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    13de:	d1d0      	bne.n	1382 <Pixy_get_start+0x1e>
            getByte(0);  // we're out of sync! (backwards)
    13e0:	4640      	mov	r0, r8
    13e2:	f7ff ff69 	bl	12b8 <getByte>
    13e6:	4634      	mov	r4, r6
    13e8:	e7cb      	b.n	1382 <Pixy_get_start+0x1e>
    13ea:	f04f 0000 	mov.w	r0, #0

        lastw = w;
    }
}
    13ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13f2:	bf00      	nop

000013f4 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    13f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13f8:	b083      	sub	sp, #12
    13fa:	9000      	str	r0, [sp, #0]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    13fc:	f24e 2398 	movw	r3, #58008	; 0xe298
    1400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1404:	681b      	ldr	r3, [r3, #0]
    1406:	b91b      	cbnz	r3, 1410 <Pixy_get_blocks+0x1c>
        if (Pixy_get_start() == 0)
    1408:	f7ff ffac 	bl	1364 <Pixy_get_start>
    140c:	b938      	cbnz	r0, 141e <Pixy_get_blocks+0x2a>
    140e:	e092      	b.n	1536 <Pixy_get_blocks+0x142>
            return 0;
    } else
        g_skipStart = 0;
    1410:	f24e 2398 	movw	r3, #58008	; 0xe298
    1414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1418:	f04f 0200 	mov.w	r2, #0
    141c:	601a      	str	r2, [r3, #0]
    141e:	f04f 0600 	mov.w	r6, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    1422:	f24e 3b60 	movw	fp, #58208	; 0xe360
    1426:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    142a:	f24e 3764 	movw	r7, #58212	; 0xe364
    142e:	f2c2 0700 	movt	r7, #8192	; 0x2000

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
    1432:	f64b 5280 	movw	r2, #48512	; 0xbd80
    1436:	f2c0 0200 	movt	r2, #0
    143a:	9201      	str	r2, [sp, #4]
    143c:	e06e      	b.n	151c <Pixy_get_blocks+0x128>
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    143e:	f7ff ff53 	bl	12e8 <getWord>
    1442:	4680      	mov	r8, r0
        if (checksum ==
    1444:	f64a 2355 	movw	r3, #43605	; 0xaa55
    1448:	4298      	cmp	r0, r3
    144a:	d10e      	bne.n	146a <Pixy_get_blocks+0x76>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    144c:	f24e 2398 	movw	r3, #58008	; 0xe298
    1450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1454:	f04f 0201 	mov.w	r2, #1
    1458:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
    145a:	f24e 3364 	movw	r3, #58212	; 0xe364
    145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1462:	f04f 0200 	mov.w	r2, #0
    1466:	701a      	strb	r2, [r3, #0]
            return blockCount;
    1468:	e067      	b.n	153a <Pixy_get_blocks+0x146>
        } else if (checksum == PIXY_START_WORD_CC) {
    146a:	f64a 2256 	movw	r2, #43606	; 0xaa56
    146e:	4290      	cmp	r0, r2
    1470:	d10c      	bne.n	148c <Pixy_get_blocks+0x98>
            g_skipStart = 1;
    1472:	f24e 2398 	movw	r3, #58008	; 0xe298
    1476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147a:	f04f 0201 	mov.w	r2, #1
    147e:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
    1480:	f24e 3364 	movw	r3, #58212	; 0xe364
    1484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1488:	701a      	strb	r2, [r3, #0]
            return blockCount;
    148a:	e056      	b.n	153a <Pixy_get_blocks+0x146>
        } else if (checksum == 0)
    148c:	2800      	cmp	r0, #0
    148e:	d054      	beq.n	153a <Pixy_get_blocks+0x146>
            return blockCount;

        block = g_blocks + blockCount;
    1490:	eb06 0946 	add.w	r9, r6, r6, lsl #1
    1494:	f8db 3000 	ldr.w	r3, [fp]
    1498:	eb03 0989 	add.w	r9, r3, r9, lsl #2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    149c:	f7ff ff24 	bl	12e8 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
    14a0:	f8a9 0000 	strh.w	r0, [r9]
    14a4:	4605      	mov	r5, r0
    14a6:	f04f 0401 	mov.w	r4, #1
    14aa:	46c2      	mov	sl, r8
    14ac:	46b0      	mov	r8, r6
    14ae:	464e      	mov	r6, r9
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    14b0:	783a      	ldrb	r2, [r7, #0]
    14b2:	2c04      	cmp	r4, #4
    14b4:	bfd4      	ite	le
    14b6:	2300      	movle	r3, #0
    14b8:	2301      	movgt	r3, #1
    14ba:	2a00      	cmp	r2, #0
    14bc:	bf14      	ite	ne
    14be:	2300      	movne	r3, #0
    14c0:	f003 0301 	andeq.w	r3, r3, #1
    14c4:	b133      	cbz	r3, 14d4 <Pixy_get_blocks+0xe0>
    14c6:	4646      	mov	r6, r8
    14c8:	46d0      	mov	r8, sl
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
    14ca:	f04f 0300 	mov.w	r3, #0
    14ce:	f8a9 300a 	strh.w	r3, [r9, #10]
                break;
    14d2:	e00b      	b.n	14ec <Pixy_get_blocks+0xf8>
            }
            w = getWord();
    14d4:	f7ff ff08 	bl	12e8 <getWord>
            sum += w;
    14d8:	4405      	add	r5, r0
    14da:	b2ad      	uxth	r5, r5
            *((uint16_t *)block + i) = w;
    14dc:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
    14e0:	f104 0401 	add.w	r4, r4, #1
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
    14e4:	2c06      	cmp	r4, #6
    14e6:	d1e3      	bne.n	14b0 <Pixy_get_blocks+0xbc>
    14e8:	4646      	mov	r6, r8
    14ea:	46d0      	mov	r8, sl
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    14ec:	4545      	cmp	r5, r8
            blockCount++;
    14ee:	bf04      	itt	eq
    14f0:	3601      	addeq	r6, #1
    14f2:	b2b6      	uxtheq	r6, r6
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    14f4:	d002      	beq.n	14fc <Pixy_get_blocks+0x108>
            blockCount++;
        else
            printf("checksum error!\n");
    14f6:	9801      	ldr	r0, [sp, #4]
    14f8:	f003 feba 	bl	5270 <puts>

        w = getWord();
    14fc:	f7ff fef4 	bl	12e8 <getWord>
        if (w == PIXY_START_WORD)
    1500:	f64a 2255 	movw	r2, #43605	; 0xaa55
    1504:	4290      	cmp	r0, r2
            g_blockType = NORMAL_BLOCK;
    1506:	bf04      	itt	eq
    1508:	2300      	moveq	r3, #0
    150a:	703b      	strbeq	r3, [r7, #0]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
    150c:	d006      	beq.n	151c <Pixy_get_blocks+0x128>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
    150e:	f64a 2256 	movw	r2, #43606	; 0xaa56
    1512:	4290      	cmp	r0, r2
    1514:	d111      	bne.n	153a <Pixy_get_blocks+0x146>
            g_blockType = CC_BLOCK;
    1516:	f04f 0301 	mov.w	r3, #1
    151a:	703b      	strb	r3, [r7, #0]
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
    151c:	2e63      	cmp	r6, #99	; 0x63
    151e:	bf8c      	ite	hi
    1520:	2300      	movhi	r3, #0
    1522:	2301      	movls	r3, #1
    1524:	9a00      	ldr	r2, [sp, #0]
    1526:	4296      	cmp	r6, r2
    1528:	bf2c      	ite	cs
    152a:	2300      	movcs	r3, #0
    152c:	f003 0301 	andcc.w	r3, r3, #1
    1530:	2b00      	cmp	r3, #0
    1532:	d184      	bne.n	143e <Pixy_get_blocks+0x4a>
    1534:	e002      	b.n	153c <Pixy_get_blocks+0x148>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    1536:	f04f 0600 	mov.w	r6, #0
    153a:	4630      	mov	r0, r6
    153c:	b003      	add	sp, #12
    153e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1542:	bf00      	nop

00001544 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
    1544:	b510      	push	{r4, lr}
    1546:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    1548:	f04f 0001 	mov.w	r0, #1
    154c:	f7ff ff52 	bl	13f4 <Pixy_get_blocks>
    1550:	b910      	cbnz	r0, 1558 <Pixy_get_target_location+0x14>
    1552:	f04f 30ff 	mov.w	r0, #4294967295
    1556:	bd10      	pop	{r4, pc}
        return -1;
    }

    target->x = g_blocks[0].x;
    1558:	f24e 3360 	movw	r3, #58208	; 0xe360
    155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1560:	681a      	ldr	r2, [r3, #0]
    1562:	8852      	ldrh	r2, [r2, #2]
    1564:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
    1566:	681b      	ldr	r3, [r3, #0]
    1568:	889b      	ldrh	r3, [r3, #4]
    156a:	8063      	strh	r3, [r4, #2]
    156c:	f04f 0000 	mov.w	r0, #0

    return 0;
}
    1570:	bd10      	pop	{r4, pc}
    1572:	bf00      	nop

00001574 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
    1574:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1576:	f240 0100 	movw	r1, #0
    157a:	f2c4 0105 	movt	r1, #16389	; 0x4005
    157e:	f04f 0204 	mov.w	r2, #4
    1582:	f003 fcd1 	bl	4f28 <memcpy>
}
    1586:	bd08      	pop	{r3, pc}

00001588 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
    1588:	f240 0300 	movw	r3, #0
    158c:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1590:	f04f 02ff 	mov.w	r2, #255	; 0xff
    1594:	601a      	str	r2, [r3, #0]
}
    1596:	4770      	bx	lr

00001598 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
    1598:	f240 0300 	movw	r3, #0
    159c:	f2c4 0305 	movt	r3, #16389	; 0x4005
    15a0:	f04f 0201 	mov.w	r2, #1
    15a4:	601a      	str	r2, [r3, #0]
}
    15a6:	4770      	bx	lr

000015a8 <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    15a8:	f100 0306 	add.w	r3, r0, #6
    15ac:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    15b0:	2b0c      	cmp	r3, #12
    15b2:	bf98      	it	ls
    15b4:	2000      	movls	r0, #0
    15b6:	f06f 034f 	mvn.w	r3, #79	; 0x4f
    15ba:	4298      	cmp	r0, r3
    15bc:	bfb8      	it	lt
    15be:	4618      	movlt	r0, r3
    15c0:	2850      	cmp	r0, #80	; 0x50
    15c2:	bfa8      	it	ge
    15c4:	2050      	movge	r0, #80	; 0x50
    15c6:	f644 13f0 	movw	r3, #18928	; 0x49f0
    15ca:	f2c0 0302 	movt	r3, #2
	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
}
    15ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    15d2:	fb02 3010 	mls	r0, r2, r0, r3
    15d6:	4770      	bx	lr

000015d8 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
    15d8:	b538      	push	{r3, r4, r5, lr}
    15da:	4605      	mov	r5, r0
    15dc:	460c      	mov	r4, r1

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    15de:	f990 0002 	ldrsb.w	r0, [r0, #2]
    15e2:	f7ff ffe1 	bl	15a8 <_map_n64_to_pwm_val>
    15e6:	6020      	str	r0, [r4, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    15e8:	f995 0003 	ldrsb.w	r0, [r5, #3]
    15ec:	f7ff ffdc 	bl	15a8 <_map_n64_to_pwm_val>
    15f0:	6060      	str	r0, [r4, #4]
}
    15f2:	bd38      	pop	{r3, r4, r5, pc}

000015f4 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    15f4:	f64d 5338 	movw	r3, #56632	; 0xdd38
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	681b      	ldr	r3, [r3, #0]
    15fe:	4298      	cmp	r0, r3
    1600:	d009      	beq.n	1616 <set_x_servo_analog_pw+0x22>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
    1602:	f240 1300 	movw	r3, #256	; 0x100
    1606:	f2c4 0305 	movt	r3, #16389	; 0x4005
    160a:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    160c:	f64d 5338 	movw	r3, #56632	; 0xdd38
    1610:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1614:	6018      	str	r0, [r3, #0]
    1616:	4770      	bx	lr

00001618 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    1618:	f64d 533c 	movw	r3, #56636	; 0xdd3c
    161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1620:	681b      	ldr	r3, [r3, #0]
    1622:	4298      	cmp	r0, r3
    1624:	d009      	beq.n	163a <set_y_servo_analog_pw+0x22>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
    1626:	f240 1340 	movw	r3, #320	; 0x140
    162a:	f2c4 0305 	movt	r3, #16389	; 0x4005
    162e:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    1630:	f64d 533c 	movw	r3, #56636	; 0xdd3c
    1634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1638:	6018      	str	r0, [r3, #0]
    163a:	4770      	bx	lr

0000163c <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
    163c:	f24e 3354 	movw	r3, #58196	; 0xe354
    1640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1644:	f04f 0200 	mov.w	r2, #0
    1648:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
    164a:	4770      	bx	lr

0000164c <disp_scale_x>:
*/

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
    164c:	b508      	push	{r3, lr}
    164e:	f002 ff99 	bl	4584 <__aeabi_ui2f>
    1652:	f641 3149 	movw	r1, #6985	; 0x1b49
    1656:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
    165a:	f002 ffeb 	bl	4634 <__aeabi_fmul>
    165e:	f003 f939 	bl	48d4 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
    1662:	b2c0      	uxtb	r0, r0
    1664:	bd08      	pop	{r3, pc}
    1666:	bf00      	nop

00001668 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
    1668:	b508      	push	{r3, lr}
    166a:	f002 ff8b 	bl	4584 <__aeabi_ui2f>
    166e:	f64f 4124 	movw	r1, #64548	; 0xfc24
    1672:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
    1676:	f002 ffdd 	bl	4634 <__aeabi_fmul>
    167a:	f003 f92b 	bl	48d4 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
    167e:	b2c0      	uxtb	r0, r0
    1680:	bd08      	pop	{r3, pc}
    1682:	bf00      	nop

00001684 <disp_write_mode>:
	sprintf(num, "%03d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
    1684:	b508      	push	{r3, lr}
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    1686:	7803      	ldrb	r3, [r0, #0]
    1688:	2b01      	cmp	r3, #1
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    168a:	f04f 0007 	mov.w	r0, #7
    168e:	f04f 0148 	mov.w	r1, #72	; 0x48

void disp_write_mode(void *m_v){
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    1692:	d108      	bne.n	16a6 <disp_write_mode+0x22>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    1694:	f7ff fdb6 	bl	1204 <LCD_setPos>
		LCD_printStr(AUTO_STR);
    1698:	f64b 5090 	movw	r0, #48528	; 0xbd90
    169c:	f2c0 0000 	movt	r0, #0
    16a0:	f7ff fdd4 	bl	124c <LCD_printStr>
    16a4:	bd08      	pop	{r3, pc}
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    16a6:	f7ff fdad 	bl	1204 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
    16aa:	f64b 5098 	movw	r0, #48536	; 0xbd98
    16ae:	f2c0 0000 	movt	r0, #0
    16b2:	f7ff fdcb 	bl	124c <LCD_printStr>
    16b6:	bd08      	pop	{r3, pc}

000016b8 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
    16b8:	b510      	push	{r4, lr}
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
    16ba:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
    16bc:	f04f 0007 	mov.w	r0, #7
    16c0:	f04f 0166 	mov.w	r1, #102	; 0x66
    16c4:	f7ff fd9e 	bl	1204 <LCD_setPos>
	if(status == CHAMBER_LOADED){
    16c8:	2c01      	cmp	r4, #1
		LCD_printStr(SHOTS_LOADED_STR);
    16ca:	bf07      	ittee	eq
    16cc:	f64b 50a0 	movweq	r0, #48544	; 0xbda0
    16d0:	f2c0 0000 	movteq	r0, #0
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    16d4:	f64b 50a8 	movwne	r0, #48552	; 0xbda8
    16d8:	f2c0 0000 	movtne	r0, #0
    16dc:	f7ff fdb6 	bl	124c <LCD_printStr>
    16e0:	bd10      	pop	{r4, pc}
    16e2:	bf00      	nop

000016e4 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    16e4:	b530      	push	{r4, r5, lr}
    16e6:	b083      	sub	sp, #12
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint8_t distance = d->dist;
    16e8:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    16ea:	f04f 0007 	mov.w	r0, #7
    16ee:	f04f 012a 	mov.w	r1, #42	; 0x2a
    16f2:	f7ff fd87 	bl	1204 <LCD_setPos>
	sprintf(num, "%03d", distance);
    16f6:	ac01      	add	r4, sp, #4
    16f8:	4620      	mov	r0, r4
    16fa:	f64b 51b0 	movw	r1, #48560	; 0xbdb0
    16fe:	f2c0 0100 	movt	r1, #0
    1702:	462a      	mov	r2, r5
    1704:	f003 fdd0 	bl	52a8 <sprintf>
	LCD_printStr(num);
    1708:	4620      	mov	r0, r4
    170a:	f7ff fd9f 	bl	124c <LCD_printStr>
	//DBG("writing distance %u", distance);
}
    170e:	b003      	add	sp, #12
    1710:	bd30      	pop	{r4, r5, pc}
    1712:	bf00      	nop

00001714 <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
    1714:	b5f0      	push	{r4, r5, r6, r7, lr}
    1716:	b083      	sub	sp, #12
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    1718:	6803      	ldr	r3, [r0, #0]
	circle_t* lasttarg = t->lasttarg;
    171a:	6845      	ldr	r5, [r0, #4]
	uint8_t tx = targ->x;
    171c:	781e      	ldrb	r6, [r3, #0]
	uint8_t ty = targ->y;
    171e:	785f      	ldrb	r7, [r3, #1]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    1720:	f64b 54b0 	movw	r4, #48560	; 0xbdb0
    1724:	f2c0 0400 	movt	r4, #0
    1728:	a801      	add	r0, sp, #4
    172a:	4621      	mov	r1, r4
    172c:	4632      	mov	r2, r6
    172e:	f003 fdbb 	bl	52a8 <sprintf>
	sprintf(vert, "%03d", ty);
    1732:	4668      	mov	r0, sp
    1734:	4621      	mov	r1, r4
    1736:	463a      	mov	r2, r7
    1738:	f003 fdb6 	bl	52a8 <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
    173c:	b16d      	cbz	r5, 175a <disp_write_target+0x46>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
    173e:	7828      	ldrb	r0, [r5, #0]
    1740:	f100 0036 	add.w	r0, r0, #54	; 0x36
    1744:	7869      	ldrb	r1, [r5, #1]
    1746:	f101 0122 	add.w	r1, r1, #34	; 0x22
    174a:	b2c0      	uxtb	r0, r0
    174c:	b2c9      	uxtb	r1, r1
    174e:	f04f 0203 	mov.w	r2, #3
    1752:	f04f 0300 	mov.w	r3, #0
    1756:	f7ff fc25 	bl	fa4 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
    175a:	f04f 0060 	mov.w	r0, #96	; 0x60
    175e:	f04f 010f 	mov.w	r1, #15
    1762:	f7ff fd4f 	bl	1204 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
    1766:	a801      	add	r0, sp, #4
    1768:	f7ff fd70 	bl	124c <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
    176c:	f04f 0088 	mov.w	r0, #136	; 0x88
    1770:	f04f 010f 	mov.w	r1, #15
    1774:	f7ff fd46 	bl	1204 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1778:	4668      	mov	r0, sp
    177a:	f7ff fd67 	bl	124c <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
    177e:	f106 0036 	add.w	r0, r6, #54	; 0x36
    1782:	f107 0122 	add.w	r1, r7, #34	; 0x22
    1786:	b2c0      	uxtb	r0, r0
    1788:	b2c9      	uxtb	r1, r1
    178a:	f04f 0203 	mov.w	r2, #3
    178e:	f04f 0301 	mov.w	r3, #1
    1792:	f7ff fc07 	bl	fa4 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);

}
    1796:	b003      	add	sp, #12
    1798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    179a:	bf00      	nop

0000179c <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    179c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
    17a0:	f24e 3354 	movw	r3, #58196	; 0xe354
    17a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a8:	781b      	ldrb	r3, [r3, #0]
    17aa:	4602      	mov	r2, r0
    17ac:	f1d0 0001 	rsbs	r0, r0, #1
    17b0:	bf38      	it	cc
    17b2:	2000      	movcc	r0, #0
    17b4:	2b00      	cmp	r3, #0
    17b6:	bf0c      	ite	eq
    17b8:	4603      	moveq	r3, r0
    17ba:	f040 0301 	orrne.w	r3, r0, #1
    17be:	2b00      	cmp	r3, #0
    17c0:	f040 80bd 	bne.w	193e <disp_update+0x1a2>
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
	//	free(u_arg_v);
		return; //add frees
	}
	g_disp_update_lock = 1;
    17c4:	f24e 3354 	movw	r3, #58196	; 0xe354
    17c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17cc:	f04f 0101 	mov.w	r1, #1
    17d0:	7019      	strb	r1, [r3, #0]

	DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
    17d2:	f24e 23f8 	movw	r3, #58104	; 0xe2f8
    17d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17da:	e892 0003 	ldmia.w	r2, {r0, r1}
    17de:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
    17e2:	4603      	mov	r3, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
    17e4:	460c      	mov	r4, r1
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint8_t dist 		= lcd_state->distance;
    17e6:	7906      	ldrb	r6, [r0, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
    17e8:	7947      	ldrb	r7, [r0, #5]
	uint8_t mode 		= lcd_state->target_mode;
    17ea:	f890 a006 	ldrb.w	sl, [r0, #6]
	//upd_targ_arg_t* t_arg = NULL;
	//upd_dist_arg_t* d_arg = NULL;
	//upd_shots_arg_t* s_arg = NULL;
	//upd_mode_arg_t* m_arg = NULL;

	targ = *(lcd_state->target_pos);
    17ee:	f24e 20dc 	movw	r0, #58076	; 0xe2dc
    17f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17f6:	6819      	ldr	r1, [r3, #0]
    17f8:	f04f 0203 	mov.w	r2, #3
    17fc:	f003 fb94 	bl	4f28 <memcpy>
	
	if(last_state){
    1800:	b1c4      	cbz	r4, 1834 <disp_update+0x98>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
    1802:	f24e 25e8 	movw	r5, #58088	; 0xe2e8
    1806:	f2c2 0500 	movt	r5, #8192	; 0x2000
    180a:	4628      	mov	r0, r5
    180c:	6821      	ldr	r1, [r4, #0]
    180e:	f04f 0203 	mov.w	r2, #3
    1812:	f003 fb89 	bl	4f28 <memcpy>

		lastdist= last_state->distance;
    1816:	f894 8004 	ldrb.w	r8, [r4, #4]
 		lastchamber = last_state->chamber_status;
    181a:	f894 9005 	ldrb.w	r9, [r4, #5]
 		lastmode= last_state->target_mode;
    181e:	f894 b006 	ldrb.w	fp, [r4, #6]
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    1822:	f24e 23dc 	movw	r3, #58076	; 0xe2dc
    1826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    182a:	781a      	ldrb	r2, [r3, #0]
    182c:	782b      	ldrb	r3, [r5, #0]
    182e:	429a      	cmp	r2, r3
    1830:	d128      	bne.n	1884 <disp_update+0xe8>
    1832:	e01b      	b.n	186c <disp_update+0xd0>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
    1834:	f106 0801 	add.w	r8, r6, #1
    1838:	fa5f f888 	uxtb.w	r8, r8
		lastchamber = (chamber_status ? 0 : 1);
    183c:	f1d7 0901 	rsbs	r9, r7, #1
    1840:	bf38      	it	cc
    1842:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
    1846:	f10a 0b01 	add.w	fp, sl, #1
    184a:	fa5f fb8b 	uxtb.w	fp, fp
			t_arg.lasttarg = &lasttarg;
			disp_write_target(&t_arg);
		}
	}
	else{
		t_arg.targ = &targ;
    184e:	f24e 20f0 	movw	r0, #58096	; 0xe2f0
    1852:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1856:	f24e 23dc 	movw	r3, #58076	; 0xe2dc
    185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185e:	6003      	str	r3, [r0, #0]
		t_arg.lasttarg = NULL;
    1860:	f04f 0300 	mov.w	r3, #0
    1864:	6043      	str	r3, [r0, #4]
		disp_write_target(&t_arg);
    1866:	f7ff ff55 	bl	1714 <disp_write_target>
    186a:	e01b      	b.n	18a4 <disp_update+0x108>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    186c:	f24e 22dc 	movw	r2, #58076	; 0xe2dc
    1870:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1874:	f24e 23e8 	movw	r3, #58088	; 0xe2e8
    1878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    187c:	7852      	ldrb	r2, [r2, #1]
    187e:	785b      	ldrb	r3, [r3, #1]
    1880:	429a      	cmp	r2, r3
    1882:	d00f      	beq.n	18a4 <disp_update+0x108>
			t_arg.targ = &targ;
    1884:	f24e 20f0 	movw	r0, #58096	; 0xe2f0
    1888:	f2c2 0000 	movt	r0, #8192	; 0x2000
    188c:	f24e 23dc 	movw	r3, #58076	; 0xe2dc
    1890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1894:	6003      	str	r3, [r0, #0]
			t_arg.lasttarg = &lasttarg;
    1896:	f24e 23e8 	movw	r3, #58088	; 0xe2e8
    189a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    189e:	6043      	str	r3, [r0, #4]
			disp_write_target(&t_arg);
    18a0:	f7ff ff38 	bl	1714 <disp_write_target>
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
	if(dist != lastdist){ //Add to timer queue
    18a4:	4546      	cmp	r6, r8
    18a6:	bf08      	it	eq
    18a8:	2405      	moveq	r4, #5
    18aa:	d012      	beq.n	18d2 <disp_update+0x136>
		DBG("adding distance update to fire in %u ms", upd_dur);
		//d_arg = malloc(sizeof(upd_dist_arg_t));
		d_arg.dist = dist;
    18ac:	f24e 24e0 	movw	r4, #58080	; 0xe2e0
    18b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    18b4:	7026      	strb	r6, [r4, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
    18b6:	f04f 0005 	mov.w	r0, #5
    18ba:	f000 f8ef 	bl	1a9c <to_ticks>
    18be:	4602      	mov	r2, r0
    18c0:	f241 60e5 	movw	r0, #5861	; 0x16e5
    18c4:	f2c0 0000 	movt	r0, #0
    18c8:	4621      	mov	r1, r4
    18ca:	f000 f90f 	bl	1aec <add_timer_single>
    18ce:	f04f 040a 	mov.w	r4, #10
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
	}
	if(chamber_status != lastchamber){
    18d2:	454f      	cmp	r7, r9
    18d4:	d012      	beq.n	18fc <disp_update+0x160>
		DBG("adding shots update to fire in %u ms", upd_dur);
		//s_arg = malloc(sizeof(upd_shots_arg_t));
		s_arg.chamber_status = chamber_status;
    18d6:	f24e 25ec 	movw	r5, #58092	; 0xe2ec
    18da:	f2c2 0500 	movt	r5, #8192	; 0x2000
    18de:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    18e0:	4620      	mov	r0, r4
    18e2:	f000 f8db 	bl	1a9c <to_ticks>
    18e6:	4602      	mov	r2, r0
    18e8:	f241 60b9 	movw	r0, #5817	; 0x16b9
    18ec:	f2c0 0000 	movt	r0, #0
    18f0:	4629      	mov	r1, r5
    18f2:	f000 f8fb 	bl	1aec <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
    18f6:	f104 0405 	add.w	r4, r4, #5
    18fa:	b2e4      	uxtb	r4, r4
	}
	if(mode != lastmode){
    18fc:	45da      	cmp	sl, fp
    18fe:	d013      	beq.n	1928 <disp_update+0x18c>
		DBG("adding mode update to fire in %u ms", upd_dur);
		//m_arg = malloc(sizeof(upd_mode_arg_t));
		m_arg.mode = mode;
    1900:	f24e 25e4 	movw	r5, #58084	; 0xe2e4
    1904:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1908:	f885 a000 	strb.w	sl, [r5]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    190c:	4620      	mov	r0, r4
    190e:	f000 f8c5 	bl	1a9c <to_ticks>
    1912:	4602      	mov	r2, r0
    1914:	f241 6085 	movw	r0, #5765	; 0x1685
    1918:	f2c0 0000 	movt	r0, #0
    191c:	4629      	mov	r1, r5
    191e:	f000 f8e5 	bl	1aec <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
    1922:	f104 0405 	add.w	r4, r4, #5
    1926:	b2e4      	uxtb	r4, r4
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, upd_dur);
    1928:	f241 603d 	movw	r0, #5693	; 0x163d
    192c:	f2c0 0000 	movt	r0, #0
    1930:	f24e 21f8 	movw	r1, #58104	; 0xe2f8
    1934:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1938:	4622      	mov	r2, r4
    193a:	f000 f8d7 	bl	1aec <add_timer_single>
    193e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1942:	bf00      	nop

00001944 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
    1944:	b510      	push	{r4, lr}
    1946:	b082      	sub	sp, #8
	LCD_init();
    1948:	f7ff fc8a 	bl	1260 <LCD_init>
	LCD_clearScreen();
    194c:	f7ff fc62 	bl	1214 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1950:	f04f 0401 	mov.w	r4, #1
    1954:	9400      	str	r4, [sp, #0]
    1956:	f04f 0032 	mov.w	r0, #50	; 0x32
    195a:	f04f 011e 	mov.w	r1, #30
    195e:	f04f 029f 	mov.w	r2, #159	; 0x9f
    1962:	f04f 037f 	mov.w	r3, #127	; 0x7f
    1966:	f7ff fb9f 	bl	10a8 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
    196a:	f04f 004e 	mov.w	r0, #78	; 0x4e
    196e:	f04f 010f 	mov.w	r1, #15
    1972:	f7ff fc47 	bl	1204 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
    1976:	f64b 50b8 	movw	r0, #48568	; 0xbdb8
    197a:	f2c0 0000 	movt	r0, #0
    197e:	f7ff fc65 	bl	124c <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
    1982:	f04f 0076 	mov.w	r0, #118	; 0x76
    1986:	f04f 010f 	mov.w	r1, #15
    198a:	f7ff fc3b 	bl	1204 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
    198e:	f64b 50bc 	movw	r0, #48572	; 0xbdbc
    1992:	f2c0 0000 	movt	r0, #0
    1996:	f7ff fc59 	bl	124c <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
    199a:	4620      	mov	r0, r4
    199c:	f04f 0132 	mov.w	r1, #50	; 0x32
    19a0:	f7ff fc30 	bl	1204 <LCD_setPos>
	LCD_printStr(DIST_STR);
    19a4:	f64b 50c0 	movw	r0, #48576	; 0xbdc0
    19a8:	f2c0 0000 	movt	r0, #0
    19ac:	f7ff fc4e 	bl	124c <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
    19b0:	4620      	mov	r0, r4
    19b2:	f04f 016e 	mov.w	r1, #110	; 0x6e
    19b6:	f7ff fc25 	bl	1204 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
    19ba:	f64b 50c8 	movw	r0, #48584	; 0xbdc8
    19be:	f2c0 0000 	movt	r0, #0
    19c2:	f7ff fc43 	bl	124c <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
    19c6:	4620      	mov	r0, r4
    19c8:	f04f 0150 	mov.w	r1, #80	; 0x50
    19cc:	f7ff fc1a 	bl	1204 <LCD_setPos>
	LCD_printStr(MODE_STR);
    19d0:	f64b 50d4 	movw	r0, #48596	; 0xbdd4
    19d4:	f2c0 0000 	movt	r0, #0
    19d8:	f7ff fc38 	bl	124c <LCD_printStr>
}
    19dc:	b002      	add	sp, #8
    19de:	bd10      	pop	{r4, pc}

000019e0 <start_hardware_timer>:

        free(tmp);
    }
}

void start_hardware_timer() {
    19e0:	b430      	push	{r4, r5}
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    19e2:	f24e 1200 	movw	r2, #57600	; 0xe100
    19e6:	f2ce 0200 	movt	r2, #57344	; 0xe000
    19ea:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
    19ee:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    19f2:	f242 0300 	movw	r3, #8192	; 0x2000
    19f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    19fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
    19fc:	f021 0140 	bic.w	r1, r1, #64	; 0x40
    1a00:	6319      	str	r1, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1a02:	f245 0100 	movw	r1, #20480	; 0x5000
    1a06:	f2c4 0100 	movt	r1, #16384	; 0x4000
    1a0a:	f04f 0000 	mov.w	r0, #0
    1a0e:	6548      	str	r0, [r1, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1a10:	f240 0300 	movw	r3, #0
    1a14:	f2c4 230a 	movt	r3, #16906	; 0x420a
    1a18:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1a1c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1a20:	f04f 0001 	mov.w	r0, #1
    1a24:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1a28:	6108      	str	r0, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a2a:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
    1a2e:	f24e 3500 	movw	r5, #58112	; 0xe300
    1a32:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1a36:	682d      	ldr	r5, [r5, #0]
    1a38:	686d      	ldr	r5, [r5, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1a3a:	604d      	str	r5, [r1, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1a3c:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
    1a40:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1a44:	6014      	str	r4, [r2, #0]
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
    1a46:	bc30      	pop	{r4, r5}
    1a48:	4770      	bx	lr
    1a4a:	bf00      	nop

00001a4c <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
    1a4c:	b410      	push	{r4}
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1a4e:	f24e 3300 	movw	r3, #58112	; 0xe300
    1a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a56:	681a      	ldr	r2, [r3, #0]
    1a58:	b92a      	cbnz	r2, 1a66 <insert_timer+0x1a>
        root = newtimer;
    1a5a:	f24e 3300 	movw	r3, #58112	; 0xe300
    1a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a62:	6018      	str	r0, [r3, #0]
        return;
    1a64:	e012      	b.n	1a8c <insert_timer+0x40>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1a66:	6844      	ldr	r4, [r0, #4]
    1a68:	6853      	ldr	r3, [r2, #4]
    1a6a:	429c      	cmp	r4, r3
    1a6c:	d207      	bcs.n	1a7e <insert_timer+0x32>
    	DBG("inserting timer at root");
        newtimer->next = root;
    1a6e:	6102      	str	r2, [r0, #16]
        root = newtimer;
    1a70:	f24e 3300 	movw	r3, #58112	; 0xe300
    1a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a78:	6018      	str	r0, [r3, #0]
        return;
    1a7a:	e007      	b.n	1a8c <insert_timer+0x40>
    1a7c:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1a7e:	6913      	ldr	r3, [r2, #16]
    1a80:	b113      	cbz	r3, 1a88 <insert_timer+0x3c>
    1a82:	6859      	ldr	r1, [r3, #4]
    1a84:	428c      	cmp	r4, r1
    1a86:	d8f9      	bhi.n	1a7c <insert_timer+0x30>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1a88:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1a8a:	6110      	str	r0, [r2, #16]
}
    1a8c:	bc10      	pop	{r4}
    1a8e:	4770      	bx	lr

00001a90 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
    1a90:	f24e 3304 	movw	r3, #58116	; 0xe304
    1a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a98:	6018      	str	r0, [r3, #0]
}
    1a9a:	4770      	bx	lr

00001a9c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
    1a9c:	f24e 3304 	movw	r3, #58116	; 0xe304
    1aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1aa8:	fbb2 f2f0 	udiv	r2, r2, r0
    1aac:	6818      	ldr	r0, [r3, #0]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
    1aae:	fbb0 f0f2 	udiv	r0, r0, r2
    1ab2:	4770      	bx	lr

00001ab4 <_end_delay_timer>:

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
    1ab4:	f24e 3365 	movw	r3, #58213	; 0xe365
    1ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1abc:	f04f 0200 	mov.w	r2, #0
    1ac0:	701a      	strb	r2, [r3, #0]
}
    1ac2:	4770      	bx	lr

00001ac4 <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ac6:	4605      	mov	r5, r0
    1ac8:	460f      	mov	r7, r1
    1aca:	4614      	mov	r4, r2
    1acc:	461e      	mov	r6, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1ace:	f04f 0018 	mov.w	r0, #24
    1ad2:	f002 ff4f 	bl	4974 <malloc>


    newtimer->handler = handler;
    1ad6:	6005      	str	r5, [r0, #0]
    newtimer->time_left = period;
    1ad8:	6044      	str	r4, [r0, #4]
    newtimer->period = period;
    1ada:	6084      	str	r4, [r0, #8]
    newtimer->mode = mode;
    1adc:	60c6      	str	r6, [r0, #12]
    newtimer->next = NULL;
    1ade:	f04f 0200 	mov.w	r2, #0
    1ae2:	6102      	str	r2, [r0, #16]
    newtimer->arg = arg;
    1ae4:	6147      	str	r7, [r0, #20]

    insert_timer(newtimer);
    1ae6:	f7ff ffb1 	bl	1a4c <insert_timer>
}
    1aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001aec <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    1aec:	b508      	push	{r3, lr}
    add_timer(handler, arg, period, ONE_SHOT);
    1aee:	f04f 0301 	mov.w	r3, #1
    1af2:	f7ff ffe7 	bl	1ac4 <add_timer>
}
    1af6:	bd08      	pop	{r3, pc}

00001af8 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
    1af8:	b508      	push	{r3, lr}

	delay_timer_lock = 1;
    1afa:	f24e 3365 	movw	r3, #58213	; 0xe365
    1afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b02:	f04f 0201 	mov.w	r2, #1
    1b06:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
    1b08:	f7ff ffc8 	bl	1a9c <to_ticks>
    1b0c:	4602      	mov	r2, r0
    1b0e:	f641 20b5 	movw	r0, #6837	; 0x1ab5
    1b12:	f2c0 0000 	movt	r0, #0
    1b16:	f04f 0100 	mov.w	r1, #0
    1b1a:	f7ff ffe7 	bl	1aec <add_timer_single>
	start_hardware_timer();
    1b1e:	f7ff ff5f 	bl	19e0 <start_hardware_timer>
	while (delay_timer_lock) {}
    1b22:	f24e 3265 	movw	r2, #58213	; 0xe365
    1b26:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1b2a:	7813      	ldrb	r3, [r2, #0]
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	d1fc      	bne.n	1b2a <use_me_carefully_ms_delay_timer+0x32>
}
    1b30:	bd08      	pop	{r3, pc}
    1b32:	bf00      	nop

00001b34 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
    1b34:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    1b38:	f24e 3300 	movw	r3, #58112	; 0xe300
    1b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b40:	681b      	ldr	r3, [r3, #0]
    uint32_t elapsed = root->time_left;
    1b42:	6859      	ldr	r1, [r3, #4]

    while (node) {
    1b44:	b133      	cbz	r3, 1b54 <update_timers+0x20>
        node->time_left -= elapsed;
    1b46:	685a      	ldr	r2, [r3, #4]
    1b48:	ebc1 0202 	rsb	r2, r1, r2
    1b4c:	605a      	str	r2, [r3, #4]
        node = node->next;
    1b4e:	691b      	ldr	r3, [r3, #16]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
    1b50:	2b00      	cmp	r3, #0
    1b52:	d1f8      	bne.n	1b46 <update_timers+0x12>
    1b54:	f04f 0800 	mov.w	r8, #0
    1b58:	4647      	mov	r7, r8
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1b5a:	f24e 3500 	movw	r5, #58112	; 0xe300
    1b5e:	f2c2 0500 	movt	r5, #8192	; 0x2000

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1b62:	f04f 0a0c 	mov.w	sl, #12
        new_handler->handler = NULL;
    1b66:	4646      	mov	r6, r8
    1b68:	e01e      	b.n	1ba8 <update_timers+0x74>

    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1b6a:	4650      	mov	r0, sl
    1b6c:	f002 ff02 	bl	4974 <malloc>
    1b70:	4604      	mov	r4, r0
        new_handler->handler = NULL;
    1b72:	6006      	str	r6, [r0, #0]
        new_handler->next = NULL;
    1b74:	6046      	str	r6, [r0, #4]

        if (handlers_root == NULL) {
    1b76:	f1b8 0f00 	cmp.w	r8, #0
    1b7a:	d101      	bne.n	1b80 <update_timers+0x4c>
    1b7c:	4680      	mov	r8, r0
    1b7e:	e000      	b.n	1b82 <update_timers+0x4e>
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
    1b80:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1b82:	6828      	ldr	r0, [r5, #0]
        root = head->next;
    1b84:	6903      	ldr	r3, [r0, #16]
    1b86:	602b      	str	r3, [r5, #0]

        new_handler->handler = head->handler;
    1b88:	6803      	ldr	r3, [r0, #0]
    1b8a:	6023      	str	r3, [r4, #0]
        new_handler->arg = head->arg;
    1b8c:	6943      	ldr	r3, [r0, #20]
    1b8e:	60a3      	str	r3, [r4, #8]
        if (head->mode == ONE_SHOT) {
    1b90:	68c3      	ldr	r3, [r0, #12]
    1b92:	2b01      	cmp	r3, #1
    1b94:	d102      	bne.n	1b9c <update_timers+0x68>
            free(head);
    1b96:	f002 fee5 	bl	4964 <free>
    1b9a:	e004      	b.n	1ba6 <update_timers+0x72>
        }

        else {
            head->time_left = head->period;
    1b9c:	6883      	ldr	r3, [r0, #8]
    1b9e:	6043      	str	r3, [r0, #4]
            head->next = NULL;
    1ba0:	6106      	str	r6, [r0, #16]
            insert_timer(head);
    1ba2:	f7ff ff53 	bl	1a4c <insert_timer>
    1ba6:	4627      	mov	r7, r4
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1ba8:	682b      	ldr	r3, [r5, #0]
    1baa:	685b      	ldr	r3, [r3, #4]
    1bac:	2b00      	cmp	r3, #0
    1bae:	d0dc      	beq.n	1b6a <update_timers+0x36>
            insert_timer(head);
        }
    }

    return handlers_root;
}
    1bb0:	4640      	mov	r0, r8
    1bb2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    1bb6:	bf00      	nop

00001bb8 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
    1bb8:	b538      	push	{r3, r4, r5, lr}
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
    1bba:	f7ff ffbb 	bl	1b34 <update_timers>
    1bbe:	4604      	mov	r4, r0
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
    1bc0:	f245 0300 	movw	r3, #20480	; 0x5000
    1bc4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1bc8:	f04f 0201 	mov.w	r2, #1
    1bcc:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    1bce:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
    1bd2:	f24e 3300 	movw	r3, #58112	; 0xe300
    1bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bda:	681b      	ldr	r3, [r3, #0]
    1bdc:	b16b      	cbz	r3, 1bfa <Timer1_IRQHandler+0x42>
        MSS_TIM1_load_immediate(root->time_left);
    1bde:	685a      	ldr	r2, [r3, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1be0:	f245 0300 	movw	r3, #20480	; 0x5000
    1be4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1be8:	605a      	str	r2, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1bea:	f240 0300 	movw	r3, #0
    1bee:	f2c4 230a 	movt	r3, #16906	; 0x420a
    1bf2:	f04f 0201 	mov.w	r2, #1
    1bf6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1bfa:	b14c      	cbz	r4, 1c10 <Timer1_IRQHandler+0x58>
        handlers->handler(handlers->arg);
    1bfc:	6823      	ldr	r3, [r4, #0]
    1bfe:	68a0      	ldr	r0, [r4, #8]
    1c00:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
    1c02:	6865      	ldr	r5, [r4, #4]

        free(tmp);
    1c04:	4620      	mov	r0, r4
    1c06:	f002 fead 	bl	4964 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1c0a:	b10d      	cbz	r5, 1c10 <Timer1_IRQHandler+0x58>
    1c0c:	462c      	mov	r4, r5
    1c0e:	e7f5      	b.n	1bfc <Timer1_IRQHandler+0x44>
    1c10:	bd38      	pop	{r3, r4, r5, pc}
    1c12:	bf00      	nop

00001c14 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1c14:	b480      	push	{r7}
    1c16:	b083      	sub	sp, #12
    1c18:	af00      	add	r7, sp, #0
    1c1a:	6078      	str	r0, [r7, #4]
    return -1;
    1c1c:	f04f 33ff 	mov.w	r3, #4294967295
}
    1c20:	4618      	mov	r0, r3
    1c22:	f107 070c 	add.w	r7, r7, #12
    1c26:	46bd      	mov	sp, r7
    1c28:	bc80      	pop	{r7}
    1c2a:	4770      	bx	lr

00001c2c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1c2c:	b480      	push	{r7}
    1c2e:	b083      	sub	sp, #12
    1c30:	af00      	add	r7, sp, #0
    1c32:	6078      	str	r0, [r7, #4]
    1c34:	e7fe      	b.n	1c34 <_exit+0x8>
    1c36:	bf00      	nop

00001c38 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1c38:	b480      	push	{r7}
    1c3a:	b083      	sub	sp, #12
    1c3c:	af00      	add	r7, sp, #0
    1c3e:	6078      	str	r0, [r7, #4]
    1c40:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1c42:	683b      	ldr	r3, [r7, #0]
    1c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1c48:	605a      	str	r2, [r3, #4]
    return 0;
    1c4a:	f04f 0300 	mov.w	r3, #0
}
    1c4e:	4618      	mov	r0, r3
    1c50:	f107 070c 	add.w	r7, r7, #12
    1c54:	46bd      	mov	sp, r7
    1c56:	bc80      	pop	{r7}
    1c58:	4770      	bx	lr
    1c5a:	bf00      	nop

00001c5c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1c5c:	b480      	push	{r7}
    1c5e:	b083      	sub	sp, #12
    1c60:	af00      	add	r7, sp, #0
    1c62:	6078      	str	r0, [r7, #4]
    return 1;
    1c64:	f04f 0301 	mov.w	r3, #1
}
    1c68:	4618      	mov	r0, r3
    1c6a:	f107 070c 	add.w	r7, r7, #12
    1c6e:	46bd      	mov	sp, r7
    1c70:	bc80      	pop	{r7}
    1c72:	4770      	bx	lr

00001c74 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1c74:	b480      	push	{r7}
    1c76:	b085      	sub	sp, #20
    1c78:	af00      	add	r7, sp, #0
    1c7a:	60f8      	str	r0, [r7, #12]
    1c7c:	60b9      	str	r1, [r7, #8]
    1c7e:	607a      	str	r2, [r7, #4]
    return 0;
    1c80:	f04f 0300 	mov.w	r3, #0
}
    1c84:	4618      	mov	r0, r3
    1c86:	f107 0714 	add.w	r7, r7, #20
    1c8a:	46bd      	mov	sp, r7
    1c8c:	bc80      	pop	{r7}
    1c8e:	4770      	bx	lr

00001c90 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1c90:	b480      	push	{r7}
    1c92:	b085      	sub	sp, #20
    1c94:	af00      	add	r7, sp, #0
    1c96:	60f8      	str	r0, [r7, #12]
    1c98:	60b9      	str	r1, [r7, #8]
    1c9a:	607a      	str	r2, [r7, #4]
    return 0;
    1c9c:	f04f 0300 	mov.w	r3, #0
}
    1ca0:	4618      	mov	r0, r3
    1ca2:	f107 0714 	add.w	r7, r7, #20
    1ca6:	46bd      	mov	sp, r7
    1ca8:	bc80      	pop	{r7}
    1caa:	4770      	bx	lr

00001cac <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1cac:	b580      	push	{r7, lr}
    1cae:	b084      	sub	sp, #16
    1cb0:	af00      	add	r7, sp, #0
    1cb2:	60f8      	str	r0, [r7, #12]
    1cb4:	60b9      	str	r1, [r7, #8]
    1cb6:	607a      	str	r2, [r7, #4]
    1cb8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1cba:	f24e 3308 	movw	r3, #58120	; 0xe308
    1cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc2:	681b      	ldr	r3, [r3, #0]
    1cc4:	2b00      	cmp	r3, #0
    1cc6:	d110      	bne.n	1cea <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1cc8:	f24e 3090 	movw	r0, #58256	; 0xe390
    1ccc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cd0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1cd4:	f04f 0203 	mov.w	r2, #3
    1cd8:	f000 f87e 	bl	1dd8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1cdc:	f24e 3308 	movw	r3, #58120	; 0xe308
    1ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ce4:	f04f 0201 	mov.w	r2, #1
    1ce8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1cea:	683b      	ldr	r3, [r7, #0]
    1cec:	f24e 3090 	movw	r0, #58256	; 0xe390
    1cf0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cf4:	6879      	ldr	r1, [r7, #4]
    1cf6:	461a      	mov	r2, r3
    1cf8:	f000 f970 	bl	1fdc <MSS_UART_polled_tx>
    
    return len;
    1cfc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1cfe:	4618      	mov	r0, r3
    1d00:	f107 0710 	add.w	r7, r7, #16
    1d04:	46bd      	mov	sp, r7
    1d06:	bd80      	pop	{r7, pc}

00001d08 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1d08:	b580      	push	{r7, lr}
    1d0a:	b084      	sub	sp, #16
    1d0c:	af00      	add	r7, sp, #0
    1d0e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1d10:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d18:	681b      	ldr	r3, [r3, #0]
    1d1a:	2b00      	cmp	r3, #0
    1d1c:	d108      	bne.n	1d30 <_sbrk+0x28>
    {
      heap_end = &_end;
    1d1e:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d26:	f24e 42c8 	movw	r2, #58568	; 0xe4c8
    1d2a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1d2e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1d30:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d38:	681b      	ldr	r3, [r3, #0]
    1d3a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1d3c:	f3ef 8308 	mrs	r3, MSP
    1d40:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1d42:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4a:	681a      	ldr	r2, [r3, #0]
    1d4c:	687b      	ldr	r3, [r7, #4]
    1d4e:	441a      	add	r2, r3
    1d50:	68fb      	ldr	r3, [r7, #12]
    1d52:	429a      	cmp	r2, r3
    1d54:	d90f      	bls.n	1d76 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1d56:	f04f 0000 	mov.w	r0, #0
    1d5a:	f04f 0101 	mov.w	r1, #1
    1d5e:	f64b 52dc 	movw	r2, #48604	; 0xbddc
    1d62:	f2c0 0200 	movt	r2, #0
    1d66:	f04f 0319 	mov.w	r3, #25
    1d6a:	f7ff ff9f 	bl	1cac <_write_r>
      _exit (1);
    1d6e:	f04f 0001 	mov.w	r0, #1
    1d72:	f7ff ff5b 	bl	1c2c <_exit>
    }
  
    heap_end += incr;
    1d76:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d7e:	681a      	ldr	r2, [r3, #0]
    1d80:	687b      	ldr	r3, [r7, #4]
    1d82:	441a      	add	r2, r3
    1d84:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d8c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1d8e:	68bb      	ldr	r3, [r7, #8]
}
    1d90:	4618      	mov	r0, r3
    1d92:	f107 0710 	add.w	r7, r7, #16
    1d96:	46bd      	mov	sp, r7
    1d98:	bd80      	pop	{r7, pc}
    1d9a:	bf00      	nop

00001d9c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1d9c:	b480      	push	{r7}
    1d9e:	b083      	sub	sp, #12
    1da0:	af00      	add	r7, sp, #0
    1da2:	4603      	mov	r3, r0
    1da4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1da6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1daa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1dae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1db2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1db6:	88f9      	ldrh	r1, [r7, #6]
    1db8:	f001 011f 	and.w	r1, r1, #31
    1dbc:	f04f 0001 	mov.w	r0, #1
    1dc0:	fa00 f101 	lsl.w	r1, r0, r1
    1dc4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1dcc:	f107 070c 	add.w	r7, r7, #12
    1dd0:	46bd      	mov	sp, r7
    1dd2:	bc80      	pop	{r7}
    1dd4:	4770      	bx	lr
    1dd6:	bf00      	nop

00001dd8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1dd8:	b580      	push	{r7, lr}
    1dda:	b088      	sub	sp, #32
    1ddc:	af00      	add	r7, sp, #0
    1dde:	60f8      	str	r0, [r7, #12]
    1de0:	60b9      	str	r1, [r7, #8]
    1de2:	4613      	mov	r3, r2
    1de4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1de6:	f04f 0301 	mov.w	r3, #1
    1dea:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1dec:	f04f 0300 	mov.w	r3, #0
    1df0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1df2:	68fa      	ldr	r2, [r7, #12]
    1df4:	f24e 3390 	movw	r3, #58256	; 0xe390
    1df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dfc:	429a      	cmp	r2, r3
    1dfe:	d007      	beq.n	1e10 <MSS_UART_init+0x38>
    1e00:	68fa      	ldr	r2, [r7, #12]
    1e02:	f24e 3368 	movw	r3, #58216	; 0xe368
    1e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e0a:	429a      	cmp	r2, r3
    1e0c:	d000      	beq.n	1e10 <MSS_UART_init+0x38>
    1e0e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1e10:	68bb      	ldr	r3, [r7, #8]
    1e12:	2b00      	cmp	r3, #0
    1e14:	d100      	bne.n	1e18 <MSS_UART_init+0x40>
    1e16:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1e18:	f001 fa70 	bl	32fc <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1e1c:	68fa      	ldr	r2, [r7, #12]
    1e1e:	f24e 3390 	movw	r3, #58256	; 0xe390
    1e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e26:	429a      	cmp	r2, r3
    1e28:	d12e      	bne.n	1e88 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1e2a:	68fb      	ldr	r3, [r7, #12]
    1e2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1e30:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1e32:	68fb      	ldr	r3, [r7, #12]
    1e34:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1e38:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1e3a:	68fb      	ldr	r3, [r7, #12]
    1e3c:	f04f 020a 	mov.w	r2, #10
    1e40:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1e42:	f64d 5348 	movw	r3, #56648	; 0xdd48
    1e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e4a:	681b      	ldr	r3, [r3, #0]
    1e4c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1e4e:	f242 0300 	movw	r3, #8192	; 0x2000
    1e52:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e56:	f242 0200 	movw	r2, #8192	; 0x2000
    1e5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1e64:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1e66:	f04f 000a 	mov.w	r0, #10
    1e6a:	f7ff ff97 	bl	1d9c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1e6e:	f242 0300 	movw	r3, #8192	; 0x2000
    1e72:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e76:	f242 0200 	movw	r2, #8192	; 0x2000
    1e7a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1e84:	631a      	str	r2, [r3, #48]	; 0x30
    1e86:	e031      	b.n	1eec <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1e88:	68fa      	ldr	r2, [r7, #12]
    1e8a:	f240 0300 	movw	r3, #0
    1e8e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1e92:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1e94:	68fa      	ldr	r2, [r7, #12]
    1e96:	f240 0300 	movw	r3, #0
    1e9a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1e9e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1ea0:	68fb      	ldr	r3, [r7, #12]
    1ea2:	f04f 020b 	mov.w	r2, #11
    1ea6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1ea8:	f64d 534c 	movw	r3, #56652	; 0xdd4c
    1eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eb0:	681b      	ldr	r3, [r3, #0]
    1eb2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1eb4:	f242 0300 	movw	r3, #8192	; 0x2000
    1eb8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ebc:	f242 0200 	movw	r2, #8192	; 0x2000
    1ec0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ec4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ec6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1eca:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1ecc:	f04f 000b 	mov.w	r0, #11
    1ed0:	f7ff ff64 	bl	1d9c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1ed4:	f242 0300 	movw	r3, #8192	; 0x2000
    1ed8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1edc:	f242 0200 	movw	r2, #8192	; 0x2000
    1ee0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ee4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ee6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1eea:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1eec:	68fb      	ldr	r3, [r7, #12]
    1eee:	681b      	ldr	r3, [r3, #0]
    1ef0:	f04f 0200 	mov.w	r2, #0
    1ef4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1ef6:	68bb      	ldr	r3, [r7, #8]
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d021      	beq.n	1f40 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1efc:	69ba      	ldr	r2, [r7, #24]
    1efe:	68bb      	ldr	r3, [r7, #8]
    1f00:	fbb2 f3f3 	udiv	r3, r2, r3
    1f04:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1f06:	69fb      	ldr	r3, [r7, #28]
    1f08:	f003 0308 	and.w	r3, r3, #8
    1f0c:	2b00      	cmp	r3, #0
    1f0e:	d006      	beq.n	1f1e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1f10:	69fb      	ldr	r3, [r7, #28]
    1f12:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f16:	f103 0301 	add.w	r3, r3, #1
    1f1a:	61fb      	str	r3, [r7, #28]
    1f1c:	e003      	b.n	1f26 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1f1e:	69fb      	ldr	r3, [r7, #28]
    1f20:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f24:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1f26:	69fa      	ldr	r2, [r7, #28]
    1f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f2c:	429a      	cmp	r2, r3
    1f2e:	d900      	bls.n	1f32 <MSS_UART_init+0x15a>
    1f30:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1f32:	69fa      	ldr	r2, [r7, #28]
    1f34:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f38:	429a      	cmp	r2, r3
    1f3a:	d801      	bhi.n	1f40 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1f3c:	69fb      	ldr	r3, [r7, #28]
    1f3e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1f40:	68fb      	ldr	r3, [r7, #12]
    1f42:	685b      	ldr	r3, [r3, #4]
    1f44:	f04f 0201 	mov.w	r2, #1
    1f48:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1f4c:	68fb      	ldr	r3, [r7, #12]
    1f4e:	681b      	ldr	r3, [r3, #0]
    1f50:	8afa      	ldrh	r2, [r7, #22]
    1f52:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1f56:	b292      	uxth	r2, r2
    1f58:	b2d2      	uxtb	r2, r2
    1f5a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1f5c:	68fb      	ldr	r3, [r7, #12]
    1f5e:	681b      	ldr	r3, [r3, #0]
    1f60:	8afa      	ldrh	r2, [r7, #22]
    1f62:	b2d2      	uxtb	r2, r2
    1f64:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1f66:	68fb      	ldr	r3, [r7, #12]
    1f68:	685b      	ldr	r3, [r3, #4]
    1f6a:	f04f 0200 	mov.w	r2, #0
    1f6e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1f72:	68fb      	ldr	r3, [r7, #12]
    1f74:	681b      	ldr	r3, [r3, #0]
    1f76:	79fa      	ldrb	r2, [r7, #7]
    1f78:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1f7a:	68fb      	ldr	r3, [r7, #12]
    1f7c:	681b      	ldr	r3, [r3, #0]
    1f7e:	f04f 020e 	mov.w	r2, #14
    1f82:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1f84:	68fb      	ldr	r3, [r7, #12]
    1f86:	685b      	ldr	r3, [r3, #4]
    1f88:	f04f 0200 	mov.w	r2, #0
    1f8c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1f90:	68fb      	ldr	r3, [r7, #12]
    1f92:	f04f 0200 	mov.w	r2, #0
    1f96:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1f98:	68fb      	ldr	r3, [r7, #12]
    1f9a:	f04f 0200 	mov.w	r2, #0
    1f9e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1fa0:	68fb      	ldr	r3, [r7, #12]
    1fa2:	f04f 0200 	mov.w	r2, #0
    1fa6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1fa8:	68fb      	ldr	r3, [r7, #12]
    1faa:	f04f 0200 	mov.w	r2, #0
    1fae:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1fb0:	68fa      	ldr	r2, [r7, #12]
    1fb2:	f242 23ad 	movw	r3, #8877	; 0x22ad
    1fb6:	f2c0 0300 	movt	r3, #0
    1fba:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1fbc:	68fb      	ldr	r3, [r7, #12]
    1fbe:	f04f 0200 	mov.w	r2, #0
    1fc2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1fc4:	68fb      	ldr	r3, [r7, #12]
    1fc6:	f04f 0200 	mov.w	r2, #0
    1fca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1fcc:	68fb      	ldr	r3, [r7, #12]
    1fce:	f04f 0200 	mov.w	r2, #0
    1fd2:	729a      	strb	r2, [r3, #10]
}
    1fd4:	f107 0720 	add.w	r7, r7, #32
    1fd8:	46bd      	mov	sp, r7
    1fda:	bd80      	pop	{r7, pc}

00001fdc <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1fdc:	b480      	push	{r7}
    1fde:	b089      	sub	sp, #36	; 0x24
    1fe0:	af00      	add	r7, sp, #0
    1fe2:	60f8      	str	r0, [r7, #12]
    1fe4:	60b9      	str	r1, [r7, #8]
    1fe6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1fe8:	f04f 0300 	mov.w	r3, #0
    1fec:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1fee:	68fa      	ldr	r2, [r7, #12]
    1ff0:	f24e 3390 	movw	r3, #58256	; 0xe390
    1ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff8:	429a      	cmp	r2, r3
    1ffa:	d007      	beq.n	200c <MAIN_STACK_SIZE+0xc>
    1ffc:	68fa      	ldr	r2, [r7, #12]
    1ffe:	f24e 3368 	movw	r3, #58216	; 0xe368
    2002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2006:	429a      	cmp	r2, r3
    2008:	d000      	beq.n	200c <MAIN_STACK_SIZE+0xc>
    200a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    200c:	68bb      	ldr	r3, [r7, #8]
    200e:	2b00      	cmp	r3, #0
    2010:	d100      	bne.n	2014 <MAIN_STACK_SIZE+0x14>
    2012:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2014:	687b      	ldr	r3, [r7, #4]
    2016:	2b00      	cmp	r3, #0
    2018:	d100      	bne.n	201c <MAIN_STACK_SIZE+0x1c>
    201a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    201c:	68fa      	ldr	r2, [r7, #12]
    201e:	f24e 3390 	movw	r3, #58256	; 0xe390
    2022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2026:	429a      	cmp	r2, r3
    2028:	d006      	beq.n	2038 <MAIN_STACK_SIZE+0x38>
    202a:	68fa      	ldr	r2, [r7, #12]
    202c:	f24e 3368 	movw	r3, #58216	; 0xe368
    2030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2034:	429a      	cmp	r2, r3
    2036:	d13d      	bne.n	20b4 <MAIN_STACK_SIZE+0xb4>
    2038:	68bb      	ldr	r3, [r7, #8]
    203a:	2b00      	cmp	r3, #0
    203c:	d03a      	beq.n	20b4 <MAIN_STACK_SIZE+0xb4>
    203e:	687b      	ldr	r3, [r7, #4]
    2040:	2b00      	cmp	r3, #0
    2042:	d037      	beq.n	20b4 <MAIN_STACK_SIZE+0xb4>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2044:	68fb      	ldr	r3, [r7, #12]
    2046:	681b      	ldr	r3, [r3, #0]
    2048:	7d1b      	ldrb	r3, [r3, #20]
    204a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    204c:	68fb      	ldr	r3, [r7, #12]
    204e:	7a9a      	ldrb	r2, [r3, #10]
    2050:	7efb      	ldrb	r3, [r7, #27]
    2052:	ea42 0303 	orr.w	r3, r2, r3
    2056:	b2da      	uxtb	r2, r3
    2058:	68fb      	ldr	r3, [r7, #12]
    205a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    205c:	7efb      	ldrb	r3, [r7, #27]
    205e:	f003 0320 	and.w	r3, r3, #32
    2062:	2b00      	cmp	r3, #0
    2064:	d023      	beq.n	20ae <MAIN_STACK_SIZE+0xae>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2066:	f04f 0310 	mov.w	r3, #16
    206a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    206c:	687b      	ldr	r3, [r7, #4]
    206e:	2b0f      	cmp	r3, #15
    2070:	d801      	bhi.n	2076 <MAIN_STACK_SIZE+0x76>
                {
                    fill_size = tx_size;
    2072:	687b      	ldr	r3, [r7, #4]
    2074:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2076:	f04f 0300 	mov.w	r3, #0
    207a:	617b      	str	r3, [r7, #20]
    207c:	e00e      	b.n	209c <MAIN_STACK_SIZE+0x9c>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    207e:	68fb      	ldr	r3, [r7, #12]
    2080:	681b      	ldr	r3, [r3, #0]
    2082:	68b9      	ldr	r1, [r7, #8]
    2084:	693a      	ldr	r2, [r7, #16]
    2086:	440a      	add	r2, r1
    2088:	7812      	ldrb	r2, [r2, #0]
    208a:	701a      	strb	r2, [r3, #0]
    208c:	693b      	ldr	r3, [r7, #16]
    208e:	f103 0301 	add.w	r3, r3, #1
    2092:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2094:	697b      	ldr	r3, [r7, #20]
    2096:	f103 0301 	add.w	r3, r3, #1
    209a:	617b      	str	r3, [r7, #20]
    209c:	697a      	ldr	r2, [r7, #20]
    209e:	69fb      	ldr	r3, [r7, #28]
    20a0:	429a      	cmp	r2, r3
    20a2:	d3ec      	bcc.n	207e <MAIN_STACK_SIZE+0x7e>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    20a4:	687a      	ldr	r2, [r7, #4]
    20a6:	697b      	ldr	r3, [r7, #20]
    20a8:	ebc3 0302 	rsb	r3, r3, r2
    20ac:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    20ae:	687b      	ldr	r3, [r7, #4]
    20b0:	2b00      	cmp	r3, #0
    20b2:	d1c7      	bne.n	2044 <MAIN_STACK_SIZE+0x44>
    }
}
    20b4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    20b8:	46bd      	mov	sp, r7
    20ba:	bc80      	pop	{r7}
    20bc:	4770      	bx	lr
    20be:	bf00      	nop

000020c0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    20c0:	b480      	push	{r7}
    20c2:	b087      	sub	sp, #28
    20c4:	af00      	add	r7, sp, #0
    20c6:	6078      	str	r0, [r7, #4]
    20c8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    20ca:	f04f 0300 	mov.w	r3, #0
    20ce:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20d0:	687a      	ldr	r2, [r7, #4]
    20d2:	f24e 3390 	movw	r3, #58256	; 0xe390
    20d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20da:	429a      	cmp	r2, r3
    20dc:	d007      	beq.n	20ee <MSS_UART_polled_tx_string+0x2e>
    20de:	687a      	ldr	r2, [r7, #4]
    20e0:	f24e 3368 	movw	r3, #58216	; 0xe368
    20e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e8:	429a      	cmp	r2, r3
    20ea:	d000      	beq.n	20ee <MSS_UART_polled_tx_string+0x2e>
    20ec:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    20ee:	683b      	ldr	r3, [r7, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d100      	bne.n	20f6 <MSS_UART_polled_tx_string+0x36>
    20f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    20f6:	687a      	ldr	r2, [r7, #4]
    20f8:	f24e 3390 	movw	r3, #58256	; 0xe390
    20fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2100:	429a      	cmp	r2, r3
    2102:	d006      	beq.n	2112 <MSS_UART_polled_tx_string+0x52>
    2104:	687a      	ldr	r2, [r7, #4]
    2106:	f24e 3368 	movw	r3, #58216	; 0xe368
    210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    210e:	429a      	cmp	r2, r3
    2110:	d138      	bne.n	2184 <MSS_UART_polled_tx_string+0xc4>
    2112:	683b      	ldr	r3, [r7, #0]
    2114:	2b00      	cmp	r3, #0
    2116:	d035      	beq.n	2184 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2118:	683a      	ldr	r2, [r7, #0]
    211a:	68bb      	ldr	r3, [r7, #8]
    211c:	4413      	add	r3, r2
    211e:	781b      	ldrb	r3, [r3, #0]
    2120:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2122:	e02c      	b.n	217e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2124:	687b      	ldr	r3, [r7, #4]
    2126:	681b      	ldr	r3, [r3, #0]
    2128:	7d1b      	ldrb	r3, [r3, #20]
    212a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    212c:	687b      	ldr	r3, [r7, #4]
    212e:	7a9a      	ldrb	r2, [r3, #10]
    2130:	7dfb      	ldrb	r3, [r7, #23]
    2132:	ea42 0303 	orr.w	r3, r2, r3
    2136:	b2da      	uxtb	r2, r3
    2138:	687b      	ldr	r3, [r7, #4]
    213a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    213c:	7dfb      	ldrb	r3, [r7, #23]
    213e:	f003 0320 	and.w	r3, r3, #32
    2142:	2b00      	cmp	r3, #0
    2144:	d0ee      	beq.n	2124 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    2146:	f04f 0300 	mov.w	r3, #0
    214a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    214c:	e011      	b.n	2172 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    214e:	687b      	ldr	r3, [r7, #4]
    2150:	681b      	ldr	r3, [r3, #0]
    2152:	693a      	ldr	r2, [r7, #16]
    2154:	b2d2      	uxtb	r2, r2
    2156:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2158:	68fb      	ldr	r3, [r7, #12]
    215a:	f103 0301 	add.w	r3, r3, #1
    215e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2160:	68bb      	ldr	r3, [r7, #8]
    2162:	f103 0301 	add.w	r3, r3, #1
    2166:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2168:	683a      	ldr	r2, [r7, #0]
    216a:	68bb      	ldr	r3, [r7, #8]
    216c:	4413      	add	r3, r2
    216e:	781b      	ldrb	r3, [r3, #0]
    2170:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2172:	693b      	ldr	r3, [r7, #16]
    2174:	2b00      	cmp	r3, #0
    2176:	d002      	beq.n	217e <MSS_UART_polled_tx_string+0xbe>
    2178:	68fb      	ldr	r3, [r7, #12]
    217a:	2b0f      	cmp	r3, #15
    217c:	d9e7      	bls.n	214e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    217e:	693b      	ldr	r3, [r7, #16]
    2180:	2b00      	cmp	r3, #0
    2182:	d1cf      	bne.n	2124 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2184:	f107 071c 	add.w	r7, r7, #28
    2188:	46bd      	mov	sp, r7
    218a:	bc80      	pop	{r7}
    218c:	4770      	bx	lr
    218e:	bf00      	nop

00002190 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2190:	b580      	push	{r7, lr}
    2192:	b084      	sub	sp, #16
    2194:	af00      	add	r7, sp, #0
    2196:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2198:	687a      	ldr	r2, [r7, #4]
    219a:	f24e 3390 	movw	r3, #58256	; 0xe390
    219e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a2:	429a      	cmp	r2, r3
    21a4:	d007      	beq.n	21b6 <MSS_UART_isr+0x26>
    21a6:	687a      	ldr	r2, [r7, #4]
    21a8:	f24e 3368 	movw	r3, #58216	; 0xe368
    21ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b0:	429a      	cmp	r2, r3
    21b2:	d000      	beq.n	21b6 <MSS_UART_isr+0x26>
    21b4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21b6:	687a      	ldr	r2, [r7, #4]
    21b8:	f24e 3390 	movw	r3, #58256	; 0xe390
    21bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c0:	429a      	cmp	r2, r3
    21c2:	d006      	beq.n	21d2 <MSS_UART_isr+0x42>
    21c4:	687a      	ldr	r2, [r7, #4]
    21c6:	f24e 3368 	movw	r3, #58216	; 0xe368
    21ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ce:	429a      	cmp	r2, r3
    21d0:	d167      	bne.n	22a2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    21d2:	687b      	ldr	r3, [r7, #4]
    21d4:	681b      	ldr	r3, [r3, #0]
    21d6:	7a1b      	ldrb	r3, [r3, #8]
    21d8:	b2db      	uxtb	r3, r3
    21da:	f003 030f 	and.w	r3, r3, #15
    21de:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    21e0:	7bfb      	ldrb	r3, [r7, #15]
    21e2:	2b0c      	cmp	r3, #12
    21e4:	d854      	bhi.n	2290 <MSS_UART_isr+0x100>
    21e6:	a201      	add	r2, pc, #4	; (adr r2, 21ec <MSS_UART_isr+0x5c>)
    21e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    21ec:	00002221 	.word	0x00002221
    21f0:	00002291 	.word	0x00002291
    21f4:	0000223d 	.word	0x0000223d
    21f8:	00002291 	.word	0x00002291
    21fc:	00002259 	.word	0x00002259
    2200:	00002291 	.word	0x00002291
    2204:	00002275 	.word	0x00002275
    2208:	00002291 	.word	0x00002291
    220c:	00002291 	.word	0x00002291
    2210:	00002291 	.word	0x00002291
    2214:	00002291 	.word	0x00002291
    2218:	00002291 	.word	0x00002291
    221c:	00002259 	.word	0x00002259
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2220:	687b      	ldr	r3, [r7, #4]
    2222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2224:	2b00      	cmp	r3, #0
    2226:	d100      	bne.n	222a <MSS_UART_isr+0x9a>
    2228:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    222a:	687b      	ldr	r3, [r7, #4]
    222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    222e:	2b00      	cmp	r3, #0
    2230:	d030      	beq.n	2294 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2232:	687b      	ldr	r3, [r7, #4]
    2234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2236:	6878      	ldr	r0, [r7, #4]
    2238:	4798      	blx	r3
                }
            }
            break;
    223a:	e032      	b.n	22a2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    223c:	687b      	ldr	r3, [r7, #4]
    223e:	6a1b      	ldr	r3, [r3, #32]
    2240:	2b00      	cmp	r3, #0
    2242:	d100      	bne.n	2246 <MSS_UART_isr+0xb6>
    2244:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2246:	687b      	ldr	r3, [r7, #4]
    2248:	6a1b      	ldr	r3, [r3, #32]
    224a:	2b00      	cmp	r3, #0
    224c:	d024      	beq.n	2298 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    224e:	687b      	ldr	r3, [r7, #4]
    2250:	6a1b      	ldr	r3, [r3, #32]
    2252:	6878      	ldr	r0, [r7, #4]
    2254:	4798      	blx	r3
                }
            }
            break;
    2256:	e024      	b.n	22a2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2258:	687b      	ldr	r3, [r7, #4]
    225a:	69db      	ldr	r3, [r3, #28]
    225c:	2b00      	cmp	r3, #0
    225e:	d100      	bne.n	2262 <MSS_UART_isr+0xd2>
    2260:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2262:	687b      	ldr	r3, [r7, #4]
    2264:	69db      	ldr	r3, [r3, #28]
    2266:	2b00      	cmp	r3, #0
    2268:	d018      	beq.n	229c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	69db      	ldr	r3, [r3, #28]
    226e:	6878      	ldr	r0, [r7, #4]
    2270:	4798      	blx	r3
                }
            }
            break;
    2272:	e016      	b.n	22a2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	699b      	ldr	r3, [r3, #24]
    2278:	2b00      	cmp	r3, #0
    227a:	d100      	bne.n	227e <MSS_UART_isr+0xee>
    227c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	699b      	ldr	r3, [r3, #24]
    2282:	2b00      	cmp	r3, #0
    2284:	d00c      	beq.n	22a0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2286:	687b      	ldr	r3, [r7, #4]
    2288:	699b      	ldr	r3, [r3, #24]
    228a:	6878      	ldr	r0, [r7, #4]
    228c:	4798      	blx	r3
                }
            }
            break;
    228e:	e008      	b.n	22a2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2290:	be00      	bkpt	0x0000
    2292:	e006      	b.n	22a2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2294:	bf00      	nop
    2296:	e004      	b.n	22a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2298:	bf00      	nop
    229a:	e002      	b.n	22a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    229c:	bf00      	nop
    229e:	e000      	b.n	22a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    22a0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    22a2:	f107 0710 	add.w	r7, r7, #16
    22a6:	46bd      	mov	sp, r7
    22a8:	bd80      	pop	{r7, pc}
    22aa:	bf00      	nop

000022ac <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    22ac:	b480      	push	{r7}
    22ae:	b087      	sub	sp, #28
    22b0:	af00      	add	r7, sp, #0
    22b2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22b4:	687a      	ldr	r2, [r7, #4]
    22b6:	f24e 3390 	movw	r3, #58256	; 0xe390
    22ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22be:	429a      	cmp	r2, r3
    22c0:	d007      	beq.n	22d2 <default_tx_handler+0x26>
    22c2:	687a      	ldr	r2, [r7, #4]
    22c4:	f24e 3368 	movw	r3, #58216	; 0xe368
    22c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22cc:	429a      	cmp	r2, r3
    22ce:	d000      	beq.n	22d2 <default_tx_handler+0x26>
    22d0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    22d2:	687b      	ldr	r3, [r7, #4]
    22d4:	68db      	ldr	r3, [r3, #12]
    22d6:	2b00      	cmp	r3, #0
    22d8:	d100      	bne.n	22dc <default_tx_handler+0x30>
    22da:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    22dc:	687b      	ldr	r3, [r7, #4]
    22de:	691b      	ldr	r3, [r3, #16]
    22e0:	2b00      	cmp	r3, #0
    22e2:	d100      	bne.n	22e6 <default_tx_handler+0x3a>
    22e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22e6:	687a      	ldr	r2, [r7, #4]
    22e8:	f24e 3390 	movw	r3, #58256	; 0xe390
    22ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f0:	429a      	cmp	r2, r3
    22f2:	d006      	beq.n	2302 <default_tx_handler+0x56>
    22f4:	687a      	ldr	r2, [r7, #4]
    22f6:	f24e 3368 	movw	r3, #58216	; 0xe368
    22fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22fe:	429a      	cmp	r2, r3
    2300:	d152      	bne.n	23a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2306:	2b00      	cmp	r3, #0
    2308:	d04e      	beq.n	23a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    230e:	2b00      	cmp	r3, #0
    2310:	d04a      	beq.n	23a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	681b      	ldr	r3, [r3, #0]
    2316:	7d1b      	ldrb	r3, [r3, #20]
    2318:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    231a:	687b      	ldr	r3, [r7, #4]
    231c:	7a9a      	ldrb	r2, [r3, #10]
    231e:	7afb      	ldrb	r3, [r7, #11]
    2320:	ea42 0303 	orr.w	r3, r2, r3
    2324:	b2da      	uxtb	r2, r3
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    232a:	7afb      	ldrb	r3, [r7, #11]
    232c:	f003 0320 	and.w	r3, r3, #32
    2330:	2b00      	cmp	r3, #0
    2332:	d029      	beq.n	2388 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2334:	f04f 0310 	mov.w	r3, #16
    2338:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	691a      	ldr	r2, [r3, #16]
    233e:	687b      	ldr	r3, [r7, #4]
    2340:	695b      	ldr	r3, [r3, #20]
    2342:	ebc3 0302 	rsb	r3, r3, r2
    2346:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2348:	697b      	ldr	r3, [r7, #20]
    234a:	2b0f      	cmp	r3, #15
    234c:	d801      	bhi.n	2352 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    234e:	697b      	ldr	r3, [r7, #20]
    2350:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2352:	f04f 0300 	mov.w	r3, #0
    2356:	60fb      	str	r3, [r7, #12]
    2358:	e012      	b.n	2380 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	687a      	ldr	r2, [r7, #4]
    2360:	68d1      	ldr	r1, [r2, #12]
    2362:	687a      	ldr	r2, [r7, #4]
    2364:	6952      	ldr	r2, [r2, #20]
    2366:	440a      	add	r2, r1
    2368:	7812      	ldrb	r2, [r2, #0]
    236a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	695b      	ldr	r3, [r3, #20]
    2370:	f103 0201 	add.w	r2, r3, #1
    2374:	687b      	ldr	r3, [r7, #4]
    2376:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2378:	68fb      	ldr	r3, [r7, #12]
    237a:	f103 0301 	add.w	r3, r3, #1
    237e:	60fb      	str	r3, [r7, #12]
    2380:	68fa      	ldr	r2, [r7, #12]
    2382:	693b      	ldr	r3, [r7, #16]
    2384:	429a      	cmp	r2, r3
    2386:	d3e8      	bcc.n	235a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2388:	687b      	ldr	r3, [r7, #4]
    238a:	695a      	ldr	r2, [r3, #20]
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	691b      	ldr	r3, [r3, #16]
    2390:	429a      	cmp	r2, r3
    2392:	d109      	bne.n	23a8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	f04f 0200 	mov.w	r2, #0
    239a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	685b      	ldr	r3, [r3, #4]
    23a0:	f04f 0200 	mov.w	r2, #0
    23a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    23a8:	f107 071c 	add.w	r7, r7, #28
    23ac:	46bd      	mov	sp, r7
    23ae:	bc80      	pop	{r7}
    23b0:	4770      	bx	lr
    23b2:	bf00      	nop

000023b4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    23b4:	4668      	mov	r0, sp
    23b6:	f020 0107 	bic.w	r1, r0, #7
    23ba:	468d      	mov	sp, r1
    23bc:	b589      	push	{r0, r3, r7, lr}
    23be:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    23c0:	f24e 3090 	movw	r0, #58256	; 0xe390
    23c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23c8:	f7ff fee2 	bl	2190 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    23cc:	f04f 000a 	mov.w	r0, #10
    23d0:	f7ff fce4 	bl	1d9c <NVIC_ClearPendingIRQ>
}
    23d4:	46bd      	mov	sp, r7
    23d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    23da:	4685      	mov	sp, r0
    23dc:	4770      	bx	lr
    23de:	bf00      	nop

000023e0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    23e0:	4668      	mov	r0, sp
    23e2:	f020 0107 	bic.w	r1, r0, #7
    23e6:	468d      	mov	sp, r1
    23e8:	b589      	push	{r0, r3, r7, lr}
    23ea:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    23ec:	f24e 3068 	movw	r0, #58216	; 0xe368
    23f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23f4:	f7ff fecc 	bl	2190 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    23f8:	f04f 000b 	mov.w	r0, #11
    23fc:	f7ff fcce 	bl	1d9c <NVIC_ClearPendingIRQ>
}
    2400:	46bd      	mov	sp, r7
    2402:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2406:	4685      	mov	sp, r0
    2408:	4770      	bx	lr
    240a:	bf00      	nop

0000240c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    240c:	b480      	push	{r7}
    240e:	b083      	sub	sp, #12
    2410:	af00      	add	r7, sp, #0
    2412:	4603      	mov	r3, r0
    2414:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2416:	f24e 1300 	movw	r3, #57600	; 0xe100
    241a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    241e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2422:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2426:	88f9      	ldrh	r1, [r7, #6]
    2428:	f001 011f 	and.w	r1, r1, #31
    242c:	f04f 0001 	mov.w	r0, #1
    2430:	fa00 f101 	lsl.w	r1, r0, r1
    2434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2438:	f107 070c 	add.w	r7, r7, #12
    243c:	46bd      	mov	sp, r7
    243e:	bc80      	pop	{r7}
    2440:	4770      	bx	lr
    2442:	bf00      	nop

00002444 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2444:	b480      	push	{r7}
    2446:	b083      	sub	sp, #12
    2448:	af00      	add	r7, sp, #0
    244a:	4603      	mov	r3, r0
    244c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    244e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2452:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2456:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    245a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    245e:	88f9      	ldrh	r1, [r7, #6]
    2460:	f001 011f 	and.w	r1, r1, #31
    2464:	f04f 0001 	mov.w	r0, #1
    2468:	fa00 f101 	lsl.w	r1, r0, r1
    246c:	f102 0220 	add.w	r2, r2, #32
    2470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2474:	f107 070c 	add.w	r7, r7, #12
    2478:	46bd      	mov	sp, r7
    247a:	bc80      	pop	{r7}
    247c:	4770      	bx	lr
    247e:	bf00      	nop

00002480 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2480:	b480      	push	{r7}
    2482:	b083      	sub	sp, #12
    2484:	af00      	add	r7, sp, #0
    2486:	4603      	mov	r3, r0
    2488:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    248a:	f24e 1300 	movw	r3, #57600	; 0xe100
    248e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2492:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2496:	ea4f 1252 	mov.w	r2, r2, lsr #5
    249a:	88f9      	ldrh	r1, [r7, #6]
    249c:	f001 011f 	and.w	r1, r1, #31
    24a0:	f04f 0001 	mov.w	r0, #1
    24a4:	fa00 f101 	lsl.w	r1, r0, r1
    24a8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    24ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    24b0:	f107 070c 	add.w	r7, r7, #12
    24b4:	46bd      	mov	sp, r7
    24b6:	bc80      	pop	{r7}
    24b8:	4770      	bx	lr
    24ba:	bf00      	nop

000024bc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    24bc:	b580      	push	{r7, lr}
    24be:	b084      	sub	sp, #16
    24c0:	af00      	add	r7, sp, #0
    24c2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    24c4:	687a      	ldr	r2, [r7, #4]
    24c6:	f24e 433c 	movw	r3, #58428	; 0xe43c
    24ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ce:	429a      	cmp	r2, r3
    24d0:	d007      	beq.n	24e2 <MSS_SPI_init+0x26>
    24d2:	687a      	ldr	r2, [r7, #4]
    24d4:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    24d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24dc:	429a      	cmp	r2, r3
    24de:	d000      	beq.n	24e2 <MSS_SPI_init+0x26>
    24e0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    24e2:	687b      	ldr	r3, [r7, #4]
    24e4:	889b      	ldrh	r3, [r3, #4]
    24e6:	b21b      	sxth	r3, r3
    24e8:	4618      	mov	r0, r3
    24ea:	f7ff ffab 	bl	2444 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    24ee:	6878      	ldr	r0, [r7, #4]
    24f0:	f04f 0100 	mov.w	r1, #0
    24f4:	f04f 0284 	mov.w	r2, #132	; 0x84
    24f8:	f002 fdde 	bl	50b8 <memset>
    
    this_spi->cmd_done = 1u;
    24fc:	687b      	ldr	r3, [r7, #4]
    24fe:	f04f 0201 	mov.w	r2, #1
    2502:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2504:	f04f 0300 	mov.w	r3, #0
    2508:	81fb      	strh	r3, [r7, #14]
    250a:	e00d      	b.n	2528 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    250c:	89fb      	ldrh	r3, [r7, #14]
    250e:	687a      	ldr	r2, [r7, #4]
    2510:	f103 0306 	add.w	r3, r3, #6
    2514:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2518:	4413      	add	r3, r2
    251a:	f04f 32ff 	mov.w	r2, #4294967295
    251e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2520:	89fb      	ldrh	r3, [r7, #14]
    2522:	f103 0301 	add.w	r3, r3, #1
    2526:	81fb      	strh	r3, [r7, #14]
    2528:	89fb      	ldrh	r3, [r7, #14]
    252a:	2b07      	cmp	r3, #7
    252c:	d9ee      	bls.n	250c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    252e:	687a      	ldr	r2, [r7, #4]
    2530:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2538:	429a      	cmp	r2, r3
    253a:	d126      	bne.n	258a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    253c:	687a      	ldr	r2, [r7, #4]
    253e:	f241 0300 	movw	r3, #4096	; 0x1000
    2542:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2546:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2548:	687b      	ldr	r3, [r7, #4]
    254a:	f04f 020c 	mov.w	r2, #12
    254e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2550:	f242 0300 	movw	r3, #8192	; 0x2000
    2554:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2558:	f242 0200 	movw	r2, #8192	; 0x2000
    255c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2560:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2562:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2566:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2568:	f04f 000c 	mov.w	r0, #12
    256c:	f7ff ff88 	bl	2480 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2570:	f242 0300 	movw	r3, #8192	; 0x2000
    2574:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2578:	f242 0200 	movw	r2, #8192	; 0x2000
    257c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2580:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2582:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2586:	631a      	str	r2, [r3, #48]	; 0x30
    2588:	e025      	b.n	25d6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    258a:	687a      	ldr	r2, [r7, #4]
    258c:	f241 0300 	movw	r3, #4096	; 0x1000
    2590:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2594:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2596:	687b      	ldr	r3, [r7, #4]
    2598:	f04f 020d 	mov.w	r2, #13
    259c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    259e:	f242 0300 	movw	r3, #8192	; 0x2000
    25a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25a6:	f242 0200 	movw	r2, #8192	; 0x2000
    25aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    25ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    25b4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    25b6:	f04f 000d 	mov.w	r0, #13
    25ba:	f7ff ff61 	bl	2480 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    25be:	f242 0300 	movw	r3, #8192	; 0x2000
    25c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25c6:	f242 0200 	movw	r2, #8192	; 0x2000
    25ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
    25ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    25d4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    25d6:	687b      	ldr	r3, [r7, #4]
    25d8:	681b      	ldr	r3, [r3, #0]
    25da:	687a      	ldr	r2, [r7, #4]
    25dc:	6812      	ldr	r2, [r2, #0]
    25de:	6812      	ldr	r2, [r2, #0]
    25e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    25e4:	601a      	str	r2, [r3, #0]
}
    25e6:	f107 0710 	add.w	r7, r7, #16
    25ea:	46bd      	mov	sp, r7
    25ec:	bd80      	pop	{r7, pc}
    25ee:	bf00      	nop

000025f0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    25f0:	b580      	push	{r7, lr}
    25f2:	b08a      	sub	sp, #40	; 0x28
    25f4:	af00      	add	r7, sp, #0
    25f6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    25f8:	687b      	ldr	r3, [r7, #4]
    25fa:	681b      	ldr	r3, [r3, #0]
    25fc:	681b      	ldr	r3, [r3, #0]
    25fe:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2600:	687b      	ldr	r3, [r7, #4]
    2602:	681b      	ldr	r3, [r3, #0]
    2604:	699b      	ldr	r3, [r3, #24]
    2606:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    2608:	687b      	ldr	r3, [r7, #4]
    260a:	681b      	ldr	r3, [r3, #0]
    260c:	685b      	ldr	r3, [r3, #4]
    260e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    2610:	687b      	ldr	r3, [r7, #4]
    2612:	681b      	ldr	r3, [r3, #0]
    2614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2616:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	681b      	ldr	r3, [r3, #0]
    261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    261e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2620:	687b      	ldr	r3, [r7, #4]
    2622:	681b      	ldr	r3, [r3, #0]
    2624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2626:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	681b      	ldr	r3, [r3, #0]
    262c:	69db      	ldr	r3, [r3, #28]
    262e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2630:	687a      	ldr	r2, [r7, #4]
    2632:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263a:	429a      	cmp	r2, r3
    263c:	d12e      	bne.n	269c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    263e:	687a      	ldr	r2, [r7, #4]
    2640:	f241 0300 	movw	r3, #4096	; 0x1000
    2644:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2648:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    264a:	687b      	ldr	r3, [r7, #4]
    264c:	f04f 020c 	mov.w	r2, #12
    2650:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2652:	f242 0300 	movw	r3, #8192	; 0x2000
    2656:	f2ce 0304 	movt	r3, #57348	; 0xe004
    265a:	f242 0200 	movw	r2, #8192	; 0x2000
    265e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2662:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2664:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2668:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    266a:	f04f 000c 	mov.w	r0, #12
    266e:	f7ff ff07 	bl	2480 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2672:	f242 0300 	movw	r3, #8192	; 0x2000
    2676:	f2ce 0304 	movt	r3, #57348	; 0xe004
    267a:	f242 0200 	movw	r2, #8192	; 0x2000
    267e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2682:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2684:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2688:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    268a:	687b      	ldr	r3, [r7, #4]
    268c:	681b      	ldr	r3, [r3, #0]
    268e:	687a      	ldr	r2, [r7, #4]
    2690:	6812      	ldr	r2, [r2, #0]
    2692:	6812      	ldr	r2, [r2, #0]
    2694:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2698:	601a      	str	r2, [r3, #0]
    269a:	e02d      	b.n	26f8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    269c:	687a      	ldr	r2, [r7, #4]
    269e:	f241 0300 	movw	r3, #4096	; 0x1000
    26a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    26a6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    26a8:	687b      	ldr	r3, [r7, #4]
    26aa:	f04f 020d 	mov.w	r2, #13
    26ae:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    26b0:	f242 0300 	movw	r3, #8192	; 0x2000
    26b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26b8:	f242 0200 	movw	r2, #8192	; 0x2000
    26bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    26c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    26c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    26c6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    26c8:	f04f 000d 	mov.w	r0, #13
    26cc:	f7ff fed8 	bl	2480 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    26d0:	f242 0300 	movw	r3, #8192	; 0x2000
    26d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26d8:	f242 0200 	movw	r2, #8192	; 0x2000
    26dc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    26e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    26e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    26e6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    26e8:	687b      	ldr	r3, [r7, #4]
    26ea:	681b      	ldr	r3, [r3, #0]
    26ec:	687a      	ldr	r2, [r7, #4]
    26ee:	6812      	ldr	r2, [r2, #0]
    26f0:	6812      	ldr	r2, [r2, #0]
    26f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    26f6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    26f8:	68fb      	ldr	r3, [r7, #12]
    26fa:	f023 0301 	bic.w	r3, r3, #1
    26fe:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	681b      	ldr	r3, [r3, #0]
    2704:	68fa      	ldr	r2, [r7, #12]
    2706:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	681b      	ldr	r3, [r3, #0]
    270c:	693a      	ldr	r2, [r7, #16]
    270e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    2710:	687b      	ldr	r3, [r7, #4]
    2712:	681b      	ldr	r3, [r3, #0]
    2714:	697a      	ldr	r2, [r7, #20]
    2716:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2718:	687b      	ldr	r3, [r7, #4]
    271a:	681b      	ldr	r3, [r3, #0]
    271c:	687a      	ldr	r2, [r7, #4]
    271e:	6812      	ldr	r2, [r2, #0]
    2720:	6812      	ldr	r2, [r2, #0]
    2722:	f042 0201 	orr.w	r2, r2, #1
    2726:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	681b      	ldr	r3, [r3, #0]
    272c:	69ba      	ldr	r2, [r7, #24]
    272e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2730:	687b      	ldr	r3, [r7, #4]
    2732:	681b      	ldr	r3, [r3, #0]
    2734:	69fa      	ldr	r2, [r7, #28]
    2736:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    2738:	687b      	ldr	r3, [r7, #4]
    273a:	681b      	ldr	r3, [r3, #0]
    273c:	6a3a      	ldr	r2, [r7, #32]
    273e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	681b      	ldr	r3, [r3, #0]
    2744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2746:	61da      	str	r2, [r3, #28]
}
    2748:	f107 0728 	add.w	r7, r7, #40	; 0x28
    274c:	46bd      	mov	sp, r7
    274e:	bd80      	pop	{r7, pc}

00002750 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2750:	b580      	push	{r7, lr}
    2752:	b084      	sub	sp, #16
    2754:	af00      	add	r7, sp, #0
    2756:	60f8      	str	r0, [r7, #12]
    2758:	607a      	str	r2, [r7, #4]
    275a:	460a      	mov	r2, r1
    275c:	72fa      	strb	r2, [r7, #11]
    275e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2760:	68fa      	ldr	r2, [r7, #12]
    2762:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2766:	f2c2 0300 	movt	r3, #8192	; 0x2000
    276a:	429a      	cmp	r2, r3
    276c:	d007      	beq.n	277e <MSS_SPI_configure_master_mode+0x2e>
    276e:	68fa      	ldr	r2, [r7, #12]
    2770:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    2774:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2778:	429a      	cmp	r2, r3
    277a:	d000      	beq.n	277e <MSS_SPI_configure_master_mode+0x2e>
    277c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    277e:	7afb      	ldrb	r3, [r7, #11]
    2780:	2b07      	cmp	r3, #7
    2782:	d900      	bls.n	2786 <MSS_SPI_configure_master_mode+0x36>
    2784:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2786:	7e3b      	ldrb	r3, [r7, #24]
    2788:	2b20      	cmp	r3, #32
    278a:	d900      	bls.n	278e <MSS_SPI_configure_master_mode+0x3e>
    278c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    278e:	68fb      	ldr	r3, [r7, #12]
    2790:	889b      	ldrh	r3, [r3, #4]
    2792:	b21b      	sxth	r3, r3
    2794:	4618      	mov	r0, r3
    2796:	f7ff fe55 	bl	2444 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    279a:	68fb      	ldr	r3, [r7, #12]
    279c:	f04f 0200 	mov.w	r2, #0
    27a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    27a4:	68fb      	ldr	r3, [r7, #12]
    27a6:	681b      	ldr	r3, [r3, #0]
    27a8:	68fa      	ldr	r2, [r7, #12]
    27aa:	6812      	ldr	r2, [r2, #0]
    27ac:	6812      	ldr	r2, [r2, #0]
    27ae:	f022 0201 	bic.w	r2, r2, #1
    27b2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    27b4:	68fb      	ldr	r3, [r7, #12]
    27b6:	681b      	ldr	r3, [r3, #0]
    27b8:	68fa      	ldr	r2, [r7, #12]
    27ba:	6812      	ldr	r2, [r2, #0]
    27bc:	6812      	ldr	r2, [r2, #0]
    27be:	f042 0202 	orr.w	r2, r2, #2
    27c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    27c4:	68fb      	ldr	r3, [r7, #12]
    27c6:	681b      	ldr	r3, [r3, #0]
    27c8:	68fa      	ldr	r2, [r7, #12]
    27ca:	6812      	ldr	r2, [r2, #0]
    27cc:	6812      	ldr	r2, [r2, #0]
    27ce:	f042 0201 	orr.w	r2, r2, #1
    27d2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    27d4:	7afb      	ldrb	r3, [r7, #11]
    27d6:	2b07      	cmp	r3, #7
    27d8:	d83f      	bhi.n	285a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    27da:	687b      	ldr	r3, [r7, #4]
    27dc:	2b00      	cmp	r3, #0
    27de:	d00b      	beq.n	27f8 <MSS_SPI_configure_master_mode+0xa8>
    27e0:	687b      	ldr	r3, [r7, #4]
    27e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    27e6:	d007      	beq.n	27f8 <MSS_SPI_configure_master_mode+0xa8>
    27e8:	687b      	ldr	r3, [r7, #4]
    27ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    27ee:	d003      	beq.n	27f8 <MSS_SPI_configure_master_mode+0xa8>
    27f0:	687b      	ldr	r3, [r7, #4]
    27f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    27f6:	d10f      	bne.n	2818 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    27f8:	7afa      	ldrb	r2, [r7, #11]
    27fa:	6879      	ldr	r1, [r7, #4]
    27fc:	f240 1302 	movw	r3, #258	; 0x102
    2800:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2804:	ea41 0303 	orr.w	r3, r1, r3
    2808:	68f9      	ldr	r1, [r7, #12]
    280a:	f102 0206 	add.w	r2, r2, #6
    280e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2812:	440a      	add	r2, r1
    2814:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2816:	e00e      	b.n	2836 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2818:	7afa      	ldrb	r2, [r7, #11]
    281a:	6879      	ldr	r1, [r7, #4]
    281c:	f240 1302 	movw	r3, #258	; 0x102
    2820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2824:	ea41 0303 	orr.w	r3, r1, r3
    2828:	68f9      	ldr	r1, [r7, #12]
    282a:	f102 0206 	add.w	r2, r2, #6
    282e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2832:	440a      	add	r2, r1
    2834:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2836:	7afb      	ldrb	r3, [r7, #11]
    2838:	68fa      	ldr	r2, [r7, #12]
    283a:	f103 0306 	add.w	r3, r3, #6
    283e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2842:	4413      	add	r3, r2
    2844:	7e3a      	ldrb	r2, [r7, #24]
    2846:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2848:	7afb      	ldrb	r3, [r7, #11]
    284a:	68fa      	ldr	r2, [r7, #12]
    284c:	f103 0306 	add.w	r3, r3, #6
    2850:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2854:	4413      	add	r3, r2
    2856:	78fa      	ldrb	r2, [r7, #3]
    2858:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    285a:	68fb      	ldr	r3, [r7, #12]
    285c:	889b      	ldrh	r3, [r3, #4]
    285e:	b21b      	sxth	r3, r3
    2860:	4618      	mov	r0, r3
    2862:	f7ff fdd3 	bl	240c <NVIC_EnableIRQ>
}
    2866:	f107 0710 	add.w	r7, r7, #16
    286a:	46bd      	mov	sp, r7
    286c:	bd80      	pop	{r7, pc}
    286e:	bf00      	nop

00002870 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2870:	b580      	push	{r7, lr}
    2872:	b084      	sub	sp, #16
    2874:	af00      	add	r7, sp, #0
    2876:	6078      	str	r0, [r7, #4]
    2878:	460b      	mov	r3, r1
    287a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    287c:	687a      	ldr	r2, [r7, #4]
    287e:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2886:	429a      	cmp	r2, r3
    2888:	d007      	beq.n	289a <MSS_SPI_set_slave_select+0x2a>
    288a:	687a      	ldr	r2, [r7, #4]
    288c:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    2890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2894:	429a      	cmp	r2, r3
    2896:	d000      	beq.n	289a <MSS_SPI_set_slave_select+0x2a>
    2898:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	681b      	ldr	r3, [r3, #0]
    289e:	681b      	ldr	r3, [r3, #0]
    28a0:	f003 0302 	and.w	r3, r3, #2
    28a4:	2b00      	cmp	r3, #0
    28a6:	d100      	bne.n	28aa <MSS_SPI_set_slave_select+0x3a>
    28a8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    28aa:	78fb      	ldrb	r3, [r7, #3]
    28ac:	687a      	ldr	r2, [r7, #4]
    28ae:	f103 0306 	add.w	r3, r3, #6
    28b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    28b6:	4413      	add	r3, r2
    28b8:	685b      	ldr	r3, [r3, #4]
    28ba:	f1b3 3fff 	cmp.w	r3, #4294967295
    28be:	d100      	bne.n	28c2 <MSS_SPI_set_slave_select+0x52>
    28c0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    28c2:	687b      	ldr	r3, [r7, #4]
    28c4:	889b      	ldrh	r3, [r3, #4]
    28c6:	b21b      	sxth	r3, r3
    28c8:	4618      	mov	r0, r3
    28ca:	f7ff fdbb 	bl	2444 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    28ce:	687b      	ldr	r3, [r7, #4]
    28d0:	681b      	ldr	r3, [r3, #0]
    28d2:	689b      	ldr	r3, [r3, #8]
    28d4:	f003 0304 	and.w	r3, r3, #4
    28d8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    28da:	68fb      	ldr	r3, [r7, #12]
    28dc:	2b00      	cmp	r3, #0
    28de:	d002      	beq.n	28e6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    28e0:	6878      	ldr	r0, [r7, #4]
    28e2:	f7ff fe85 	bl	25f0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    28e6:	687b      	ldr	r3, [r7, #4]
    28e8:	681b      	ldr	r3, [r3, #0]
    28ea:	687a      	ldr	r2, [r7, #4]
    28ec:	6812      	ldr	r2, [r2, #0]
    28ee:	6812      	ldr	r2, [r2, #0]
    28f0:	f022 0201 	bic.w	r2, r2, #1
    28f4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    28f6:	687b      	ldr	r3, [r7, #4]
    28f8:	681a      	ldr	r2, [r3, #0]
    28fa:	78fb      	ldrb	r3, [r7, #3]
    28fc:	6879      	ldr	r1, [r7, #4]
    28fe:	f103 0306 	add.w	r3, r3, #6
    2902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2906:	440b      	add	r3, r1
    2908:	685b      	ldr	r3, [r3, #4]
    290a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	681a      	ldr	r2, [r3, #0]
    2910:	78fb      	ldrb	r3, [r7, #3]
    2912:	6879      	ldr	r1, [r7, #4]
    2914:	f103 0306 	add.w	r3, r3, #6
    2918:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    291c:	440b      	add	r3, r1
    291e:	7a5b      	ldrb	r3, [r3, #9]
    2920:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2922:	687b      	ldr	r3, [r7, #4]
    2924:	681a      	ldr	r2, [r3, #0]
    2926:	78fb      	ldrb	r3, [r7, #3]
    2928:	6879      	ldr	r1, [r7, #4]
    292a:	f103 0306 	add.w	r3, r3, #6
    292e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2932:	440b      	add	r3, r1
    2934:	7a1b      	ldrb	r3, [r3, #8]
    2936:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2938:	687b      	ldr	r3, [r7, #4]
    293a:	681b      	ldr	r3, [r3, #0]
    293c:	687a      	ldr	r2, [r7, #4]
    293e:	6812      	ldr	r2, [r2, #0]
    2940:	6812      	ldr	r2, [r2, #0]
    2942:	f042 0201 	orr.w	r2, r2, #1
    2946:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2948:	687b      	ldr	r3, [r7, #4]
    294a:	681b      	ldr	r3, [r3, #0]
    294c:	687a      	ldr	r2, [r7, #4]
    294e:	6812      	ldr	r2, [r2, #0]
    2950:	69d1      	ldr	r1, [r2, #28]
    2952:	78fa      	ldrb	r2, [r7, #3]
    2954:	f04f 0001 	mov.w	r0, #1
    2958:	fa00 f202 	lsl.w	r2, r0, r2
    295c:	ea41 0202 	orr.w	r2, r1, r2
    2960:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2962:	687b      	ldr	r3, [r7, #4]
    2964:	889b      	ldrh	r3, [r3, #4]
    2966:	b21b      	sxth	r3, r3
    2968:	4618      	mov	r0, r3
    296a:	f7ff fd4f 	bl	240c <NVIC_EnableIRQ>
}
    296e:	f107 0710 	add.w	r7, r7, #16
    2972:	46bd      	mov	sp, r7
    2974:	bd80      	pop	{r7, pc}
    2976:	bf00      	nop

00002978 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2978:	b580      	push	{r7, lr}
    297a:	b084      	sub	sp, #16
    297c:	af00      	add	r7, sp, #0
    297e:	6078      	str	r0, [r7, #4]
    2980:	460b      	mov	r3, r1
    2982:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2984:	687a      	ldr	r2, [r7, #4]
    2986:	f24e 433c 	movw	r3, #58428	; 0xe43c
    298a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    298e:	429a      	cmp	r2, r3
    2990:	d007      	beq.n	29a2 <MSS_SPI_clear_slave_select+0x2a>
    2992:	687a      	ldr	r2, [r7, #4]
    2994:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    2998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299c:	429a      	cmp	r2, r3
    299e:	d000      	beq.n	29a2 <MSS_SPI_clear_slave_select+0x2a>
    29a0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    29a2:	687b      	ldr	r3, [r7, #4]
    29a4:	681b      	ldr	r3, [r3, #0]
    29a6:	681b      	ldr	r3, [r3, #0]
    29a8:	f003 0302 	and.w	r3, r3, #2
    29ac:	2b00      	cmp	r3, #0
    29ae:	d100      	bne.n	29b2 <MSS_SPI_clear_slave_select+0x3a>
    29b0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    29b2:	687b      	ldr	r3, [r7, #4]
    29b4:	889b      	ldrh	r3, [r3, #4]
    29b6:	b21b      	sxth	r3, r3
    29b8:	4618      	mov	r0, r3
    29ba:	f7ff fd43 	bl	2444 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    29be:	687b      	ldr	r3, [r7, #4]
    29c0:	681b      	ldr	r3, [r3, #0]
    29c2:	689b      	ldr	r3, [r3, #8]
    29c4:	f003 0304 	and.w	r3, r3, #4
    29c8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    29ca:	68fb      	ldr	r3, [r7, #12]
    29cc:	2b00      	cmp	r3, #0
    29ce:	d002      	beq.n	29d6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    29d0:	6878      	ldr	r0, [r7, #4]
    29d2:	f7ff fe0d 	bl	25f0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    29d6:	687b      	ldr	r3, [r7, #4]
    29d8:	681b      	ldr	r3, [r3, #0]
    29da:	687a      	ldr	r2, [r7, #4]
    29dc:	6812      	ldr	r2, [r2, #0]
    29de:	69d1      	ldr	r1, [r2, #28]
    29e0:	78fa      	ldrb	r2, [r7, #3]
    29e2:	f04f 0001 	mov.w	r0, #1
    29e6:	fa00 f202 	lsl.w	r2, r0, r2
    29ea:	ea6f 0202 	mvn.w	r2, r2
    29ee:	ea01 0202 	and.w	r2, r1, r2
    29f2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    29f4:	687b      	ldr	r3, [r7, #4]
    29f6:	889b      	ldrh	r3, [r3, #4]
    29f8:	b21b      	sxth	r3, r3
    29fa:	4618      	mov	r0, r3
    29fc:	f7ff fd06 	bl	240c <NVIC_EnableIRQ>
}
    2a00:	f107 0710 	add.w	r7, r7, #16
    2a04:	46bd      	mov	sp, r7
    2a06:	bd80      	pop	{r7, pc}

00002a08 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2a08:	b480      	push	{r7}
    2a0a:	b087      	sub	sp, #28
    2a0c:	af00      	add	r7, sp, #0
    2a0e:	6078      	str	r0, [r7, #4]
    2a10:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a12:	687a      	ldr	r2, [r7, #4]
    2a14:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a1c:	429a      	cmp	r2, r3
    2a1e:	d007      	beq.n	2a30 <MSS_SPI_transfer_frame+0x28>
    2a20:	687a      	ldr	r2, [r7, #4]
    2a22:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    2a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a2a:	429a      	cmp	r2, r3
    2a2c:	d000      	beq.n	2a30 <MSS_SPI_transfer_frame+0x28>
    2a2e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2a30:	687b      	ldr	r3, [r7, #4]
    2a32:	681b      	ldr	r3, [r3, #0]
    2a34:	681b      	ldr	r3, [r3, #0]
    2a36:	f003 0302 	and.w	r3, r3, #2
    2a3a:	2b00      	cmp	r3, #0
    2a3c:	d100      	bne.n	2a40 <MSS_SPI_transfer_frame+0x38>
    2a3e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2a40:	687b      	ldr	r3, [r7, #4]
    2a42:	681a      	ldr	r2, [r3, #0]
    2a44:	687b      	ldr	r3, [r7, #4]
    2a46:	681b      	ldr	r3, [r3, #0]
    2a48:	6819      	ldr	r1, [r3, #0]
    2a4a:	f240 03ff 	movw	r3, #255	; 0xff
    2a4e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2a52:	ea01 0303 	and.w	r3, r1, r3
    2a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2a5a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2a5c:	687b      	ldr	r3, [r7, #4]
    2a5e:	681b      	ldr	r3, [r3, #0]
    2a60:	687a      	ldr	r2, [r7, #4]
    2a62:	6812      	ldr	r2, [r2, #0]
    2a64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2a66:	f042 020c 	orr.w	r2, r2, #12
    2a6a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2a6c:	687b      	ldr	r3, [r7, #4]
    2a6e:	681b      	ldr	r3, [r3, #0]
    2a70:	689b      	ldr	r3, [r3, #8]
    2a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2a76:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    2a78:	e00b      	b.n	2a92 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	681b      	ldr	r3, [r3, #0]
    2a7e:	691b      	ldr	r3, [r3, #16]
    2a80:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    2a82:	68bb      	ldr	r3, [r7, #8]
    2a84:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2a86:	687b      	ldr	r3, [r7, #4]
    2a88:	681b      	ldr	r3, [r3, #0]
    2a8a:	689b      	ldr	r3, [r3, #8]
    2a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2a90:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2a92:	68fb      	ldr	r3, [r7, #12]
    2a94:	2b00      	cmp	r3, #0
    2a96:	d0f0      	beq.n	2a7a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2a98:	687b      	ldr	r3, [r7, #4]
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	683a      	ldr	r2, [r7, #0]
    2a9e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	681b      	ldr	r3, [r3, #0]
    2aa4:	689b      	ldr	r3, [r3, #8]
    2aa6:	f003 0301 	and.w	r3, r3, #1
    2aaa:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    2aac:	e005      	b.n	2aba <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2aae:	687b      	ldr	r3, [r7, #4]
    2ab0:	681b      	ldr	r3, [r3, #0]
    2ab2:	689b      	ldr	r3, [r3, #8]
    2ab4:	f003 0301 	and.w	r3, r3, #1
    2ab8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    2aba:	697b      	ldr	r3, [r7, #20]
    2abc:	2b00      	cmp	r3, #0
    2abe:	d0f6      	beq.n	2aae <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2ac0:	687b      	ldr	r3, [r7, #4]
    2ac2:	681b      	ldr	r3, [r3, #0]
    2ac4:	689b      	ldr	r3, [r3, #8]
    2ac6:	f003 0302 	and.w	r3, r3, #2
    2aca:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    2acc:	e005      	b.n	2ada <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	681b      	ldr	r3, [r3, #0]
    2ad2:	689b      	ldr	r3, [r3, #8]
    2ad4:	f003 0302 	and.w	r3, r3, #2
    2ad8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    2ada:	693b      	ldr	r3, [r7, #16]
    2adc:	2b00      	cmp	r3, #0
    2ade:	d0f6      	beq.n	2ace <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    2ae0:	687b      	ldr	r3, [r7, #4]
    2ae2:	681b      	ldr	r3, [r3, #0]
    2ae4:	691b      	ldr	r3, [r3, #16]
}
    2ae6:	4618      	mov	r0, r3
    2ae8:	f107 071c 	add.w	r7, r7, #28
    2aec:	46bd      	mov	sp, r7
    2aee:	bc80      	pop	{r7}
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop

00002af4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2af4:	b480      	push	{r7}
    2af6:	b085      	sub	sp, #20
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2afc:	f04f 0300 	mov.w	r3, #0
    2b00:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b02:	e00e      	b.n	2b22 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2b04:	687b      	ldr	r3, [r7, #4]
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	687a      	ldr	r2, [r7, #4]
    2b0a:	6891      	ldr	r1, [r2, #8]
    2b0c:	687a      	ldr	r2, [r7, #4]
    2b0e:	6912      	ldr	r2, [r2, #16]
    2b10:	440a      	add	r2, r1
    2b12:	7812      	ldrb	r2, [r2, #0]
    2b14:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2b16:	687b      	ldr	r3, [r7, #4]
    2b18:	691b      	ldr	r3, [r3, #16]
    2b1a:	f103 0201 	add.w	r2, r3, #1
    2b1e:	687b      	ldr	r3, [r7, #4]
    2b20:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	681b      	ldr	r3, [r3, #0]
    2b26:	689b      	ldr	r3, [r3, #8]
    2b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	d105      	bne.n	2b3c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	691a      	ldr	r2, [r3, #16]
    2b34:	687b      	ldr	r3, [r7, #4]
    2b36:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b38:	429a      	cmp	r2, r3
    2b3a:	d3e3      	bcc.n	2b04 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2b3c:	687b      	ldr	r3, [r7, #4]
    2b3e:	691a      	ldr	r2, [r3, #16]
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	68db      	ldr	r3, [r3, #12]
    2b44:	429a      	cmp	r2, r3
    2b46:	d31c      	bcc.n	2b82 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b48:	e00e      	b.n	2b68 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2b4a:	687b      	ldr	r3, [r7, #4]
    2b4c:	681b      	ldr	r3, [r3, #0]
    2b4e:	687a      	ldr	r2, [r7, #4]
    2b50:	6951      	ldr	r1, [r2, #20]
    2b52:	687a      	ldr	r2, [r7, #4]
    2b54:	69d2      	ldr	r2, [r2, #28]
    2b56:	440a      	add	r2, r1
    2b58:	7812      	ldrb	r2, [r2, #0]
    2b5a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2b5c:	687b      	ldr	r3, [r7, #4]
    2b5e:	69db      	ldr	r3, [r3, #28]
    2b60:	f103 0201 	add.w	r2, r3, #1
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b68:	687b      	ldr	r3, [r7, #4]
    2b6a:	681b      	ldr	r3, [r3, #0]
    2b6c:	689b      	ldr	r3, [r3, #8]
    2b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2b72:	2b00      	cmp	r3, #0
    2b74:	d105      	bne.n	2b82 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2b76:	687b      	ldr	r3, [r7, #4]
    2b78:	69da      	ldr	r2, [r3, #28]
    2b7a:	687b      	ldr	r3, [r7, #4]
    2b7c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b7e:	429a      	cmp	r2, r3
    2b80:	d3e3      	bcc.n	2b4a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2b82:	687b      	ldr	r3, [r7, #4]
    2b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2b86:	2b00      	cmp	r3, #0
    2b88:	d01f      	beq.n	2bca <fill_slave_tx_fifo+0xd6>
    2b8a:	687b      	ldr	r3, [r7, #4]
    2b8c:	691a      	ldr	r2, [r3, #16]
    2b8e:	687b      	ldr	r3, [r7, #4]
    2b90:	68db      	ldr	r3, [r3, #12]
    2b92:	429a      	cmp	r2, r3
    2b94:	d319      	bcc.n	2bca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2b96:	687b      	ldr	r3, [r7, #4]
    2b98:	69da      	ldr	r2, [r3, #28]
    2b9a:	687b      	ldr	r3, [r7, #4]
    2b9c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2b9e:	429a      	cmp	r2, r3
    2ba0:	d313      	bcc.n	2bca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2ba2:	e008      	b.n	2bb6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	681b      	ldr	r3, [r3, #0]
    2ba8:	f04f 0200 	mov.w	r2, #0
    2bac:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2bae:	68fb      	ldr	r3, [r7, #12]
    2bb0:	f103 0301 	add.w	r3, r3, #1
    2bb4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2bb6:	687b      	ldr	r3, [r7, #4]
    2bb8:	681b      	ldr	r3, [r3, #0]
    2bba:	689b      	ldr	r3, [r3, #8]
    2bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2bc0:	2b00      	cmp	r3, #0
    2bc2:	d102      	bne.n	2bca <fill_slave_tx_fifo+0xd6>
    2bc4:	68fb      	ldr	r3, [r7, #12]
    2bc6:	2b1f      	cmp	r3, #31
    2bc8:	d9ec      	bls.n	2ba4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2bca:	f107 0714 	add.w	r7, r7, #20
    2bce:	46bd      	mov	sp, r7
    2bd0:	bc80      	pop	{r7}
    2bd2:	4770      	bx	lr

00002bd4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2bd4:	b580      	push	{r7, lr}
    2bd6:	b084      	sub	sp, #16
    2bd8:	af00      	add	r7, sp, #0
    2bda:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2bdc:	687b      	ldr	r3, [r7, #4]
    2bde:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2be2:	2b02      	cmp	r3, #2
    2be4:	d115      	bne.n	2c12 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2be6:	e00c      	b.n	2c02 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2be8:	687b      	ldr	r3, [r7, #4]
    2bea:	681b      	ldr	r3, [r3, #0]
    2bec:	691b      	ldr	r3, [r3, #16]
    2bee:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2bf0:	687b      	ldr	r3, [r7, #4]
    2bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	d004      	beq.n	2c02 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2bf8:	687b      	ldr	r3, [r7, #4]
    2bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2bfc:	68fa      	ldr	r2, [r7, #12]
    2bfe:	4610      	mov	r0, r2
    2c00:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2c02:	687b      	ldr	r3, [r7, #4]
    2c04:	681b      	ldr	r3, [r3, #0]
    2c06:	689b      	ldr	r3, [r3, #8]
    2c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	d0eb      	beq.n	2be8 <read_slave_rx_fifo+0x14>
    2c10:	e032      	b.n	2c78 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2c12:	687b      	ldr	r3, [r7, #4]
    2c14:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2c18:	2b01      	cmp	r3, #1
    2c1a:	d125      	bne.n	2c68 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2c1c:	e017      	b.n	2c4e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2c1e:	687b      	ldr	r3, [r7, #4]
    2c20:	681b      	ldr	r3, [r3, #0]
    2c22:	691b      	ldr	r3, [r3, #16]
    2c24:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2c26:	687b      	ldr	r3, [r7, #4]
    2c28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2c2a:	687b      	ldr	r3, [r7, #4]
    2c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2c2e:	429a      	cmp	r2, r3
    2c30:	d207      	bcs.n	2c42 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2c32:	687b      	ldr	r3, [r7, #4]
    2c34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c36:	687b      	ldr	r3, [r7, #4]
    2c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c3a:	4413      	add	r3, r2
    2c3c:	68fa      	ldr	r2, [r7, #12]
    2c3e:	b2d2      	uxtb	r2, r2
    2c40:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2c42:	687b      	ldr	r3, [r7, #4]
    2c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c46:	f103 0201 	add.w	r2, r3, #1
    2c4a:	687b      	ldr	r3, [r7, #4]
    2c4c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2c4e:	687b      	ldr	r3, [r7, #4]
    2c50:	681b      	ldr	r3, [r3, #0]
    2c52:	689b      	ldr	r3, [r3, #8]
    2c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d0e0      	beq.n	2c1e <read_slave_rx_fifo+0x4a>
    2c5c:	e00c      	b.n	2c78 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2c5e:	687b      	ldr	r3, [r7, #4]
    2c60:	681b      	ldr	r3, [r3, #0]
    2c62:	691b      	ldr	r3, [r3, #16]
    2c64:	60fb      	str	r3, [r7, #12]
    2c66:	e000      	b.n	2c6a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2c68:	bf00      	nop
    2c6a:	687b      	ldr	r3, [r7, #4]
    2c6c:	681b      	ldr	r3, [r3, #0]
    2c6e:	689b      	ldr	r3, [r3, #8]
    2c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c74:	2b00      	cmp	r3, #0
    2c76:	d0f2      	beq.n	2c5e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2c78:	f107 0710 	add.w	r7, r7, #16
    2c7c:	46bd      	mov	sp, r7
    2c7e:	bd80      	pop	{r7, pc}

00002c80 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2c80:	b580      	push	{r7, lr}
    2c82:	b086      	sub	sp, #24
    2c84:	af00      	add	r7, sp, #0
    2c86:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2c88:	687b      	ldr	r3, [r7, #4]
    2c8a:	681b      	ldr	r3, [r3, #0]
    2c8c:	f103 0320 	add.w	r3, r3, #32
    2c90:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2c92:	687a      	ldr	r2, [r7, #4]
    2c94:	f24e 433c 	movw	r3, #58428	; 0xe43c
    2c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c9c:	429a      	cmp	r2, r3
    2c9e:	d007      	beq.n	2cb0 <mss_spi_isr+0x30>
    2ca0:	687a      	ldr	r2, [r7, #4]
    2ca2:	f24e 33b8 	movw	r3, #58296	; 0xe3b8
    2ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2caa:	429a      	cmp	r2, r3
    2cac:	d000      	beq.n	2cb0 <mss_spi_isr+0x30>
    2cae:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2cb0:	693b      	ldr	r3, [r7, #16]
    2cb2:	681b      	ldr	r3, [r3, #0]
    2cb4:	f003 0302 	and.w	r3, r3, #2
    2cb8:	2b00      	cmp	r3, #0
    2cba:	d052      	beq.n	2d62 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2cbc:	687b      	ldr	r3, [r7, #4]
    2cbe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2cc2:	2b02      	cmp	r3, #2
    2cc4:	d115      	bne.n	2cf2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2cc6:	e00c      	b.n	2ce2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2cc8:	687b      	ldr	r3, [r7, #4]
    2cca:	681b      	ldr	r3, [r3, #0]
    2ccc:	691b      	ldr	r3, [r3, #16]
    2cce:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	d004      	beq.n	2ce2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2cd8:	687b      	ldr	r3, [r7, #4]
    2cda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2cdc:	68fa      	ldr	r2, [r7, #12]
    2cde:	4610      	mov	r0, r2
    2ce0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ce2:	687b      	ldr	r3, [r7, #4]
    2ce4:	681b      	ldr	r3, [r3, #0]
    2ce6:	689b      	ldr	r3, [r3, #8]
    2ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2cec:	2b00      	cmp	r3, #0
    2cee:	d0eb      	beq.n	2cc8 <mss_spi_isr+0x48>
    2cf0:	e032      	b.n	2d58 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2cf8:	2b01      	cmp	r3, #1
    2cfa:	d125      	bne.n	2d48 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2cfc:	e017      	b.n	2d2e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	691b      	ldr	r3, [r3, #16]
    2d04:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2d06:	687b      	ldr	r3, [r7, #4]
    2d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2d0a:	687b      	ldr	r3, [r7, #4]
    2d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2d0e:	429a      	cmp	r2, r3
    2d10:	d207      	bcs.n	2d22 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2d12:	687b      	ldr	r3, [r7, #4]
    2d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d16:	687b      	ldr	r3, [r7, #4]
    2d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d1a:	4413      	add	r3, r2
    2d1c:	68fa      	ldr	r2, [r7, #12]
    2d1e:	b2d2      	uxtb	r2, r2
    2d20:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d26:	f103 0201 	add.w	r2, r3, #1
    2d2a:	687b      	ldr	r3, [r7, #4]
    2d2c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2d2e:	687b      	ldr	r3, [r7, #4]
    2d30:	681b      	ldr	r3, [r3, #0]
    2d32:	689b      	ldr	r3, [r3, #8]
    2d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d38:	2b00      	cmp	r3, #0
    2d3a:	d0e0      	beq.n	2cfe <mss_spi_isr+0x7e>
    2d3c:	e00c      	b.n	2d58 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2d3e:	687b      	ldr	r3, [r7, #4]
    2d40:	681b      	ldr	r3, [r3, #0]
    2d42:	691b      	ldr	r3, [r3, #16]
    2d44:	60fb      	str	r3, [r7, #12]
    2d46:	e000      	b.n	2d4a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2d48:	bf00      	nop
    2d4a:	687b      	ldr	r3, [r7, #4]
    2d4c:	681b      	ldr	r3, [r3, #0]
    2d4e:	689b      	ldr	r3, [r3, #8]
    2d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d54:	2b00      	cmp	r3, #0
    2d56:	d0f2      	beq.n	2d3e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2d58:	687b      	ldr	r3, [r7, #4]
    2d5a:	681b      	ldr	r3, [r3, #0]
    2d5c:	f04f 0202 	mov.w	r2, #2
    2d60:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2d62:	693b      	ldr	r3, [r7, #16]
    2d64:	681b      	ldr	r3, [r3, #0]
    2d66:	f003 0301 	and.w	r3, r3, #1
    2d6a:	b2db      	uxtb	r3, r3
    2d6c:	2b00      	cmp	r3, #0
    2d6e:	d012      	beq.n	2d96 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2d70:	687b      	ldr	r3, [r7, #4]
    2d72:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2d76:	2b02      	cmp	r3, #2
    2d78:	d105      	bne.n	2d86 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2d7a:	687b      	ldr	r3, [r7, #4]
    2d7c:	681b      	ldr	r3, [r3, #0]
    2d7e:	687a      	ldr	r2, [r7, #4]
    2d80:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2d82:	615a      	str	r2, [r3, #20]
    2d84:	e002      	b.n	2d8c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2d86:	6878      	ldr	r0, [r7, #4]
    2d88:	f7ff feb4 	bl	2af4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2d8c:	687b      	ldr	r3, [r7, #4]
    2d8e:	681b      	ldr	r3, [r3, #0]
    2d90:	f04f 0201 	mov.w	r2, #1
    2d94:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2d96:	693b      	ldr	r3, [r7, #16]
    2d98:	681b      	ldr	r3, [r3, #0]
    2d9a:	f003 0310 	and.w	r3, r3, #16
    2d9e:	2b00      	cmp	r3, #0
    2da0:	d023      	beq.n	2dea <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2da2:	6878      	ldr	r0, [r7, #4]
    2da4:	f7ff ff16 	bl	2bd4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2da8:	687b      	ldr	r3, [r7, #4]
    2daa:	6a1b      	ldr	r3, [r3, #32]
    2dac:	2b00      	cmp	r3, #0
    2dae:	d00b      	beq.n	2dc8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2db0:	687b      	ldr	r3, [r7, #4]
    2db2:	6a1b      	ldr	r3, [r3, #32]
    2db4:	687a      	ldr	r2, [r7, #4]
    2db6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2db8:	687a      	ldr	r2, [r7, #4]
    2dba:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2dbc:	4608      	mov	r0, r1
    2dbe:	4611      	mov	r1, r2
    2dc0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2dc2:	6878      	ldr	r0, [r7, #4]
    2dc4:	f7ff fe96 	bl	2af4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2dc8:	687b      	ldr	r3, [r7, #4]
    2dca:	f04f 0201 	mov.w	r2, #1
    2dce:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2dd0:	687b      	ldr	r3, [r7, #4]
    2dd2:	681b      	ldr	r3, [r3, #0]
    2dd4:	687a      	ldr	r2, [r7, #4]
    2dd6:	6812      	ldr	r2, [r2, #0]
    2dd8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2dda:	f022 0210 	bic.w	r2, r2, #16
    2dde:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2de0:	687b      	ldr	r3, [r7, #4]
    2de2:	681b      	ldr	r3, [r3, #0]
    2de4:	f04f 0210 	mov.w	r2, #16
    2de8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2dea:	693b      	ldr	r3, [r7, #16]
    2dec:	681b      	ldr	r3, [r3, #0]
    2dee:	f003 0304 	and.w	r3, r3, #4
    2df2:	2b00      	cmp	r3, #0
    2df4:	d00f      	beq.n	2e16 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2df6:	687b      	ldr	r3, [r7, #4]
    2df8:	681b      	ldr	r3, [r3, #0]
    2dfa:	687a      	ldr	r2, [r7, #4]
    2dfc:	6812      	ldr	r2, [r2, #0]
    2dfe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2e00:	f042 0204 	orr.w	r2, r2, #4
    2e04:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2e06:	6878      	ldr	r0, [r7, #4]
    2e08:	f7ff fbf2 	bl	25f0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2e0c:	687b      	ldr	r3, [r7, #4]
    2e0e:	681b      	ldr	r3, [r3, #0]
    2e10:	f04f 0204 	mov.w	r2, #4
    2e14:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2e16:	693b      	ldr	r3, [r7, #16]
    2e18:	681b      	ldr	r3, [r3, #0]
    2e1a:	f003 0308 	and.w	r3, r3, #8
    2e1e:	2b00      	cmp	r3, #0
    2e20:	d031      	beq.n	2e86 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2e22:	687b      	ldr	r3, [r7, #4]
    2e24:	681b      	ldr	r3, [r3, #0]
    2e26:	687a      	ldr	r2, [r7, #4]
    2e28:	6812      	ldr	r2, [r2, #0]
    2e2a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2e2c:	f042 0208 	orr.w	r2, r2, #8
    2e30:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2e32:	687b      	ldr	r3, [r7, #4]
    2e34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e38:	2b02      	cmp	r3, #2
    2e3a:	d113      	bne.n	2e64 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2e3c:	687b      	ldr	r3, [r7, #4]
    2e3e:	681a      	ldr	r2, [r3, #0]
    2e40:	687b      	ldr	r3, [r7, #4]
    2e42:	681b      	ldr	r3, [r3, #0]
    2e44:	6819      	ldr	r1, [r3, #0]
    2e46:	f240 03ff 	movw	r3, #255	; 0xff
    2e4a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2e4e:	ea01 0303 	and.w	r3, r1, r3
    2e52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2e56:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2e58:	687b      	ldr	r3, [r7, #4]
    2e5a:	681b      	ldr	r3, [r3, #0]
    2e5c:	687a      	ldr	r2, [r7, #4]
    2e5e:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2e60:	615a      	str	r2, [r3, #20]
    2e62:	e00b      	b.n	2e7c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2e64:	687b      	ldr	r3, [r7, #4]
    2e66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e6a:	2b01      	cmp	r3, #1
    2e6c:	d106      	bne.n	2e7c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2e6e:	687b      	ldr	r3, [r7, #4]
    2e70:	f04f 0200 	mov.w	r2, #0
    2e74:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2e76:	6878      	ldr	r0, [r7, #4]
    2e78:	f7ff fe3c 	bl	2af4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2e7c:	687b      	ldr	r3, [r7, #4]
    2e7e:	681b      	ldr	r3, [r3, #0]
    2e80:	f04f 0208 	mov.w	r2, #8
    2e84:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2e86:	693b      	ldr	r3, [r7, #16]
    2e88:	681b      	ldr	r3, [r3, #0]
    2e8a:	f003 0320 	and.w	r3, r3, #32
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d049      	beq.n	2f26 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2e92:	6878      	ldr	r0, [r7, #4]
    2e94:	f7ff fe9e 	bl	2bd4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2e98:	687b      	ldr	r3, [r7, #4]
    2e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e9c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2e9e:	687b      	ldr	r3, [r7, #4]
    2ea0:	6a1b      	ldr	r3, [r3, #32]
    2ea2:	2b00      	cmp	r3, #0
    2ea4:	d01c      	beq.n	2ee0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2ea6:	687b      	ldr	r3, [r7, #4]
    2ea8:	f04f 0200 	mov.w	r2, #0
    2eac:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2eae:	687b      	ldr	r3, [r7, #4]
    2eb0:	f04f 0200 	mov.w	r2, #0
    2eb4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2eb6:	687b      	ldr	r3, [r7, #4]
    2eb8:	f04f 0200 	mov.w	r2, #0
    2ebc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2ebe:	687b      	ldr	r3, [r7, #4]
    2ec0:	f04f 0200 	mov.w	r2, #0
    2ec4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2ec6:	687b      	ldr	r3, [r7, #4]
    2ec8:	681b      	ldr	r3, [r3, #0]
    2eca:	f04f 0210 	mov.w	r2, #16
    2ece:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2ed0:	687b      	ldr	r3, [r7, #4]
    2ed2:	681b      	ldr	r3, [r3, #0]
    2ed4:	687a      	ldr	r2, [r7, #4]
    2ed6:	6812      	ldr	r2, [r2, #0]
    2ed8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2eda:	f042 0210 	orr.w	r2, r2, #16
    2ede:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2ee0:	687b      	ldr	r3, [r7, #4]
    2ee2:	f04f 0200 	mov.w	r2, #0
    2ee6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2ee8:	687b      	ldr	r3, [r7, #4]
    2eea:	681b      	ldr	r3, [r3, #0]
    2eec:	687a      	ldr	r2, [r7, #4]
    2eee:	6812      	ldr	r2, [r2, #0]
    2ef0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2ef2:	f042 020c 	orr.w	r2, r2, #12
    2ef6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2ef8:	6878      	ldr	r0, [r7, #4]
    2efa:	f7ff fdfb 	bl	2af4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2efe:	687b      	ldr	r3, [r7, #4]
    2f00:	f04f 0200 	mov.w	r2, #0
    2f04:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2f06:	687b      	ldr	r3, [r7, #4]
    2f08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2f0a:	2b00      	cmp	r3, #0
    2f0c:	d006      	beq.n	2f1c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2f0e:	687b      	ldr	r3, [r7, #4]
    2f10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2f12:	687a      	ldr	r2, [r7, #4]
    2f14:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2f16:	4610      	mov	r0, r2
    2f18:	6979      	ldr	r1, [r7, #20]
    2f1a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2f1c:	687b      	ldr	r3, [r7, #4]
    2f1e:	681b      	ldr	r3, [r3, #0]
    2f20:	f04f 0220 	mov.w	r2, #32
    2f24:	60da      	str	r2, [r3, #12]
    }
}
    2f26:	f107 0718 	add.w	r7, r7, #24
    2f2a:	46bd      	mov	sp, r7
    2f2c:	bd80      	pop	{r7, pc}
    2f2e:	bf00      	nop

00002f30 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2f30:	4668      	mov	r0, sp
    2f32:	f020 0107 	bic.w	r1, r0, #7
    2f36:	468d      	mov	sp, r1
    2f38:	b589      	push	{r0, r3, r7, lr}
    2f3a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2f3c:	f24e 403c 	movw	r0, #58428	; 0xe43c
    2f40:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f44:	f7ff fe9c 	bl	2c80 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2f48:	f04f 000c 	mov.w	r0, #12
    2f4c:	f7ff fa98 	bl	2480 <NVIC_ClearPendingIRQ>
}
    2f50:	46bd      	mov	sp, r7
    2f52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f56:	4685      	mov	sp, r0
    2f58:	4770      	bx	lr
    2f5a:	bf00      	nop

00002f5c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2f5c:	4668      	mov	r0, sp
    2f5e:	f020 0107 	bic.w	r1, r0, #7
    2f62:	468d      	mov	sp, r1
    2f64:	b589      	push	{r0, r3, r7, lr}
    2f66:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2f68:	f24e 30b8 	movw	r0, #58296	; 0xe3b8
    2f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f70:	f7ff fe86 	bl	2c80 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2f74:	f04f 000d 	mov.w	r0, #13
    2f78:	f7ff fa82 	bl	2480 <NVIC_ClearPendingIRQ>
}
    2f7c:	46bd      	mov	sp, r7
    2f7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f82:	4685      	mov	sp, r0
    2f84:	4770      	bx	lr
    2f86:	bf00      	nop

00002f88 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2f88:	b480      	push	{r7}
    2f8a:	b083      	sub	sp, #12
    2f8c:	af00      	add	r7, sp, #0
    2f8e:	4603      	mov	r3, r0
    2f90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2f92:	f24e 1300 	movw	r3, #57600	; 0xe100
    2f96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2f9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2f9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2fa2:	88f9      	ldrh	r1, [r7, #6]
    2fa4:	f001 011f 	and.w	r1, r1, #31
    2fa8:	f04f 0001 	mov.w	r0, #1
    2fac:	fa00 f101 	lsl.w	r1, r0, r1
    2fb0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2fb8:	f107 070c 	add.w	r7, r7, #12
    2fbc:	46bd      	mov	sp, r7
    2fbe:	bc80      	pop	{r7}
    2fc0:	4770      	bx	lr
    2fc2:	bf00      	nop

00002fc4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2fc4:	b580      	push	{r7, lr}
    2fc6:	b082      	sub	sp, #8
    2fc8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2fca:	f242 0300 	movw	r3, #8192	; 0x2000
    2fce:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fd2:	f242 0200 	movw	r2, #8192	; 0x2000
    2fd6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2fda:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2fe0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2fe2:	f04f 0300 	mov.w	r3, #0
    2fe6:	607b      	str	r3, [r7, #4]
    2fe8:	e00e      	b.n	3008 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2fea:	687a      	ldr	r2, [r7, #4]
    2fec:	f64b 6378 	movw	r3, #48760	; 0xbe78
    2ff0:	f2c0 0300 	movt	r3, #0
    2ff4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ff8:	b21b      	sxth	r3, r3
    2ffa:	4618      	mov	r0, r3
    2ffc:	f7ff ffc4 	bl	2f88 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3000:	687b      	ldr	r3, [r7, #4]
    3002:	f103 0301 	add.w	r3, r3, #1
    3006:	607b      	str	r3, [r7, #4]
    3008:	687b      	ldr	r3, [r7, #4]
    300a:	2b1f      	cmp	r3, #31
    300c:	d9ed      	bls.n	2fea <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    300e:	f242 0300 	movw	r3, #8192	; 0x2000
    3012:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3016:	f242 0200 	movw	r2, #8192	; 0x2000
    301a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    301e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3020:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3024:	631a      	str	r2, [r3, #48]	; 0x30
}
    3026:	f107 0708 	add.w	r7, r7, #8
    302a:	46bd      	mov	sp, r7
    302c:	bd80      	pop	{r7, pc}
    302e:	bf00      	nop

00003030 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3030:	b480      	push	{r7}
    3032:	b085      	sub	sp, #20
    3034:	af00      	add	r7, sp, #0
    3036:	4603      	mov	r3, r0
    3038:	6039      	str	r1, [r7, #0]
    303a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    303c:	79fb      	ldrb	r3, [r7, #7]
    303e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3040:	68fb      	ldr	r3, [r7, #12]
    3042:	2b1f      	cmp	r3, #31
    3044:	d900      	bls.n	3048 <MSS_GPIO_config+0x18>
    3046:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3048:	68fb      	ldr	r3, [r7, #12]
    304a:	2b1f      	cmp	r3, #31
    304c:	d808      	bhi.n	3060 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    304e:	68fa      	ldr	r2, [r7, #12]
    3050:	f64b 53f8 	movw	r3, #48632	; 0xbdf8
    3054:	f2c0 0300 	movt	r3, #0
    3058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    305c:	683a      	ldr	r2, [r7, #0]
    305e:	601a      	str	r2, [r3, #0]
    }
}
    3060:	f107 0714 	add.w	r7, r7, #20
    3064:	46bd      	mov	sp, r7
    3066:	bc80      	pop	{r7}
    3068:	4770      	bx	lr
    306a:	bf00      	nop

0000306c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    306c:	b480      	push	{r7}
    306e:	b085      	sub	sp, #20
    3070:	af00      	add	r7, sp, #0
    3072:	4602      	mov	r2, r0
    3074:	460b      	mov	r3, r1
    3076:	71fa      	strb	r2, [r7, #7]
    3078:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    307a:	79fb      	ldrb	r3, [r7, #7]
    307c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    307e:	68fb      	ldr	r3, [r7, #12]
    3080:	2b1f      	cmp	r3, #31
    3082:	d900      	bls.n	3086 <MSS_GPIO_set_output+0x1a>
    3084:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3086:	68fb      	ldr	r3, [r7, #12]
    3088:	2b1f      	cmp	r3, #31
    308a:	d809      	bhi.n	30a0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    308c:	f240 0300 	movw	r3, #0
    3090:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3094:	68fa      	ldr	r2, [r7, #12]
    3096:	79b9      	ldrb	r1, [r7, #6]
    3098:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    309c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    30a0:	f107 0714 	add.w	r7, r7, #20
    30a4:	46bd      	mov	sp, r7
    30a6:	bc80      	pop	{r7}
    30a8:	4770      	bx	lr
    30aa:	bf00      	nop

000030ac <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    30ac:	b580      	push	{r7, lr}
    30ae:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    30b0:	f000 fb38 	bl	3724 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    30b4:	f000 fa3e 	bl	3534 <ace_init_convert>
}
    30b8:	bd80      	pop	{r7, pc}
    30ba:	bf00      	nop

000030bc <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    30bc:	b490      	push	{r4, r7}
    30be:	b086      	sub	sp, #24
    30c0:	af00      	add	r7, sp, #0
    30c2:	71f8      	strb	r0, [r7, #7]
    30c4:	71b9      	strb	r1, [r7, #6]
    30c6:	717a      	strb	r2, [r7, #5]
    30c8:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    30ca:	79fb      	ldrb	r3, [r7, #7]
    30cc:	2b02      	cmp	r3, #2
    30ce:	d900      	bls.n	30d2 <ACE_configure_sdd+0x16>
    30d0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    30d2:	79fb      	ldrb	r3, [r7, #7]
    30d4:	2b02      	cmp	r3, #2
    30d6:	f200 80bc 	bhi.w	3252 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    30da:	f64b 62ec 	movw	r2, #48876	; 0xbeec
    30de:	f2c0 0200 	movt	r2, #0
    30e2:	f107 030c 	add.w	r3, r7, #12
    30e6:	6812      	ldr	r2, [r2, #0]
    30e8:	4611      	mov	r1, r2
    30ea:	8019      	strh	r1, [r3, #0]
    30ec:	f103 0302 	add.w	r3, r3, #2
    30f0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    30f4:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    30f6:	f04f 0301 	mov.w	r3, #1
    30fa:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    30fc:	f04f 0300 	mov.w	r3, #0
    3100:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    3102:	79fb      	ldrb	r3, [r7, #7]
    3104:	f107 0218 	add.w	r2, r7, #24
    3108:	4413      	add	r3, r2
    310a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    310e:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    3110:	f240 0300 	movw	r3, #0
    3114:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3118:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    311c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    311e:	f240 0300 	movw	r3, #0
    3122:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3126:	f04f 0200 	mov.w	r2, #0
    312a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    312e:	f240 0200 	movw	r2, #0
    3132:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3136:	7c79      	ldrb	r1, [r7, #17]
    3138:	460b      	mov	r3, r1
    313a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    313e:	440b      	add	r3, r1
    3140:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3144:	4413      	add	r3, r2
    3146:	f503 7306 	add.w	r3, r3, #536	; 0x218
    314a:	797a      	ldrb	r2, [r7, #5]
    314c:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    314e:	797b      	ldrb	r3, [r7, #5]
    3150:	f003 0301 	and.w	r3, r3, #1
    3154:	b2db      	uxtb	r3, r3
    3156:	2b00      	cmp	r3, #0
    3158:	d002      	beq.n	3160 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    315a:	f04f 0300 	mov.w	r3, #0
    315e:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    3160:	797b      	ldrb	r3, [r7, #5]
    3162:	f003 0302 	and.w	r3, r3, #2
    3166:	2b00      	cmp	r3, #0
    3168:	d002      	beq.n	3170 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    316a:	f04f 0301 	mov.w	r3, #1
    316e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    3170:	f240 0200 	movw	r2, #0
    3174:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3178:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    317a:	f64b 63e8 	movw	r3, #48872	; 0xbee8
    317e:	f2c0 0300 	movt	r3, #0
    3182:	681b      	ldr	r3, [r3, #0]
    3184:	79fc      	ldrb	r4, [r7, #7]
    3186:	f897 c012 	ldrb.w	ip, [r7, #18]
    318a:	7cf8      	ldrb	r0, [r7, #19]
    318c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    3190:	44a4      	add	ip, r4
    3192:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3196:	4460      	add	r0, ip
    3198:	4403      	add	r3, r0
    319a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    319e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    31a0:	460b      	mov	r3, r1
    31a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    31a6:	440b      	add	r3, r1
    31a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    31ac:	4413      	add	r3, r2
    31ae:	f503 7304 	add.w	r3, r3, #528	; 0x210
    31b2:	4602      	mov	r2, r0
    31b4:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    31b6:	f240 0300 	movw	r3, #0
    31ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    31be:	697a      	ldr	r2, [r7, #20]
    31c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    31c4:	79fa      	ldrb	r2, [r7, #7]
    31c6:	f64b 63b8 	movw	r3, #48824	; 0xbeb8
    31ca:	f2c0 0300 	movt	r3, #0
    31ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    31d2:	79ba      	ldrb	r2, [r7, #6]
    31d4:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    31d6:	79fa      	ldrb	r2, [r7, #7]
    31d8:	f64b 63b8 	movw	r3, #48824	; 0xbeb8
    31dc:	f2c0 0300 	movt	r3, #0
    31e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    31e4:	79f9      	ldrb	r1, [r7, #7]
    31e6:	f64b 63b8 	movw	r3, #48824	; 0xbeb8
    31ea:	f2c0 0300 	movt	r3, #0
    31ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    31f2:	681b      	ldr	r3, [r3, #0]
    31f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    31f8:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    31fa:	793b      	ldrb	r3, [r7, #4]
    31fc:	2b00      	cmp	r3, #0
    31fe:	d115      	bne.n	322c <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    3200:	f240 0300 	movw	r3, #0
    3204:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3208:	f240 0200 	movw	r2, #0
    320c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3210:	6911      	ldr	r1, [r2, #16]
    3212:	79f8      	ldrb	r0, [r7, #7]
    3214:	f64b 62c4 	movw	r2, #48836	; 0xbec4
    3218:	f2c0 0200 	movt	r2, #0
    321c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    3220:	ea6f 0202 	mvn.w	r2, r2
    3224:	ea01 0202 	and.w	r2, r1, r2
    3228:	611a      	str	r2, [r3, #16]
    322a:	e012      	b.n	3252 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    322c:	f240 0300 	movw	r3, #0
    3230:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3234:	f240 0200 	movw	r2, #0
    3238:	f2c4 0202 	movt	r2, #16386	; 0x4002
    323c:	6911      	ldr	r1, [r2, #16]
    323e:	79f8      	ldrb	r0, [r7, #7]
    3240:	f64b 62c4 	movw	r2, #48836	; 0xbec4
    3244:	f2c0 0200 	movt	r2, #0
    3248:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    324c:	ea41 0202 	orr.w	r2, r1, r2
    3250:	611a      	str	r2, [r3, #16]
        }
    }
}
    3252:	f107 0718 	add.w	r7, r7, #24
    3256:	46bd      	mov	sp, r7
    3258:	bc90      	pop	{r4, r7}
    325a:	4770      	bx	lr

0000325c <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    325c:	b480      	push	{r7}
    325e:	b083      	sub	sp, #12
    3260:	af00      	add	r7, sp, #0
    3262:	4603      	mov	r3, r0
    3264:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    3266:	79fb      	ldrb	r3, [r7, #7]
    3268:	2b02      	cmp	r3, #2
    326a:	d900      	bls.n	326e <ACE_enable_sdd+0x12>
    326c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    326e:	79fb      	ldrb	r3, [r7, #7]
    3270:	2b02      	cmp	r3, #2
    3272:	d811      	bhi.n	3298 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    3274:	79fa      	ldrb	r2, [r7, #7]
    3276:	f64b 63b8 	movw	r3, #48824	; 0xbeb8
    327a:	f2c0 0300 	movt	r3, #0
    327e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3282:	79f9      	ldrb	r1, [r7, #7]
    3284:	f64b 63b8 	movw	r3, #48824	; 0xbeb8
    3288:	f2c0 0300 	movt	r3, #0
    328c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    3290:	681b      	ldr	r3, [r3, #0]
    3292:	f043 0320 	orr.w	r3, r3, #32
    3296:	6013      	str	r3, [r2, #0]
    }
}
    3298:	f107 070c 	add.w	r7, r7, #12
    329c:	46bd      	mov	sp, r7
    329e:	bc80      	pop	{r7}
    32a0:	4770      	bx	lr
    32a2:	bf00      	nop

000032a4 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    32a4:	b480      	push	{r7}
    32a6:	b083      	sub	sp, #12
    32a8:	af00      	add	r7, sp, #0
    32aa:	4603      	mov	r3, r0
    32ac:	6039      	str	r1, [r7, #0]
    32ae:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    32b0:	79fb      	ldrb	r3, [r7, #7]
    32b2:	2b02      	cmp	r3, #2
    32b4:	d900      	bls.n	32b8 <ACE_set_sdd_value+0x14>
    32b6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    32b8:	79fb      	ldrb	r3, [r7, #7]
    32ba:	2b02      	cmp	r3, #2
    32bc:	d813      	bhi.n	32e6 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    32be:	79fa      	ldrb	r2, [r7, #7]
    32c0:	f64b 63dc 	movw	r3, #48860	; 0xbedc
    32c4:	f2c0 0300 	movt	r3, #0
    32c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    32cc:	683a      	ldr	r2, [r7, #0]
    32ce:	ea4f 4212 	mov.w	r2, r2, lsr #16
    32d2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    32d4:	79fa      	ldrb	r2, [r7, #7]
    32d6:	f64b 63d0 	movw	r3, #48848	; 0xbed0
    32da:	f2c0 0300 	movt	r3, #0
    32de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    32e2:	683a      	ldr	r2, [r7, #0]
    32e4:	601a      	str	r2, [r3, #0]
    }
}
    32e6:	f107 070c 	add.w	r7, r7, #12
    32ea:	46bd      	mov	sp, r7
    32ec:	bc80      	pop	{r7}
    32ee:	4770      	bx	lr

000032f0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    32f0:	b480      	push	{r7}
    32f2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    32f4:	46bd      	mov	sp, r7
    32f6:	bc80      	pop	{r7}
    32f8:	4770      	bx	lr
    32fa:	bf00      	nop

000032fc <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    32fc:	b580      	push	{r7, lr}
    32fe:	b08a      	sub	sp, #40	; 0x28
    3300:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3302:	f64b 63f0 	movw	r3, #48880	; 0xbef0
    3306:	f2c0 0300 	movt	r3, #0
    330a:	46bc      	mov	ip, r7
    330c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    330e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3312:	f242 0300 	movw	r3, #8192	; 0x2000
    3316:	f2ce 0304 	movt	r3, #57348	; 0xe004
    331a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    331c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3320:	f003 0303 	and.w	r3, r3, #3
    3324:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3328:	f107 0228 	add.w	r2, r7, #40	; 0x28
    332c:	4413      	add	r3, r2
    332e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3332:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3334:	f242 0300 	movw	r3, #8192	; 0x2000
    3338:	f2ce 0304 	movt	r3, #57348	; 0xe004
    333c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    333e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3342:	f003 0303 	and.w	r3, r3, #3
    3346:	ea4f 0383 	mov.w	r3, r3, lsl #2
    334a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    334e:	4413      	add	r3, r2
    3350:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3354:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    3356:	f242 0300 	movw	r3, #8192	; 0x2000
    335a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    335e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3360:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3364:	f003 0303 	and.w	r3, r3, #3
    3368:	ea4f 0383 	mov.w	r3, r3, lsl #2
    336c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3370:	4413      	add	r3, r2
    3372:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3376:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    3378:	f242 0300 	movw	r3, #8192	; 0x2000
    337c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3382:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3386:	f003 031f 	and.w	r3, r3, #31
    338a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    338c:	f242 0300 	movw	r3, #8192	; 0x2000
    3390:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3396:	ea4f 3353 	mov.w	r3, r3, lsr #13
    339a:	f003 0301 	and.w	r3, r3, #1
    339e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    33a0:	6a3b      	ldr	r3, [r7, #32]
    33a2:	f103 0301 	add.w	r3, r3, #1
    33a6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    33a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    33aa:	2b00      	cmp	r3, #0
    33ac:	d003      	beq.n	33b6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    33ae:	69fb      	ldr	r3, [r7, #28]
    33b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33b4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    33b6:	f000 f849 	bl	344c <GetSystemClock>
    33ba:	4602      	mov	r2, r0
    33bc:	f64d 5344 	movw	r3, #56644	; 0xdd44
    33c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33c4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    33c6:	f64d 5344 	movw	r3, #56644	; 0xdd44
    33ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33ce:	681a      	ldr	r2, [r3, #0]
    33d0:	693b      	ldr	r3, [r7, #16]
    33d2:	fbb2 f2f3 	udiv	r2, r2, r3
    33d6:	f64d 5348 	movw	r3, #56648	; 0xdd48
    33da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33de:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    33e0:	f64d 5344 	movw	r3, #56644	; 0xdd44
    33e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33e8:	681a      	ldr	r2, [r3, #0]
    33ea:	697b      	ldr	r3, [r7, #20]
    33ec:	fbb2 f2f3 	udiv	r2, r2, r3
    33f0:	f64d 534c 	movw	r3, #56652	; 0xdd4c
    33f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33f8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    33fa:	f64d 5344 	movw	r3, #56644	; 0xdd44
    33fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3402:	681a      	ldr	r2, [r3, #0]
    3404:	69bb      	ldr	r3, [r7, #24]
    3406:	fbb2 f2f3 	udiv	r2, r2, r3
    340a:	f64d 5350 	movw	r3, #56656	; 0xdd50
    340e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3412:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3414:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    341c:	681a      	ldr	r2, [r3, #0]
    341e:	69fb      	ldr	r3, [r7, #28]
    3420:	fbb2 f2f3 	udiv	r2, r2, r3
    3424:	f64d 5354 	movw	r3, #56660	; 0xdd54
    3428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    342c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    342e:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3436:	681a      	ldr	r2, [r3, #0]
    3438:	f64d 5340 	movw	r3, #56640	; 0xdd40
    343c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3440:	601a      	str	r2, [r3, #0]
}
    3442:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3446:	46bd      	mov	sp, r7
    3448:	bd80      	pop	{r7, pc}
    344a:	bf00      	nop

0000344c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    344c:	b480      	push	{r7}
    344e:	b08b      	sub	sp, #44	; 0x2c
    3450:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    3452:	f04f 0300 	mov.w	r3, #0
    3456:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    3458:	f640 031c 	movw	r3, #2076	; 0x81c
    345c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3460:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    3462:	f240 2330 	movw	r3, #560	; 0x230
    3466:	f2c6 0308 	movt	r3, #24584	; 0x6008
    346a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    346c:	68fb      	ldr	r3, [r7, #12]
    346e:	681b      	ldr	r3, [r3, #0]
    3470:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3474:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3476:	693a      	ldr	r2, [r7, #16]
    3478:	f241 13cf 	movw	r3, #4559	; 0x11cf
    347c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3480:	429a      	cmp	r2, r3
    3482:	d108      	bne.n	3496 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3484:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3488:	f2c6 0301 	movt	r3, #24577	; 0x6001
    348c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    348e:	697b      	ldr	r3, [r7, #20]
    3490:	681b      	ldr	r3, [r3, #0]
    3492:	607b      	str	r3, [r7, #4]
    3494:	e03d      	b.n	3512 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3496:	68bb      	ldr	r3, [r7, #8]
    3498:	681a      	ldr	r2, [r3, #0]
    349a:	f244 3341 	movw	r3, #17217	; 0x4341
    349e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    34a2:	429a      	cmp	r2, r3
    34a4:	d135      	bne.n	3512 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    34a6:	f640 0340 	movw	r3, #2112	; 0x840
    34aa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    34ae:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    34b0:	69bb      	ldr	r3, [r7, #24]
    34b2:	681b      	ldr	r3, [r3, #0]
    34b4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    34b6:	69fb      	ldr	r3, [r7, #28]
    34b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    34bc:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    34be:	69fa      	ldr	r2, [r7, #28]
    34c0:	f240 3300 	movw	r3, #768	; 0x300
    34c4:	f2c0 0301 	movt	r3, #1
    34c8:	429a      	cmp	r2, r3
    34ca:	d922      	bls.n	3512 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    34cc:	69fa      	ldr	r2, [r7, #28]
    34ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
    34d2:	f2c0 0301 	movt	r3, #1
    34d6:	429a      	cmp	r2, r3
    34d8:	d808      	bhi.n	34ec <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    34da:	f241 632c 	movw	r3, #5676	; 0x162c
    34de:	f2c6 0308 	movt	r3, #24584	; 0x6008
    34e2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    34e4:	6a3b      	ldr	r3, [r7, #32]
    34e6:	681b      	ldr	r3, [r3, #0]
    34e8:	607b      	str	r3, [r7, #4]
    34ea:	e012      	b.n	3512 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    34ec:	69fa      	ldr	r2, [r7, #28]
    34ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
    34f2:	f2c0 0302 	movt	r3, #2
    34f6:	429a      	cmp	r2, r3
    34f8:	d808      	bhi.n	350c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    34fa:	f641 63ac 	movw	r3, #7852	; 0x1eac
    34fe:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3502:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3506:	681b      	ldr	r3, [r3, #0]
    3508:	607b      	str	r3, [r7, #4]
    350a:	e002      	b.n	3512 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    350c:	f04f 0300 	mov.w	r3, #0
    3510:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3512:	687b      	ldr	r3, [r7, #4]
    3514:	2b00      	cmp	r3, #0
    3516:	d105      	bne.n	3524 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    3518:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    351a:	f647 0340 	movw	r3, #30784	; 0x7840
    351e:	f2c0 137d 	movt	r3, #381	; 0x17d
    3522:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    3524:	687b      	ldr	r3, [r7, #4]
}
    3526:	4618      	mov	r0, r3
    3528:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    352c:	46bd      	mov	sp, r7
    352e:	bc80      	pop	{r7}
    3530:	4770      	bx	lr
    3532:	bf00      	nop

00003534 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    3534:	b480      	push	{r7}
    3536:	b087      	sub	sp, #28
    3538:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    353a:	f240 0300 	movw	r3, #0
    353e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3542:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    3546:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    3548:	f240 0300 	movw	r3, #0
    354c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3550:	f04f 0200 	mov.w	r2, #0
    3554:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3558:	f04f 0300 	mov.w	r3, #0
    355c:	71fb      	strb	r3, [r7, #7]
    355e:	e039      	b.n	35d4 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    3560:	79fb      	ldrb	r3, [r7, #7]
    3562:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3566:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    3568:	f240 0200 	movw	r2, #0
    356c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3570:	7c79      	ldrb	r1, [r7, #17]
    3572:	460b      	mov	r3, r1
    3574:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3578:	440b      	add	r3, r1
    357a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    357e:	4413      	add	r3, r2
    3580:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3584:	791b      	ldrb	r3, [r3, #4]
    3586:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    3588:	79fb      	ldrb	r3, [r7, #7]
    358a:	f003 0301 	and.w	r3, r3, #1
    358e:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    3590:	7cfb      	ldrb	r3, [r7, #19]
    3592:	2b00      	cmp	r3, #0
    3594:	d00d      	beq.n	35b2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    3596:	79f9      	ldrb	r1, [r7, #7]
    3598:	7cbb      	ldrb	r3, [r7, #18]
    359a:	ea4f 1353 	mov.w	r3, r3, lsr #5
    359e:	b2db      	uxtb	r3, r3
    35a0:	461a      	mov	r2, r3
    35a2:	f002 0203 	and.w	r2, r2, #3
    35a6:	f24e 3310 	movw	r3, #58128	; 0xe310
    35aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ae:	545a      	strb	r2, [r3, r1]
    35b0:	e00c      	b.n	35cc <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    35b2:	79f9      	ldrb	r1, [r7, #7]
    35b4:	7cbb      	ldrb	r3, [r7, #18]
    35b6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    35ba:	b2db      	uxtb	r3, r3
    35bc:	461a      	mov	r2, r3
    35be:	f002 0203 	and.w	r2, r2, #3
    35c2:	f24e 3310 	movw	r3, #58128	; 0xe310
    35c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ca:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    35cc:	79fb      	ldrb	r3, [r7, #7]
    35ce:	f103 0301 	add.w	r3, r3, #1
    35d2:	71fb      	strb	r3, [r7, #7]
    35d4:	79fb      	ldrb	r3, [r7, #7]
    35d6:	2b09      	cmp	r3, #9
    35d8:	d9c2      	bls.n	3560 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    35da:	f04f 0300 	mov.w	r3, #0
    35de:	60bb      	str	r3, [r7, #8]
    35e0:	e073      	b.n	36ca <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    35e2:	68ba      	ldr	r2, [r7, #8]
    35e4:	f64d 5358 	movw	r3, #56664	; 0xdd58
    35e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    35f0:	4413      	add	r3, r2
    35f2:	791b      	ldrb	r3, [r3, #4]
    35f4:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    35f6:	7dba      	ldrb	r2, [r7, #22]
    35f8:	f64b 7338 	movw	r3, #48952	; 0xbf38
    35fc:	f2c0 0300 	movt	r3, #0
    3600:	5c9b      	ldrb	r3, [r3, r2]
    3602:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    3604:	7dba      	ldrb	r2, [r7, #22]
    3606:	f64b 7308 	movw	r3, #48904	; 0xbf08
    360a:	f2c0 0300 	movt	r3, #0
    360e:	5c9b      	ldrb	r3, [r3, r2]
    3610:	2b01      	cmp	r3, #1
    3612:	d007      	beq.n	3624 <ace_init_convert+0xf0>
    3614:	2b02      	cmp	r3, #2
    3616:	d027      	beq.n	3668 <ace_init_convert+0x134>
    3618:	2b00      	cmp	r3, #0
    361a:	d147      	bne.n	36ac <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    361c:	f04f 0300 	mov.w	r3, #0
    3620:	75fb      	strb	r3, [r7, #23]
                break;
    3622:	e047      	b.n	36b4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3624:	7d3b      	ldrb	r3, [r7, #20]
    3626:	2bff      	cmp	r3, #255	; 0xff
    3628:	d100      	bne.n	362c <ace_init_convert+0xf8>
    362a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    362c:	f240 0200 	movw	r2, #0
    3630:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3634:	7d39      	ldrb	r1, [r7, #20]
    3636:	460b      	mov	r3, r1
    3638:	ea4f 0343 	mov.w	r3, r3, lsl #1
    363c:	440b      	add	r3, r1
    363e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3642:	4413      	add	r3, r2
    3644:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3648:	7a1b      	ldrb	r3, [r3, #8]
    364a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    364c:	7d7b      	ldrb	r3, [r7, #21]
    364e:	f003 0301 	and.w	r3, r3, #1
    3652:	b2db      	uxtb	r3, r3
    3654:	2b00      	cmp	r3, #0
    3656:	d003      	beq.n	3660 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    3658:	f04f 0300 	mov.w	r3, #0
    365c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    365e:	e029      	b.n	36b4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    3660:	f04f 0301 	mov.w	r3, #1
    3664:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3666:	e025      	b.n	36b4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3668:	7d3b      	ldrb	r3, [r7, #20]
    366a:	2bff      	cmp	r3, #255	; 0xff
    366c:	d100      	bne.n	3670 <ace_init_convert+0x13c>
    366e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    3670:	f240 0200 	movw	r2, #0
    3674:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3678:	7d39      	ldrb	r1, [r7, #20]
    367a:	460b      	mov	r3, r1
    367c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3680:	440b      	add	r3, r1
    3682:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3686:	4413      	add	r3, r2
    3688:	f503 730a 	add.w	r3, r3, #552	; 0x228
    368c:	791b      	ldrb	r3, [r3, #4]
    368e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3690:	7d7b      	ldrb	r3, [r7, #21]
    3692:	f003 0301 	and.w	r3, r3, #1
    3696:	b2db      	uxtb	r3, r3
    3698:	2b00      	cmp	r3, #0
    369a:	d003      	beq.n	36a4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    369c:	f04f 0300 	mov.w	r3, #0
    36a0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    36a2:	e007      	b.n	36b4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    36a4:	f04f 0302 	mov.w	r3, #2
    36a8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    36aa:	e003      	b.n	36b4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    36ac:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    36ae:	f04f 0300 	mov.w	r3, #0
    36b2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    36b4:	68ba      	ldr	r2, [r7, #8]
    36b6:	f24e 331c 	movw	r3, #58140	; 0xe31c
    36ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36be:	7df9      	ldrb	r1, [r7, #23]
    36c0:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    36c2:	68bb      	ldr	r3, [r7, #8]
    36c4:	f103 0301 	add.w	r3, r3, #1
    36c8:	60bb      	str	r3, [r7, #8]
    36ca:	68bb      	ldr	r3, [r7, #8]
    36cc:	2b00      	cmp	r3, #0
    36ce:	dd88      	ble.n	35e2 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    36d0:	f240 0300 	movw	r3, #0
    36d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    36d8:	68fa      	ldr	r2, [r7, #12]
    36da:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    36de:	f107 071c 	add.w	r7, r7, #28
    36e2:	46bd      	mov	sp, r7
    36e4:	bc80      	pop	{r7}
    36e6:	4770      	bx	lr

000036e8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    36e8:	b480      	push	{r7}
    36ea:	b083      	sub	sp, #12
    36ec:	af00      	add	r7, sp, #0
    36ee:	4603      	mov	r3, r0
    36f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    36f2:	f24e 1300 	movw	r3, #57600	; 0xe100
    36f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    36fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    36fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3702:	88f9      	ldrh	r1, [r7, #6]
    3704:	f001 011f 	and.w	r1, r1, #31
    3708:	f04f 0001 	mov.w	r0, #1
    370c:	fa00 f101 	lsl.w	r1, r0, r1
    3710:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3718:	f107 070c 	add.w	r7, r7, #12
    371c:	46bd      	mov	sp, r7
    371e:	bc80      	pop	{r7}
    3720:	4770      	bx	lr
    3722:	bf00      	nop

00003724 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3724:	b480      	push	{r7}
    3726:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3728:	46bd      	mov	sp, r7
    372a:	bc80      	pop	{r7}
    372c:	4770      	bx	lr
    372e:	bf00      	nop

00003730 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3730:	b480      	push	{r7}
    3732:	b083      	sub	sp, #12
    3734:	af00      	add	r7, sp, #0
    3736:	4603      	mov	r3, r0
    3738:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    373a:	f107 070c 	add.w	r7, r7, #12
    373e:	46bd      	mov	sp, r7
    3740:	bc80      	pop	{r7}
    3742:	4770      	bx	lr

00003744 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3744:	4668      	mov	r0, sp
    3746:	f020 0107 	bic.w	r1, r0, #7
    374a:	468d      	mov	sp, r1
    374c:	b589      	push	{r0, r3, r7, lr}
    374e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3750:	f04f 0000 	mov.w	r0, #0
    3754:	f7ff ffec 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3758:	f04f 0076 	mov.w	r0, #118	; 0x76
    375c:	f7ff ffc4 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3760:	46bd      	mov	sp, r7
    3762:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3766:	4685      	mov	sp, r0
    3768:	4770      	bx	lr
    376a:	bf00      	nop

0000376c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    376c:	4668      	mov	r0, sp
    376e:	f020 0107 	bic.w	r1, r0, #7
    3772:	468d      	mov	sp, r1
    3774:	b589      	push	{r0, r3, r7, lr}
    3776:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3778:	f04f 0001 	mov.w	r0, #1
    377c:	f7ff ffd8 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3780:	f04f 0077 	mov.w	r0, #119	; 0x77
    3784:	f7ff ffb0 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3788:	46bd      	mov	sp, r7
    378a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    378e:	4685      	mov	sp, r0
    3790:	4770      	bx	lr
    3792:	bf00      	nop

00003794 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3794:	4668      	mov	r0, sp
    3796:	f020 0107 	bic.w	r1, r0, #7
    379a:	468d      	mov	sp, r1
    379c:	b589      	push	{r0, r3, r7, lr}
    379e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    37a0:	f04f 0002 	mov.w	r0, #2
    37a4:	f7ff ffc4 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    37a8:	f04f 0078 	mov.w	r0, #120	; 0x78
    37ac:	f7ff ff9c 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    37b0:	46bd      	mov	sp, r7
    37b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37b6:	4685      	mov	sp, r0
    37b8:	4770      	bx	lr
    37ba:	bf00      	nop

000037bc <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    37bc:	4668      	mov	r0, sp
    37be:	f020 0107 	bic.w	r1, r0, #7
    37c2:	468d      	mov	sp, r1
    37c4:	b589      	push	{r0, r3, r7, lr}
    37c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    37c8:	f04f 0003 	mov.w	r0, #3
    37cc:	f7ff ffb0 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    37d0:	f04f 0079 	mov.w	r0, #121	; 0x79
    37d4:	f7ff ff88 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    37d8:	46bd      	mov	sp, r7
    37da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37de:	4685      	mov	sp, r0
    37e0:	4770      	bx	lr
    37e2:	bf00      	nop

000037e4 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    37e4:	4668      	mov	r0, sp
    37e6:	f020 0107 	bic.w	r1, r0, #7
    37ea:	468d      	mov	sp, r1
    37ec:	b589      	push	{r0, r3, r7, lr}
    37ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    37f0:	f04f 0004 	mov.w	r0, #4
    37f4:	f7ff ff9c 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    37f8:	f04f 007a 	mov.w	r0, #122	; 0x7a
    37fc:	f7ff ff74 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3800:	46bd      	mov	sp, r7
    3802:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3806:	4685      	mov	sp, r0
    3808:	4770      	bx	lr
    380a:	bf00      	nop

0000380c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    380c:	4668      	mov	r0, sp
    380e:	f020 0107 	bic.w	r1, r0, #7
    3812:	468d      	mov	sp, r1
    3814:	b589      	push	{r0, r3, r7, lr}
    3816:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3818:	f04f 0005 	mov.w	r0, #5
    381c:	f7ff ff88 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    3820:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3824:	f7ff ff60 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3828:	46bd      	mov	sp, r7
    382a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    382e:	4685      	mov	sp, r0
    3830:	4770      	bx	lr
    3832:	bf00      	nop

00003834 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3834:	4668      	mov	r0, sp
    3836:	f020 0107 	bic.w	r1, r0, #7
    383a:	468d      	mov	sp, r1
    383c:	b589      	push	{r0, r3, r7, lr}
    383e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    3840:	f04f 0006 	mov.w	r0, #6
    3844:	f7ff ff74 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3848:	f04f 007c 	mov.w	r0, #124	; 0x7c
    384c:	f7ff ff4c 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3850:	46bd      	mov	sp, r7
    3852:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3856:	4685      	mov	sp, r0
    3858:	4770      	bx	lr
    385a:	bf00      	nop

0000385c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    385c:	4668      	mov	r0, sp
    385e:	f020 0107 	bic.w	r1, r0, #7
    3862:	468d      	mov	sp, r1
    3864:	b589      	push	{r0, r3, r7, lr}
    3866:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3868:	f04f 0007 	mov.w	r0, #7
    386c:	f7ff ff60 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    3870:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3874:	f7ff ff38 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3878:	46bd      	mov	sp, r7
    387a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    387e:	4685      	mov	sp, r0
    3880:	4770      	bx	lr
    3882:	bf00      	nop

00003884 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3884:	4668      	mov	r0, sp
    3886:	f020 0107 	bic.w	r1, r0, #7
    388a:	468d      	mov	sp, r1
    388c:	b589      	push	{r0, r3, r7, lr}
    388e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    3890:	f04f 0008 	mov.w	r0, #8
    3894:	f7ff ff4c 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3898:	f04f 007e 	mov.w	r0, #126	; 0x7e
    389c:	f7ff ff24 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    38a0:	46bd      	mov	sp, r7
    38a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38a6:	4685      	mov	sp, r0
    38a8:	4770      	bx	lr
    38aa:	bf00      	nop

000038ac <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    38ac:	4668      	mov	r0, sp
    38ae:	f020 0107 	bic.w	r1, r0, #7
    38b2:	468d      	mov	sp, r1
    38b4:	b589      	push	{r0, r3, r7, lr}
    38b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    38b8:	f04f 0009 	mov.w	r0, #9
    38bc:	f7ff ff38 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    38c0:	f04f 007f 	mov.w	r0, #127	; 0x7f
    38c4:	f7ff ff10 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    38c8:	46bd      	mov	sp, r7
    38ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38ce:	4685      	mov	sp, r0
    38d0:	4770      	bx	lr
    38d2:	bf00      	nop

000038d4 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    38d4:	4668      	mov	r0, sp
    38d6:	f020 0107 	bic.w	r1, r0, #7
    38da:	468d      	mov	sp, r1
    38dc:	b589      	push	{r0, r3, r7, lr}
    38de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    38e0:	f04f 000a 	mov.w	r0, #10
    38e4:	f7ff ff24 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    38e8:	f04f 0080 	mov.w	r0, #128	; 0x80
    38ec:	f7ff fefc 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    38f0:	46bd      	mov	sp, r7
    38f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38f6:	4685      	mov	sp, r0
    38f8:	4770      	bx	lr
    38fa:	bf00      	nop

000038fc <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    38fc:	4668      	mov	r0, sp
    38fe:	f020 0107 	bic.w	r1, r0, #7
    3902:	468d      	mov	sp, r1
    3904:	b589      	push	{r0, r3, r7, lr}
    3906:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3908:	f04f 000b 	mov.w	r0, #11
    390c:	f7ff ff10 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3910:	f04f 0081 	mov.w	r0, #129	; 0x81
    3914:	f7ff fee8 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3918:	46bd      	mov	sp, r7
    391a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    391e:	4685      	mov	sp, r0
    3920:	4770      	bx	lr
    3922:	bf00      	nop

00003924 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3924:	4668      	mov	r0, sp
    3926:	f020 0107 	bic.w	r1, r0, #7
    392a:	468d      	mov	sp, r1
    392c:	b589      	push	{r0, r3, r7, lr}
    392e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3930:	f04f 000c 	mov.w	r0, #12
    3934:	f7ff fefc 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3938:	f04f 0082 	mov.w	r0, #130	; 0x82
    393c:	f7ff fed4 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3940:	46bd      	mov	sp, r7
    3942:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3946:	4685      	mov	sp, r0
    3948:	4770      	bx	lr
    394a:	bf00      	nop

0000394c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    394c:	4668      	mov	r0, sp
    394e:	f020 0107 	bic.w	r1, r0, #7
    3952:	468d      	mov	sp, r1
    3954:	b589      	push	{r0, r3, r7, lr}
    3956:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3958:	f04f 000d 	mov.w	r0, #13
    395c:	f7ff fee8 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    3960:	f04f 0083 	mov.w	r0, #131	; 0x83
    3964:	f7ff fec0 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3968:	46bd      	mov	sp, r7
    396a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    396e:	4685      	mov	sp, r0
    3970:	4770      	bx	lr
    3972:	bf00      	nop

00003974 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3974:	4668      	mov	r0, sp
    3976:	f020 0107 	bic.w	r1, r0, #7
    397a:	468d      	mov	sp, r1
    397c:	b589      	push	{r0, r3, r7, lr}
    397e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    3980:	f04f 000e 	mov.w	r0, #14
    3984:	f7ff fed4 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3988:	f04f 0084 	mov.w	r0, #132	; 0x84
    398c:	f7ff feac 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3990:	46bd      	mov	sp, r7
    3992:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3996:	4685      	mov	sp, r0
    3998:	4770      	bx	lr
    399a:	bf00      	nop

0000399c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    399c:	4668      	mov	r0, sp
    399e:	f020 0107 	bic.w	r1, r0, #7
    39a2:	468d      	mov	sp, r1
    39a4:	b589      	push	{r0, r3, r7, lr}
    39a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    39a8:	f04f 000f 	mov.w	r0, #15
    39ac:	f7ff fec0 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    39b0:	f04f 0085 	mov.w	r0, #133	; 0x85
    39b4:	f7ff fe98 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    39b8:	46bd      	mov	sp, r7
    39ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    39be:	4685      	mov	sp, r0
    39c0:	4770      	bx	lr
    39c2:	bf00      	nop

000039c4 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    39c4:	4668      	mov	r0, sp
    39c6:	f020 0107 	bic.w	r1, r0, #7
    39ca:	468d      	mov	sp, r1
    39cc:	b589      	push	{r0, r3, r7, lr}
    39ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    39d0:	f04f 0010 	mov.w	r0, #16
    39d4:	f7ff feac 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    39d8:	f04f 0086 	mov.w	r0, #134	; 0x86
    39dc:	f7ff fe84 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    39e0:	46bd      	mov	sp, r7
    39e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    39e6:	4685      	mov	sp, r0
    39e8:	4770      	bx	lr
    39ea:	bf00      	nop

000039ec <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    39ec:	4668      	mov	r0, sp
    39ee:	f020 0107 	bic.w	r1, r0, #7
    39f2:	468d      	mov	sp, r1
    39f4:	b589      	push	{r0, r3, r7, lr}
    39f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    39f8:	f04f 0011 	mov.w	r0, #17
    39fc:	f7ff fe98 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    3a00:	f04f 0087 	mov.w	r0, #135	; 0x87
    3a04:	f7ff fe70 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3a08:	46bd      	mov	sp, r7
    3a0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a0e:	4685      	mov	sp, r0
    3a10:	4770      	bx	lr
    3a12:	bf00      	nop

00003a14 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3a14:	4668      	mov	r0, sp
    3a16:	f020 0107 	bic.w	r1, r0, #7
    3a1a:	468d      	mov	sp, r1
    3a1c:	b589      	push	{r0, r3, r7, lr}
    3a1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    3a20:	f04f 0012 	mov.w	r0, #18
    3a24:	f7ff fe84 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3a28:	f04f 0088 	mov.w	r0, #136	; 0x88
    3a2c:	f7ff fe5c 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3a30:	46bd      	mov	sp, r7
    3a32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a36:	4685      	mov	sp, r0
    3a38:	4770      	bx	lr
    3a3a:	bf00      	nop

00003a3c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3a3c:	4668      	mov	r0, sp
    3a3e:	f020 0107 	bic.w	r1, r0, #7
    3a42:	468d      	mov	sp, r1
    3a44:	b589      	push	{r0, r3, r7, lr}
    3a46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3a48:	f04f 0013 	mov.w	r0, #19
    3a4c:	f7ff fe70 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    3a50:	f04f 0089 	mov.w	r0, #137	; 0x89
    3a54:	f7ff fe48 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3a58:	46bd      	mov	sp, r7
    3a5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a5e:	4685      	mov	sp, r0
    3a60:	4770      	bx	lr
    3a62:	bf00      	nop

00003a64 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3a64:	4668      	mov	r0, sp
    3a66:	f020 0107 	bic.w	r1, r0, #7
    3a6a:	468d      	mov	sp, r1
    3a6c:	b589      	push	{r0, r3, r7, lr}
    3a6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    3a70:	f04f 0014 	mov.w	r0, #20
    3a74:	f7ff fe5c 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3a78:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3a7c:	f7ff fe34 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3a80:	46bd      	mov	sp, r7
    3a82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a86:	4685      	mov	sp, r0
    3a88:	4770      	bx	lr
    3a8a:	bf00      	nop

00003a8c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3a8c:	4668      	mov	r0, sp
    3a8e:	f020 0107 	bic.w	r1, r0, #7
    3a92:	468d      	mov	sp, r1
    3a94:	b589      	push	{r0, r3, r7, lr}
    3a96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    3a98:	f04f 0015 	mov.w	r0, #21
    3a9c:	f7ff fe48 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    3aa0:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3aa4:	f7ff fe20 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3aa8:	46bd      	mov	sp, r7
    3aaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3aae:	4685      	mov	sp, r0
    3ab0:	4770      	bx	lr
    3ab2:	bf00      	nop

00003ab4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3ab4:	4668      	mov	r0, sp
    3ab6:	f020 0107 	bic.w	r1, r0, #7
    3aba:	468d      	mov	sp, r1
    3abc:	b589      	push	{r0, r3, r7, lr}
    3abe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    3ac0:	f04f 0016 	mov.w	r0, #22
    3ac4:	f7ff fe34 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    3ac8:	f04f 008c 	mov.w	r0, #140	; 0x8c
    3acc:	f7ff fe0c 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3ad0:	46bd      	mov	sp, r7
    3ad2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ad6:	4685      	mov	sp, r0
    3ad8:	4770      	bx	lr
    3ada:	bf00      	nop

00003adc <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3adc:	4668      	mov	r0, sp
    3ade:	f020 0107 	bic.w	r1, r0, #7
    3ae2:	468d      	mov	sp, r1
    3ae4:	b589      	push	{r0, r3, r7, lr}
    3ae6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3ae8:	f04f 0017 	mov.w	r0, #23
    3aec:	f7ff fe20 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    3af0:	f04f 008d 	mov.w	r0, #141	; 0x8d
    3af4:	f7ff fdf8 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3af8:	46bd      	mov	sp, r7
    3afa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3afe:	4685      	mov	sp, r0
    3b00:	4770      	bx	lr
    3b02:	bf00      	nop

00003b04 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3b04:	4668      	mov	r0, sp
    3b06:	f020 0107 	bic.w	r1, r0, #7
    3b0a:	468d      	mov	sp, r1
    3b0c:	b589      	push	{r0, r3, r7, lr}
    3b0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    3b10:	f04f 0018 	mov.w	r0, #24
    3b14:	f7ff fe0c 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3b18:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3b1c:	f7ff fde4 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3b20:	46bd      	mov	sp, r7
    3b22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b26:	4685      	mov	sp, r0
    3b28:	4770      	bx	lr
    3b2a:	bf00      	nop

00003b2c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3b2c:	4668      	mov	r0, sp
    3b2e:	f020 0107 	bic.w	r1, r0, #7
    3b32:	468d      	mov	sp, r1
    3b34:	b589      	push	{r0, r3, r7, lr}
    3b36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3b38:	f04f 0019 	mov.w	r0, #25
    3b3c:	f7ff fdf8 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    3b40:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3b44:	f7ff fdd0 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3b48:	46bd      	mov	sp, r7
    3b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b4e:	4685      	mov	sp, r0
    3b50:	4770      	bx	lr
    3b52:	bf00      	nop

00003b54 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3b54:	4668      	mov	r0, sp
    3b56:	f020 0107 	bic.w	r1, r0, #7
    3b5a:	468d      	mov	sp, r1
    3b5c:	b589      	push	{r0, r3, r7, lr}
    3b5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    3b60:	f04f 001a 	mov.w	r0, #26
    3b64:	f7ff fde4 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3b68:	f04f 0090 	mov.w	r0, #144	; 0x90
    3b6c:	f7ff fdbc 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3b70:	46bd      	mov	sp, r7
    3b72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b76:	4685      	mov	sp, r0
    3b78:	4770      	bx	lr
    3b7a:	bf00      	nop

00003b7c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3b7c:	4668      	mov	r0, sp
    3b7e:	f020 0107 	bic.w	r1, r0, #7
    3b82:	468d      	mov	sp, r1
    3b84:	b589      	push	{r0, r3, r7, lr}
    3b86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3b88:	f04f 001b 	mov.w	r0, #27
    3b8c:	f7ff fdd0 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    3b90:	f04f 0091 	mov.w	r0, #145	; 0x91
    3b94:	f7ff fda8 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3b98:	46bd      	mov	sp, r7
    3b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b9e:	4685      	mov	sp, r0
    3ba0:	4770      	bx	lr
    3ba2:	bf00      	nop

00003ba4 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3ba4:	4668      	mov	r0, sp
    3ba6:	f020 0107 	bic.w	r1, r0, #7
    3baa:	468d      	mov	sp, r1
    3bac:	b589      	push	{r0, r3, r7, lr}
    3bae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    3bb0:	f04f 001c 	mov.w	r0, #28
    3bb4:	f7ff fdbc 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3bb8:	f04f 0092 	mov.w	r0, #146	; 0x92
    3bbc:	f7ff fd94 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3bc0:	46bd      	mov	sp, r7
    3bc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bc6:	4685      	mov	sp, r0
    3bc8:	4770      	bx	lr
    3bca:	bf00      	nop

00003bcc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3bcc:	4668      	mov	r0, sp
    3bce:	f020 0107 	bic.w	r1, r0, #7
    3bd2:	468d      	mov	sp, r1
    3bd4:	b589      	push	{r0, r3, r7, lr}
    3bd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3bd8:	f04f 001d 	mov.w	r0, #29
    3bdc:	f7ff fda8 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    3be0:	f04f 0093 	mov.w	r0, #147	; 0x93
    3be4:	f7ff fd80 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3be8:	46bd      	mov	sp, r7
    3bea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bee:	4685      	mov	sp, r0
    3bf0:	4770      	bx	lr
    3bf2:	bf00      	nop

00003bf4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3bf4:	4668      	mov	r0, sp
    3bf6:	f020 0107 	bic.w	r1, r0, #7
    3bfa:	468d      	mov	sp, r1
    3bfc:	b589      	push	{r0, r3, r7, lr}
    3bfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    3c00:	f04f 001e 	mov.w	r0, #30
    3c04:	f7ff fd94 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3c08:	f04f 0094 	mov.w	r0, #148	; 0x94
    3c0c:	f7ff fd6c 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3c10:	46bd      	mov	sp, r7
    3c12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c16:	4685      	mov	sp, r0
    3c18:	4770      	bx	lr
    3c1a:	bf00      	nop

00003c1c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3c1c:	4668      	mov	r0, sp
    3c1e:	f020 0107 	bic.w	r1, r0, #7
    3c22:	468d      	mov	sp, r1
    3c24:	b589      	push	{r0, r3, r7, lr}
    3c26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3c28:	f04f 001f 	mov.w	r0, #31
    3c2c:	f7ff fd80 	bl	3730 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    3c30:	f04f 0095 	mov.w	r0, #149	; 0x95
    3c34:	f7ff fd58 	bl	36e8 <NVIC_ClearPendingIRQ>
}
    3c38:	46bd      	mov	sp, r7
    3c3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c3e:	4685      	mov	sp, r0
    3c40:	4770      	bx	lr
    3c42:	bf00      	nop

00003c44 <__aeabi_drsub>:
    3c44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3c48:	e002      	b.n	3c50 <__adddf3>
    3c4a:	bf00      	nop

00003c4c <__aeabi_dsub>:
    3c4c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00003c50 <__adddf3>:
    3c50:	b530      	push	{r4, r5, lr}
    3c52:	ea4f 0441 	mov.w	r4, r1, lsl #1
    3c56:	ea4f 0543 	mov.w	r5, r3, lsl #1
    3c5a:	ea94 0f05 	teq	r4, r5
    3c5e:	bf08      	it	eq
    3c60:	ea90 0f02 	teqeq	r0, r2
    3c64:	bf1f      	itttt	ne
    3c66:	ea54 0c00 	orrsne.w	ip, r4, r0
    3c6a:	ea55 0c02 	orrsne.w	ip, r5, r2
    3c6e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    3c72:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3c76:	f000 80e2 	beq.w	3e3e <__adddf3+0x1ee>
    3c7a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    3c7e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    3c82:	bfb8      	it	lt
    3c84:	426d      	neglt	r5, r5
    3c86:	dd0c      	ble.n	3ca2 <__adddf3+0x52>
    3c88:	442c      	add	r4, r5
    3c8a:	ea80 0202 	eor.w	r2, r0, r2
    3c8e:	ea81 0303 	eor.w	r3, r1, r3
    3c92:	ea82 0000 	eor.w	r0, r2, r0
    3c96:	ea83 0101 	eor.w	r1, r3, r1
    3c9a:	ea80 0202 	eor.w	r2, r0, r2
    3c9e:	ea81 0303 	eor.w	r3, r1, r3
    3ca2:	2d36      	cmp	r5, #54	; 0x36
    3ca4:	bf88      	it	hi
    3ca6:	bd30      	pophi	{r4, r5, pc}
    3ca8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3cac:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3cb0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    3cb4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    3cb8:	d002      	beq.n	3cc0 <__adddf3+0x70>
    3cba:	4240      	negs	r0, r0
    3cbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3cc0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    3cc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3cc8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    3ccc:	d002      	beq.n	3cd4 <__adddf3+0x84>
    3cce:	4252      	negs	r2, r2
    3cd0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3cd4:	ea94 0f05 	teq	r4, r5
    3cd8:	f000 80a7 	beq.w	3e2a <__adddf3+0x1da>
    3cdc:	f1a4 0401 	sub.w	r4, r4, #1
    3ce0:	f1d5 0e20 	rsbs	lr, r5, #32
    3ce4:	db0d      	blt.n	3d02 <__adddf3+0xb2>
    3ce6:	fa02 fc0e 	lsl.w	ip, r2, lr
    3cea:	fa22 f205 	lsr.w	r2, r2, r5
    3cee:	1880      	adds	r0, r0, r2
    3cf0:	f141 0100 	adc.w	r1, r1, #0
    3cf4:	fa03 f20e 	lsl.w	r2, r3, lr
    3cf8:	1880      	adds	r0, r0, r2
    3cfa:	fa43 f305 	asr.w	r3, r3, r5
    3cfe:	4159      	adcs	r1, r3
    3d00:	e00e      	b.n	3d20 <__adddf3+0xd0>
    3d02:	f1a5 0520 	sub.w	r5, r5, #32
    3d06:	f10e 0e20 	add.w	lr, lr, #32
    3d0a:	2a01      	cmp	r2, #1
    3d0c:	fa03 fc0e 	lsl.w	ip, r3, lr
    3d10:	bf28      	it	cs
    3d12:	f04c 0c02 	orrcs.w	ip, ip, #2
    3d16:	fa43 f305 	asr.w	r3, r3, r5
    3d1a:	18c0      	adds	r0, r0, r3
    3d1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3d20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3d24:	d507      	bpl.n	3d36 <__adddf3+0xe6>
    3d26:	f04f 0e00 	mov.w	lr, #0
    3d2a:	f1dc 0c00 	rsbs	ip, ip, #0
    3d2e:	eb7e 0000 	sbcs.w	r0, lr, r0
    3d32:	eb6e 0101 	sbc.w	r1, lr, r1
    3d36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3d3a:	d31b      	bcc.n	3d74 <__adddf3+0x124>
    3d3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3d40:	d30c      	bcc.n	3d5c <__adddf3+0x10c>
    3d42:	0849      	lsrs	r1, r1, #1
    3d44:	ea5f 0030 	movs.w	r0, r0, rrx
    3d48:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3d4c:	f104 0401 	add.w	r4, r4, #1
    3d50:	ea4f 5244 	mov.w	r2, r4, lsl #21
    3d54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3d58:	f080 809a 	bcs.w	3e90 <__adddf3+0x240>
    3d5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3d60:	bf08      	it	eq
    3d62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3d66:	f150 0000 	adcs.w	r0, r0, #0
    3d6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3d6e:	ea41 0105 	orr.w	r1, r1, r5
    3d72:	bd30      	pop	{r4, r5, pc}
    3d74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3d78:	4140      	adcs	r0, r0
    3d7a:	eb41 0101 	adc.w	r1, r1, r1
    3d7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3d82:	f1a4 0401 	sub.w	r4, r4, #1
    3d86:	d1e9      	bne.n	3d5c <__adddf3+0x10c>
    3d88:	f091 0f00 	teq	r1, #0
    3d8c:	bf04      	itt	eq
    3d8e:	4601      	moveq	r1, r0
    3d90:	2000      	moveq	r0, #0
    3d92:	fab1 f381 	clz	r3, r1
    3d96:	bf08      	it	eq
    3d98:	3320      	addeq	r3, #32
    3d9a:	f1a3 030b 	sub.w	r3, r3, #11
    3d9e:	f1b3 0220 	subs.w	r2, r3, #32
    3da2:	da0c      	bge.n	3dbe <__adddf3+0x16e>
    3da4:	320c      	adds	r2, #12
    3da6:	dd08      	ble.n	3dba <__adddf3+0x16a>
    3da8:	f102 0c14 	add.w	ip, r2, #20
    3dac:	f1c2 020c 	rsb	r2, r2, #12
    3db0:	fa01 f00c 	lsl.w	r0, r1, ip
    3db4:	fa21 f102 	lsr.w	r1, r1, r2
    3db8:	e00c      	b.n	3dd4 <__adddf3+0x184>
    3dba:	f102 0214 	add.w	r2, r2, #20
    3dbe:	bfd8      	it	le
    3dc0:	f1c2 0c20 	rsble	ip, r2, #32
    3dc4:	fa01 f102 	lsl.w	r1, r1, r2
    3dc8:	fa20 fc0c 	lsr.w	ip, r0, ip
    3dcc:	bfdc      	itt	le
    3dce:	ea41 010c 	orrle.w	r1, r1, ip
    3dd2:	4090      	lslle	r0, r2
    3dd4:	1ae4      	subs	r4, r4, r3
    3dd6:	bfa2      	ittt	ge
    3dd8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    3ddc:	4329      	orrge	r1, r5
    3dde:	bd30      	popge	{r4, r5, pc}
    3de0:	ea6f 0404 	mvn.w	r4, r4
    3de4:	3c1f      	subs	r4, #31
    3de6:	da1c      	bge.n	3e22 <__adddf3+0x1d2>
    3de8:	340c      	adds	r4, #12
    3dea:	dc0e      	bgt.n	3e0a <__adddf3+0x1ba>
    3dec:	f104 0414 	add.w	r4, r4, #20
    3df0:	f1c4 0220 	rsb	r2, r4, #32
    3df4:	fa20 f004 	lsr.w	r0, r0, r4
    3df8:	fa01 f302 	lsl.w	r3, r1, r2
    3dfc:	ea40 0003 	orr.w	r0, r0, r3
    3e00:	fa21 f304 	lsr.w	r3, r1, r4
    3e04:	ea45 0103 	orr.w	r1, r5, r3
    3e08:	bd30      	pop	{r4, r5, pc}
    3e0a:	f1c4 040c 	rsb	r4, r4, #12
    3e0e:	f1c4 0220 	rsb	r2, r4, #32
    3e12:	fa20 f002 	lsr.w	r0, r0, r2
    3e16:	fa01 f304 	lsl.w	r3, r1, r4
    3e1a:	ea40 0003 	orr.w	r0, r0, r3
    3e1e:	4629      	mov	r1, r5
    3e20:	bd30      	pop	{r4, r5, pc}
    3e22:	fa21 f004 	lsr.w	r0, r1, r4
    3e26:	4629      	mov	r1, r5
    3e28:	bd30      	pop	{r4, r5, pc}
    3e2a:	f094 0f00 	teq	r4, #0
    3e2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    3e32:	bf06      	itte	eq
    3e34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3e38:	3401      	addeq	r4, #1
    3e3a:	3d01      	subne	r5, #1
    3e3c:	e74e      	b.n	3cdc <__adddf3+0x8c>
    3e3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3e42:	bf18      	it	ne
    3e44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3e48:	d029      	beq.n	3e9e <__adddf3+0x24e>
    3e4a:	ea94 0f05 	teq	r4, r5
    3e4e:	bf08      	it	eq
    3e50:	ea90 0f02 	teqeq	r0, r2
    3e54:	d005      	beq.n	3e62 <__adddf3+0x212>
    3e56:	ea54 0c00 	orrs.w	ip, r4, r0
    3e5a:	bf04      	itt	eq
    3e5c:	4619      	moveq	r1, r3
    3e5e:	4610      	moveq	r0, r2
    3e60:	bd30      	pop	{r4, r5, pc}
    3e62:	ea91 0f03 	teq	r1, r3
    3e66:	bf1e      	ittt	ne
    3e68:	2100      	movne	r1, #0
    3e6a:	2000      	movne	r0, #0
    3e6c:	bd30      	popne	{r4, r5, pc}
    3e6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    3e72:	d105      	bne.n	3e80 <__adddf3+0x230>
    3e74:	0040      	lsls	r0, r0, #1
    3e76:	4149      	adcs	r1, r1
    3e78:	bf28      	it	cs
    3e7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    3e7e:	bd30      	pop	{r4, r5, pc}
    3e80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    3e84:	bf3c      	itt	cc
    3e86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    3e8a:	bd30      	popcc	{r4, r5, pc}
    3e8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3e90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    3e94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3e98:	f04f 0000 	mov.w	r0, #0
    3e9c:	bd30      	pop	{r4, r5, pc}
    3e9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3ea2:	bf1a      	itte	ne
    3ea4:	4619      	movne	r1, r3
    3ea6:	4610      	movne	r0, r2
    3ea8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    3eac:	bf1c      	itt	ne
    3eae:	460b      	movne	r3, r1
    3eb0:	4602      	movne	r2, r0
    3eb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3eb6:	bf06      	itte	eq
    3eb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3ebc:	ea91 0f03 	teqeq	r1, r3
    3ec0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3ec4:	bd30      	pop	{r4, r5, pc}
    3ec6:	bf00      	nop

00003ec8 <__aeabi_ui2d>:
    3ec8:	f090 0f00 	teq	r0, #0
    3ecc:	bf04      	itt	eq
    3ece:	2100      	moveq	r1, #0
    3ed0:	4770      	bxeq	lr
    3ed2:	b530      	push	{r4, r5, lr}
    3ed4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3ed8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3edc:	f04f 0500 	mov.w	r5, #0
    3ee0:	f04f 0100 	mov.w	r1, #0
    3ee4:	e750      	b.n	3d88 <__adddf3+0x138>
    3ee6:	bf00      	nop

00003ee8 <__aeabi_i2d>:
    3ee8:	f090 0f00 	teq	r0, #0
    3eec:	bf04      	itt	eq
    3eee:	2100      	moveq	r1, #0
    3ef0:	4770      	bxeq	lr
    3ef2:	b530      	push	{r4, r5, lr}
    3ef4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3ef8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3efc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3f00:	bf48      	it	mi
    3f02:	4240      	negmi	r0, r0
    3f04:	f04f 0100 	mov.w	r1, #0
    3f08:	e73e      	b.n	3d88 <__adddf3+0x138>
    3f0a:	bf00      	nop

00003f0c <__aeabi_f2d>:
    3f0c:	0042      	lsls	r2, r0, #1
    3f0e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3f12:	ea4f 0131 	mov.w	r1, r1, rrx
    3f16:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3f1a:	bf1f      	itttt	ne
    3f1c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3f20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3f24:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3f28:	4770      	bxne	lr
    3f2a:	f092 0f00 	teq	r2, #0
    3f2e:	bf14      	ite	ne
    3f30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3f34:	4770      	bxeq	lr
    3f36:	b530      	push	{r4, r5, lr}
    3f38:	f44f 7460 	mov.w	r4, #896	; 0x380
    3f3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3f40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3f44:	e720      	b.n	3d88 <__adddf3+0x138>
    3f46:	bf00      	nop

00003f48 <__aeabi_ul2d>:
    3f48:	ea50 0201 	orrs.w	r2, r0, r1
    3f4c:	bf08      	it	eq
    3f4e:	4770      	bxeq	lr
    3f50:	b530      	push	{r4, r5, lr}
    3f52:	f04f 0500 	mov.w	r5, #0
    3f56:	e00a      	b.n	3f6e <__aeabi_l2d+0x16>

00003f58 <__aeabi_l2d>:
    3f58:	ea50 0201 	orrs.w	r2, r0, r1
    3f5c:	bf08      	it	eq
    3f5e:	4770      	bxeq	lr
    3f60:	b530      	push	{r4, r5, lr}
    3f62:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    3f66:	d502      	bpl.n	3f6e <__aeabi_l2d+0x16>
    3f68:	4240      	negs	r0, r0
    3f6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3f6e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3f72:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3f76:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    3f7a:	f43f aedc 	beq.w	3d36 <__adddf3+0xe6>
    3f7e:	f04f 0203 	mov.w	r2, #3
    3f82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3f86:	bf18      	it	ne
    3f88:	3203      	addne	r2, #3
    3f8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3f8e:	bf18      	it	ne
    3f90:	3203      	addne	r2, #3
    3f92:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    3f96:	f1c2 0320 	rsb	r3, r2, #32
    3f9a:	fa00 fc03 	lsl.w	ip, r0, r3
    3f9e:	fa20 f002 	lsr.w	r0, r0, r2
    3fa2:	fa01 fe03 	lsl.w	lr, r1, r3
    3fa6:	ea40 000e 	orr.w	r0, r0, lr
    3faa:	fa21 f102 	lsr.w	r1, r1, r2
    3fae:	4414      	add	r4, r2
    3fb0:	e6c1      	b.n	3d36 <__adddf3+0xe6>
    3fb2:	bf00      	nop

00003fb4 <__aeabi_dmul>:
    3fb4:	b570      	push	{r4, r5, r6, lr}
    3fb6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3fba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3fbe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3fc2:	bf1d      	ittte	ne
    3fc4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3fc8:	ea94 0f0c 	teqne	r4, ip
    3fcc:	ea95 0f0c 	teqne	r5, ip
    3fd0:	f000 f8de 	bleq	4190 <__aeabi_dmul+0x1dc>
    3fd4:	442c      	add	r4, r5
    3fd6:	ea81 0603 	eor.w	r6, r1, r3
    3fda:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3fde:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3fe2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    3fe6:	bf18      	it	ne
    3fe8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3fec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3ff0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3ff4:	d038      	beq.n	4068 <__aeabi_dmul+0xb4>
    3ff6:	fba0 ce02 	umull	ip, lr, r0, r2
    3ffa:	f04f 0500 	mov.w	r5, #0
    3ffe:	fbe1 e502 	umlal	lr, r5, r1, r2
    4002:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    4006:	fbe0 e503 	umlal	lr, r5, r0, r3
    400a:	f04f 0600 	mov.w	r6, #0
    400e:	fbe1 5603 	umlal	r5, r6, r1, r3
    4012:	f09c 0f00 	teq	ip, #0
    4016:	bf18      	it	ne
    4018:	f04e 0e01 	orrne.w	lr, lr, #1
    401c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    4020:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    4024:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    4028:	d204      	bcs.n	4034 <__aeabi_dmul+0x80>
    402a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    402e:	416d      	adcs	r5, r5
    4030:	eb46 0606 	adc.w	r6, r6, r6
    4034:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    4038:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    403c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    4040:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    4044:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    4048:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    404c:	bf88      	it	hi
    404e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4052:	d81e      	bhi.n	4092 <__aeabi_dmul+0xde>
    4054:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4058:	bf08      	it	eq
    405a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    405e:	f150 0000 	adcs.w	r0, r0, #0
    4062:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4066:	bd70      	pop	{r4, r5, r6, pc}
    4068:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    406c:	ea46 0101 	orr.w	r1, r6, r1
    4070:	ea40 0002 	orr.w	r0, r0, r2
    4074:	ea81 0103 	eor.w	r1, r1, r3
    4078:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    407c:	bfc2      	ittt	gt
    407e:	ebd4 050c 	rsbsgt	r5, r4, ip
    4082:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4086:	bd70      	popgt	{r4, r5, r6, pc}
    4088:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    408c:	f04f 0e00 	mov.w	lr, #0
    4090:	3c01      	subs	r4, #1
    4092:	f300 80ab 	bgt.w	41ec <__aeabi_dmul+0x238>
    4096:	f114 0f36 	cmn.w	r4, #54	; 0x36
    409a:	bfde      	ittt	le
    409c:	2000      	movle	r0, #0
    409e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    40a2:	bd70      	pople	{r4, r5, r6, pc}
    40a4:	f1c4 0400 	rsb	r4, r4, #0
    40a8:	3c20      	subs	r4, #32
    40aa:	da35      	bge.n	4118 <__aeabi_dmul+0x164>
    40ac:	340c      	adds	r4, #12
    40ae:	dc1b      	bgt.n	40e8 <__aeabi_dmul+0x134>
    40b0:	f104 0414 	add.w	r4, r4, #20
    40b4:	f1c4 0520 	rsb	r5, r4, #32
    40b8:	fa00 f305 	lsl.w	r3, r0, r5
    40bc:	fa20 f004 	lsr.w	r0, r0, r4
    40c0:	fa01 f205 	lsl.w	r2, r1, r5
    40c4:	ea40 0002 	orr.w	r0, r0, r2
    40c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    40cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    40d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    40d4:	fa21 f604 	lsr.w	r6, r1, r4
    40d8:	eb42 0106 	adc.w	r1, r2, r6
    40dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    40e0:	bf08      	it	eq
    40e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    40e6:	bd70      	pop	{r4, r5, r6, pc}
    40e8:	f1c4 040c 	rsb	r4, r4, #12
    40ec:	f1c4 0520 	rsb	r5, r4, #32
    40f0:	fa00 f304 	lsl.w	r3, r0, r4
    40f4:	fa20 f005 	lsr.w	r0, r0, r5
    40f8:	fa01 f204 	lsl.w	r2, r1, r4
    40fc:	ea40 0002 	orr.w	r0, r0, r2
    4100:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4104:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4108:	f141 0100 	adc.w	r1, r1, #0
    410c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4110:	bf08      	it	eq
    4112:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4116:	bd70      	pop	{r4, r5, r6, pc}
    4118:	f1c4 0520 	rsb	r5, r4, #32
    411c:	fa00 f205 	lsl.w	r2, r0, r5
    4120:	ea4e 0e02 	orr.w	lr, lr, r2
    4124:	fa20 f304 	lsr.w	r3, r0, r4
    4128:	fa01 f205 	lsl.w	r2, r1, r5
    412c:	ea43 0302 	orr.w	r3, r3, r2
    4130:	fa21 f004 	lsr.w	r0, r1, r4
    4134:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4138:	fa21 f204 	lsr.w	r2, r1, r4
    413c:	ea20 0002 	bic.w	r0, r0, r2
    4140:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    4144:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4148:	bf08      	it	eq
    414a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    414e:	bd70      	pop	{r4, r5, r6, pc}
    4150:	f094 0f00 	teq	r4, #0
    4154:	d10f      	bne.n	4176 <__aeabi_dmul+0x1c2>
    4156:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    415a:	0040      	lsls	r0, r0, #1
    415c:	eb41 0101 	adc.w	r1, r1, r1
    4160:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4164:	bf08      	it	eq
    4166:	3c01      	subeq	r4, #1
    4168:	d0f7      	beq.n	415a <__aeabi_dmul+0x1a6>
    416a:	ea41 0106 	orr.w	r1, r1, r6
    416e:	f095 0f00 	teq	r5, #0
    4172:	bf18      	it	ne
    4174:	4770      	bxne	lr
    4176:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    417a:	0052      	lsls	r2, r2, #1
    417c:	eb43 0303 	adc.w	r3, r3, r3
    4180:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4184:	bf08      	it	eq
    4186:	3d01      	subeq	r5, #1
    4188:	d0f7      	beq.n	417a <__aeabi_dmul+0x1c6>
    418a:	ea43 0306 	orr.w	r3, r3, r6
    418e:	4770      	bx	lr
    4190:	ea94 0f0c 	teq	r4, ip
    4194:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4198:	bf18      	it	ne
    419a:	ea95 0f0c 	teqne	r5, ip
    419e:	d00c      	beq.n	41ba <__aeabi_dmul+0x206>
    41a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    41a4:	bf18      	it	ne
    41a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    41aa:	d1d1      	bne.n	4150 <__aeabi_dmul+0x19c>
    41ac:	ea81 0103 	eor.w	r1, r1, r3
    41b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    41b4:	f04f 0000 	mov.w	r0, #0
    41b8:	bd70      	pop	{r4, r5, r6, pc}
    41ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    41be:	bf06      	itte	eq
    41c0:	4610      	moveq	r0, r2
    41c2:	4619      	moveq	r1, r3
    41c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    41c8:	d019      	beq.n	41fe <__aeabi_dmul+0x24a>
    41ca:	ea94 0f0c 	teq	r4, ip
    41ce:	d102      	bne.n	41d6 <__aeabi_dmul+0x222>
    41d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    41d4:	d113      	bne.n	41fe <__aeabi_dmul+0x24a>
    41d6:	ea95 0f0c 	teq	r5, ip
    41da:	d105      	bne.n	41e8 <__aeabi_dmul+0x234>
    41dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    41e0:	bf1c      	itt	ne
    41e2:	4610      	movne	r0, r2
    41e4:	4619      	movne	r1, r3
    41e6:	d10a      	bne.n	41fe <__aeabi_dmul+0x24a>
    41e8:	ea81 0103 	eor.w	r1, r1, r3
    41ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    41f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    41f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    41f8:	f04f 0000 	mov.w	r0, #0
    41fc:	bd70      	pop	{r4, r5, r6, pc}
    41fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4202:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    4206:	bd70      	pop	{r4, r5, r6, pc}

00004208 <__aeabi_ddiv>:
    4208:	b570      	push	{r4, r5, r6, lr}
    420a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    420e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4216:	bf1d      	ittte	ne
    4218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    421c:	ea94 0f0c 	teqne	r4, ip
    4220:	ea95 0f0c 	teqne	r5, ip
    4224:	f000 f8a7 	bleq	4376 <__aeabi_ddiv+0x16e>
    4228:	eba4 0405 	sub.w	r4, r4, r5
    422c:	ea81 0e03 	eor.w	lr, r1, r3
    4230:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4234:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4238:	f000 8088 	beq.w	434c <__aeabi_ddiv+0x144>
    423c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4240:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4244:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4248:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    424c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4250:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4254:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4258:	ea4f 2600 	mov.w	r6, r0, lsl #8
    425c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4260:	429d      	cmp	r5, r3
    4262:	bf08      	it	eq
    4264:	4296      	cmpeq	r6, r2
    4266:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    426a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    426e:	d202      	bcs.n	4276 <__aeabi_ddiv+0x6e>
    4270:	085b      	lsrs	r3, r3, #1
    4272:	ea4f 0232 	mov.w	r2, r2, rrx
    4276:	1ab6      	subs	r6, r6, r2
    4278:	eb65 0503 	sbc.w	r5, r5, r3
    427c:	085b      	lsrs	r3, r3, #1
    427e:	ea4f 0232 	mov.w	r2, r2, rrx
    4282:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    4286:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    428a:	ebb6 0e02 	subs.w	lr, r6, r2
    428e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4292:	bf22      	ittt	cs
    4294:	1ab6      	subcs	r6, r6, r2
    4296:	4675      	movcs	r5, lr
    4298:	ea40 000c 	orrcs.w	r0, r0, ip
    429c:	085b      	lsrs	r3, r3, #1
    429e:	ea4f 0232 	mov.w	r2, r2, rrx
    42a2:	ebb6 0e02 	subs.w	lr, r6, r2
    42a6:	eb75 0e03 	sbcs.w	lr, r5, r3
    42aa:	bf22      	ittt	cs
    42ac:	1ab6      	subcs	r6, r6, r2
    42ae:	4675      	movcs	r5, lr
    42b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    42b4:	085b      	lsrs	r3, r3, #1
    42b6:	ea4f 0232 	mov.w	r2, r2, rrx
    42ba:	ebb6 0e02 	subs.w	lr, r6, r2
    42be:	eb75 0e03 	sbcs.w	lr, r5, r3
    42c2:	bf22      	ittt	cs
    42c4:	1ab6      	subcs	r6, r6, r2
    42c6:	4675      	movcs	r5, lr
    42c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    42cc:	085b      	lsrs	r3, r3, #1
    42ce:	ea4f 0232 	mov.w	r2, r2, rrx
    42d2:	ebb6 0e02 	subs.w	lr, r6, r2
    42d6:	eb75 0e03 	sbcs.w	lr, r5, r3
    42da:	bf22      	ittt	cs
    42dc:	1ab6      	subcs	r6, r6, r2
    42de:	4675      	movcs	r5, lr
    42e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    42e4:	ea55 0e06 	orrs.w	lr, r5, r6
    42e8:	d018      	beq.n	431c <__aeabi_ddiv+0x114>
    42ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
    42ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    42f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    42f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    42fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4302:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    4306:	d1c0      	bne.n	428a <__aeabi_ddiv+0x82>
    4308:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    430c:	d10b      	bne.n	4326 <__aeabi_ddiv+0x11e>
    430e:	ea41 0100 	orr.w	r1, r1, r0
    4312:	f04f 0000 	mov.w	r0, #0
    4316:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    431a:	e7b6      	b.n	428a <__aeabi_ddiv+0x82>
    431c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4320:	bf04      	itt	eq
    4322:	4301      	orreq	r1, r0
    4324:	2000      	moveq	r0, #0
    4326:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    432a:	bf88      	it	hi
    432c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4330:	f63f aeaf 	bhi.w	4092 <__aeabi_dmul+0xde>
    4334:	ebb5 0c03 	subs.w	ip, r5, r3
    4338:	bf04      	itt	eq
    433a:	ebb6 0c02 	subseq.w	ip, r6, r2
    433e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4342:	f150 0000 	adcs.w	r0, r0, #0
    4346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    434a:	bd70      	pop	{r4, r5, r6, pc}
    434c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4350:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4354:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4358:	bfc2      	ittt	gt
    435a:	ebd4 050c 	rsbsgt	r5, r4, ip
    435e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4362:	bd70      	popgt	{r4, r5, r6, pc}
    4364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4368:	f04f 0e00 	mov.w	lr, #0
    436c:	3c01      	subs	r4, #1
    436e:	e690      	b.n	4092 <__aeabi_dmul+0xde>
    4370:	ea45 0e06 	orr.w	lr, r5, r6
    4374:	e68d      	b.n	4092 <__aeabi_dmul+0xde>
    4376:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    437a:	ea94 0f0c 	teq	r4, ip
    437e:	bf08      	it	eq
    4380:	ea95 0f0c 	teqeq	r5, ip
    4384:	f43f af3b 	beq.w	41fe <__aeabi_dmul+0x24a>
    4388:	ea94 0f0c 	teq	r4, ip
    438c:	d10a      	bne.n	43a4 <__aeabi_ddiv+0x19c>
    438e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4392:	f47f af34 	bne.w	41fe <__aeabi_dmul+0x24a>
    4396:	ea95 0f0c 	teq	r5, ip
    439a:	f47f af25 	bne.w	41e8 <__aeabi_dmul+0x234>
    439e:	4610      	mov	r0, r2
    43a0:	4619      	mov	r1, r3
    43a2:	e72c      	b.n	41fe <__aeabi_dmul+0x24a>
    43a4:	ea95 0f0c 	teq	r5, ip
    43a8:	d106      	bne.n	43b8 <__aeabi_ddiv+0x1b0>
    43aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    43ae:	f43f aefd 	beq.w	41ac <__aeabi_dmul+0x1f8>
    43b2:	4610      	mov	r0, r2
    43b4:	4619      	mov	r1, r3
    43b6:	e722      	b.n	41fe <__aeabi_dmul+0x24a>
    43b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    43bc:	bf18      	it	ne
    43be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    43c2:	f47f aec5 	bne.w	4150 <__aeabi_dmul+0x19c>
    43c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    43ca:	f47f af0d 	bne.w	41e8 <__aeabi_dmul+0x234>
    43ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    43d2:	f47f aeeb 	bne.w	41ac <__aeabi_dmul+0x1f8>
    43d6:	e712      	b.n	41fe <__aeabi_dmul+0x24a>

000043d8 <__aeabi_d2uiz>:
    43d8:	004a      	lsls	r2, r1, #1
    43da:	d211      	bcs.n	4400 <__aeabi_d2uiz+0x28>
    43dc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    43e0:	d211      	bcs.n	4406 <__aeabi_d2uiz+0x2e>
    43e2:	d50d      	bpl.n	4400 <__aeabi_d2uiz+0x28>
    43e4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    43e8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    43ec:	d40e      	bmi.n	440c <__aeabi_d2uiz+0x34>
    43ee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    43f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    43f6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    43fa:	fa23 f002 	lsr.w	r0, r3, r2
    43fe:	4770      	bx	lr
    4400:	f04f 0000 	mov.w	r0, #0
    4404:	4770      	bx	lr
    4406:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    440a:	d102      	bne.n	4412 <__aeabi_d2uiz+0x3a>
    440c:	f04f 30ff 	mov.w	r0, #4294967295
    4410:	4770      	bx	lr
    4412:	f04f 0000 	mov.w	r0, #0
    4416:	4770      	bx	lr

00004418 <__aeabi_frsub>:
    4418:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    441c:	e002      	b.n	4424 <__addsf3>
    441e:	bf00      	nop

00004420 <__aeabi_fsub>:
    4420:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00004424 <__addsf3>:
    4424:	0042      	lsls	r2, r0, #1
    4426:	bf1f      	itttt	ne
    4428:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    442c:	ea92 0f03 	teqne	r2, r3
    4430:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    4434:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4438:	d06a      	beq.n	4510 <__addsf3+0xec>
    443a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    443e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    4442:	bfc1      	itttt	gt
    4444:	18d2      	addgt	r2, r2, r3
    4446:	4041      	eorgt	r1, r0
    4448:	4048      	eorgt	r0, r1
    444a:	4041      	eorgt	r1, r0
    444c:	bfb8      	it	lt
    444e:	425b      	neglt	r3, r3
    4450:	2b19      	cmp	r3, #25
    4452:	bf88      	it	hi
    4454:	4770      	bxhi	lr
    4456:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    445a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    445e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    4462:	bf18      	it	ne
    4464:	4240      	negne	r0, r0
    4466:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    446a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    446e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    4472:	bf18      	it	ne
    4474:	4249      	negne	r1, r1
    4476:	ea92 0f03 	teq	r2, r3
    447a:	d03f      	beq.n	44fc <__addsf3+0xd8>
    447c:	f1a2 0201 	sub.w	r2, r2, #1
    4480:	fa41 fc03 	asr.w	ip, r1, r3
    4484:	eb10 000c 	adds.w	r0, r0, ip
    4488:	f1c3 0320 	rsb	r3, r3, #32
    448c:	fa01 f103 	lsl.w	r1, r1, r3
    4490:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4494:	d502      	bpl.n	449c <__addsf3+0x78>
    4496:	4249      	negs	r1, r1
    4498:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    449c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    44a0:	d313      	bcc.n	44ca <__addsf3+0xa6>
    44a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    44a6:	d306      	bcc.n	44b6 <__addsf3+0x92>
    44a8:	0840      	lsrs	r0, r0, #1
    44aa:	ea4f 0131 	mov.w	r1, r1, rrx
    44ae:	f102 0201 	add.w	r2, r2, #1
    44b2:	2afe      	cmp	r2, #254	; 0xfe
    44b4:	d251      	bcs.n	455a <__addsf3+0x136>
    44b6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    44ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    44be:	bf08      	it	eq
    44c0:	f020 0001 	biceq.w	r0, r0, #1
    44c4:	ea40 0003 	orr.w	r0, r0, r3
    44c8:	4770      	bx	lr
    44ca:	0049      	lsls	r1, r1, #1
    44cc:	eb40 0000 	adc.w	r0, r0, r0
    44d0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    44d4:	f1a2 0201 	sub.w	r2, r2, #1
    44d8:	d1ed      	bne.n	44b6 <__addsf3+0x92>
    44da:	fab0 fc80 	clz	ip, r0
    44de:	f1ac 0c08 	sub.w	ip, ip, #8
    44e2:	ebb2 020c 	subs.w	r2, r2, ip
    44e6:	fa00 f00c 	lsl.w	r0, r0, ip
    44ea:	bfaa      	itet	ge
    44ec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    44f0:	4252      	neglt	r2, r2
    44f2:	4318      	orrge	r0, r3
    44f4:	bfbc      	itt	lt
    44f6:	40d0      	lsrlt	r0, r2
    44f8:	4318      	orrlt	r0, r3
    44fa:	4770      	bx	lr
    44fc:	f092 0f00 	teq	r2, #0
    4500:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    4504:	bf06      	itte	eq
    4506:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    450a:	3201      	addeq	r2, #1
    450c:	3b01      	subne	r3, #1
    450e:	e7b5      	b.n	447c <__addsf3+0x58>
    4510:	ea4f 0341 	mov.w	r3, r1, lsl #1
    4514:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    4518:	bf18      	it	ne
    451a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    451e:	d021      	beq.n	4564 <__addsf3+0x140>
    4520:	ea92 0f03 	teq	r2, r3
    4524:	d004      	beq.n	4530 <__addsf3+0x10c>
    4526:	f092 0f00 	teq	r2, #0
    452a:	bf08      	it	eq
    452c:	4608      	moveq	r0, r1
    452e:	4770      	bx	lr
    4530:	ea90 0f01 	teq	r0, r1
    4534:	bf1c      	itt	ne
    4536:	2000      	movne	r0, #0
    4538:	4770      	bxne	lr
    453a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    453e:	d104      	bne.n	454a <__addsf3+0x126>
    4540:	0040      	lsls	r0, r0, #1
    4542:	bf28      	it	cs
    4544:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    4548:	4770      	bx	lr
    454a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    454e:	bf3c      	itt	cc
    4550:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    4554:	4770      	bxcc	lr
    4556:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    455a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    455e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4562:	4770      	bx	lr
    4564:	ea7f 6222 	mvns.w	r2, r2, asr #24
    4568:	bf16      	itet	ne
    456a:	4608      	movne	r0, r1
    456c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    4570:	4601      	movne	r1, r0
    4572:	0242      	lsls	r2, r0, #9
    4574:	bf06      	itte	eq
    4576:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    457a:	ea90 0f01 	teqeq	r0, r1
    457e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    4582:	4770      	bx	lr

00004584 <__aeabi_ui2f>:
    4584:	f04f 0300 	mov.w	r3, #0
    4588:	e004      	b.n	4594 <__aeabi_i2f+0x8>
    458a:	bf00      	nop

0000458c <__aeabi_i2f>:
    458c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    4590:	bf48      	it	mi
    4592:	4240      	negmi	r0, r0
    4594:	ea5f 0c00 	movs.w	ip, r0
    4598:	bf08      	it	eq
    459a:	4770      	bxeq	lr
    459c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    45a0:	4601      	mov	r1, r0
    45a2:	f04f 0000 	mov.w	r0, #0
    45a6:	e01c      	b.n	45e2 <__aeabi_l2f+0x2a>

000045a8 <__aeabi_ul2f>:
    45a8:	ea50 0201 	orrs.w	r2, r0, r1
    45ac:	bf08      	it	eq
    45ae:	4770      	bxeq	lr
    45b0:	f04f 0300 	mov.w	r3, #0
    45b4:	e00a      	b.n	45cc <__aeabi_l2f+0x14>
    45b6:	bf00      	nop

000045b8 <__aeabi_l2f>:
    45b8:	ea50 0201 	orrs.w	r2, r0, r1
    45bc:	bf08      	it	eq
    45be:	4770      	bxeq	lr
    45c0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    45c4:	d502      	bpl.n	45cc <__aeabi_l2f+0x14>
    45c6:	4240      	negs	r0, r0
    45c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    45cc:	ea5f 0c01 	movs.w	ip, r1
    45d0:	bf02      	ittt	eq
    45d2:	4684      	moveq	ip, r0
    45d4:	4601      	moveq	r1, r0
    45d6:	2000      	moveq	r0, #0
    45d8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    45dc:	bf08      	it	eq
    45de:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    45e2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    45e6:	fabc f28c 	clz	r2, ip
    45ea:	3a08      	subs	r2, #8
    45ec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    45f0:	db10      	blt.n	4614 <__aeabi_l2f+0x5c>
    45f2:	fa01 fc02 	lsl.w	ip, r1, r2
    45f6:	4463      	add	r3, ip
    45f8:	fa00 fc02 	lsl.w	ip, r0, r2
    45fc:	f1c2 0220 	rsb	r2, r2, #32
    4600:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4604:	fa20 f202 	lsr.w	r2, r0, r2
    4608:	eb43 0002 	adc.w	r0, r3, r2
    460c:	bf08      	it	eq
    460e:	f020 0001 	biceq.w	r0, r0, #1
    4612:	4770      	bx	lr
    4614:	f102 0220 	add.w	r2, r2, #32
    4618:	fa01 fc02 	lsl.w	ip, r1, r2
    461c:	f1c2 0220 	rsb	r2, r2, #32
    4620:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    4624:	fa21 f202 	lsr.w	r2, r1, r2
    4628:	eb43 0002 	adc.w	r0, r3, r2
    462c:	bf08      	it	eq
    462e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4632:	4770      	bx	lr

00004634 <__aeabi_fmul>:
    4634:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4638:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    463c:	bf1e      	ittt	ne
    463e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4642:	ea92 0f0c 	teqne	r2, ip
    4646:	ea93 0f0c 	teqne	r3, ip
    464a:	d06f      	beq.n	472c <__aeabi_fmul+0xf8>
    464c:	441a      	add	r2, r3
    464e:	ea80 0c01 	eor.w	ip, r0, r1
    4652:	0240      	lsls	r0, r0, #9
    4654:	bf18      	it	ne
    4656:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    465a:	d01e      	beq.n	469a <__aeabi_fmul+0x66>
    465c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    4660:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    4664:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    4668:	fba0 3101 	umull	r3, r1, r0, r1
    466c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4670:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    4674:	bf3e      	ittt	cc
    4676:	0049      	lslcc	r1, r1, #1
    4678:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    467c:	005b      	lslcc	r3, r3, #1
    467e:	ea40 0001 	orr.w	r0, r0, r1
    4682:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    4686:	2afd      	cmp	r2, #253	; 0xfd
    4688:	d81d      	bhi.n	46c6 <__aeabi_fmul+0x92>
    468a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    468e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4692:	bf08      	it	eq
    4694:	f020 0001 	biceq.w	r0, r0, #1
    4698:	4770      	bx	lr
    469a:	f090 0f00 	teq	r0, #0
    469e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    46a2:	bf08      	it	eq
    46a4:	0249      	lsleq	r1, r1, #9
    46a6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    46aa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    46ae:	3a7f      	subs	r2, #127	; 0x7f
    46b0:	bfc2      	ittt	gt
    46b2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    46b6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    46ba:	4770      	bxgt	lr
    46bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    46c0:	f04f 0300 	mov.w	r3, #0
    46c4:	3a01      	subs	r2, #1
    46c6:	dc5d      	bgt.n	4784 <__aeabi_fmul+0x150>
    46c8:	f112 0f19 	cmn.w	r2, #25
    46cc:	bfdc      	itt	le
    46ce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    46d2:	4770      	bxle	lr
    46d4:	f1c2 0200 	rsb	r2, r2, #0
    46d8:	0041      	lsls	r1, r0, #1
    46da:	fa21 f102 	lsr.w	r1, r1, r2
    46de:	f1c2 0220 	rsb	r2, r2, #32
    46e2:	fa00 fc02 	lsl.w	ip, r0, r2
    46e6:	ea5f 0031 	movs.w	r0, r1, rrx
    46ea:	f140 0000 	adc.w	r0, r0, #0
    46ee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    46f2:	bf08      	it	eq
    46f4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    46f8:	4770      	bx	lr
    46fa:	f092 0f00 	teq	r2, #0
    46fe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    4702:	bf02      	ittt	eq
    4704:	0040      	lsleq	r0, r0, #1
    4706:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    470a:	3a01      	subeq	r2, #1
    470c:	d0f9      	beq.n	4702 <__aeabi_fmul+0xce>
    470e:	ea40 000c 	orr.w	r0, r0, ip
    4712:	f093 0f00 	teq	r3, #0
    4716:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    471a:	bf02      	ittt	eq
    471c:	0049      	lsleq	r1, r1, #1
    471e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    4722:	3b01      	subeq	r3, #1
    4724:	d0f9      	beq.n	471a <__aeabi_fmul+0xe6>
    4726:	ea41 010c 	orr.w	r1, r1, ip
    472a:	e78f      	b.n	464c <__aeabi_fmul+0x18>
    472c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4730:	ea92 0f0c 	teq	r2, ip
    4734:	bf18      	it	ne
    4736:	ea93 0f0c 	teqne	r3, ip
    473a:	d00a      	beq.n	4752 <__aeabi_fmul+0x11e>
    473c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4740:	bf18      	it	ne
    4742:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    4746:	d1d8      	bne.n	46fa <__aeabi_fmul+0xc6>
    4748:	ea80 0001 	eor.w	r0, r0, r1
    474c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4750:	4770      	bx	lr
    4752:	f090 0f00 	teq	r0, #0
    4756:	bf17      	itett	ne
    4758:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    475c:	4608      	moveq	r0, r1
    475e:	f091 0f00 	teqne	r1, #0
    4762:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    4766:	d014      	beq.n	4792 <__aeabi_fmul+0x15e>
    4768:	ea92 0f0c 	teq	r2, ip
    476c:	d101      	bne.n	4772 <__aeabi_fmul+0x13e>
    476e:	0242      	lsls	r2, r0, #9
    4770:	d10f      	bne.n	4792 <__aeabi_fmul+0x15e>
    4772:	ea93 0f0c 	teq	r3, ip
    4776:	d103      	bne.n	4780 <__aeabi_fmul+0x14c>
    4778:	024b      	lsls	r3, r1, #9
    477a:	bf18      	it	ne
    477c:	4608      	movne	r0, r1
    477e:	d108      	bne.n	4792 <__aeabi_fmul+0x15e>
    4780:	ea80 0001 	eor.w	r0, r0, r1
    4784:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4788:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    478c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4790:	4770      	bx	lr
    4792:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4796:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    479a:	4770      	bx	lr

0000479c <__aeabi_fdiv>:
    479c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    47a0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    47a4:	bf1e      	ittt	ne
    47a6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    47aa:	ea92 0f0c 	teqne	r2, ip
    47ae:	ea93 0f0c 	teqne	r3, ip
    47b2:	d069      	beq.n	4888 <__aeabi_fdiv+0xec>
    47b4:	eba2 0203 	sub.w	r2, r2, r3
    47b8:	ea80 0c01 	eor.w	ip, r0, r1
    47bc:	0249      	lsls	r1, r1, #9
    47be:	ea4f 2040 	mov.w	r0, r0, lsl #9
    47c2:	d037      	beq.n	4834 <__aeabi_fdiv+0x98>
    47c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    47c8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    47cc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    47d0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    47d4:	428b      	cmp	r3, r1
    47d6:	bf38      	it	cc
    47d8:	005b      	lslcc	r3, r3, #1
    47da:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    47de:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    47e2:	428b      	cmp	r3, r1
    47e4:	bf24      	itt	cs
    47e6:	1a5b      	subcs	r3, r3, r1
    47e8:	ea40 000c 	orrcs.w	r0, r0, ip
    47ec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    47f0:	bf24      	itt	cs
    47f2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    47f6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    47fa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    47fe:	bf24      	itt	cs
    4800:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    4804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4808:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    480c:	bf24      	itt	cs
    480e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    4812:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4816:	011b      	lsls	r3, r3, #4
    4818:	bf18      	it	ne
    481a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    481e:	d1e0      	bne.n	47e2 <__aeabi_fdiv+0x46>
    4820:	2afd      	cmp	r2, #253	; 0xfd
    4822:	f63f af50 	bhi.w	46c6 <__aeabi_fmul+0x92>
    4826:	428b      	cmp	r3, r1
    4828:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    482c:	bf08      	it	eq
    482e:	f020 0001 	biceq.w	r0, r0, #1
    4832:	4770      	bx	lr
    4834:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    4838:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    483c:	327f      	adds	r2, #127	; 0x7f
    483e:	bfc2      	ittt	gt
    4840:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4844:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4848:	4770      	bxgt	lr
    484a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    484e:	f04f 0300 	mov.w	r3, #0
    4852:	3a01      	subs	r2, #1
    4854:	e737      	b.n	46c6 <__aeabi_fmul+0x92>
    4856:	f092 0f00 	teq	r2, #0
    485a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    485e:	bf02      	ittt	eq
    4860:	0040      	lsleq	r0, r0, #1
    4862:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4866:	3a01      	subeq	r2, #1
    4868:	d0f9      	beq.n	485e <__aeabi_fdiv+0xc2>
    486a:	ea40 000c 	orr.w	r0, r0, ip
    486e:	f093 0f00 	teq	r3, #0
    4872:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4876:	bf02      	ittt	eq
    4878:	0049      	lsleq	r1, r1, #1
    487a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    487e:	3b01      	subeq	r3, #1
    4880:	d0f9      	beq.n	4876 <__aeabi_fdiv+0xda>
    4882:	ea41 010c 	orr.w	r1, r1, ip
    4886:	e795      	b.n	47b4 <__aeabi_fdiv+0x18>
    4888:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    488c:	ea92 0f0c 	teq	r2, ip
    4890:	d108      	bne.n	48a4 <__aeabi_fdiv+0x108>
    4892:	0242      	lsls	r2, r0, #9
    4894:	f47f af7d 	bne.w	4792 <__aeabi_fmul+0x15e>
    4898:	ea93 0f0c 	teq	r3, ip
    489c:	f47f af70 	bne.w	4780 <__aeabi_fmul+0x14c>
    48a0:	4608      	mov	r0, r1
    48a2:	e776      	b.n	4792 <__aeabi_fmul+0x15e>
    48a4:	ea93 0f0c 	teq	r3, ip
    48a8:	d104      	bne.n	48b4 <__aeabi_fdiv+0x118>
    48aa:	024b      	lsls	r3, r1, #9
    48ac:	f43f af4c 	beq.w	4748 <__aeabi_fmul+0x114>
    48b0:	4608      	mov	r0, r1
    48b2:	e76e      	b.n	4792 <__aeabi_fmul+0x15e>
    48b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    48b8:	bf18      	it	ne
    48ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    48be:	d1ca      	bne.n	4856 <__aeabi_fdiv+0xba>
    48c0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    48c4:	f47f af5c 	bne.w	4780 <__aeabi_fmul+0x14c>
    48c8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    48cc:	f47f af3c 	bne.w	4748 <__aeabi_fmul+0x114>
    48d0:	e75f      	b.n	4792 <__aeabi_fmul+0x15e>
    48d2:	bf00      	nop

000048d4 <__aeabi_f2uiz>:
    48d4:	0042      	lsls	r2, r0, #1
    48d6:	d20e      	bcs.n	48f6 <__aeabi_f2uiz+0x22>
    48d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    48dc:	d30b      	bcc.n	48f6 <__aeabi_f2uiz+0x22>
    48de:	f04f 039e 	mov.w	r3, #158	; 0x9e
    48e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    48e6:	d409      	bmi.n	48fc <__aeabi_f2uiz+0x28>
    48e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
    48ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    48f0:	fa23 f002 	lsr.w	r0, r3, r2
    48f4:	4770      	bx	lr
    48f6:	f04f 0000 	mov.w	r0, #0
    48fa:	4770      	bx	lr
    48fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
    4900:	d101      	bne.n	4906 <__aeabi_f2uiz+0x32>
    4902:	0242      	lsls	r2, r0, #9
    4904:	d102      	bne.n	490c <__aeabi_f2uiz+0x38>
    4906:	f04f 30ff 	mov.w	r0, #4294967295
    490a:	4770      	bx	lr
    490c:	f04f 0000 	mov.w	r0, #0
    4910:	4770      	bx	lr
    4912:	bf00      	nop

00004914 <__libc_init_array>:
    4914:	b570      	push	{r4, r5, r6, lr}
    4916:	f24c 16e8 	movw	r6, #49640	; 0xc1e8
    491a:	f24c 15e8 	movw	r5, #49640	; 0xc1e8
    491e:	f2c0 0600 	movt	r6, #0
    4922:	f2c0 0500 	movt	r5, #0
    4926:	1b76      	subs	r6, r6, r5
    4928:	10b6      	asrs	r6, r6, #2
    492a:	d006      	beq.n	493a <__libc_init_array+0x26>
    492c:	2400      	movs	r4, #0
    492e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4932:	3401      	adds	r4, #1
    4934:	4798      	blx	r3
    4936:	42a6      	cmp	r6, r4
    4938:	d8f9      	bhi.n	492e <__libc_init_array+0x1a>
    493a:	f24c 15e8 	movw	r5, #49640	; 0xc1e8
    493e:	f24c 16ec 	movw	r6, #49644	; 0xc1ec
    4942:	f2c0 0500 	movt	r5, #0
    4946:	f2c0 0600 	movt	r6, #0
    494a:	1b76      	subs	r6, r6, r5
    494c:	f007 fc40 	bl	c1d0 <_init>
    4950:	10b6      	asrs	r6, r6, #2
    4952:	d006      	beq.n	4962 <__libc_init_array+0x4e>
    4954:	2400      	movs	r4, #0
    4956:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    495a:	3401      	adds	r4, #1
    495c:	4798      	blx	r3
    495e:	42a6      	cmp	r6, r4
    4960:	d8f9      	bhi.n	4956 <__libc_init_array+0x42>
    4962:	bd70      	pop	{r4, r5, r6, pc}

00004964 <free>:
    4964:	f64d 5368 	movw	r3, #56680	; 0xdd68
    4968:	4601      	mov	r1, r0
    496a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    496e:	6818      	ldr	r0, [r3, #0]
    4970:	f004 beda 	b.w	9728 <_free_r>

00004974 <malloc>:
    4974:	f64d 5368 	movw	r3, #56680	; 0xdd68
    4978:	4601      	mov	r1, r0
    497a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    497e:	6818      	ldr	r0, [r3, #0]
    4980:	f000 b800 	b.w	4984 <_malloc_r>

00004984 <_malloc_r>:
    4984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4988:	f101 040b 	add.w	r4, r1, #11
    498c:	2c16      	cmp	r4, #22
    498e:	b083      	sub	sp, #12
    4990:	4606      	mov	r6, r0
    4992:	d82f      	bhi.n	49f4 <_malloc_r+0x70>
    4994:	2300      	movs	r3, #0
    4996:	2410      	movs	r4, #16
    4998:	428c      	cmp	r4, r1
    499a:	bf2c      	ite	cs
    499c:	4619      	movcs	r1, r3
    499e:	f043 0101 	orrcc.w	r1, r3, #1
    49a2:	2900      	cmp	r1, #0
    49a4:	d130      	bne.n	4a08 <_malloc_r+0x84>
    49a6:	4630      	mov	r0, r6
    49a8:	f000 fbf0 	bl	518c <__malloc_lock>
    49ac:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    49b0:	d22e      	bcs.n	4a10 <_malloc_r+0x8c>
    49b2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    49b6:	f64d 655c 	movw	r5, #56924	; 0xde5c
    49ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
    49be:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    49c2:	68d3      	ldr	r3, [r2, #12]
    49c4:	4293      	cmp	r3, r2
    49c6:	f000 8206 	beq.w	4dd6 <_malloc_r+0x452>
    49ca:	685a      	ldr	r2, [r3, #4]
    49cc:	f103 0508 	add.w	r5, r3, #8
    49d0:	68d9      	ldr	r1, [r3, #12]
    49d2:	4630      	mov	r0, r6
    49d4:	f022 0c03 	bic.w	ip, r2, #3
    49d8:	689a      	ldr	r2, [r3, #8]
    49da:	4463      	add	r3, ip
    49dc:	685c      	ldr	r4, [r3, #4]
    49de:	608a      	str	r2, [r1, #8]
    49e0:	f044 0401 	orr.w	r4, r4, #1
    49e4:	60d1      	str	r1, [r2, #12]
    49e6:	605c      	str	r4, [r3, #4]
    49e8:	f000 fbd2 	bl	5190 <__malloc_unlock>
    49ec:	4628      	mov	r0, r5
    49ee:	b003      	add	sp, #12
    49f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    49f4:	f024 0407 	bic.w	r4, r4, #7
    49f8:	0fe3      	lsrs	r3, r4, #31
    49fa:	428c      	cmp	r4, r1
    49fc:	bf2c      	ite	cs
    49fe:	4619      	movcs	r1, r3
    4a00:	f043 0101 	orrcc.w	r1, r3, #1
    4a04:	2900      	cmp	r1, #0
    4a06:	d0ce      	beq.n	49a6 <_malloc_r+0x22>
    4a08:	230c      	movs	r3, #12
    4a0a:	2500      	movs	r5, #0
    4a0c:	6033      	str	r3, [r6, #0]
    4a0e:	e7ed      	b.n	49ec <_malloc_r+0x68>
    4a10:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    4a14:	bf04      	itt	eq
    4a16:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    4a1a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    4a1e:	f040 8090 	bne.w	4b42 <_malloc_r+0x1be>
    4a22:	f64d 655c 	movw	r5, #56924	; 0xde5c
    4a26:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4a2a:	1828      	adds	r0, r5, r0
    4a2c:	68c3      	ldr	r3, [r0, #12]
    4a2e:	4298      	cmp	r0, r3
    4a30:	d106      	bne.n	4a40 <_malloc_r+0xbc>
    4a32:	e00d      	b.n	4a50 <_malloc_r+0xcc>
    4a34:	2a00      	cmp	r2, #0
    4a36:	f280 816f 	bge.w	4d18 <_malloc_r+0x394>
    4a3a:	68db      	ldr	r3, [r3, #12]
    4a3c:	4298      	cmp	r0, r3
    4a3e:	d007      	beq.n	4a50 <_malloc_r+0xcc>
    4a40:	6859      	ldr	r1, [r3, #4]
    4a42:	f021 0103 	bic.w	r1, r1, #3
    4a46:	1b0a      	subs	r2, r1, r4
    4a48:	2a0f      	cmp	r2, #15
    4a4a:	ddf3      	ble.n	4a34 <_malloc_r+0xb0>
    4a4c:	f10e 3eff 	add.w	lr, lr, #4294967295
    4a50:	f10e 0e01 	add.w	lr, lr, #1
    4a54:	f64d 675c 	movw	r7, #56924	; 0xde5c
    4a58:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4a5c:	f107 0108 	add.w	r1, r7, #8
    4a60:	688b      	ldr	r3, [r1, #8]
    4a62:	4299      	cmp	r1, r3
    4a64:	bf08      	it	eq
    4a66:	687a      	ldreq	r2, [r7, #4]
    4a68:	d026      	beq.n	4ab8 <_malloc_r+0x134>
    4a6a:	685a      	ldr	r2, [r3, #4]
    4a6c:	f022 0c03 	bic.w	ip, r2, #3
    4a70:	ebc4 020c 	rsb	r2, r4, ip
    4a74:	2a0f      	cmp	r2, #15
    4a76:	f300 8194 	bgt.w	4da2 <_malloc_r+0x41e>
    4a7a:	2a00      	cmp	r2, #0
    4a7c:	60c9      	str	r1, [r1, #12]
    4a7e:	6089      	str	r1, [r1, #8]
    4a80:	f280 8099 	bge.w	4bb6 <_malloc_r+0x232>
    4a84:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    4a88:	f080 8165 	bcs.w	4d56 <_malloc_r+0x3d2>
    4a8c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    4a90:	f04f 0a01 	mov.w	sl, #1
    4a94:	687a      	ldr	r2, [r7, #4]
    4a96:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    4a9a:	ea4f 0cac 	mov.w	ip, ip, asr #2
    4a9e:	fa0a fc0c 	lsl.w	ip, sl, ip
    4aa2:	60d8      	str	r0, [r3, #12]
    4aa4:	f8d0 8008 	ldr.w	r8, [r0, #8]
    4aa8:	ea4c 0202 	orr.w	r2, ip, r2
    4aac:	607a      	str	r2, [r7, #4]
    4aae:	f8c3 8008 	str.w	r8, [r3, #8]
    4ab2:	f8c8 300c 	str.w	r3, [r8, #12]
    4ab6:	6083      	str	r3, [r0, #8]
    4ab8:	f04f 0c01 	mov.w	ip, #1
    4abc:	ea4f 03ae 	mov.w	r3, lr, asr #2
    4ac0:	fa0c fc03 	lsl.w	ip, ip, r3
    4ac4:	4594      	cmp	ip, r2
    4ac6:	f200 8082 	bhi.w	4bce <_malloc_r+0x24a>
    4aca:	ea12 0f0c 	tst.w	r2, ip
    4ace:	d108      	bne.n	4ae2 <_malloc_r+0x15e>
    4ad0:	f02e 0e03 	bic.w	lr, lr, #3
    4ad4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4ad8:	f10e 0e04 	add.w	lr, lr, #4
    4adc:	ea12 0f0c 	tst.w	r2, ip
    4ae0:	d0f8      	beq.n	4ad4 <_malloc_r+0x150>
    4ae2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    4ae6:	46f2      	mov	sl, lr
    4ae8:	46c8      	mov	r8, r9
    4aea:	f8d8 300c 	ldr.w	r3, [r8, #12]
    4aee:	4598      	cmp	r8, r3
    4af0:	d107      	bne.n	4b02 <_malloc_r+0x17e>
    4af2:	e168      	b.n	4dc6 <_malloc_r+0x442>
    4af4:	2a00      	cmp	r2, #0
    4af6:	f280 8178 	bge.w	4dea <_malloc_r+0x466>
    4afa:	68db      	ldr	r3, [r3, #12]
    4afc:	4598      	cmp	r8, r3
    4afe:	f000 8162 	beq.w	4dc6 <_malloc_r+0x442>
    4b02:	6858      	ldr	r0, [r3, #4]
    4b04:	f020 0003 	bic.w	r0, r0, #3
    4b08:	1b02      	subs	r2, r0, r4
    4b0a:	2a0f      	cmp	r2, #15
    4b0c:	ddf2      	ble.n	4af4 <_malloc_r+0x170>
    4b0e:	461d      	mov	r5, r3
    4b10:	191f      	adds	r7, r3, r4
    4b12:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    4b16:	f044 0e01 	orr.w	lr, r4, #1
    4b1a:	f855 4f08 	ldr.w	r4, [r5, #8]!
    4b1e:	4630      	mov	r0, r6
    4b20:	50ba      	str	r2, [r7, r2]
    4b22:	f042 0201 	orr.w	r2, r2, #1
    4b26:	f8c3 e004 	str.w	lr, [r3, #4]
    4b2a:	f8cc 4008 	str.w	r4, [ip, #8]
    4b2e:	f8c4 c00c 	str.w	ip, [r4, #12]
    4b32:	608f      	str	r7, [r1, #8]
    4b34:	60cf      	str	r7, [r1, #12]
    4b36:	607a      	str	r2, [r7, #4]
    4b38:	60b9      	str	r1, [r7, #8]
    4b3a:	60f9      	str	r1, [r7, #12]
    4b3c:	f000 fb28 	bl	5190 <__malloc_unlock>
    4b40:	e754      	b.n	49ec <_malloc_r+0x68>
    4b42:	f1be 0f04 	cmp.w	lr, #4
    4b46:	bf9e      	ittt	ls
    4b48:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    4b4c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    4b50:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4b54:	f67f af65 	bls.w	4a22 <_malloc_r+0x9e>
    4b58:	f1be 0f14 	cmp.w	lr, #20
    4b5c:	bf9c      	itt	ls
    4b5e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    4b62:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4b66:	f67f af5c 	bls.w	4a22 <_malloc_r+0x9e>
    4b6a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    4b6e:	bf9e      	ittt	ls
    4b70:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4b74:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    4b78:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4b7c:	f67f af51 	bls.w	4a22 <_malloc_r+0x9e>
    4b80:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4b84:	bf9e      	ittt	ls
    4b86:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    4b8a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    4b8e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4b92:	f67f af46 	bls.w	4a22 <_malloc_r+0x9e>
    4b96:	f240 5354 	movw	r3, #1364	; 0x554
    4b9a:	459e      	cmp	lr, r3
    4b9c:	bf95      	itete	ls
    4b9e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    4ba2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    4ba6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    4baa:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    4bae:	bf98      	it	ls
    4bb0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4bb4:	e735      	b.n	4a22 <_malloc_r+0x9e>
    4bb6:	eb03 020c 	add.w	r2, r3, ip
    4bba:	f103 0508 	add.w	r5, r3, #8
    4bbe:	4630      	mov	r0, r6
    4bc0:	6853      	ldr	r3, [r2, #4]
    4bc2:	f043 0301 	orr.w	r3, r3, #1
    4bc6:	6053      	str	r3, [r2, #4]
    4bc8:	f000 fae2 	bl	5190 <__malloc_unlock>
    4bcc:	e70e      	b.n	49ec <_malloc_r+0x68>
    4bce:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4bd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4bd6:	f023 0903 	bic.w	r9, r3, #3
    4bda:	ebc4 0209 	rsb	r2, r4, r9
    4bde:	454c      	cmp	r4, r9
    4be0:	bf94      	ite	ls
    4be2:	2300      	movls	r3, #0
    4be4:	2301      	movhi	r3, #1
    4be6:	2a0f      	cmp	r2, #15
    4be8:	bfd8      	it	le
    4bea:	f043 0301 	orrle.w	r3, r3, #1
    4bee:	2b00      	cmp	r3, #0
    4bf0:	f000 80a1 	beq.w	4d36 <_malloc_r+0x3b2>
    4bf4:	f24e 3b20 	movw	fp, #58144	; 0xe320
    4bf8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    4bfc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    4c00:	f8db 3000 	ldr.w	r3, [fp]
    4c04:	3310      	adds	r3, #16
    4c06:	191b      	adds	r3, r3, r4
    4c08:	f1b2 3fff 	cmp.w	r2, #4294967295
    4c0c:	d006      	beq.n	4c1c <_malloc_r+0x298>
    4c0e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    4c12:	331f      	adds	r3, #31
    4c14:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    4c18:	f023 031f 	bic.w	r3, r3, #31
    4c1c:	4619      	mov	r1, r3
    4c1e:	4630      	mov	r0, r6
    4c20:	9301      	str	r3, [sp, #4]
    4c22:	f000 fb2d 	bl	5280 <_sbrk_r>
    4c26:	9b01      	ldr	r3, [sp, #4]
    4c28:	f1b0 3fff 	cmp.w	r0, #4294967295
    4c2c:	4682      	mov	sl, r0
    4c2e:	f000 80f4 	beq.w	4e1a <_malloc_r+0x496>
    4c32:	eb08 0109 	add.w	r1, r8, r9
    4c36:	4281      	cmp	r1, r0
    4c38:	f200 80ec 	bhi.w	4e14 <_malloc_r+0x490>
    4c3c:	f8db 2004 	ldr.w	r2, [fp, #4]
    4c40:	189a      	adds	r2, r3, r2
    4c42:	4551      	cmp	r1, sl
    4c44:	f8cb 2004 	str.w	r2, [fp, #4]
    4c48:	f000 8145 	beq.w	4ed6 <_malloc_r+0x552>
    4c4c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    4c50:	f64d 605c 	movw	r0, #56924	; 0xde5c
    4c54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c58:	f1b5 3fff 	cmp.w	r5, #4294967295
    4c5c:	bf08      	it	eq
    4c5e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    4c62:	d003      	beq.n	4c6c <_malloc_r+0x2e8>
    4c64:	4452      	add	r2, sl
    4c66:	1a51      	subs	r1, r2, r1
    4c68:	f8cb 1004 	str.w	r1, [fp, #4]
    4c6c:	f01a 0507 	ands.w	r5, sl, #7
    4c70:	4630      	mov	r0, r6
    4c72:	bf17      	itett	ne
    4c74:	f1c5 0508 	rsbne	r5, r5, #8
    4c78:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4c7c:	44aa      	addne	sl, r5
    4c7e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    4c82:	4453      	add	r3, sl
    4c84:	051b      	lsls	r3, r3, #20
    4c86:	0d1b      	lsrs	r3, r3, #20
    4c88:	1aed      	subs	r5, r5, r3
    4c8a:	4629      	mov	r1, r5
    4c8c:	f000 faf8 	bl	5280 <_sbrk_r>
    4c90:	f1b0 3fff 	cmp.w	r0, #4294967295
    4c94:	f000 812c 	beq.w	4ef0 <_malloc_r+0x56c>
    4c98:	ebca 0100 	rsb	r1, sl, r0
    4c9c:	1949      	adds	r1, r1, r5
    4c9e:	f041 0101 	orr.w	r1, r1, #1
    4ca2:	f8db 2004 	ldr.w	r2, [fp, #4]
    4ca6:	f24e 3320 	movw	r3, #58144	; 0xe320
    4caa:	f8c7 a008 	str.w	sl, [r7, #8]
    4cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cb2:	18aa      	adds	r2, r5, r2
    4cb4:	45b8      	cmp	r8, r7
    4cb6:	f8cb 2004 	str.w	r2, [fp, #4]
    4cba:	f8ca 1004 	str.w	r1, [sl, #4]
    4cbe:	d017      	beq.n	4cf0 <_malloc_r+0x36c>
    4cc0:	f1b9 0f0f 	cmp.w	r9, #15
    4cc4:	f240 80df 	bls.w	4e86 <_malloc_r+0x502>
    4cc8:	f1a9 010c 	sub.w	r1, r9, #12
    4ccc:	2505      	movs	r5, #5
    4cce:	f021 0107 	bic.w	r1, r1, #7
    4cd2:	eb08 0001 	add.w	r0, r8, r1
    4cd6:	290f      	cmp	r1, #15
    4cd8:	6085      	str	r5, [r0, #8]
    4cda:	6045      	str	r5, [r0, #4]
    4cdc:	f8d8 0004 	ldr.w	r0, [r8, #4]
    4ce0:	f000 0001 	and.w	r0, r0, #1
    4ce4:	ea41 0000 	orr.w	r0, r1, r0
    4ce8:	f8c8 0004 	str.w	r0, [r8, #4]
    4cec:	f200 80ac 	bhi.w	4e48 <_malloc_r+0x4c4>
    4cf0:	46d0      	mov	r8, sl
    4cf2:	f24e 3320 	movw	r3, #58144	; 0xe320
    4cf6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    4cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cfe:	428a      	cmp	r2, r1
    4d00:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    4d04:	bf88      	it	hi
    4d06:	62da      	strhi	r2, [r3, #44]	; 0x2c
    4d08:	f24e 3320 	movw	r3, #58144	; 0xe320
    4d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d10:	428a      	cmp	r2, r1
    4d12:	bf88      	it	hi
    4d14:	631a      	strhi	r2, [r3, #48]	; 0x30
    4d16:	e082      	b.n	4e1e <_malloc_r+0x49a>
    4d18:	185c      	adds	r4, r3, r1
    4d1a:	689a      	ldr	r2, [r3, #8]
    4d1c:	68d9      	ldr	r1, [r3, #12]
    4d1e:	4630      	mov	r0, r6
    4d20:	6866      	ldr	r6, [r4, #4]
    4d22:	f103 0508 	add.w	r5, r3, #8
    4d26:	608a      	str	r2, [r1, #8]
    4d28:	f046 0301 	orr.w	r3, r6, #1
    4d2c:	60d1      	str	r1, [r2, #12]
    4d2e:	6063      	str	r3, [r4, #4]
    4d30:	f000 fa2e 	bl	5190 <__malloc_unlock>
    4d34:	e65a      	b.n	49ec <_malloc_r+0x68>
    4d36:	eb08 0304 	add.w	r3, r8, r4
    4d3a:	f042 0201 	orr.w	r2, r2, #1
    4d3e:	f044 0401 	orr.w	r4, r4, #1
    4d42:	4630      	mov	r0, r6
    4d44:	f8c8 4004 	str.w	r4, [r8, #4]
    4d48:	f108 0508 	add.w	r5, r8, #8
    4d4c:	605a      	str	r2, [r3, #4]
    4d4e:	60bb      	str	r3, [r7, #8]
    4d50:	f000 fa1e 	bl	5190 <__malloc_unlock>
    4d54:	e64a      	b.n	49ec <_malloc_r+0x68>
    4d56:	ea4f 225c 	mov.w	r2, ip, lsr #9
    4d5a:	2a04      	cmp	r2, #4
    4d5c:	d954      	bls.n	4e08 <_malloc_r+0x484>
    4d5e:	2a14      	cmp	r2, #20
    4d60:	f200 8089 	bhi.w	4e76 <_malloc_r+0x4f2>
    4d64:	325b      	adds	r2, #91	; 0x5b
    4d66:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4d6a:	44a8      	add	r8, r5
    4d6c:	f64d 675c 	movw	r7, #56924	; 0xde5c
    4d70:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4d74:	f8d8 0008 	ldr.w	r0, [r8, #8]
    4d78:	4540      	cmp	r0, r8
    4d7a:	d103      	bne.n	4d84 <_malloc_r+0x400>
    4d7c:	e06f      	b.n	4e5e <_malloc_r+0x4da>
    4d7e:	6880      	ldr	r0, [r0, #8]
    4d80:	4580      	cmp	r8, r0
    4d82:	d004      	beq.n	4d8e <_malloc_r+0x40a>
    4d84:	6842      	ldr	r2, [r0, #4]
    4d86:	f022 0203 	bic.w	r2, r2, #3
    4d8a:	4594      	cmp	ip, r2
    4d8c:	d3f7      	bcc.n	4d7e <_malloc_r+0x3fa>
    4d8e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4d92:	f8c3 c00c 	str.w	ip, [r3, #12]
    4d96:	6098      	str	r0, [r3, #8]
    4d98:	687a      	ldr	r2, [r7, #4]
    4d9a:	60c3      	str	r3, [r0, #12]
    4d9c:	f8cc 3008 	str.w	r3, [ip, #8]
    4da0:	e68a      	b.n	4ab8 <_malloc_r+0x134>
    4da2:	191f      	adds	r7, r3, r4
    4da4:	4630      	mov	r0, r6
    4da6:	f044 0401 	orr.w	r4, r4, #1
    4daa:	60cf      	str	r7, [r1, #12]
    4dac:	605c      	str	r4, [r3, #4]
    4dae:	f103 0508 	add.w	r5, r3, #8
    4db2:	50ba      	str	r2, [r7, r2]
    4db4:	f042 0201 	orr.w	r2, r2, #1
    4db8:	608f      	str	r7, [r1, #8]
    4dba:	607a      	str	r2, [r7, #4]
    4dbc:	60b9      	str	r1, [r7, #8]
    4dbe:	60f9      	str	r1, [r7, #12]
    4dc0:	f000 f9e6 	bl	5190 <__malloc_unlock>
    4dc4:	e612      	b.n	49ec <_malloc_r+0x68>
    4dc6:	f10a 0a01 	add.w	sl, sl, #1
    4dca:	f01a 0f03 	tst.w	sl, #3
    4dce:	d05f      	beq.n	4e90 <_malloc_r+0x50c>
    4dd0:	f103 0808 	add.w	r8, r3, #8
    4dd4:	e689      	b.n	4aea <_malloc_r+0x166>
    4dd6:	f103 0208 	add.w	r2, r3, #8
    4dda:	68d3      	ldr	r3, [r2, #12]
    4ddc:	429a      	cmp	r2, r3
    4dde:	bf08      	it	eq
    4de0:	f10e 0e02 	addeq.w	lr, lr, #2
    4de4:	f43f ae36 	beq.w	4a54 <_malloc_r+0xd0>
    4de8:	e5ef      	b.n	49ca <_malloc_r+0x46>
    4dea:	461d      	mov	r5, r3
    4dec:	1819      	adds	r1, r3, r0
    4dee:	68da      	ldr	r2, [r3, #12]
    4df0:	4630      	mov	r0, r6
    4df2:	f855 3f08 	ldr.w	r3, [r5, #8]!
    4df6:	684c      	ldr	r4, [r1, #4]
    4df8:	6093      	str	r3, [r2, #8]
    4dfa:	f044 0401 	orr.w	r4, r4, #1
    4dfe:	60da      	str	r2, [r3, #12]
    4e00:	604c      	str	r4, [r1, #4]
    4e02:	f000 f9c5 	bl	5190 <__malloc_unlock>
    4e06:	e5f1      	b.n	49ec <_malloc_r+0x68>
    4e08:	ea4f 129c 	mov.w	r2, ip, lsr #6
    4e0c:	3238      	adds	r2, #56	; 0x38
    4e0e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4e12:	e7aa      	b.n	4d6a <_malloc_r+0x3e6>
    4e14:	45b8      	cmp	r8, r7
    4e16:	f43f af11 	beq.w	4c3c <_malloc_r+0x2b8>
    4e1a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4e1e:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4e22:	f022 0203 	bic.w	r2, r2, #3
    4e26:	4294      	cmp	r4, r2
    4e28:	bf94      	ite	ls
    4e2a:	2300      	movls	r3, #0
    4e2c:	2301      	movhi	r3, #1
    4e2e:	1b12      	subs	r2, r2, r4
    4e30:	2a0f      	cmp	r2, #15
    4e32:	bfd8      	it	le
    4e34:	f043 0301 	orrle.w	r3, r3, #1
    4e38:	2b00      	cmp	r3, #0
    4e3a:	f43f af7c 	beq.w	4d36 <_malloc_r+0x3b2>
    4e3e:	4630      	mov	r0, r6
    4e40:	2500      	movs	r5, #0
    4e42:	f000 f9a5 	bl	5190 <__malloc_unlock>
    4e46:	e5d1      	b.n	49ec <_malloc_r+0x68>
    4e48:	f108 0108 	add.w	r1, r8, #8
    4e4c:	4630      	mov	r0, r6
    4e4e:	9301      	str	r3, [sp, #4]
    4e50:	f004 fc6a 	bl	9728 <_free_r>
    4e54:	9b01      	ldr	r3, [sp, #4]
    4e56:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4e5a:	685a      	ldr	r2, [r3, #4]
    4e5c:	e749      	b.n	4cf2 <_malloc_r+0x36e>
    4e5e:	f04f 0a01 	mov.w	sl, #1
    4e62:	f8d7 8004 	ldr.w	r8, [r7, #4]
    4e66:	1092      	asrs	r2, r2, #2
    4e68:	4684      	mov	ip, r0
    4e6a:	fa0a f202 	lsl.w	r2, sl, r2
    4e6e:	ea48 0202 	orr.w	r2, r8, r2
    4e72:	607a      	str	r2, [r7, #4]
    4e74:	e78d      	b.n	4d92 <_malloc_r+0x40e>
    4e76:	2a54      	cmp	r2, #84	; 0x54
    4e78:	d824      	bhi.n	4ec4 <_malloc_r+0x540>
    4e7a:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4e7e:	326e      	adds	r2, #110	; 0x6e
    4e80:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4e84:	e771      	b.n	4d6a <_malloc_r+0x3e6>
    4e86:	2301      	movs	r3, #1
    4e88:	46d0      	mov	r8, sl
    4e8a:	f8ca 3004 	str.w	r3, [sl, #4]
    4e8e:	e7c6      	b.n	4e1e <_malloc_r+0x49a>
    4e90:	464a      	mov	r2, r9
    4e92:	f01e 0f03 	tst.w	lr, #3
    4e96:	4613      	mov	r3, r2
    4e98:	f10e 3eff 	add.w	lr, lr, #4294967295
    4e9c:	d033      	beq.n	4f06 <_malloc_r+0x582>
    4e9e:	f853 2908 	ldr.w	r2, [r3], #-8
    4ea2:	429a      	cmp	r2, r3
    4ea4:	d0f5      	beq.n	4e92 <_malloc_r+0x50e>
    4ea6:	687b      	ldr	r3, [r7, #4]
    4ea8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4eac:	459c      	cmp	ip, r3
    4eae:	f63f ae8e 	bhi.w	4bce <_malloc_r+0x24a>
    4eb2:	f1bc 0f00 	cmp.w	ip, #0
    4eb6:	f43f ae8a 	beq.w	4bce <_malloc_r+0x24a>
    4eba:	ea1c 0f03 	tst.w	ip, r3
    4ebe:	d027      	beq.n	4f10 <_malloc_r+0x58c>
    4ec0:	46d6      	mov	lr, sl
    4ec2:	e60e      	b.n	4ae2 <_malloc_r+0x15e>
    4ec4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    4ec8:	d815      	bhi.n	4ef6 <_malloc_r+0x572>
    4eca:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    4ece:	3277      	adds	r2, #119	; 0x77
    4ed0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4ed4:	e749      	b.n	4d6a <_malloc_r+0x3e6>
    4ed6:	0508      	lsls	r0, r1, #20
    4ed8:	0d00      	lsrs	r0, r0, #20
    4eda:	2800      	cmp	r0, #0
    4edc:	f47f aeb6 	bne.w	4c4c <_malloc_r+0x2c8>
    4ee0:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4ee4:	444b      	add	r3, r9
    4ee6:	f043 0301 	orr.w	r3, r3, #1
    4eea:	f8c8 3004 	str.w	r3, [r8, #4]
    4eee:	e700      	b.n	4cf2 <_malloc_r+0x36e>
    4ef0:	2101      	movs	r1, #1
    4ef2:	2500      	movs	r5, #0
    4ef4:	e6d5      	b.n	4ca2 <_malloc_r+0x31e>
    4ef6:	f240 5054 	movw	r0, #1364	; 0x554
    4efa:	4282      	cmp	r2, r0
    4efc:	d90d      	bls.n	4f1a <_malloc_r+0x596>
    4efe:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    4f02:	227e      	movs	r2, #126	; 0x7e
    4f04:	e731      	b.n	4d6a <_malloc_r+0x3e6>
    4f06:	687b      	ldr	r3, [r7, #4]
    4f08:	ea23 030c 	bic.w	r3, r3, ip
    4f0c:	607b      	str	r3, [r7, #4]
    4f0e:	e7cb      	b.n	4ea8 <_malloc_r+0x524>
    4f10:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4f14:	f10a 0a04 	add.w	sl, sl, #4
    4f18:	e7cf      	b.n	4eba <_malloc_r+0x536>
    4f1a:	ea4f 429c 	mov.w	r2, ip, lsr #18
    4f1e:	327c      	adds	r2, #124	; 0x7c
    4f20:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4f24:	e721      	b.n	4d6a <_malloc_r+0x3e6>
    4f26:	bf00      	nop

00004f28 <memcpy>:
    4f28:	2a03      	cmp	r2, #3
    4f2a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4f2e:	d80b      	bhi.n	4f48 <memcpy+0x20>
    4f30:	b13a      	cbz	r2, 4f42 <memcpy+0x1a>
    4f32:	2300      	movs	r3, #0
    4f34:	f811 c003 	ldrb.w	ip, [r1, r3]
    4f38:	f800 c003 	strb.w	ip, [r0, r3]
    4f3c:	3301      	adds	r3, #1
    4f3e:	4293      	cmp	r3, r2
    4f40:	d1f8      	bne.n	4f34 <memcpy+0xc>
    4f42:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4f46:	4770      	bx	lr
    4f48:	1882      	adds	r2, r0, r2
    4f4a:	460c      	mov	r4, r1
    4f4c:	4603      	mov	r3, r0
    4f4e:	e003      	b.n	4f58 <memcpy+0x30>
    4f50:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    4f54:	f803 1c01 	strb.w	r1, [r3, #-1]
    4f58:	f003 0603 	and.w	r6, r3, #3
    4f5c:	4619      	mov	r1, r3
    4f5e:	46a4      	mov	ip, r4
    4f60:	3301      	adds	r3, #1
    4f62:	3401      	adds	r4, #1
    4f64:	2e00      	cmp	r6, #0
    4f66:	d1f3      	bne.n	4f50 <memcpy+0x28>
    4f68:	f01c 0403 	ands.w	r4, ip, #3
    4f6c:	4663      	mov	r3, ip
    4f6e:	bf08      	it	eq
    4f70:	ebc1 0c02 	rsbeq	ip, r1, r2
    4f74:	d068      	beq.n	5048 <memcpy+0x120>
    4f76:	4265      	negs	r5, r4
    4f78:	f1c4 0a04 	rsb	sl, r4, #4
    4f7c:	eb0c 0705 	add.w	r7, ip, r5
    4f80:	4633      	mov	r3, r6
    4f82:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    4f86:	f85c 6005 	ldr.w	r6, [ip, r5]
    4f8a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    4f8e:	1a55      	subs	r5, r2, r1
    4f90:	e008      	b.n	4fa4 <memcpy+0x7c>
    4f92:	f857 4f04 	ldr.w	r4, [r7, #4]!
    4f96:	4626      	mov	r6, r4
    4f98:	fa04 f40a 	lsl.w	r4, r4, sl
    4f9c:	ea49 0404 	orr.w	r4, r9, r4
    4fa0:	50cc      	str	r4, [r1, r3]
    4fa2:	3304      	adds	r3, #4
    4fa4:	185c      	adds	r4, r3, r1
    4fa6:	2d03      	cmp	r5, #3
    4fa8:	fa26 f908 	lsr.w	r9, r6, r8
    4fac:	f1a5 0504 	sub.w	r5, r5, #4
    4fb0:	eb0c 0603 	add.w	r6, ip, r3
    4fb4:	dced      	bgt.n	4f92 <memcpy+0x6a>
    4fb6:	2300      	movs	r3, #0
    4fb8:	e002      	b.n	4fc0 <memcpy+0x98>
    4fba:	5cf1      	ldrb	r1, [r6, r3]
    4fbc:	54e1      	strb	r1, [r4, r3]
    4fbe:	3301      	adds	r3, #1
    4fc0:	1919      	adds	r1, r3, r4
    4fc2:	4291      	cmp	r1, r2
    4fc4:	d3f9      	bcc.n	4fba <memcpy+0x92>
    4fc6:	e7bc      	b.n	4f42 <memcpy+0x1a>
    4fc8:	f853 4c40 	ldr.w	r4, [r3, #-64]
    4fcc:	f841 4c40 	str.w	r4, [r1, #-64]
    4fd0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    4fd4:	f841 4c3c 	str.w	r4, [r1, #-60]
    4fd8:	f853 4c38 	ldr.w	r4, [r3, #-56]
    4fdc:	f841 4c38 	str.w	r4, [r1, #-56]
    4fe0:	f853 4c34 	ldr.w	r4, [r3, #-52]
    4fe4:	f841 4c34 	str.w	r4, [r1, #-52]
    4fe8:	f853 4c30 	ldr.w	r4, [r3, #-48]
    4fec:	f841 4c30 	str.w	r4, [r1, #-48]
    4ff0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    4ff4:	f841 4c2c 	str.w	r4, [r1, #-44]
    4ff8:	f853 4c28 	ldr.w	r4, [r3, #-40]
    4ffc:	f841 4c28 	str.w	r4, [r1, #-40]
    5000:	f853 4c24 	ldr.w	r4, [r3, #-36]
    5004:	f841 4c24 	str.w	r4, [r1, #-36]
    5008:	f853 4c20 	ldr.w	r4, [r3, #-32]
    500c:	f841 4c20 	str.w	r4, [r1, #-32]
    5010:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5014:	f841 4c1c 	str.w	r4, [r1, #-28]
    5018:	f853 4c18 	ldr.w	r4, [r3, #-24]
    501c:	f841 4c18 	str.w	r4, [r1, #-24]
    5020:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5024:	f841 4c14 	str.w	r4, [r1, #-20]
    5028:	f853 4c10 	ldr.w	r4, [r3, #-16]
    502c:	f841 4c10 	str.w	r4, [r1, #-16]
    5030:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5034:	f841 4c0c 	str.w	r4, [r1, #-12]
    5038:	f853 4c08 	ldr.w	r4, [r3, #-8]
    503c:	f841 4c08 	str.w	r4, [r1, #-8]
    5040:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5044:	f841 4c04 	str.w	r4, [r1, #-4]
    5048:	461c      	mov	r4, r3
    504a:	460d      	mov	r5, r1
    504c:	3340      	adds	r3, #64	; 0x40
    504e:	3140      	adds	r1, #64	; 0x40
    5050:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    5054:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    5058:	dcb6      	bgt.n	4fc8 <memcpy+0xa0>
    505a:	4621      	mov	r1, r4
    505c:	462b      	mov	r3, r5
    505e:	1b54      	subs	r4, r2, r5
    5060:	e00f      	b.n	5082 <memcpy+0x15a>
    5062:	f851 5c10 	ldr.w	r5, [r1, #-16]
    5066:	f843 5c10 	str.w	r5, [r3, #-16]
    506a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    506e:	f843 5c0c 	str.w	r5, [r3, #-12]
    5072:	f851 5c08 	ldr.w	r5, [r1, #-8]
    5076:	f843 5c08 	str.w	r5, [r3, #-8]
    507a:	f851 5c04 	ldr.w	r5, [r1, #-4]
    507e:	f843 5c04 	str.w	r5, [r3, #-4]
    5082:	2c0f      	cmp	r4, #15
    5084:	460d      	mov	r5, r1
    5086:	469c      	mov	ip, r3
    5088:	f101 0110 	add.w	r1, r1, #16
    508c:	f103 0310 	add.w	r3, r3, #16
    5090:	f1a4 0410 	sub.w	r4, r4, #16
    5094:	dce5      	bgt.n	5062 <memcpy+0x13a>
    5096:	ebcc 0102 	rsb	r1, ip, r2
    509a:	2300      	movs	r3, #0
    509c:	e003      	b.n	50a6 <memcpy+0x17e>
    509e:	58ec      	ldr	r4, [r5, r3]
    50a0:	f84c 4003 	str.w	r4, [ip, r3]
    50a4:	3304      	adds	r3, #4
    50a6:	195e      	adds	r6, r3, r5
    50a8:	2903      	cmp	r1, #3
    50aa:	eb03 040c 	add.w	r4, r3, ip
    50ae:	f1a1 0104 	sub.w	r1, r1, #4
    50b2:	dcf4      	bgt.n	509e <memcpy+0x176>
    50b4:	e77f      	b.n	4fb6 <memcpy+0x8e>
    50b6:	bf00      	nop

000050b8 <memset>:
    50b8:	2a03      	cmp	r2, #3
    50ba:	b2c9      	uxtb	r1, r1
    50bc:	b430      	push	{r4, r5}
    50be:	d807      	bhi.n	50d0 <memset+0x18>
    50c0:	b122      	cbz	r2, 50cc <memset+0x14>
    50c2:	2300      	movs	r3, #0
    50c4:	54c1      	strb	r1, [r0, r3]
    50c6:	3301      	adds	r3, #1
    50c8:	4293      	cmp	r3, r2
    50ca:	d1fb      	bne.n	50c4 <memset+0xc>
    50cc:	bc30      	pop	{r4, r5}
    50ce:	4770      	bx	lr
    50d0:	eb00 0c02 	add.w	ip, r0, r2
    50d4:	4603      	mov	r3, r0
    50d6:	e001      	b.n	50dc <memset+0x24>
    50d8:	f803 1c01 	strb.w	r1, [r3, #-1]
    50dc:	f003 0403 	and.w	r4, r3, #3
    50e0:	461a      	mov	r2, r3
    50e2:	3301      	adds	r3, #1
    50e4:	2c00      	cmp	r4, #0
    50e6:	d1f7      	bne.n	50d8 <memset+0x20>
    50e8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    50ec:	ebc2 040c 	rsb	r4, r2, ip
    50f0:	fb03 f301 	mul.w	r3, r3, r1
    50f4:	e01f      	b.n	5136 <memset+0x7e>
    50f6:	f842 3c40 	str.w	r3, [r2, #-64]
    50fa:	f842 3c3c 	str.w	r3, [r2, #-60]
    50fe:	f842 3c38 	str.w	r3, [r2, #-56]
    5102:	f842 3c34 	str.w	r3, [r2, #-52]
    5106:	f842 3c30 	str.w	r3, [r2, #-48]
    510a:	f842 3c2c 	str.w	r3, [r2, #-44]
    510e:	f842 3c28 	str.w	r3, [r2, #-40]
    5112:	f842 3c24 	str.w	r3, [r2, #-36]
    5116:	f842 3c20 	str.w	r3, [r2, #-32]
    511a:	f842 3c1c 	str.w	r3, [r2, #-28]
    511e:	f842 3c18 	str.w	r3, [r2, #-24]
    5122:	f842 3c14 	str.w	r3, [r2, #-20]
    5126:	f842 3c10 	str.w	r3, [r2, #-16]
    512a:	f842 3c0c 	str.w	r3, [r2, #-12]
    512e:	f842 3c08 	str.w	r3, [r2, #-8]
    5132:	f842 3c04 	str.w	r3, [r2, #-4]
    5136:	4615      	mov	r5, r2
    5138:	3240      	adds	r2, #64	; 0x40
    513a:	2c3f      	cmp	r4, #63	; 0x3f
    513c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    5140:	dcd9      	bgt.n	50f6 <memset+0x3e>
    5142:	462a      	mov	r2, r5
    5144:	ebc5 040c 	rsb	r4, r5, ip
    5148:	e007      	b.n	515a <memset+0xa2>
    514a:	f842 3c10 	str.w	r3, [r2, #-16]
    514e:	f842 3c0c 	str.w	r3, [r2, #-12]
    5152:	f842 3c08 	str.w	r3, [r2, #-8]
    5156:	f842 3c04 	str.w	r3, [r2, #-4]
    515a:	4615      	mov	r5, r2
    515c:	3210      	adds	r2, #16
    515e:	2c0f      	cmp	r4, #15
    5160:	f1a4 0410 	sub.w	r4, r4, #16
    5164:	dcf1      	bgt.n	514a <memset+0x92>
    5166:	462a      	mov	r2, r5
    5168:	ebc5 050c 	rsb	r5, r5, ip
    516c:	e001      	b.n	5172 <memset+0xba>
    516e:	f842 3c04 	str.w	r3, [r2, #-4]
    5172:	4614      	mov	r4, r2
    5174:	3204      	adds	r2, #4
    5176:	2d03      	cmp	r5, #3
    5178:	f1a5 0504 	sub.w	r5, r5, #4
    517c:	dcf7      	bgt.n	516e <memset+0xb6>
    517e:	e001      	b.n	5184 <memset+0xcc>
    5180:	f804 1b01 	strb.w	r1, [r4], #1
    5184:	4564      	cmp	r4, ip
    5186:	d3fb      	bcc.n	5180 <memset+0xc8>
    5188:	e7a0      	b.n	50cc <memset+0x14>
    518a:	bf00      	nop

0000518c <__malloc_lock>:
    518c:	4770      	bx	lr
    518e:	bf00      	nop

00005190 <__malloc_unlock>:
    5190:	4770      	bx	lr
    5192:	bf00      	nop

00005194 <printf>:
    5194:	b40f      	push	{r0, r1, r2, r3}
    5196:	f64d 5368 	movw	r3, #56680	; 0xdd68
    519a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    519e:	b510      	push	{r4, lr}
    51a0:	681c      	ldr	r4, [r3, #0]
    51a2:	b082      	sub	sp, #8
    51a4:	b124      	cbz	r4, 51b0 <printf+0x1c>
    51a6:	69a3      	ldr	r3, [r4, #24]
    51a8:	b913      	cbnz	r3, 51b0 <printf+0x1c>
    51aa:	4620      	mov	r0, r4
    51ac:	f004 fa38 	bl	9620 <__sinit>
    51b0:	4620      	mov	r0, r4
    51b2:	ac05      	add	r4, sp, #20
    51b4:	9a04      	ldr	r2, [sp, #16]
    51b6:	4623      	mov	r3, r4
    51b8:	6881      	ldr	r1, [r0, #8]
    51ba:	9401      	str	r4, [sp, #4]
    51bc:	f001 fbd0 	bl	6960 <_vfprintf_r>
    51c0:	b002      	add	sp, #8
    51c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    51c6:	b004      	add	sp, #16
    51c8:	4770      	bx	lr
    51ca:	bf00      	nop

000051cc <_printf_r>:
    51cc:	b40e      	push	{r1, r2, r3}
    51ce:	b510      	push	{r4, lr}
    51d0:	4604      	mov	r4, r0
    51d2:	b083      	sub	sp, #12
    51d4:	b118      	cbz	r0, 51de <_printf_r+0x12>
    51d6:	6983      	ldr	r3, [r0, #24]
    51d8:	b90b      	cbnz	r3, 51de <_printf_r+0x12>
    51da:	f004 fa21 	bl	9620 <__sinit>
    51de:	4620      	mov	r0, r4
    51e0:	ac06      	add	r4, sp, #24
    51e2:	9a05      	ldr	r2, [sp, #20]
    51e4:	4623      	mov	r3, r4
    51e6:	6881      	ldr	r1, [r0, #8]
    51e8:	9401      	str	r4, [sp, #4]
    51ea:	f001 fbb9 	bl	6960 <_vfprintf_r>
    51ee:	b003      	add	sp, #12
    51f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    51f4:	b003      	add	sp, #12
    51f6:	4770      	bx	lr

000051f8 <_puts_r>:
    51f8:	b530      	push	{r4, r5, lr}
    51fa:	4604      	mov	r4, r0
    51fc:	b089      	sub	sp, #36	; 0x24
    51fe:	4608      	mov	r0, r1
    5200:	460d      	mov	r5, r1
    5202:	f000 f89b 	bl	533c <strlen>
    5206:	f64b 537c 	movw	r3, #48508	; 0xbd7c
    520a:	9501      	str	r5, [sp, #4]
    520c:	f2c0 0300 	movt	r3, #0
    5210:	9303      	str	r3, [sp, #12]
    5212:	9002      	str	r0, [sp, #8]
    5214:	1c43      	adds	r3, r0, #1
    5216:	9307      	str	r3, [sp, #28]
    5218:	2301      	movs	r3, #1
    521a:	9304      	str	r3, [sp, #16]
    521c:	ab01      	add	r3, sp, #4
    521e:	9305      	str	r3, [sp, #20]
    5220:	2302      	movs	r3, #2
    5222:	9306      	str	r3, [sp, #24]
    5224:	b10c      	cbz	r4, 522a <_puts_r+0x32>
    5226:	69a3      	ldr	r3, [r4, #24]
    5228:	b1eb      	cbz	r3, 5266 <_puts_r+0x6e>
    522a:	f64d 5368 	movw	r3, #56680	; 0xdd68
    522e:	4620      	mov	r0, r4
    5230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5234:	681b      	ldr	r3, [r3, #0]
    5236:	689b      	ldr	r3, [r3, #8]
    5238:	899a      	ldrh	r2, [r3, #12]
    523a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    523e:	bf01      	itttt	eq
    5240:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    5244:	819a      	strheq	r2, [r3, #12]
    5246:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    5248:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    524c:	68a1      	ldr	r1, [r4, #8]
    524e:	bf08      	it	eq
    5250:	665a      	streq	r2, [r3, #100]	; 0x64
    5252:	aa05      	add	r2, sp, #20
    5254:	f004 fb48 	bl	98e8 <__sfvwrite_r>
    5258:	2800      	cmp	r0, #0
    525a:	bf14      	ite	ne
    525c:	f04f 30ff 	movne.w	r0, #4294967295
    5260:	200a      	moveq	r0, #10
    5262:	b009      	add	sp, #36	; 0x24
    5264:	bd30      	pop	{r4, r5, pc}
    5266:	4620      	mov	r0, r4
    5268:	f004 f9da 	bl	9620 <__sinit>
    526c:	e7dd      	b.n	522a <_puts_r+0x32>
    526e:	bf00      	nop

00005270 <puts>:
    5270:	f64d 5368 	movw	r3, #56680	; 0xdd68
    5274:	4601      	mov	r1, r0
    5276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    527a:	6818      	ldr	r0, [r3, #0]
    527c:	e7bc      	b.n	51f8 <_puts_r>
    527e:	bf00      	nop

00005280 <_sbrk_r>:
    5280:	b538      	push	{r3, r4, r5, lr}
    5282:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    5286:	f2c2 0400 	movt	r4, #8192	; 0x2000
    528a:	4605      	mov	r5, r0
    528c:	4608      	mov	r0, r1
    528e:	2300      	movs	r3, #0
    5290:	6023      	str	r3, [r4, #0]
    5292:	f7fc fd39 	bl	1d08 <_sbrk>
    5296:	f1b0 3fff 	cmp.w	r0, #4294967295
    529a:	d000      	beq.n	529e <_sbrk_r+0x1e>
    529c:	bd38      	pop	{r3, r4, r5, pc}
    529e:	6823      	ldr	r3, [r4, #0]
    52a0:	2b00      	cmp	r3, #0
    52a2:	d0fb      	beq.n	529c <_sbrk_r+0x1c>
    52a4:	602b      	str	r3, [r5, #0]
    52a6:	bd38      	pop	{r3, r4, r5, pc}

000052a8 <sprintf>:
    52a8:	b40e      	push	{r1, r2, r3}
    52aa:	f64d 5368 	movw	r3, #56680	; 0xdd68
    52ae:	b530      	push	{r4, r5, lr}
    52b0:	b09c      	sub	sp, #112	; 0x70
    52b2:	ac1f      	add	r4, sp, #124	; 0x7c
    52b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52b8:	4605      	mov	r5, r0
    52ba:	a901      	add	r1, sp, #4
    52bc:	f854 2b04 	ldr.w	r2, [r4], #4
    52c0:	f04f 3cff 	mov.w	ip, #4294967295
    52c4:	6818      	ldr	r0, [r3, #0]
    52c6:	f44f 7302 	mov.w	r3, #520	; 0x208
    52ca:	f8ad 3010 	strh.w	r3, [sp, #16]
    52ce:	4623      	mov	r3, r4
    52d0:	9505      	str	r5, [sp, #20]
    52d2:	9501      	str	r5, [sp, #4]
    52d4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    52d8:	f8ad c012 	strh.w	ip, [sp, #18]
    52dc:	9506      	str	r5, [sp, #24]
    52de:	9503      	str	r5, [sp, #12]
    52e0:	941b      	str	r4, [sp, #108]	; 0x6c
    52e2:	f000 f8e9 	bl	54b8 <_svfprintf_r>
    52e6:	9b01      	ldr	r3, [sp, #4]
    52e8:	2200      	movs	r2, #0
    52ea:	701a      	strb	r2, [r3, #0]
    52ec:	b01c      	add	sp, #112	; 0x70
    52ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    52f2:	b003      	add	sp, #12
    52f4:	4770      	bx	lr
    52f6:	bf00      	nop

000052f8 <_sprintf_r>:
    52f8:	b40c      	push	{r2, r3}
    52fa:	460b      	mov	r3, r1
    52fc:	b510      	push	{r4, lr}
    52fe:	b09c      	sub	sp, #112	; 0x70
    5300:	ac1e      	add	r4, sp, #120	; 0x78
    5302:	a901      	add	r1, sp, #4
    5304:	9305      	str	r3, [sp, #20]
    5306:	f44f 7c02 	mov.w	ip, #520	; 0x208
    530a:	f854 2b04 	ldr.w	r2, [r4], #4
    530e:	9301      	str	r3, [sp, #4]
    5310:	f04f 33ff 	mov.w	r3, #4294967295
    5314:	f8ad 3012 	strh.w	r3, [sp, #18]
    5318:	4623      	mov	r3, r4
    531a:	941b      	str	r4, [sp, #108]	; 0x6c
    531c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    5320:	f8ad c010 	strh.w	ip, [sp, #16]
    5324:	9406      	str	r4, [sp, #24]
    5326:	9403      	str	r4, [sp, #12]
    5328:	f000 f8c6 	bl	54b8 <_svfprintf_r>
    532c:	9b01      	ldr	r3, [sp, #4]
    532e:	2200      	movs	r2, #0
    5330:	701a      	strb	r2, [r3, #0]
    5332:	b01c      	add	sp, #112	; 0x70
    5334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5338:	b002      	add	sp, #8
    533a:	4770      	bx	lr

0000533c <strlen>:
    533c:	f020 0103 	bic.w	r1, r0, #3
    5340:	f010 0003 	ands.w	r0, r0, #3
    5344:	f1c0 0000 	rsb	r0, r0, #0
    5348:	f851 3b04 	ldr.w	r3, [r1], #4
    534c:	f100 0c04 	add.w	ip, r0, #4
    5350:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    5354:	f06f 0200 	mvn.w	r2, #0
    5358:	bf1c      	itt	ne
    535a:	fa22 f20c 	lsrne.w	r2, r2, ip
    535e:	4313      	orrne	r3, r2
    5360:	f04f 0c01 	mov.w	ip, #1
    5364:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    5368:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    536c:	eba3 020c 	sub.w	r2, r3, ip
    5370:	ea22 0203 	bic.w	r2, r2, r3
    5374:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    5378:	bf04      	itt	eq
    537a:	f851 3b04 	ldreq.w	r3, [r1], #4
    537e:	3004      	addeq	r0, #4
    5380:	d0f4      	beq.n	536c <strlen+0x30>
    5382:	f013 0fff 	tst.w	r3, #255	; 0xff
    5386:	bf1f      	itttt	ne
    5388:	3001      	addne	r0, #1
    538a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    538e:	3001      	addne	r0, #1
    5390:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    5394:	bf18      	it	ne
    5396:	3001      	addne	r0, #1
    5398:	4770      	bx	lr
    539a:	bf00      	nop

0000539c <__sprint_r>:
    539c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    53a0:	b085      	sub	sp, #20
    53a2:	4692      	mov	sl, r2
    53a4:	460c      	mov	r4, r1
    53a6:	9003      	str	r0, [sp, #12]
    53a8:	6890      	ldr	r0, [r2, #8]
    53aa:	6817      	ldr	r7, [r2, #0]
    53ac:	2800      	cmp	r0, #0
    53ae:	f000 8081 	beq.w	54b4 <__sprint_r+0x118>
    53b2:	f04f 0900 	mov.w	r9, #0
    53b6:	680b      	ldr	r3, [r1, #0]
    53b8:	464d      	mov	r5, r9
    53ba:	2d00      	cmp	r5, #0
    53bc:	d054      	beq.n	5468 <__sprint_r+0xcc>
    53be:	68a6      	ldr	r6, [r4, #8]
    53c0:	42b5      	cmp	r5, r6
    53c2:	46b0      	mov	r8, r6
    53c4:	bf3e      	ittt	cc
    53c6:	4618      	movcc	r0, r3
    53c8:	462e      	movcc	r6, r5
    53ca:	46a8      	movcc	r8, r5
    53cc:	d33c      	bcc.n	5448 <__sprint_r+0xac>
    53ce:	89a0      	ldrh	r0, [r4, #12]
    53d0:	f410 6f90 	tst.w	r0, #1152	; 0x480
    53d4:	bf08      	it	eq
    53d6:	4618      	moveq	r0, r3
    53d8:	d036      	beq.n	5448 <__sprint_r+0xac>
    53da:	6962      	ldr	r2, [r4, #20]
    53dc:	6921      	ldr	r1, [r4, #16]
    53de:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    53e2:	1a5b      	subs	r3, r3, r1
    53e4:	f103 0c01 	add.w	ip, r3, #1
    53e8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    53ec:	44ac      	add	ip, r5
    53ee:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    53f2:	45e3      	cmp	fp, ip
    53f4:	465a      	mov	r2, fp
    53f6:	bf3c      	itt	cc
    53f8:	46e3      	movcc	fp, ip
    53fa:	465a      	movcc	r2, fp
    53fc:	f410 6f80 	tst.w	r0, #1024	; 0x400
    5400:	d037      	beq.n	5472 <__sprint_r+0xd6>
    5402:	4611      	mov	r1, r2
    5404:	9803      	ldr	r0, [sp, #12]
    5406:	9301      	str	r3, [sp, #4]
    5408:	f7ff fabc 	bl	4984 <_malloc_r>
    540c:	9b01      	ldr	r3, [sp, #4]
    540e:	2800      	cmp	r0, #0
    5410:	d03b      	beq.n	548a <__sprint_r+0xee>
    5412:	461a      	mov	r2, r3
    5414:	6921      	ldr	r1, [r4, #16]
    5416:	9301      	str	r3, [sp, #4]
    5418:	9002      	str	r0, [sp, #8]
    541a:	f7ff fd85 	bl	4f28 <memcpy>
    541e:	89a2      	ldrh	r2, [r4, #12]
    5420:	9b01      	ldr	r3, [sp, #4]
    5422:	f8dd c008 	ldr.w	ip, [sp, #8]
    5426:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    542a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    542e:	81a2      	strh	r2, [r4, #12]
    5430:	462e      	mov	r6, r5
    5432:	46a8      	mov	r8, r5
    5434:	ebc3 020b 	rsb	r2, r3, fp
    5438:	eb0c 0003 	add.w	r0, ip, r3
    543c:	60a2      	str	r2, [r4, #8]
    543e:	f8c4 c010 	str.w	ip, [r4, #16]
    5442:	6020      	str	r0, [r4, #0]
    5444:	f8c4 b014 	str.w	fp, [r4, #20]
    5448:	4642      	mov	r2, r8
    544a:	4649      	mov	r1, r9
    544c:	f004 fd18 	bl	9e80 <memmove>
    5450:	68a2      	ldr	r2, [r4, #8]
    5452:	6823      	ldr	r3, [r4, #0]
    5454:	1b96      	subs	r6, r2, r6
    5456:	60a6      	str	r6, [r4, #8]
    5458:	f8da 2008 	ldr.w	r2, [sl, #8]
    545c:	4443      	add	r3, r8
    545e:	6023      	str	r3, [r4, #0]
    5460:	1b55      	subs	r5, r2, r5
    5462:	f8ca 5008 	str.w	r5, [sl, #8]
    5466:	b1fd      	cbz	r5, 54a8 <__sprint_r+0x10c>
    5468:	f8d7 9000 	ldr.w	r9, [r7]
    546c:	687d      	ldr	r5, [r7, #4]
    546e:	3708      	adds	r7, #8
    5470:	e7a3      	b.n	53ba <__sprint_r+0x1e>
    5472:	9803      	ldr	r0, [sp, #12]
    5474:	9301      	str	r3, [sp, #4]
    5476:	f005 fa0b 	bl	a890 <_realloc_r>
    547a:	9b01      	ldr	r3, [sp, #4]
    547c:	4684      	mov	ip, r0
    547e:	2800      	cmp	r0, #0
    5480:	d1d6      	bne.n	5430 <__sprint_r+0x94>
    5482:	9803      	ldr	r0, [sp, #12]
    5484:	6921      	ldr	r1, [r4, #16]
    5486:	f004 f94f 	bl	9728 <_free_r>
    548a:	9a03      	ldr	r2, [sp, #12]
    548c:	230c      	movs	r3, #12
    548e:	f04f 30ff 	mov.w	r0, #4294967295
    5492:	6013      	str	r3, [r2, #0]
    5494:	2300      	movs	r3, #0
    5496:	89a2      	ldrh	r2, [r4, #12]
    5498:	f8ca 3004 	str.w	r3, [sl, #4]
    549c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    54a0:	f8ca 3008 	str.w	r3, [sl, #8]
    54a4:	81a2      	strh	r2, [r4, #12]
    54a6:	e002      	b.n	54ae <__sprint_r+0x112>
    54a8:	4628      	mov	r0, r5
    54aa:	f8ca 5004 	str.w	r5, [sl, #4]
    54ae:	b005      	add	sp, #20
    54b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    54b4:	6050      	str	r0, [r2, #4]
    54b6:	e7fa      	b.n	54ae <__sprint_r+0x112>

000054b8 <_svfprintf_r>:
    54b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    54bc:	b0c5      	sub	sp, #276	; 0x114
    54be:	460e      	mov	r6, r1
    54c0:	469a      	mov	sl, r3
    54c2:	4615      	mov	r5, r2
    54c4:	9009      	str	r0, [sp, #36]	; 0x24
    54c6:	f004 fbff 	bl	9cc8 <_localeconv_r>
    54ca:	89b3      	ldrh	r3, [r6, #12]
    54cc:	f013 0f80 	tst.w	r3, #128	; 0x80
    54d0:	6800      	ldr	r0, [r0, #0]
    54d2:	901b      	str	r0, [sp, #108]	; 0x6c
    54d4:	d003      	beq.n	54de <_svfprintf_r+0x26>
    54d6:	6933      	ldr	r3, [r6, #16]
    54d8:	2b00      	cmp	r3, #0
    54da:	f001 808c 	beq.w	65f6 <_svfprintf_r+0x113e>
    54de:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    54e2:	46b3      	mov	fp, r6
    54e4:	464c      	mov	r4, r9
    54e6:	2200      	movs	r2, #0
    54e8:	9210      	str	r2, [sp, #64]	; 0x40
    54ea:	2300      	movs	r3, #0
    54ec:	9218      	str	r2, [sp, #96]	; 0x60
    54ee:	9217      	str	r2, [sp, #92]	; 0x5c
    54f0:	921a      	str	r2, [sp, #104]	; 0x68
    54f2:	920d      	str	r2, [sp, #52]	; 0x34
    54f4:	aa2d      	add	r2, sp, #180	; 0xb4
    54f6:	9319      	str	r3, [sp, #100]	; 0x64
    54f8:	3228      	adds	r2, #40	; 0x28
    54fa:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    54fe:	9216      	str	r2, [sp, #88]	; 0x58
    5500:	9307      	str	r3, [sp, #28]
    5502:	2300      	movs	r3, #0
    5504:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    5508:	9338      	str	r3, [sp, #224]	; 0xe0
    550a:	9339      	str	r3, [sp, #228]	; 0xe4
    550c:	782b      	ldrb	r3, [r5, #0]
    550e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    5512:	bf18      	it	ne
    5514:	2201      	movne	r2, #1
    5516:	2b00      	cmp	r3, #0
    5518:	bf0c      	ite	eq
    551a:	2200      	moveq	r2, #0
    551c:	f002 0201 	andne.w	r2, r2, #1
    5520:	b302      	cbz	r2, 5564 <_svfprintf_r+0xac>
    5522:	462e      	mov	r6, r5
    5524:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    5528:	1e1a      	subs	r2, r3, #0
    552a:	bf18      	it	ne
    552c:	2201      	movne	r2, #1
    552e:	2b25      	cmp	r3, #37	; 0x25
    5530:	bf0c      	ite	eq
    5532:	2200      	moveq	r2, #0
    5534:	f002 0201 	andne.w	r2, r2, #1
    5538:	2a00      	cmp	r2, #0
    553a:	d1f3      	bne.n	5524 <_svfprintf_r+0x6c>
    553c:	1b77      	subs	r7, r6, r5
    553e:	bf08      	it	eq
    5540:	4635      	moveq	r5, r6
    5542:	d00f      	beq.n	5564 <_svfprintf_r+0xac>
    5544:	6067      	str	r7, [r4, #4]
    5546:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5548:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    554a:	3301      	adds	r3, #1
    554c:	6025      	str	r5, [r4, #0]
    554e:	19d2      	adds	r2, r2, r7
    5550:	2b07      	cmp	r3, #7
    5552:	9239      	str	r2, [sp, #228]	; 0xe4
    5554:	9338      	str	r3, [sp, #224]	; 0xe0
    5556:	dc79      	bgt.n	564c <_svfprintf_r+0x194>
    5558:	3408      	adds	r4, #8
    555a:	980d      	ldr	r0, [sp, #52]	; 0x34
    555c:	4635      	mov	r5, r6
    555e:	19c0      	adds	r0, r0, r7
    5560:	900d      	str	r0, [sp, #52]	; 0x34
    5562:	7833      	ldrb	r3, [r6, #0]
    5564:	2b00      	cmp	r3, #0
    5566:	f000 8737 	beq.w	63d8 <_svfprintf_r+0xf20>
    556a:	2100      	movs	r1, #0
    556c:	f04f 0200 	mov.w	r2, #0
    5570:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    5574:	1c6b      	adds	r3, r5, #1
    5576:	910c      	str	r1, [sp, #48]	; 0x30
    5578:	f04f 38ff 	mov.w	r8, #4294967295
    557c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5580:	468a      	mov	sl, r1
    5582:	786a      	ldrb	r2, [r5, #1]
    5584:	202b      	movs	r0, #43	; 0x2b
    5586:	f04f 0c20 	mov.w	ip, #32
    558a:	1c5d      	adds	r5, r3, #1
    558c:	f1a2 0320 	sub.w	r3, r2, #32
    5590:	2b58      	cmp	r3, #88	; 0x58
    5592:	f200 8219 	bhi.w	59c8 <_svfprintf_r+0x510>
    5596:	e8df f013 	tbh	[pc, r3, lsl #1]
    559a:	0229      	.short	0x0229
    559c:	02170217 	.word	0x02170217
    55a0:	02170235 	.word	0x02170235
    55a4:	02170217 	.word	0x02170217
    55a8:	02170217 	.word	0x02170217
    55ac:	023c0217 	.word	0x023c0217
    55b0:	02170248 	.word	0x02170248
    55b4:	02cf02c8 	.word	0x02cf02c8
    55b8:	02ef0217 	.word	0x02ef0217
    55bc:	02f602f6 	.word	0x02f602f6
    55c0:	02f602f6 	.word	0x02f602f6
    55c4:	02f602f6 	.word	0x02f602f6
    55c8:	02f602f6 	.word	0x02f602f6
    55cc:	021702f6 	.word	0x021702f6
    55d0:	02170217 	.word	0x02170217
    55d4:	02170217 	.word	0x02170217
    55d8:	02170217 	.word	0x02170217
    55dc:	02170217 	.word	0x02170217
    55e0:	024f0217 	.word	0x024f0217
    55e4:	02170288 	.word	0x02170288
    55e8:	02170288 	.word	0x02170288
    55ec:	02170217 	.word	0x02170217
    55f0:	02c10217 	.word	0x02c10217
    55f4:	02170217 	.word	0x02170217
    55f8:	021703ee 	.word	0x021703ee
    55fc:	02170217 	.word	0x02170217
    5600:	02170217 	.word	0x02170217
    5604:	02170393 	.word	0x02170393
    5608:	03ad0217 	.word	0x03ad0217
    560c:	02170217 	.word	0x02170217
    5610:	02170217 	.word	0x02170217
    5614:	02170217 	.word	0x02170217
    5618:	02170217 	.word	0x02170217
    561c:	02170217 	.word	0x02170217
    5620:	03d803c7 	.word	0x03d803c7
    5624:	02880288 	.word	0x02880288
    5628:	030b0288 	.word	0x030b0288
    562c:	021703d8 	.word	0x021703d8
    5630:	030f0217 	.word	0x030f0217
    5634:	03190217 	.word	0x03190217
    5638:	033e0329 	.word	0x033e0329
    563c:	0217038c 	.word	0x0217038c
    5640:	02170359 	.word	0x02170359
    5644:	02170384 	.word	0x02170384
    5648:	00ea0217 	.word	0x00ea0217
    564c:	9809      	ldr	r0, [sp, #36]	; 0x24
    564e:	4659      	mov	r1, fp
    5650:	aa37      	add	r2, sp, #220	; 0xdc
    5652:	f7ff fea3 	bl	539c <__sprint_r>
    5656:	2800      	cmp	r0, #0
    5658:	d17c      	bne.n	5754 <_svfprintf_r+0x29c>
    565a:	464c      	mov	r4, r9
    565c:	e77d      	b.n	555a <_svfprintf_r+0xa2>
    565e:	9918      	ldr	r1, [sp, #96]	; 0x60
    5660:	2901      	cmp	r1, #1
    5662:	f340 8452 	ble.w	5f0a <_svfprintf_r+0xa52>
    5666:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5668:	2301      	movs	r3, #1
    566a:	6063      	str	r3, [r4, #4]
    566c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    566e:	6022      	str	r2, [r4, #0]
    5670:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5672:	3301      	adds	r3, #1
    5674:	9338      	str	r3, [sp, #224]	; 0xe0
    5676:	3201      	adds	r2, #1
    5678:	2b07      	cmp	r3, #7
    567a:	9239      	str	r2, [sp, #228]	; 0xe4
    567c:	f300 8596 	bgt.w	61ac <_svfprintf_r+0xcf4>
    5680:	3408      	adds	r4, #8
    5682:	2301      	movs	r3, #1
    5684:	6063      	str	r3, [r4, #4]
    5686:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5688:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    568a:	3301      	adds	r3, #1
    568c:	981b      	ldr	r0, [sp, #108]	; 0x6c
    568e:	3201      	adds	r2, #1
    5690:	2b07      	cmp	r3, #7
    5692:	9239      	str	r2, [sp, #228]	; 0xe4
    5694:	6020      	str	r0, [r4, #0]
    5696:	9338      	str	r3, [sp, #224]	; 0xe0
    5698:	f300 857d 	bgt.w	6196 <_svfprintf_r+0xcde>
    569c:	3408      	adds	r4, #8
    569e:	9810      	ldr	r0, [sp, #64]	; 0x40
    56a0:	2200      	movs	r2, #0
    56a2:	2300      	movs	r3, #0
    56a4:	9919      	ldr	r1, [sp, #100]	; 0x64
    56a6:	f005 feb7 	bl	b418 <__aeabi_dcmpeq>
    56aa:	2800      	cmp	r0, #0
    56ac:	f040 8503 	bne.w	60b6 <_svfprintf_r+0xbfe>
    56b0:	9918      	ldr	r1, [sp, #96]	; 0x60
    56b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    56b4:	1e4a      	subs	r2, r1, #1
    56b6:	6062      	str	r2, [r4, #4]
    56b8:	1c59      	adds	r1, r3, #1
    56ba:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    56bc:	6021      	str	r1, [r4, #0]
    56be:	9939      	ldr	r1, [sp, #228]	; 0xe4
    56c0:	3301      	adds	r3, #1
    56c2:	9338      	str	r3, [sp, #224]	; 0xe0
    56c4:	188a      	adds	r2, r1, r2
    56c6:	2b07      	cmp	r3, #7
    56c8:	9239      	str	r2, [sp, #228]	; 0xe4
    56ca:	f300 842f 	bgt.w	5f2c <_svfprintf_r+0xa74>
    56ce:	3408      	adds	r4, #8
    56d0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    56d2:	981a      	ldr	r0, [sp, #104]	; 0x68
    56d4:	6062      	str	r2, [r4, #4]
    56d6:	aa3e      	add	r2, sp, #248	; 0xf8
    56d8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    56da:	6022      	str	r2, [r4, #0]
    56dc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    56de:	3301      	adds	r3, #1
    56e0:	9338      	str	r3, [sp, #224]	; 0xe0
    56e2:	1812      	adds	r2, r2, r0
    56e4:	2b07      	cmp	r3, #7
    56e6:	9239      	str	r2, [sp, #228]	; 0xe4
    56e8:	f300 814f 	bgt.w	598a <_svfprintf_r+0x4d2>
    56ec:	f104 0308 	add.w	r3, r4, #8
    56f0:	f01a 0f04 	tst.w	sl, #4
    56f4:	f000 8156 	beq.w	59a4 <_svfprintf_r+0x4ec>
    56f8:	990c      	ldr	r1, [sp, #48]	; 0x30
    56fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    56fc:	1a8e      	subs	r6, r1, r2
    56fe:	2e00      	cmp	r6, #0
    5700:	f340 8150 	ble.w	59a4 <_svfprintf_r+0x4ec>
    5704:	2e10      	cmp	r6, #16
    5706:	f64b 7770 	movw	r7, #49008	; 0xbf70
    570a:	bfd8      	it	le
    570c:	f2c0 0700 	movtle	r7, #0
    5710:	f340 83de 	ble.w	5ed0 <_svfprintf_r+0xa18>
    5714:	2410      	movs	r4, #16
    5716:	f2c0 0700 	movt	r7, #0
    571a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    571e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    5722:	e003      	b.n	572c <_svfprintf_r+0x274>
    5724:	3e10      	subs	r6, #16
    5726:	2e10      	cmp	r6, #16
    5728:	f340 83d2 	ble.w	5ed0 <_svfprintf_r+0xa18>
    572c:	605c      	str	r4, [r3, #4]
    572e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5730:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5732:	3201      	adds	r2, #1
    5734:	601f      	str	r7, [r3, #0]
    5736:	3110      	adds	r1, #16
    5738:	2a07      	cmp	r2, #7
    573a:	9139      	str	r1, [sp, #228]	; 0xe4
    573c:	f103 0308 	add.w	r3, r3, #8
    5740:	9238      	str	r2, [sp, #224]	; 0xe0
    5742:	ddef      	ble.n	5724 <_svfprintf_r+0x26c>
    5744:	4650      	mov	r0, sl
    5746:	4659      	mov	r1, fp
    5748:	4642      	mov	r2, r8
    574a:	f7ff fe27 	bl	539c <__sprint_r>
    574e:	464b      	mov	r3, r9
    5750:	2800      	cmp	r0, #0
    5752:	d0e7      	beq.n	5724 <_svfprintf_r+0x26c>
    5754:	465e      	mov	r6, fp
    5756:	89b3      	ldrh	r3, [r6, #12]
    5758:	980d      	ldr	r0, [sp, #52]	; 0x34
    575a:	f013 0f40 	tst.w	r3, #64	; 0x40
    575e:	bf18      	it	ne
    5760:	f04f 30ff 	movne.w	r0, #4294967295
    5764:	900d      	str	r0, [sp, #52]	; 0x34
    5766:	980d      	ldr	r0, [sp, #52]	; 0x34
    5768:	b045      	add	sp, #276	; 0x114
    576a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    576e:	f01a 0f20 	tst.w	sl, #32
    5772:	f64b 70b4 	movw	r0, #49076	; 0xbfb4
    5776:	f2c0 0000 	movt	r0, #0
    577a:	9214      	str	r2, [sp, #80]	; 0x50
    577c:	9017      	str	r0, [sp, #92]	; 0x5c
    577e:	f000 82c3 	beq.w	5d08 <_svfprintf_r+0x850>
    5782:	990a      	ldr	r1, [sp, #40]	; 0x28
    5784:	1dcb      	adds	r3, r1, #7
    5786:	f023 0307 	bic.w	r3, r3, #7
    578a:	f103 0208 	add.w	r2, r3, #8
    578e:	920a      	str	r2, [sp, #40]	; 0x28
    5790:	e9d3 6700 	ldrd	r6, r7, [r3]
    5794:	ea56 0107 	orrs.w	r1, r6, r7
    5798:	bf0c      	ite	eq
    579a:	2200      	moveq	r2, #0
    579c:	2201      	movne	r2, #1
    579e:	ea1a 0f02 	tst.w	sl, r2
    57a2:	f040 84bc 	bne.w	611e <_svfprintf_r+0xc66>
    57a6:	2302      	movs	r3, #2
    57a8:	f04f 0100 	mov.w	r1, #0
    57ac:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    57b0:	f1b8 0f00 	cmp.w	r8, #0
    57b4:	bfa8      	it	ge
    57b6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    57ba:	f1b8 0f00 	cmp.w	r8, #0
    57be:	bf18      	it	ne
    57c0:	f042 0201 	orrne.w	r2, r2, #1
    57c4:	2a00      	cmp	r2, #0
    57c6:	f000 8160 	beq.w	5a8a <_svfprintf_r+0x5d2>
    57ca:	2b01      	cmp	r3, #1
    57cc:	f000 8434 	beq.w	6038 <_svfprintf_r+0xb80>
    57d0:	2b02      	cmp	r3, #2
    57d2:	f000 8417 	beq.w	6004 <_svfprintf_r+0xb4c>
    57d6:	9916      	ldr	r1, [sp, #88]	; 0x58
    57d8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    57dc:	9111      	str	r1, [sp, #68]	; 0x44
    57de:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    57e2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    57e6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    57ea:	f006 0007 	and.w	r0, r6, #7
    57ee:	4667      	mov	r7, ip
    57f0:	4646      	mov	r6, r8
    57f2:	3030      	adds	r0, #48	; 0x30
    57f4:	ea56 0207 	orrs.w	r2, r6, r7
    57f8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    57fc:	d1ef      	bne.n	57de <_svfprintf_r+0x326>
    57fe:	f01a 0f01 	tst.w	sl, #1
    5802:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5806:	9111      	str	r1, [sp, #68]	; 0x44
    5808:	f040 84db 	bne.w	61c2 <_svfprintf_r+0xd0a>
    580c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    580e:	1a5b      	subs	r3, r3, r1
    5810:	930e      	str	r3, [sp, #56]	; 0x38
    5812:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5814:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    5818:	4543      	cmp	r3, r8
    581a:	bfb8      	it	lt
    581c:	4643      	movlt	r3, r8
    581e:	930b      	str	r3, [sp, #44]	; 0x2c
    5820:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5824:	b113      	cbz	r3, 582c <_svfprintf_r+0x374>
    5826:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5828:	3101      	adds	r1, #1
    582a:	910b      	str	r1, [sp, #44]	; 0x2c
    582c:	f01a 0202 	ands.w	r2, sl, #2
    5830:	9213      	str	r2, [sp, #76]	; 0x4c
    5832:	d002      	beq.n	583a <_svfprintf_r+0x382>
    5834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5836:	3302      	adds	r3, #2
    5838:	930b      	str	r3, [sp, #44]	; 0x2c
    583a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    583e:	9012      	str	r0, [sp, #72]	; 0x48
    5840:	d138      	bne.n	58b4 <_svfprintf_r+0x3fc>
    5842:	990c      	ldr	r1, [sp, #48]	; 0x30
    5844:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5846:	1a8e      	subs	r6, r1, r2
    5848:	2e00      	cmp	r6, #0
    584a:	dd33      	ble.n	58b4 <_svfprintf_r+0x3fc>
    584c:	2e10      	cmp	r6, #16
    584e:	f64b 7770 	movw	r7, #49008	; 0xbf70
    5852:	bfd8      	it	le
    5854:	f2c0 0700 	movtle	r7, #0
    5858:	dd20      	ble.n	589c <_svfprintf_r+0x3e4>
    585a:	f04f 0810 	mov.w	r8, #16
    585e:	f2c0 0700 	movt	r7, #0
    5862:	e002      	b.n	586a <_svfprintf_r+0x3b2>
    5864:	3e10      	subs	r6, #16
    5866:	2e10      	cmp	r6, #16
    5868:	dd18      	ble.n	589c <_svfprintf_r+0x3e4>
    586a:	f8c4 8004 	str.w	r8, [r4, #4]
    586e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5870:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5872:	3301      	adds	r3, #1
    5874:	6027      	str	r7, [r4, #0]
    5876:	3210      	adds	r2, #16
    5878:	2b07      	cmp	r3, #7
    587a:	9239      	str	r2, [sp, #228]	; 0xe4
    587c:	f104 0408 	add.w	r4, r4, #8
    5880:	9338      	str	r3, [sp, #224]	; 0xe0
    5882:	ddef      	ble.n	5864 <_svfprintf_r+0x3ac>
    5884:	9809      	ldr	r0, [sp, #36]	; 0x24
    5886:	4659      	mov	r1, fp
    5888:	aa37      	add	r2, sp, #220	; 0xdc
    588a:	464c      	mov	r4, r9
    588c:	f7ff fd86 	bl	539c <__sprint_r>
    5890:	2800      	cmp	r0, #0
    5892:	f47f af5f 	bne.w	5754 <_svfprintf_r+0x29c>
    5896:	3e10      	subs	r6, #16
    5898:	2e10      	cmp	r6, #16
    589a:	dce6      	bgt.n	586a <_svfprintf_r+0x3b2>
    589c:	6066      	str	r6, [r4, #4]
    589e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    58a0:	6027      	str	r7, [r4, #0]
    58a2:	1c5a      	adds	r2, r3, #1
    58a4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    58a6:	9238      	str	r2, [sp, #224]	; 0xe0
    58a8:	199b      	adds	r3, r3, r6
    58aa:	2a07      	cmp	r2, #7
    58ac:	9339      	str	r3, [sp, #228]	; 0xe4
    58ae:	f300 83f7 	bgt.w	60a0 <_svfprintf_r+0xbe8>
    58b2:	3408      	adds	r4, #8
    58b4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    58b8:	b173      	cbz	r3, 58d8 <_svfprintf_r+0x420>
    58ba:	2301      	movs	r3, #1
    58bc:	6063      	str	r3, [r4, #4]
    58be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    58c0:	aa43      	add	r2, sp, #268	; 0x10c
    58c2:	3203      	adds	r2, #3
    58c4:	6022      	str	r2, [r4, #0]
    58c6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    58c8:	3301      	adds	r3, #1
    58ca:	9338      	str	r3, [sp, #224]	; 0xe0
    58cc:	3201      	adds	r2, #1
    58ce:	2b07      	cmp	r3, #7
    58d0:	9239      	str	r2, [sp, #228]	; 0xe4
    58d2:	f300 8340 	bgt.w	5f56 <_svfprintf_r+0xa9e>
    58d6:	3408      	adds	r4, #8
    58d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    58da:	b16b      	cbz	r3, 58f8 <_svfprintf_r+0x440>
    58dc:	2302      	movs	r3, #2
    58de:	6063      	str	r3, [r4, #4]
    58e0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    58e2:	aa43      	add	r2, sp, #268	; 0x10c
    58e4:	6022      	str	r2, [r4, #0]
    58e6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    58e8:	3301      	adds	r3, #1
    58ea:	9338      	str	r3, [sp, #224]	; 0xe0
    58ec:	3202      	adds	r2, #2
    58ee:	2b07      	cmp	r3, #7
    58f0:	9239      	str	r2, [sp, #228]	; 0xe4
    58f2:	f300 833a 	bgt.w	5f6a <_svfprintf_r+0xab2>
    58f6:	3408      	adds	r4, #8
    58f8:	9812      	ldr	r0, [sp, #72]	; 0x48
    58fa:	2880      	cmp	r0, #128	; 0x80
    58fc:	f000 82b2 	beq.w	5e64 <_svfprintf_r+0x9ac>
    5900:	9815      	ldr	r0, [sp, #84]	; 0x54
    5902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5904:	1ac6      	subs	r6, r0, r3
    5906:	2e00      	cmp	r6, #0
    5908:	dd2e      	ble.n	5968 <_svfprintf_r+0x4b0>
    590a:	2e10      	cmp	r6, #16
    590c:	4fa7      	ldr	r7, [pc, #668]	; (5bac <_svfprintf_r+0x6f4>)
    590e:	bfc8      	it	gt
    5910:	f04f 0810 	movgt.w	r8, #16
    5914:	dc03      	bgt.n	591e <_svfprintf_r+0x466>
    5916:	e01b      	b.n	5950 <_svfprintf_r+0x498>
    5918:	3e10      	subs	r6, #16
    591a:	2e10      	cmp	r6, #16
    591c:	dd18      	ble.n	5950 <_svfprintf_r+0x498>
    591e:	f8c4 8004 	str.w	r8, [r4, #4]
    5922:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5924:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5926:	3301      	adds	r3, #1
    5928:	6027      	str	r7, [r4, #0]
    592a:	3210      	adds	r2, #16
    592c:	2b07      	cmp	r3, #7
    592e:	9239      	str	r2, [sp, #228]	; 0xe4
    5930:	f104 0408 	add.w	r4, r4, #8
    5934:	9338      	str	r3, [sp, #224]	; 0xe0
    5936:	ddef      	ble.n	5918 <_svfprintf_r+0x460>
    5938:	9809      	ldr	r0, [sp, #36]	; 0x24
    593a:	4659      	mov	r1, fp
    593c:	aa37      	add	r2, sp, #220	; 0xdc
    593e:	464c      	mov	r4, r9
    5940:	f7ff fd2c 	bl	539c <__sprint_r>
    5944:	2800      	cmp	r0, #0
    5946:	f47f af05 	bne.w	5754 <_svfprintf_r+0x29c>
    594a:	3e10      	subs	r6, #16
    594c:	2e10      	cmp	r6, #16
    594e:	dce6      	bgt.n	591e <_svfprintf_r+0x466>
    5950:	6066      	str	r6, [r4, #4]
    5952:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5954:	6027      	str	r7, [r4, #0]
    5956:	1c5a      	adds	r2, r3, #1
    5958:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    595a:	9238      	str	r2, [sp, #224]	; 0xe0
    595c:	199b      	adds	r3, r3, r6
    595e:	2a07      	cmp	r2, #7
    5960:	9339      	str	r3, [sp, #228]	; 0xe4
    5962:	f300 82ee 	bgt.w	5f42 <_svfprintf_r+0xa8a>
    5966:	3408      	adds	r4, #8
    5968:	f41a 7f80 	tst.w	sl, #256	; 0x100
    596c:	f040 8219 	bne.w	5da2 <_svfprintf_r+0x8ea>
    5970:	990e      	ldr	r1, [sp, #56]	; 0x38
    5972:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5974:	6061      	str	r1, [r4, #4]
    5976:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5978:	6022      	str	r2, [r4, #0]
    597a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    597c:	3301      	adds	r3, #1
    597e:	9338      	str	r3, [sp, #224]	; 0xe0
    5980:	1852      	adds	r2, r2, r1
    5982:	2b07      	cmp	r3, #7
    5984:	9239      	str	r2, [sp, #228]	; 0xe4
    5986:	f77f aeb1 	ble.w	56ec <_svfprintf_r+0x234>
    598a:	9809      	ldr	r0, [sp, #36]	; 0x24
    598c:	4659      	mov	r1, fp
    598e:	aa37      	add	r2, sp, #220	; 0xdc
    5990:	f7ff fd04 	bl	539c <__sprint_r>
    5994:	2800      	cmp	r0, #0
    5996:	f47f aedd 	bne.w	5754 <_svfprintf_r+0x29c>
    599a:	f01a 0f04 	tst.w	sl, #4
    599e:	464b      	mov	r3, r9
    59a0:	f47f aeaa 	bne.w	56f8 <_svfprintf_r+0x240>
    59a4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    59a6:	980d      	ldr	r0, [sp, #52]	; 0x34
    59a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    59aa:	990c      	ldr	r1, [sp, #48]	; 0x30
    59ac:	428a      	cmp	r2, r1
    59ae:	bfac      	ite	ge
    59b0:	1880      	addge	r0, r0, r2
    59b2:	1840      	addlt	r0, r0, r1
    59b4:	900d      	str	r0, [sp, #52]	; 0x34
    59b6:	2b00      	cmp	r3, #0
    59b8:	f040 829e 	bne.w	5ef8 <_svfprintf_r+0xa40>
    59bc:	2300      	movs	r3, #0
    59be:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    59c2:	9338      	str	r3, [sp, #224]	; 0xe0
    59c4:	464c      	mov	r4, r9
    59c6:	e5a1      	b.n	550c <_svfprintf_r+0x54>
    59c8:	9214      	str	r2, [sp, #80]	; 0x50
    59ca:	2a00      	cmp	r2, #0
    59cc:	f000 8504 	beq.w	63d8 <_svfprintf_r+0xf20>
    59d0:	2001      	movs	r0, #1
    59d2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    59d6:	f04f 0100 	mov.w	r1, #0
    59da:	aa2d      	add	r2, sp, #180	; 0xb4
    59dc:	900b      	str	r0, [sp, #44]	; 0x2c
    59de:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    59e2:	9211      	str	r2, [sp, #68]	; 0x44
    59e4:	900e      	str	r0, [sp, #56]	; 0x38
    59e6:	2100      	movs	r1, #0
    59e8:	9115      	str	r1, [sp, #84]	; 0x54
    59ea:	e71f      	b.n	582c <_svfprintf_r+0x374>
    59ec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    59f0:	2b00      	cmp	r3, #0
    59f2:	f040 840c 	bne.w	620e <_svfprintf_r+0xd56>
    59f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    59f8:	462b      	mov	r3, r5
    59fa:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    59fe:	782a      	ldrb	r2, [r5, #0]
    5a00:	910a      	str	r1, [sp, #40]	; 0x28
    5a02:	e5c2      	b.n	558a <_svfprintf_r+0xd2>
    5a04:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a06:	f04a 0a01 	orr.w	sl, sl, #1
    5a0a:	782a      	ldrb	r2, [r5, #0]
    5a0c:	462b      	mov	r3, r5
    5a0e:	910a      	str	r1, [sp, #40]	; 0x28
    5a10:	e5bb      	b.n	558a <_svfprintf_r+0xd2>
    5a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5a14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5a16:	681b      	ldr	r3, [r3, #0]
    5a18:	1d11      	adds	r1, r2, #4
    5a1a:	2b00      	cmp	r3, #0
    5a1c:	930c      	str	r3, [sp, #48]	; 0x30
    5a1e:	f2c0 85b2 	blt.w	6586 <_svfprintf_r+0x10ce>
    5a22:	782a      	ldrb	r2, [r5, #0]
    5a24:	462b      	mov	r3, r5
    5a26:	910a      	str	r1, [sp, #40]	; 0x28
    5a28:	e5af      	b.n	558a <_svfprintf_r+0xd2>
    5a2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a2c:	462b      	mov	r3, r5
    5a2e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    5a32:	782a      	ldrb	r2, [r5, #0]
    5a34:	910a      	str	r1, [sp, #40]	; 0x28
    5a36:	e5a8      	b.n	558a <_svfprintf_r+0xd2>
    5a38:	f04a 0a10 	orr.w	sl, sl, #16
    5a3c:	9214      	str	r2, [sp, #80]	; 0x50
    5a3e:	f01a 0f20 	tst.w	sl, #32
    5a42:	f000 8187 	beq.w	5d54 <_svfprintf_r+0x89c>
    5a46:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a48:	1dc3      	adds	r3, r0, #7
    5a4a:	f023 0307 	bic.w	r3, r3, #7
    5a4e:	f103 0108 	add.w	r1, r3, #8
    5a52:	910a      	str	r1, [sp, #40]	; 0x28
    5a54:	e9d3 6700 	ldrd	r6, r7, [r3]
    5a58:	2e00      	cmp	r6, #0
    5a5a:	f177 0000 	sbcs.w	r0, r7, #0
    5a5e:	f2c0 8376 	blt.w	614e <_svfprintf_r+0xc96>
    5a62:	ea56 0107 	orrs.w	r1, r6, r7
    5a66:	f04f 0301 	mov.w	r3, #1
    5a6a:	bf0c      	ite	eq
    5a6c:	2200      	moveq	r2, #0
    5a6e:	2201      	movne	r2, #1
    5a70:	f1b8 0f00 	cmp.w	r8, #0
    5a74:	bfa8      	it	ge
    5a76:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5a7a:	f1b8 0f00 	cmp.w	r8, #0
    5a7e:	bf18      	it	ne
    5a80:	f042 0201 	orrne.w	r2, r2, #1
    5a84:	2a00      	cmp	r2, #0
    5a86:	f47f aea0 	bne.w	57ca <_svfprintf_r+0x312>
    5a8a:	2b00      	cmp	r3, #0
    5a8c:	f040 81e5 	bne.w	5e5a <_svfprintf_r+0x9a2>
    5a90:	f01a 0f01 	tst.w	sl, #1
    5a94:	f000 81e1 	beq.w	5e5a <_svfprintf_r+0x9a2>
    5a98:	2330      	movs	r3, #48	; 0x30
    5a9a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    5a9e:	ab2d      	add	r3, sp, #180	; 0xb4
    5aa0:	2001      	movs	r0, #1
    5aa2:	3327      	adds	r3, #39	; 0x27
    5aa4:	900e      	str	r0, [sp, #56]	; 0x38
    5aa6:	9311      	str	r3, [sp, #68]	; 0x44
    5aa8:	e6b3      	b.n	5812 <_svfprintf_r+0x35a>
    5aaa:	f01a 0f08 	tst.w	sl, #8
    5aae:	9214      	str	r2, [sp, #80]	; 0x50
    5ab0:	f000 83bf 	beq.w	6232 <_svfprintf_r+0xd7a>
    5ab4:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ab6:	1dc3      	adds	r3, r0, #7
    5ab8:	f023 0307 	bic.w	r3, r3, #7
    5abc:	f103 0108 	add.w	r1, r3, #8
    5ac0:	910a      	str	r1, [sp, #40]	; 0x28
    5ac2:	685e      	ldr	r6, [r3, #4]
    5ac4:	681f      	ldr	r7, [r3, #0]
    5ac6:	9619      	str	r6, [sp, #100]	; 0x64
    5ac8:	9710      	str	r7, [sp, #64]	; 0x40
    5aca:	4638      	mov	r0, r7
    5acc:	4631      	mov	r1, r6
    5ace:	f005 f8b9 	bl	ac44 <__isinfd>
    5ad2:	4603      	mov	r3, r0
    5ad4:	2800      	cmp	r0, #0
    5ad6:	f000 8493 	beq.w	6400 <_svfprintf_r+0xf48>
    5ada:	4638      	mov	r0, r7
    5adc:	2200      	movs	r2, #0
    5ade:	2300      	movs	r3, #0
    5ae0:	4631      	mov	r1, r6
    5ae2:	f005 fca3 	bl	b42c <__aeabi_dcmplt>
    5ae6:	2800      	cmp	r0, #0
    5ae8:	f040 8415 	bne.w	6316 <_svfprintf_r+0xe5e>
    5aec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5af0:	2003      	movs	r0, #3
    5af2:	f64b 72a8 	movw	r2, #49064	; 0xbfa8
    5af6:	f64b 71a4 	movw	r1, #49060	; 0xbfa4
    5afa:	900b      	str	r0, [sp, #44]	; 0x2c
    5afc:	9814      	ldr	r0, [sp, #80]	; 0x50
    5afe:	f2c0 0100 	movt	r1, #0
    5b02:	f2c0 0200 	movt	r2, #0
    5b06:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    5b0a:	2847      	cmp	r0, #71	; 0x47
    5b0c:	bfd8      	it	le
    5b0e:	460a      	movle	r2, r1
    5b10:	2103      	movs	r1, #3
    5b12:	9211      	str	r2, [sp, #68]	; 0x44
    5b14:	2200      	movs	r2, #0
    5b16:	910e      	str	r1, [sp, #56]	; 0x38
    5b18:	9215      	str	r2, [sp, #84]	; 0x54
    5b1a:	e683      	b.n	5824 <_svfprintf_r+0x36c>
    5b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b1e:	f04a 0a08 	orr.w	sl, sl, #8
    5b22:	782a      	ldrb	r2, [r5, #0]
    5b24:	462b      	mov	r3, r5
    5b26:	910a      	str	r1, [sp, #40]	; 0x28
    5b28:	e52f      	b.n	558a <_svfprintf_r+0xd2>
    5b2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b2c:	782a      	ldrb	r2, [r5, #0]
    5b2e:	f04a 0a04 	orr.w	sl, sl, #4
    5b32:	462b      	mov	r3, r5
    5b34:	910a      	str	r1, [sp, #40]	; 0x28
    5b36:	e528      	b.n	558a <_svfprintf_r+0xd2>
    5b38:	462b      	mov	r3, r5
    5b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
    5b3e:	2a2a      	cmp	r2, #42	; 0x2a
    5b40:	f000 86cf 	beq.w	68e2 <_svfprintf_r+0x142a>
    5b44:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5b48:	2909      	cmp	r1, #9
    5b4a:	bf88      	it	hi
    5b4c:	f04f 0800 	movhi.w	r8, #0
    5b50:	d810      	bhi.n	5b74 <_svfprintf_r+0x6bc>
    5b52:	3502      	adds	r5, #2
    5b54:	f04f 0800 	mov.w	r8, #0
    5b58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5b5c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    5b60:	462b      	mov	r3, r5
    5b62:	3501      	adds	r5, #1
    5b64:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5b68:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5b6c:	2909      	cmp	r1, #9
    5b6e:	d9f3      	bls.n	5b58 <_svfprintf_r+0x6a0>
    5b70:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    5b74:	461d      	mov	r5, r3
    5b76:	e509      	b.n	558c <_svfprintf_r+0xd4>
    5b78:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b7a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    5b7e:	782a      	ldrb	r2, [r5, #0]
    5b80:	462b      	mov	r3, r5
    5b82:	910a      	str	r1, [sp, #40]	; 0x28
    5b84:	e501      	b.n	558a <_svfprintf_r+0xd2>
    5b86:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5b8a:	2600      	movs	r6, #0
    5b8c:	462b      	mov	r3, r5
    5b8e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    5b92:	f813 2b01 	ldrb.w	r2, [r3], #1
    5b96:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    5b9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5b9e:	461d      	mov	r5, r3
    5ba0:	2909      	cmp	r1, #9
    5ba2:	d9f3      	bls.n	5b8c <_svfprintf_r+0x6d4>
    5ba4:	960c      	str	r6, [sp, #48]	; 0x30
    5ba6:	461d      	mov	r5, r3
    5ba8:	e4f0      	b.n	558c <_svfprintf_r+0xd4>
    5baa:	bf00      	nop
    5bac:	0000bf80 	.word	0x0000bf80
    5bb0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    5bb4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bb6:	e734      	b.n	5a22 <_svfprintf_r+0x56a>
    5bb8:	782a      	ldrb	r2, [r5, #0]
    5bba:	2a6c      	cmp	r2, #108	; 0x6c
    5bbc:	f000 8418 	beq.w	63f0 <_svfprintf_r+0xf38>
    5bc0:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bc2:	f04a 0a10 	orr.w	sl, sl, #16
    5bc6:	462b      	mov	r3, r5
    5bc8:	910a      	str	r1, [sp, #40]	; 0x28
    5bca:	e4de      	b.n	558a <_svfprintf_r+0xd2>
    5bcc:	f01a 0f20 	tst.w	sl, #32
    5bd0:	f000 8323 	beq.w	621a <_svfprintf_r+0xd62>
    5bd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5bd8:	680b      	ldr	r3, [r1, #0]
    5bda:	4610      	mov	r0, r2
    5bdc:	ea4f 71e0 	mov.w	r1, r0, asr #31
    5be0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5be2:	e9c3 0100 	strd	r0, r1, [r3]
    5be6:	f102 0a04 	add.w	sl, r2, #4
    5bea:	e48f      	b.n	550c <_svfprintf_r+0x54>
    5bec:	f01a 0320 	ands.w	r3, sl, #32
    5bf0:	9214      	str	r2, [sp, #80]	; 0x50
    5bf2:	f000 80c7 	beq.w	5d84 <_svfprintf_r+0x8cc>
    5bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5bf8:	1dda      	adds	r2, r3, #7
    5bfa:	2300      	movs	r3, #0
    5bfc:	f022 0207 	bic.w	r2, r2, #7
    5c00:	f102 0008 	add.w	r0, r2, #8
    5c04:	900a      	str	r0, [sp, #40]	; 0x28
    5c06:	e9d2 6700 	ldrd	r6, r7, [r2]
    5c0a:	ea56 0107 	orrs.w	r1, r6, r7
    5c0e:	bf0c      	ite	eq
    5c10:	2200      	moveq	r2, #0
    5c12:	2201      	movne	r2, #1
    5c14:	e5c8      	b.n	57a8 <_svfprintf_r+0x2f0>
    5c16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5c18:	f64b 70b4 	movw	r0, #49076	; 0xbfb4
    5c1c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c1e:	2378      	movs	r3, #120	; 0x78
    5c20:	f2c0 0000 	movt	r0, #0
    5c24:	9314      	str	r3, [sp, #80]	; 0x50
    5c26:	6816      	ldr	r6, [r2, #0]
    5c28:	3104      	adds	r1, #4
    5c2a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    5c2e:	f04a 0a02 	orr.w	sl, sl, #2
    5c32:	2330      	movs	r3, #48	; 0x30
    5c34:	1e32      	subs	r2, r6, #0
    5c36:	bf18      	it	ne
    5c38:	2201      	movne	r2, #1
    5c3a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    5c3e:	4636      	mov	r6, r6
    5c40:	f04f 0700 	mov.w	r7, #0
    5c44:	9017      	str	r0, [sp, #92]	; 0x5c
    5c46:	2302      	movs	r3, #2
    5c48:	910a      	str	r1, [sp, #40]	; 0x28
    5c4a:	e5ad      	b.n	57a8 <_svfprintf_r+0x2f0>
    5c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5c4e:	9214      	str	r2, [sp, #80]	; 0x50
    5c50:	f04f 0200 	mov.w	r2, #0
    5c54:	1d18      	adds	r0, r3, #4
    5c56:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5c5a:	681b      	ldr	r3, [r3, #0]
    5c5c:	900a      	str	r0, [sp, #40]	; 0x28
    5c5e:	9311      	str	r3, [sp, #68]	; 0x44
    5c60:	2b00      	cmp	r3, #0
    5c62:	f000 854d 	beq.w	6700 <_svfprintf_r+0x1248>
    5c66:	f1b8 0f00 	cmp.w	r8, #0
    5c6a:	9811      	ldr	r0, [sp, #68]	; 0x44
    5c6c:	f2c0 852a 	blt.w	66c4 <_svfprintf_r+0x120c>
    5c70:	2100      	movs	r1, #0
    5c72:	4642      	mov	r2, r8
    5c74:	f004 f8ca 	bl	9e0c <memchr>
    5c78:	4603      	mov	r3, r0
    5c7a:	2800      	cmp	r0, #0
    5c7c:	f000 856e 	beq.w	675c <_svfprintf_r+0x12a4>
    5c80:	9811      	ldr	r0, [sp, #68]	; 0x44
    5c82:	1a1b      	subs	r3, r3, r0
    5c84:	930e      	str	r3, [sp, #56]	; 0x38
    5c86:	4543      	cmp	r3, r8
    5c88:	f340 8482 	ble.w	6590 <_svfprintf_r+0x10d8>
    5c8c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5c90:	2100      	movs	r1, #0
    5c92:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    5c96:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5c9a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5c9e:	9115      	str	r1, [sp, #84]	; 0x54
    5ca0:	e5c0      	b.n	5824 <_svfprintf_r+0x36c>
    5ca2:	f01a 0f20 	tst.w	sl, #32
    5ca6:	9214      	str	r2, [sp, #80]	; 0x50
    5ca8:	d010      	beq.n	5ccc <_svfprintf_r+0x814>
    5caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5cac:	1dda      	adds	r2, r3, #7
    5cae:	2301      	movs	r3, #1
    5cb0:	e7a4      	b.n	5bfc <_svfprintf_r+0x744>
    5cb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cb4:	f04a 0a20 	orr.w	sl, sl, #32
    5cb8:	782a      	ldrb	r2, [r5, #0]
    5cba:	462b      	mov	r3, r5
    5cbc:	910a      	str	r1, [sp, #40]	; 0x28
    5cbe:	e464      	b.n	558a <_svfprintf_r+0xd2>
    5cc0:	f04a 0a10 	orr.w	sl, sl, #16
    5cc4:	9214      	str	r2, [sp, #80]	; 0x50
    5cc6:	f01a 0f20 	tst.w	sl, #32
    5cca:	d1ee      	bne.n	5caa <_svfprintf_r+0x7f2>
    5ccc:	f01a 0f10 	tst.w	sl, #16
    5cd0:	f040 8254 	bne.w	617c <_svfprintf_r+0xcc4>
    5cd4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5cd8:	f000 8250 	beq.w	617c <_svfprintf_r+0xcc4>
    5cdc:	980a      	ldr	r0, [sp, #40]	; 0x28
    5cde:	2301      	movs	r3, #1
    5ce0:	1d01      	adds	r1, r0, #4
    5ce2:	910a      	str	r1, [sp, #40]	; 0x28
    5ce4:	8806      	ldrh	r6, [r0, #0]
    5ce6:	1e32      	subs	r2, r6, #0
    5ce8:	bf18      	it	ne
    5cea:	2201      	movne	r2, #1
    5cec:	4636      	mov	r6, r6
    5cee:	f04f 0700 	mov.w	r7, #0
    5cf2:	e559      	b.n	57a8 <_svfprintf_r+0x2f0>
    5cf4:	f01a 0f20 	tst.w	sl, #32
    5cf8:	9214      	str	r2, [sp, #80]	; 0x50
    5cfa:	f64b 7290 	movw	r2, #49040	; 0xbf90
    5cfe:	f2c0 0200 	movt	r2, #0
    5d02:	9217      	str	r2, [sp, #92]	; 0x5c
    5d04:	f47f ad3d 	bne.w	5782 <_svfprintf_r+0x2ca>
    5d08:	f01a 0f10 	tst.w	sl, #16
    5d0c:	f040 822d 	bne.w	616a <_svfprintf_r+0xcb2>
    5d10:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5d14:	f000 8229 	beq.w	616a <_svfprintf_r+0xcb2>
    5d18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d1a:	1d0a      	adds	r2, r1, #4
    5d1c:	920a      	str	r2, [sp, #40]	; 0x28
    5d1e:	880e      	ldrh	r6, [r1, #0]
    5d20:	4636      	mov	r6, r6
    5d22:	f04f 0700 	mov.w	r7, #0
    5d26:	e535      	b.n	5794 <_svfprintf_r+0x2dc>
    5d28:	9214      	str	r2, [sp, #80]	; 0x50
    5d2a:	2001      	movs	r0, #1
    5d2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d2e:	f04f 0100 	mov.w	r1, #0
    5d32:	900b      	str	r0, [sp, #44]	; 0x2c
    5d34:	900e      	str	r0, [sp, #56]	; 0x38
    5d36:	6813      	ldr	r3, [r2, #0]
    5d38:	3204      	adds	r2, #4
    5d3a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    5d3e:	920a      	str	r2, [sp, #40]	; 0x28
    5d40:	aa2d      	add	r2, sp, #180	; 0xb4
    5d42:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    5d46:	9211      	str	r2, [sp, #68]	; 0x44
    5d48:	e64d      	b.n	59e6 <_svfprintf_r+0x52e>
    5d4a:	f01a 0f20 	tst.w	sl, #32
    5d4e:	9214      	str	r2, [sp, #80]	; 0x50
    5d50:	f47f ae79 	bne.w	5a46 <_svfprintf_r+0x58e>
    5d54:	f01a 0f10 	tst.w	sl, #16
    5d58:	f040 81ed 	bne.w	6136 <_svfprintf_r+0xc7e>
    5d5c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5d60:	f000 81e9 	beq.w	6136 <_svfprintf_r+0xc7e>
    5d64:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d66:	1d01      	adds	r1, r0, #4
    5d68:	910a      	str	r1, [sp, #40]	; 0x28
    5d6a:	f9b0 6000 	ldrsh.w	r6, [r0]
    5d6e:	4636      	mov	r6, r6
    5d70:	ea4f 77e6 	mov.w	r7, r6, asr #31
    5d74:	e670      	b.n	5a58 <_svfprintf_r+0x5a0>
    5d76:	f04a 0a10 	orr.w	sl, sl, #16
    5d7a:	9214      	str	r2, [sp, #80]	; 0x50
    5d7c:	f01a 0320 	ands.w	r3, sl, #32
    5d80:	f47f af39 	bne.w	5bf6 <_svfprintf_r+0x73e>
    5d84:	f01a 0210 	ands.w	r2, sl, #16
    5d88:	f000 825f 	beq.w	624a <_svfprintf_r+0xd92>
    5d8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d8e:	1d10      	adds	r0, r2, #4
    5d90:	900a      	str	r0, [sp, #40]	; 0x28
    5d92:	6816      	ldr	r6, [r2, #0]
    5d94:	1e32      	subs	r2, r6, #0
    5d96:	bf18      	it	ne
    5d98:	2201      	movne	r2, #1
    5d9a:	4636      	mov	r6, r6
    5d9c:	f04f 0700 	mov.w	r7, #0
    5da0:	e502      	b.n	57a8 <_svfprintf_r+0x2f0>
    5da2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5da4:	2b65      	cmp	r3, #101	; 0x65
    5da6:	f77f ac5a 	ble.w	565e <_svfprintf_r+0x1a6>
    5daa:	9810      	ldr	r0, [sp, #64]	; 0x40
    5dac:	2200      	movs	r2, #0
    5dae:	2300      	movs	r3, #0
    5db0:	9919      	ldr	r1, [sp, #100]	; 0x64
    5db2:	f005 fb31 	bl	b418 <__aeabi_dcmpeq>
    5db6:	2800      	cmp	r0, #0
    5db8:	f000 80e1 	beq.w	5f7e <_svfprintf_r+0xac6>
    5dbc:	2301      	movs	r3, #1
    5dbe:	6063      	str	r3, [r4, #4]
    5dc0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5dc2:	f64b 73d0 	movw	r3, #49104	; 0xbfd0
    5dc6:	f2c0 0300 	movt	r3, #0
    5dca:	6023      	str	r3, [r4, #0]
    5dcc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5dce:	3201      	adds	r2, #1
    5dd0:	9238      	str	r2, [sp, #224]	; 0xe0
    5dd2:	3301      	adds	r3, #1
    5dd4:	2a07      	cmp	r2, #7
    5dd6:	9339      	str	r3, [sp, #228]	; 0xe4
    5dd8:	bfd8      	it	le
    5dda:	f104 0308 	addle.w	r3, r4, #8
    5dde:	f300 829f 	bgt.w	6320 <_svfprintf_r+0xe68>
    5de2:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5de4:	9818      	ldr	r0, [sp, #96]	; 0x60
    5de6:	4282      	cmp	r2, r0
    5de8:	db03      	blt.n	5df2 <_svfprintf_r+0x93a>
    5dea:	f01a 0f01 	tst.w	sl, #1
    5dee:	f43f ac7f 	beq.w	56f0 <_svfprintf_r+0x238>
    5df2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5df4:	2201      	movs	r2, #1
    5df6:	605a      	str	r2, [r3, #4]
    5df8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5dfa:	6019      	str	r1, [r3, #0]
    5dfc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5dfe:	3201      	adds	r2, #1
    5e00:	9238      	str	r2, [sp, #224]	; 0xe0
    5e02:	3101      	adds	r1, #1
    5e04:	2a07      	cmp	r2, #7
    5e06:	9139      	str	r1, [sp, #228]	; 0xe4
    5e08:	f300 83eb 	bgt.w	65e2 <_svfprintf_r+0x112a>
    5e0c:	3308      	adds	r3, #8
    5e0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5e10:	1e56      	subs	r6, r2, #1
    5e12:	2e00      	cmp	r6, #0
    5e14:	f77f ac6c 	ble.w	56f0 <_svfprintf_r+0x238>
    5e18:	2e10      	cmp	r6, #16
    5e1a:	4fa0      	ldr	r7, [pc, #640]	; (609c <_svfprintf_r+0xbe4>)
    5e1c:	f340 81e9 	ble.w	61f2 <_svfprintf_r+0xd3a>
    5e20:	2410      	movs	r4, #16
    5e22:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5e26:	e003      	b.n	5e30 <_svfprintf_r+0x978>
    5e28:	3e10      	subs	r6, #16
    5e2a:	2e10      	cmp	r6, #16
    5e2c:	f340 81e1 	ble.w	61f2 <_svfprintf_r+0xd3a>
    5e30:	605c      	str	r4, [r3, #4]
    5e32:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5e34:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5e36:	3201      	adds	r2, #1
    5e38:	601f      	str	r7, [r3, #0]
    5e3a:	3110      	adds	r1, #16
    5e3c:	2a07      	cmp	r2, #7
    5e3e:	9139      	str	r1, [sp, #228]	; 0xe4
    5e40:	f103 0308 	add.w	r3, r3, #8
    5e44:	9238      	str	r2, [sp, #224]	; 0xe0
    5e46:	ddef      	ble.n	5e28 <_svfprintf_r+0x970>
    5e48:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e4a:	4659      	mov	r1, fp
    5e4c:	4642      	mov	r2, r8
    5e4e:	f7ff faa5 	bl	539c <__sprint_r>
    5e52:	464b      	mov	r3, r9
    5e54:	2800      	cmp	r0, #0
    5e56:	d0e7      	beq.n	5e28 <_svfprintf_r+0x970>
    5e58:	e47c      	b.n	5754 <_svfprintf_r+0x29c>
    5e5a:	9916      	ldr	r1, [sp, #88]	; 0x58
    5e5c:	2200      	movs	r2, #0
    5e5e:	920e      	str	r2, [sp, #56]	; 0x38
    5e60:	9111      	str	r1, [sp, #68]	; 0x44
    5e62:	e4d6      	b.n	5812 <_svfprintf_r+0x35a>
    5e64:	990c      	ldr	r1, [sp, #48]	; 0x30
    5e66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5e68:	1a8e      	subs	r6, r1, r2
    5e6a:	2e00      	cmp	r6, #0
    5e6c:	f77f ad48 	ble.w	5900 <_svfprintf_r+0x448>
    5e70:	2e10      	cmp	r6, #16
    5e72:	4f8a      	ldr	r7, [pc, #552]	; (609c <_svfprintf_r+0xbe4>)
    5e74:	bfc8      	it	gt
    5e76:	f04f 0810 	movgt.w	r8, #16
    5e7a:	dc03      	bgt.n	5e84 <_svfprintf_r+0x9cc>
    5e7c:	e01b      	b.n	5eb6 <_svfprintf_r+0x9fe>
    5e7e:	3e10      	subs	r6, #16
    5e80:	2e10      	cmp	r6, #16
    5e82:	dd18      	ble.n	5eb6 <_svfprintf_r+0x9fe>
    5e84:	f8c4 8004 	str.w	r8, [r4, #4]
    5e88:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5e8a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5e8c:	3301      	adds	r3, #1
    5e8e:	6027      	str	r7, [r4, #0]
    5e90:	3210      	adds	r2, #16
    5e92:	2b07      	cmp	r3, #7
    5e94:	9239      	str	r2, [sp, #228]	; 0xe4
    5e96:	f104 0408 	add.w	r4, r4, #8
    5e9a:	9338      	str	r3, [sp, #224]	; 0xe0
    5e9c:	ddef      	ble.n	5e7e <_svfprintf_r+0x9c6>
    5e9e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ea0:	4659      	mov	r1, fp
    5ea2:	aa37      	add	r2, sp, #220	; 0xdc
    5ea4:	464c      	mov	r4, r9
    5ea6:	f7ff fa79 	bl	539c <__sprint_r>
    5eaa:	2800      	cmp	r0, #0
    5eac:	f47f ac52 	bne.w	5754 <_svfprintf_r+0x29c>
    5eb0:	3e10      	subs	r6, #16
    5eb2:	2e10      	cmp	r6, #16
    5eb4:	dce6      	bgt.n	5e84 <_svfprintf_r+0x9cc>
    5eb6:	6066      	str	r6, [r4, #4]
    5eb8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5eba:	6027      	str	r7, [r4, #0]
    5ebc:	1c5a      	adds	r2, r3, #1
    5ebe:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5ec0:	9238      	str	r2, [sp, #224]	; 0xe0
    5ec2:	199b      	adds	r3, r3, r6
    5ec4:	2a07      	cmp	r2, #7
    5ec6:	9339      	str	r3, [sp, #228]	; 0xe4
    5ec8:	f300 8188 	bgt.w	61dc <_svfprintf_r+0xd24>
    5ecc:	3408      	adds	r4, #8
    5ece:	e517      	b.n	5900 <_svfprintf_r+0x448>
    5ed0:	605e      	str	r6, [r3, #4]
    5ed2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5ed4:	601f      	str	r7, [r3, #0]
    5ed6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5ed8:	3201      	adds	r2, #1
    5eda:	9238      	str	r2, [sp, #224]	; 0xe0
    5edc:	18f3      	adds	r3, r6, r3
    5ede:	2a07      	cmp	r2, #7
    5ee0:	9339      	str	r3, [sp, #228]	; 0xe4
    5ee2:	f77f ad60 	ble.w	59a6 <_svfprintf_r+0x4ee>
    5ee6:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ee8:	4659      	mov	r1, fp
    5eea:	aa37      	add	r2, sp, #220	; 0xdc
    5eec:	f7ff fa56 	bl	539c <__sprint_r>
    5ef0:	2800      	cmp	r0, #0
    5ef2:	f43f ad57 	beq.w	59a4 <_svfprintf_r+0x4ec>
    5ef6:	e42d      	b.n	5754 <_svfprintf_r+0x29c>
    5ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
    5efa:	4659      	mov	r1, fp
    5efc:	aa37      	add	r2, sp, #220	; 0xdc
    5efe:	f7ff fa4d 	bl	539c <__sprint_r>
    5f02:	2800      	cmp	r0, #0
    5f04:	f43f ad5a 	beq.w	59bc <_svfprintf_r+0x504>
    5f08:	e424      	b.n	5754 <_svfprintf_r+0x29c>
    5f0a:	f01a 0f01 	tst.w	sl, #1
    5f0e:	f47f abaa 	bne.w	5666 <_svfprintf_r+0x1ae>
    5f12:	2301      	movs	r3, #1
    5f14:	6063      	str	r3, [r4, #4]
    5f16:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f18:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f1a:	3301      	adds	r3, #1
    5f1c:	9911      	ldr	r1, [sp, #68]	; 0x44
    5f1e:	3201      	adds	r2, #1
    5f20:	2b07      	cmp	r3, #7
    5f22:	9239      	str	r2, [sp, #228]	; 0xe4
    5f24:	6021      	str	r1, [r4, #0]
    5f26:	9338      	str	r3, [sp, #224]	; 0xe0
    5f28:	f77f abd1 	ble.w	56ce <_svfprintf_r+0x216>
    5f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f2e:	4659      	mov	r1, fp
    5f30:	aa37      	add	r2, sp, #220	; 0xdc
    5f32:	f7ff fa33 	bl	539c <__sprint_r>
    5f36:	2800      	cmp	r0, #0
    5f38:	f47f ac0c 	bne.w	5754 <_svfprintf_r+0x29c>
    5f3c:	464c      	mov	r4, r9
    5f3e:	f7ff bbc7 	b.w	56d0 <_svfprintf_r+0x218>
    5f42:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f44:	4659      	mov	r1, fp
    5f46:	aa37      	add	r2, sp, #220	; 0xdc
    5f48:	f7ff fa28 	bl	539c <__sprint_r>
    5f4c:	2800      	cmp	r0, #0
    5f4e:	f47f ac01 	bne.w	5754 <_svfprintf_r+0x29c>
    5f52:	464c      	mov	r4, r9
    5f54:	e508      	b.n	5968 <_svfprintf_r+0x4b0>
    5f56:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f58:	4659      	mov	r1, fp
    5f5a:	aa37      	add	r2, sp, #220	; 0xdc
    5f5c:	f7ff fa1e 	bl	539c <__sprint_r>
    5f60:	2800      	cmp	r0, #0
    5f62:	f47f abf7 	bne.w	5754 <_svfprintf_r+0x29c>
    5f66:	464c      	mov	r4, r9
    5f68:	e4b6      	b.n	58d8 <_svfprintf_r+0x420>
    5f6a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f6c:	4659      	mov	r1, fp
    5f6e:	aa37      	add	r2, sp, #220	; 0xdc
    5f70:	f7ff fa14 	bl	539c <__sprint_r>
    5f74:	2800      	cmp	r0, #0
    5f76:	f47f abed 	bne.w	5754 <_svfprintf_r+0x29c>
    5f7a:	464c      	mov	r4, r9
    5f7c:	e4bc      	b.n	58f8 <_svfprintf_r+0x440>
    5f7e:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5f80:	2b00      	cmp	r3, #0
    5f82:	f340 81d9 	ble.w	6338 <_svfprintf_r+0xe80>
    5f86:	9918      	ldr	r1, [sp, #96]	; 0x60
    5f88:	428b      	cmp	r3, r1
    5f8a:	f2c0 816f 	blt.w	626c <_svfprintf_r+0xdb4>
    5f8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5f90:	6061      	str	r1, [r4, #4]
    5f92:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f94:	6022      	str	r2, [r4, #0]
    5f96:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f98:	3301      	adds	r3, #1
    5f9a:	9338      	str	r3, [sp, #224]	; 0xe0
    5f9c:	1852      	adds	r2, r2, r1
    5f9e:	2b07      	cmp	r3, #7
    5fa0:	9239      	str	r2, [sp, #228]	; 0xe4
    5fa2:	bfd8      	it	le
    5fa4:	f104 0308 	addle.w	r3, r4, #8
    5fa8:	f300 83ba 	bgt.w	6720 <_svfprintf_r+0x1268>
    5fac:	9c42      	ldr	r4, [sp, #264]	; 0x108
    5fae:	9818      	ldr	r0, [sp, #96]	; 0x60
    5fb0:	1a24      	subs	r4, r4, r0
    5fb2:	2c00      	cmp	r4, #0
    5fb4:	f340 819b 	ble.w	62ee <_svfprintf_r+0xe36>
    5fb8:	2c10      	cmp	r4, #16
    5fba:	4f38      	ldr	r7, [pc, #224]	; (609c <_svfprintf_r+0xbe4>)
    5fbc:	f340 818b 	ble.w	62d6 <_svfprintf_r+0xe1e>
    5fc0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    5fc4:	2610      	movs	r6, #16
    5fc6:	46aa      	mov	sl, r5
    5fc8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5fcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5fce:	e003      	b.n	5fd8 <_svfprintf_r+0xb20>
    5fd0:	3c10      	subs	r4, #16
    5fd2:	2c10      	cmp	r4, #16
    5fd4:	f340 817c 	ble.w	62d0 <_svfprintf_r+0xe18>
    5fd8:	605e      	str	r6, [r3, #4]
    5fda:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5fdc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5fde:	3201      	adds	r2, #1
    5fe0:	601f      	str	r7, [r3, #0]
    5fe2:	3110      	adds	r1, #16
    5fe4:	2a07      	cmp	r2, #7
    5fe6:	9139      	str	r1, [sp, #228]	; 0xe4
    5fe8:	f103 0308 	add.w	r3, r3, #8
    5fec:	9238      	str	r2, [sp, #224]	; 0xe0
    5fee:	ddef      	ble.n	5fd0 <_svfprintf_r+0xb18>
    5ff0:	4628      	mov	r0, r5
    5ff2:	4659      	mov	r1, fp
    5ff4:	4642      	mov	r2, r8
    5ff6:	f7ff f9d1 	bl	539c <__sprint_r>
    5ffa:	464b      	mov	r3, r9
    5ffc:	2800      	cmp	r0, #0
    5ffe:	d0e7      	beq.n	5fd0 <_svfprintf_r+0xb18>
    6000:	f7ff bba8 	b.w	5754 <_svfprintf_r+0x29c>
    6004:	9816      	ldr	r0, [sp, #88]	; 0x58
    6006:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    600a:	4603      	mov	r3, r0
    600c:	9011      	str	r0, [sp, #68]	; 0x44
    600e:	0931      	lsrs	r1, r6, #4
    6010:	f006 020f 	and.w	r2, r6, #15
    6014:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    6018:	0938      	lsrs	r0, r7, #4
    601a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    601e:	460e      	mov	r6, r1
    6020:	4607      	mov	r7, r0
    6022:	ea56 0107 	orrs.w	r1, r6, r7
    6026:	f803 2d01 	strb.w	r2, [r3, #-1]!
    602a:	d1f0      	bne.n	600e <_svfprintf_r+0xb56>
    602c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    602e:	9311      	str	r3, [sp, #68]	; 0x44
    6030:	1ad2      	subs	r2, r2, r3
    6032:	920e      	str	r2, [sp, #56]	; 0x38
    6034:	f7ff bbed 	b.w	5812 <_svfprintf_r+0x35a>
    6038:	2300      	movs	r3, #0
    603a:	2209      	movs	r2, #9
    603c:	42b2      	cmp	r2, r6
    603e:	eb73 0007 	sbcs.w	r0, r3, r7
    6042:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6044:	bf3e      	ittt	cc
    6046:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    604a:	46a0      	movcc	r8, r4
    604c:	461c      	movcc	r4, r3
    604e:	d21a      	bcs.n	6086 <_svfprintf_r+0xbce>
    6050:	4630      	mov	r0, r6
    6052:	4639      	mov	r1, r7
    6054:	220a      	movs	r2, #10
    6056:	2300      	movs	r3, #0
    6058:	f005 fa38 	bl	b4cc <__aeabi_uldivmod>
    605c:	4630      	mov	r0, r6
    605e:	4639      	mov	r1, r7
    6060:	2300      	movs	r3, #0
    6062:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    6066:	220a      	movs	r2, #10
    6068:	f804 cd01 	strb.w	ip, [r4, #-1]!
    606c:	f005 fa2e 	bl	b4cc <__aeabi_uldivmod>
    6070:	4606      	mov	r6, r0
    6072:	460f      	mov	r7, r1
    6074:	2009      	movs	r0, #9
    6076:	2100      	movs	r1, #0
    6078:	42b0      	cmp	r0, r6
    607a:	41b9      	sbcs	r1, r7
    607c:	d3e8      	bcc.n	6050 <_svfprintf_r+0xb98>
    607e:	4623      	mov	r3, r4
    6080:	4644      	mov	r4, r8
    6082:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    6086:	1e5a      	subs	r2, r3, #1
    6088:	3630      	adds	r6, #48	; 0x30
    608a:	9211      	str	r2, [sp, #68]	; 0x44
    608c:	f803 6c01 	strb.w	r6, [r3, #-1]
    6090:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6092:	1a9b      	subs	r3, r3, r2
    6094:	930e      	str	r3, [sp, #56]	; 0x38
    6096:	f7ff bbbc 	b.w	5812 <_svfprintf_r+0x35a>
    609a:	bf00      	nop
    609c:	0000bf80 	.word	0x0000bf80
    60a0:	9809      	ldr	r0, [sp, #36]	; 0x24
    60a2:	4659      	mov	r1, fp
    60a4:	aa37      	add	r2, sp, #220	; 0xdc
    60a6:	f7ff f979 	bl	539c <__sprint_r>
    60aa:	2800      	cmp	r0, #0
    60ac:	f47f ab52 	bne.w	5754 <_svfprintf_r+0x29c>
    60b0:	464c      	mov	r4, r9
    60b2:	f7ff bbff 	b.w	58b4 <_svfprintf_r+0x3fc>
    60b6:	9818      	ldr	r0, [sp, #96]	; 0x60
    60b8:	1e46      	subs	r6, r0, #1
    60ba:	2e00      	cmp	r6, #0
    60bc:	f77f ab08 	ble.w	56d0 <_svfprintf_r+0x218>
    60c0:	2e10      	cmp	r6, #16
    60c2:	4f9c      	ldr	r7, [pc, #624]	; (6334 <_svfprintf_r+0xe7c>)
    60c4:	bfc8      	it	gt
    60c6:	f04f 0810 	movgt.w	r8, #16
    60ca:	dc03      	bgt.n	60d4 <_svfprintf_r+0xc1c>
    60cc:	e01b      	b.n	6106 <_svfprintf_r+0xc4e>
    60ce:	3e10      	subs	r6, #16
    60d0:	2e10      	cmp	r6, #16
    60d2:	dd18      	ble.n	6106 <_svfprintf_r+0xc4e>
    60d4:	f8c4 8004 	str.w	r8, [r4, #4]
    60d8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    60da:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    60dc:	3301      	adds	r3, #1
    60de:	6027      	str	r7, [r4, #0]
    60e0:	3210      	adds	r2, #16
    60e2:	2b07      	cmp	r3, #7
    60e4:	9239      	str	r2, [sp, #228]	; 0xe4
    60e6:	f104 0408 	add.w	r4, r4, #8
    60ea:	9338      	str	r3, [sp, #224]	; 0xe0
    60ec:	ddef      	ble.n	60ce <_svfprintf_r+0xc16>
    60ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    60f0:	4659      	mov	r1, fp
    60f2:	aa37      	add	r2, sp, #220	; 0xdc
    60f4:	464c      	mov	r4, r9
    60f6:	f7ff f951 	bl	539c <__sprint_r>
    60fa:	2800      	cmp	r0, #0
    60fc:	f47f ab2a 	bne.w	5754 <_svfprintf_r+0x29c>
    6100:	3e10      	subs	r6, #16
    6102:	2e10      	cmp	r6, #16
    6104:	dce6      	bgt.n	60d4 <_svfprintf_r+0xc1c>
    6106:	6066      	str	r6, [r4, #4]
    6108:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    610a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    610c:	3301      	adds	r3, #1
    610e:	6027      	str	r7, [r4, #0]
    6110:	1992      	adds	r2, r2, r6
    6112:	2b07      	cmp	r3, #7
    6114:	9239      	str	r2, [sp, #228]	; 0xe4
    6116:	9338      	str	r3, [sp, #224]	; 0xe0
    6118:	f77f aad9 	ble.w	56ce <_svfprintf_r+0x216>
    611c:	e706      	b.n	5f2c <_svfprintf_r+0xa74>
    611e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6120:	2130      	movs	r1, #48	; 0x30
    6122:	f04a 0a02 	orr.w	sl, sl, #2
    6126:	2201      	movs	r2, #1
    6128:	2302      	movs	r3, #2
    612a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    612e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    6132:	f7ff bb39 	b.w	57a8 <_svfprintf_r+0x2f0>
    6136:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6138:	1d13      	adds	r3, r2, #4
    613a:	6816      	ldr	r6, [r2, #0]
    613c:	930a      	str	r3, [sp, #40]	; 0x28
    613e:	4636      	mov	r6, r6
    6140:	ea4f 77e6 	mov.w	r7, r6, asr #31
    6144:	2e00      	cmp	r6, #0
    6146:	f177 0000 	sbcs.w	r0, r7, #0
    614a:	f6bf ac8a 	bge.w	5a62 <_svfprintf_r+0x5aa>
    614e:	4276      	negs	r6, r6
    6150:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    6154:	232d      	movs	r3, #45	; 0x2d
    6156:	ea56 0207 	orrs.w	r2, r6, r7
    615a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    615e:	bf0c      	ite	eq
    6160:	2200      	moveq	r2, #0
    6162:	2201      	movne	r2, #1
    6164:	2301      	movs	r3, #1
    6166:	f7ff bb23 	b.w	57b0 <_svfprintf_r+0x2f8>
    616a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    616c:	1d18      	adds	r0, r3, #4
    616e:	681e      	ldr	r6, [r3, #0]
    6170:	900a      	str	r0, [sp, #40]	; 0x28
    6172:	4636      	mov	r6, r6
    6174:	f04f 0700 	mov.w	r7, #0
    6178:	f7ff bb0c 	b.w	5794 <_svfprintf_r+0x2dc>
    617c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    617e:	1d13      	adds	r3, r2, #4
    6180:	6816      	ldr	r6, [r2, #0]
    6182:	930a      	str	r3, [sp, #40]	; 0x28
    6184:	2301      	movs	r3, #1
    6186:	1e32      	subs	r2, r6, #0
    6188:	bf18      	it	ne
    618a:	2201      	movne	r2, #1
    618c:	4636      	mov	r6, r6
    618e:	f04f 0700 	mov.w	r7, #0
    6192:	f7ff bb09 	b.w	57a8 <_svfprintf_r+0x2f0>
    6196:	9809      	ldr	r0, [sp, #36]	; 0x24
    6198:	4659      	mov	r1, fp
    619a:	aa37      	add	r2, sp, #220	; 0xdc
    619c:	f7ff f8fe 	bl	539c <__sprint_r>
    61a0:	2800      	cmp	r0, #0
    61a2:	f47f aad7 	bne.w	5754 <_svfprintf_r+0x29c>
    61a6:	464c      	mov	r4, r9
    61a8:	f7ff ba79 	b.w	569e <_svfprintf_r+0x1e6>
    61ac:	9809      	ldr	r0, [sp, #36]	; 0x24
    61ae:	4659      	mov	r1, fp
    61b0:	aa37      	add	r2, sp, #220	; 0xdc
    61b2:	f7ff f8f3 	bl	539c <__sprint_r>
    61b6:	2800      	cmp	r0, #0
    61b8:	f47f aacc 	bne.w	5754 <_svfprintf_r+0x29c>
    61bc:	464c      	mov	r4, r9
    61be:	f7ff ba60 	b.w	5682 <_svfprintf_r+0x1ca>
    61c2:	2830      	cmp	r0, #48	; 0x30
    61c4:	f000 8296 	beq.w	66f4 <_svfprintf_r+0x123c>
    61c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    61ca:	2330      	movs	r3, #48	; 0x30
    61cc:	f802 3d01 	strb.w	r3, [r2, #-1]!
    61d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    61d2:	9211      	str	r2, [sp, #68]	; 0x44
    61d4:	1a9b      	subs	r3, r3, r2
    61d6:	930e      	str	r3, [sp, #56]	; 0x38
    61d8:	f7ff bb1b 	b.w	5812 <_svfprintf_r+0x35a>
    61dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    61de:	4659      	mov	r1, fp
    61e0:	aa37      	add	r2, sp, #220	; 0xdc
    61e2:	f7ff f8db 	bl	539c <__sprint_r>
    61e6:	2800      	cmp	r0, #0
    61e8:	f47f aab4 	bne.w	5754 <_svfprintf_r+0x29c>
    61ec:	464c      	mov	r4, r9
    61ee:	f7ff bb87 	b.w	5900 <_svfprintf_r+0x448>
    61f2:	605e      	str	r6, [r3, #4]
    61f4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    61f6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    61f8:	3201      	adds	r2, #1
    61fa:	601f      	str	r7, [r3, #0]
    61fc:	1989      	adds	r1, r1, r6
    61fe:	2a07      	cmp	r2, #7
    6200:	9139      	str	r1, [sp, #228]	; 0xe4
    6202:	9238      	str	r2, [sp, #224]	; 0xe0
    6204:	f73f abc1 	bgt.w	598a <_svfprintf_r+0x4d2>
    6208:	3308      	adds	r3, #8
    620a:	f7ff ba71 	b.w	56f0 <_svfprintf_r+0x238>
    620e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6210:	462b      	mov	r3, r5
    6212:	782a      	ldrb	r2, [r5, #0]
    6214:	910a      	str	r1, [sp, #40]	; 0x28
    6216:	f7ff b9b8 	b.w	558a <_svfprintf_r+0xd2>
    621a:	f01a 0f10 	tst.w	sl, #16
    621e:	f000 81cd 	beq.w	65bc <_svfprintf_r+0x1104>
    6222:	980a      	ldr	r0, [sp, #40]	; 0x28
    6224:	990d      	ldr	r1, [sp, #52]	; 0x34
    6226:	f100 0a04 	add.w	sl, r0, #4
    622a:	6803      	ldr	r3, [r0, #0]
    622c:	6019      	str	r1, [r3, #0]
    622e:	f7ff b96d 	b.w	550c <_svfprintf_r+0x54>
    6232:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6234:	1dd3      	adds	r3, r2, #7
    6236:	f023 0307 	bic.w	r3, r3, #7
    623a:	f103 0008 	add.w	r0, r3, #8
    623e:	900a      	str	r0, [sp, #40]	; 0x28
    6240:	685e      	ldr	r6, [r3, #4]
    6242:	681f      	ldr	r7, [r3, #0]
    6244:	9619      	str	r6, [sp, #100]	; 0x64
    6246:	9710      	str	r7, [sp, #64]	; 0x40
    6248:	e43f      	b.n	5aca <_svfprintf_r+0x612>
    624a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    624e:	f000 81a9 	beq.w	65a4 <_svfprintf_r+0x10ec>
    6252:	990a      	ldr	r1, [sp, #40]	; 0x28
    6254:	4613      	mov	r3, r2
    6256:	1d0a      	adds	r2, r1, #4
    6258:	920a      	str	r2, [sp, #40]	; 0x28
    625a:	880e      	ldrh	r6, [r1, #0]
    625c:	1e32      	subs	r2, r6, #0
    625e:	bf18      	it	ne
    6260:	2201      	movne	r2, #1
    6262:	4636      	mov	r6, r6
    6264:	f04f 0700 	mov.w	r7, #0
    6268:	f7ff ba9e 	b.w	57a8 <_svfprintf_r+0x2f0>
    626c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    626e:	6063      	str	r3, [r4, #4]
    6270:	9938      	ldr	r1, [sp, #224]	; 0xe0
    6272:	6022      	str	r2, [r4, #0]
    6274:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6276:	3101      	adds	r1, #1
    6278:	9138      	str	r1, [sp, #224]	; 0xe0
    627a:	18d3      	adds	r3, r2, r3
    627c:	2907      	cmp	r1, #7
    627e:	9339      	str	r3, [sp, #228]	; 0xe4
    6280:	f300 8262 	bgt.w	6748 <_svfprintf_r+0x1290>
    6284:	3408      	adds	r4, #8
    6286:	2301      	movs	r3, #1
    6288:	9e42      	ldr	r6, [sp, #264]	; 0x108
    628a:	6063      	str	r3, [r4, #4]
    628c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    628e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6290:	3301      	adds	r3, #1
    6292:	981b      	ldr	r0, [sp, #108]	; 0x6c
    6294:	3201      	adds	r2, #1
    6296:	2b07      	cmp	r3, #7
    6298:	9338      	str	r3, [sp, #224]	; 0xe0
    629a:	bfd8      	it	le
    629c:	f104 0308 	addle.w	r3, r4, #8
    62a0:	6020      	str	r0, [r4, #0]
    62a2:	9239      	str	r2, [sp, #228]	; 0xe4
    62a4:	f300 8246 	bgt.w	6734 <_svfprintf_r+0x127c>
    62a8:	9a42      	ldr	r2, [sp, #264]	; 0x108
    62aa:	9911      	ldr	r1, [sp, #68]	; 0x44
    62ac:	9818      	ldr	r0, [sp, #96]	; 0x60
    62ae:	198e      	adds	r6, r1, r6
    62b0:	601e      	str	r6, [r3, #0]
    62b2:	1a81      	subs	r1, r0, r2
    62b4:	6059      	str	r1, [r3, #4]
    62b6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    62b8:	1a8a      	subs	r2, r1, r2
    62ba:	9938      	ldr	r1, [sp, #224]	; 0xe0
    62bc:	1812      	adds	r2, r2, r0
    62be:	9239      	str	r2, [sp, #228]	; 0xe4
    62c0:	3101      	adds	r1, #1
    62c2:	9138      	str	r1, [sp, #224]	; 0xe0
    62c4:	2907      	cmp	r1, #7
    62c6:	f73f ab60 	bgt.w	598a <_svfprintf_r+0x4d2>
    62ca:	3308      	adds	r3, #8
    62cc:	f7ff ba10 	b.w	56f0 <_svfprintf_r+0x238>
    62d0:	4655      	mov	r5, sl
    62d2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    62d6:	605c      	str	r4, [r3, #4]
    62d8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    62da:	9939      	ldr	r1, [sp, #228]	; 0xe4
    62dc:	3201      	adds	r2, #1
    62de:	601f      	str	r7, [r3, #0]
    62e0:	1909      	adds	r1, r1, r4
    62e2:	2a07      	cmp	r2, #7
    62e4:	9139      	str	r1, [sp, #228]	; 0xe4
    62e6:	9238      	str	r2, [sp, #224]	; 0xe0
    62e8:	f300 827f 	bgt.w	67ea <_svfprintf_r+0x1332>
    62ec:	3308      	adds	r3, #8
    62ee:	f01a 0f01 	tst.w	sl, #1
    62f2:	f43f a9fd 	beq.w	56f0 <_svfprintf_r+0x238>
    62f6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    62f8:	2201      	movs	r2, #1
    62fa:	605a      	str	r2, [r3, #4]
    62fc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    62fe:	6019      	str	r1, [r3, #0]
    6300:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6302:	3201      	adds	r2, #1
    6304:	9238      	str	r2, [sp, #224]	; 0xe0
    6306:	3101      	adds	r1, #1
    6308:	2a07      	cmp	r2, #7
    630a:	9139      	str	r1, [sp, #228]	; 0xe4
    630c:	f73f ab3d 	bgt.w	598a <_svfprintf_r+0x4d2>
    6310:	3308      	adds	r3, #8
    6312:	f7ff b9ed 	b.w	56f0 <_svfprintf_r+0x238>
    6316:	232d      	movs	r3, #45	; 0x2d
    6318:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    631c:	f7ff bbe8 	b.w	5af0 <_svfprintf_r+0x638>
    6320:	9809      	ldr	r0, [sp, #36]	; 0x24
    6322:	4659      	mov	r1, fp
    6324:	aa37      	add	r2, sp, #220	; 0xdc
    6326:	f7ff f839 	bl	539c <__sprint_r>
    632a:	2800      	cmp	r0, #0
    632c:	f47f aa12 	bne.w	5754 <_svfprintf_r+0x29c>
    6330:	464b      	mov	r3, r9
    6332:	e556      	b.n	5de2 <_svfprintf_r+0x92a>
    6334:	0000bf80 	.word	0x0000bf80
    6338:	2301      	movs	r3, #1
    633a:	6063      	str	r3, [r4, #4]
    633c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    633e:	f64b 73d0 	movw	r3, #49104	; 0xbfd0
    6342:	f2c0 0300 	movt	r3, #0
    6346:	6023      	str	r3, [r4, #0]
    6348:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    634a:	3201      	adds	r2, #1
    634c:	9238      	str	r2, [sp, #224]	; 0xe0
    634e:	3301      	adds	r3, #1
    6350:	2a07      	cmp	r2, #7
    6352:	9339      	str	r3, [sp, #228]	; 0xe4
    6354:	bfd8      	it	le
    6356:	f104 0308 	addle.w	r3, r4, #8
    635a:	f300 8173 	bgt.w	6644 <_svfprintf_r+0x118c>
    635e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6360:	b92a      	cbnz	r2, 636e <_svfprintf_r+0xeb6>
    6362:	9818      	ldr	r0, [sp, #96]	; 0x60
    6364:	b918      	cbnz	r0, 636e <_svfprintf_r+0xeb6>
    6366:	f01a 0f01 	tst.w	sl, #1
    636a:	f43f a9c1 	beq.w	56f0 <_svfprintf_r+0x238>
    636e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6370:	2201      	movs	r2, #1
    6372:	605a      	str	r2, [r3, #4]
    6374:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6376:	6019      	str	r1, [r3, #0]
    6378:	9939      	ldr	r1, [sp, #228]	; 0xe4
    637a:	3201      	adds	r2, #1
    637c:	9238      	str	r2, [sp, #224]	; 0xe0
    637e:	3101      	adds	r1, #1
    6380:	2a07      	cmp	r2, #7
    6382:	9139      	str	r1, [sp, #228]	; 0xe4
    6384:	f300 8168 	bgt.w	6658 <_svfprintf_r+0x11a0>
    6388:	3308      	adds	r3, #8
    638a:	9c42      	ldr	r4, [sp, #264]	; 0x108
    638c:	4264      	negs	r4, r4
    638e:	2c00      	cmp	r4, #0
    6390:	f340 8187 	ble.w	66a2 <_svfprintf_r+0x11ea>
    6394:	2c10      	cmp	r4, #16
    6396:	4f9e      	ldr	r7, [pc, #632]	; (6610 <_svfprintf_r+0x1158>)
    6398:	f340 81a0 	ble.w	66dc <_svfprintf_r+0x1224>
    639c:	2610      	movs	r6, #16
    639e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    63a2:	e003      	b.n	63ac <_svfprintf_r+0xef4>
    63a4:	3c10      	subs	r4, #16
    63a6:	2c10      	cmp	r4, #16
    63a8:	f340 8198 	ble.w	66dc <_svfprintf_r+0x1224>
    63ac:	605e      	str	r6, [r3, #4]
    63ae:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    63b0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    63b2:	3201      	adds	r2, #1
    63b4:	601f      	str	r7, [r3, #0]
    63b6:	3110      	adds	r1, #16
    63b8:	2a07      	cmp	r2, #7
    63ba:	9139      	str	r1, [sp, #228]	; 0xe4
    63bc:	f103 0308 	add.w	r3, r3, #8
    63c0:	9238      	str	r2, [sp, #224]	; 0xe0
    63c2:	ddef      	ble.n	63a4 <_svfprintf_r+0xeec>
    63c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    63c6:	4659      	mov	r1, fp
    63c8:	4642      	mov	r2, r8
    63ca:	f7fe ffe7 	bl	539c <__sprint_r>
    63ce:	464b      	mov	r3, r9
    63d0:	2800      	cmp	r0, #0
    63d2:	d0e7      	beq.n	63a4 <_svfprintf_r+0xeec>
    63d4:	f7ff b9be 	b.w	5754 <_svfprintf_r+0x29c>
    63d8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    63da:	465e      	mov	r6, fp
    63dc:	2b00      	cmp	r3, #0
    63de:	f43f a9ba 	beq.w	5756 <_svfprintf_r+0x29e>
    63e2:	9809      	ldr	r0, [sp, #36]	; 0x24
    63e4:	4659      	mov	r1, fp
    63e6:	aa37      	add	r2, sp, #220	; 0xdc
    63e8:	f7fe ffd8 	bl	539c <__sprint_r>
    63ec:	f7ff b9b3 	b.w	5756 <_svfprintf_r+0x29e>
    63f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    63f2:	f04a 0a20 	orr.w	sl, sl, #32
    63f6:	786a      	ldrb	r2, [r5, #1]
    63f8:	1c6b      	adds	r3, r5, #1
    63fa:	910a      	str	r1, [sp, #40]	; 0x28
    63fc:	f7ff b8c5 	b.w	558a <_svfprintf_r+0xd2>
    6400:	4638      	mov	r0, r7
    6402:	4631      	mov	r1, r6
    6404:	9308      	str	r3, [sp, #32]
    6406:	f004 fc2f 	bl	ac68 <__isnand>
    640a:	9b08      	ldr	r3, [sp, #32]
    640c:	2800      	cmp	r0, #0
    640e:	f040 8101 	bne.w	6614 <_svfprintf_r+0x115c>
    6412:	f1b8 3fff 	cmp.w	r8, #4294967295
    6416:	bf08      	it	eq
    6418:	f108 0807 	addeq.w	r8, r8, #7
    641c:	d00e      	beq.n	643c <_svfprintf_r+0xf84>
    641e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6420:	2a67      	cmp	r2, #103	; 0x67
    6422:	bf14      	ite	ne
    6424:	2300      	movne	r3, #0
    6426:	2301      	moveq	r3, #1
    6428:	2a47      	cmp	r2, #71	; 0x47
    642a:	bf08      	it	eq
    642c:	f043 0301 	orreq.w	r3, r3, #1
    6430:	b123      	cbz	r3, 643c <_svfprintf_r+0xf84>
    6432:	f1b8 0f00 	cmp.w	r8, #0
    6436:	bf08      	it	eq
    6438:	f04f 0801 	moveq.w	r8, #1
    643c:	4633      	mov	r3, r6
    643e:	463a      	mov	r2, r7
    6440:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    6444:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    6448:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    644a:	2b00      	cmp	r3, #0
    644c:	f2c0 820a 	blt.w	6864 <_svfprintf_r+0x13ac>
    6450:	2300      	movs	r3, #0
    6452:	9315      	str	r3, [sp, #84]	; 0x54
    6454:	9914      	ldr	r1, [sp, #80]	; 0x50
    6456:	2966      	cmp	r1, #102	; 0x66
    6458:	bf14      	ite	ne
    645a:	2300      	movne	r3, #0
    645c:	2301      	moveq	r3, #1
    645e:	2946      	cmp	r1, #70	; 0x46
    6460:	bf08      	it	eq
    6462:	f043 0301 	orreq.w	r3, r3, #1
    6466:	9312      	str	r3, [sp, #72]	; 0x48
    6468:	2b00      	cmp	r3, #0
    646a:	f000 818a 	beq.w	6782 <_svfprintf_r+0x12ca>
    646e:	2303      	movs	r3, #3
    6470:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6474:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6476:	970e      	str	r7, [sp, #56]	; 0x38
    6478:	960f      	str	r6, [sp, #60]	; 0x3c
    647a:	9300      	str	r3, [sp, #0]
    647c:	9809      	ldr	r0, [sp, #36]	; 0x24
    647e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    6482:	9101      	str	r1, [sp, #4]
    6484:	a942      	add	r1, sp, #264	; 0x108
    6486:	9102      	str	r1, [sp, #8]
    6488:	a941      	add	r1, sp, #260	; 0x104
    648a:	9103      	str	r1, [sp, #12]
    648c:	a940      	add	r1, sp, #256	; 0x100
    648e:	9104      	str	r1, [sp, #16]
    6490:	f002 f80a 	bl	84a8 <_dtoa_r>
    6494:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6496:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    649a:	bf18      	it	ne
    649c:	2301      	movne	r3, #1
    649e:	2a47      	cmp	r2, #71	; 0x47
    64a0:	bf0c      	ite	eq
    64a2:	2300      	moveq	r3, #0
    64a4:	f003 0301 	andne.w	r3, r3, #1
    64a8:	9011      	str	r0, [sp, #68]	; 0x44
    64aa:	b92b      	cbnz	r3, 64b8 <_svfprintf_r+0x1000>
    64ac:	f01a 0f01 	tst.w	sl, #1
    64b0:	bf08      	it	eq
    64b2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    64b6:	d01a      	beq.n	64ee <_svfprintf_r+0x1036>
    64b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    64ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
    64bc:	9912      	ldr	r1, [sp, #72]	; 0x48
    64be:	eb03 0c00 	add.w	ip, r3, r0
    64c2:	b129      	cbz	r1, 64d0 <_svfprintf_r+0x1018>
    64c4:	781b      	ldrb	r3, [r3, #0]
    64c6:	2b30      	cmp	r3, #48	; 0x30
    64c8:	f000 80d0 	beq.w	666c <_svfprintf_r+0x11b4>
    64cc:	9b42      	ldr	r3, [sp, #264]	; 0x108
    64ce:	449c      	add	ip, r3
    64d0:	4638      	mov	r0, r7
    64d2:	2200      	movs	r2, #0
    64d4:	2300      	movs	r3, #0
    64d6:	4631      	mov	r1, r6
    64d8:	f8cd c020 	str.w	ip, [sp, #32]
    64dc:	f004 ff9c 	bl	b418 <__aeabi_dcmpeq>
    64e0:	f8dd c020 	ldr.w	ip, [sp, #32]
    64e4:	2800      	cmp	r0, #0
    64e6:	f000 8173 	beq.w	67d0 <_svfprintf_r+0x1318>
    64ea:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    64ee:	9814      	ldr	r0, [sp, #80]	; 0x50
    64f0:	9911      	ldr	r1, [sp, #68]	; 0x44
    64f2:	2867      	cmp	r0, #103	; 0x67
    64f4:	bf14      	ite	ne
    64f6:	2300      	movne	r3, #0
    64f8:	2301      	moveq	r3, #1
    64fa:	2847      	cmp	r0, #71	; 0x47
    64fc:	bf08      	it	eq
    64fe:	f043 0301 	orreq.w	r3, r3, #1
    6502:	ebc1 010c 	rsb	r1, r1, ip
    6506:	9118      	str	r1, [sp, #96]	; 0x60
    6508:	2b00      	cmp	r3, #0
    650a:	f000 814a 	beq.w	67a2 <_svfprintf_r+0x12ea>
    650e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6510:	f112 0f03 	cmn.w	r2, #3
    6514:	920e      	str	r2, [sp, #56]	; 0x38
    6516:	db02      	blt.n	651e <_svfprintf_r+0x1066>
    6518:	4590      	cmp	r8, r2
    651a:	f280 814b 	bge.w	67b4 <_svfprintf_r+0x12fc>
    651e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6520:	3b02      	subs	r3, #2
    6522:	9314      	str	r3, [sp, #80]	; 0x50
    6524:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6526:	9814      	ldr	r0, [sp, #80]	; 0x50
    6528:	1e53      	subs	r3, r2, #1
    652a:	9342      	str	r3, [sp, #264]	; 0x108
    652c:	2b00      	cmp	r3, #0
    652e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    6532:	f2c0 81d1 	blt.w	68d8 <_svfprintf_r+0x1420>
    6536:	222b      	movs	r2, #43	; 0x2b
    6538:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    653c:	2b09      	cmp	r3, #9
    653e:	f300 8162 	bgt.w	6806 <_svfprintf_r+0x134e>
    6542:	a93f      	add	r1, sp, #252	; 0xfc
    6544:	3330      	adds	r3, #48	; 0x30
    6546:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    654a:	2330      	movs	r3, #48	; 0x30
    654c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    6550:	ab3e      	add	r3, sp, #248	; 0xf8
    6552:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6554:	1acb      	subs	r3, r1, r3
    6556:	9918      	ldr	r1, [sp, #96]	; 0x60
    6558:	931a      	str	r3, [sp, #104]	; 0x68
    655a:	1859      	adds	r1, r3, r1
    655c:	2a01      	cmp	r2, #1
    655e:	910e      	str	r1, [sp, #56]	; 0x38
    6560:	f340 81cc 	ble.w	68fc <_svfprintf_r+0x1444>
    6564:	980e      	ldr	r0, [sp, #56]	; 0x38
    6566:	3001      	adds	r0, #1
    6568:	900e      	str	r0, [sp, #56]	; 0x38
    656a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    656e:	910b      	str	r1, [sp, #44]	; 0x2c
    6570:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6572:	2b00      	cmp	r3, #0
    6574:	f000 80fd 	beq.w	6772 <_svfprintf_r+0x12ba>
    6578:	232d      	movs	r3, #45	; 0x2d
    657a:	2000      	movs	r0, #0
    657c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6580:	9015      	str	r0, [sp, #84]	; 0x54
    6582:	f7ff b950 	b.w	5826 <_svfprintf_r+0x36e>
    6586:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6588:	425b      	negs	r3, r3
    658a:	930c      	str	r3, [sp, #48]	; 0x30
    658c:	f7ff bace 	b.w	5b2c <_svfprintf_r+0x674>
    6590:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6592:	2000      	movs	r0, #0
    6594:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6598:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    659c:	9015      	str	r0, [sp, #84]	; 0x54
    659e:	920b      	str	r2, [sp, #44]	; 0x2c
    65a0:	f7ff b940 	b.w	5824 <_svfprintf_r+0x36c>
    65a4:	980a      	ldr	r0, [sp, #40]	; 0x28
    65a6:	1d01      	adds	r1, r0, #4
    65a8:	910a      	str	r1, [sp, #40]	; 0x28
    65aa:	6806      	ldr	r6, [r0, #0]
    65ac:	1e32      	subs	r2, r6, #0
    65ae:	bf18      	it	ne
    65b0:	2201      	movne	r2, #1
    65b2:	4636      	mov	r6, r6
    65b4:	f04f 0700 	mov.w	r7, #0
    65b8:	f7ff b8f6 	b.w	57a8 <_svfprintf_r+0x2f0>
    65bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
    65c0:	bf17      	itett	ne
    65c2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    65c4:	990a      	ldreq	r1, [sp, #40]	; 0x28
    65c6:	980d      	ldrne	r0, [sp, #52]	; 0x34
    65c8:	f102 0a04 	addne.w	sl, r2, #4
    65cc:	bf11      	iteee	ne
    65ce:	6813      	ldrne	r3, [r2, #0]
    65d0:	f101 0a04 	addeq.w	sl, r1, #4
    65d4:	680b      	ldreq	r3, [r1, #0]
    65d6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    65d8:	bf14      	ite	ne
    65da:	8018      	strhne	r0, [r3, #0]
    65dc:	601a      	streq	r2, [r3, #0]
    65de:	f7fe bf95 	b.w	550c <_svfprintf_r+0x54>
    65e2:	9809      	ldr	r0, [sp, #36]	; 0x24
    65e4:	4659      	mov	r1, fp
    65e6:	aa37      	add	r2, sp, #220	; 0xdc
    65e8:	f7fe fed8 	bl	539c <__sprint_r>
    65ec:	2800      	cmp	r0, #0
    65ee:	f47f a8b1 	bne.w	5754 <_svfprintf_r+0x29c>
    65f2:	464b      	mov	r3, r9
    65f4:	e40b      	b.n	5e0e <_svfprintf_r+0x956>
    65f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    65f8:	2140      	movs	r1, #64	; 0x40
    65fa:	f7fe f9c3 	bl	4984 <_malloc_r>
    65fe:	6030      	str	r0, [r6, #0]
    6600:	6130      	str	r0, [r6, #16]
    6602:	2800      	cmp	r0, #0
    6604:	f000 818d 	beq.w	6922 <_svfprintf_r+0x146a>
    6608:	2340      	movs	r3, #64	; 0x40
    660a:	6173      	str	r3, [r6, #20]
    660c:	f7fe bf67 	b.w	54de <_svfprintf_r+0x26>
    6610:	0000bf80 	.word	0x0000bf80
    6614:	2003      	movs	r0, #3
    6616:	f64b 72b0 	movw	r2, #49072	; 0xbfb0
    661a:	f64b 71ac 	movw	r1, #49068	; 0xbfac
    661e:	900b      	str	r0, [sp, #44]	; 0x2c
    6620:	9814      	ldr	r0, [sp, #80]	; 0x50
    6622:	f2c0 0100 	movt	r1, #0
    6626:	f2c0 0200 	movt	r2, #0
    662a:	9315      	str	r3, [sp, #84]	; 0x54
    662c:	2847      	cmp	r0, #71	; 0x47
    662e:	bfd8      	it	le
    6630:	460a      	movle	r2, r1
    6632:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    6636:	2103      	movs	r1, #3
    6638:	9211      	str	r2, [sp, #68]	; 0x44
    663a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    663e:	910e      	str	r1, [sp, #56]	; 0x38
    6640:	f7ff b8f0 	b.w	5824 <_svfprintf_r+0x36c>
    6644:	9809      	ldr	r0, [sp, #36]	; 0x24
    6646:	4659      	mov	r1, fp
    6648:	aa37      	add	r2, sp, #220	; 0xdc
    664a:	f7fe fea7 	bl	539c <__sprint_r>
    664e:	2800      	cmp	r0, #0
    6650:	f47f a880 	bne.w	5754 <_svfprintf_r+0x29c>
    6654:	464b      	mov	r3, r9
    6656:	e682      	b.n	635e <_svfprintf_r+0xea6>
    6658:	9809      	ldr	r0, [sp, #36]	; 0x24
    665a:	4659      	mov	r1, fp
    665c:	aa37      	add	r2, sp, #220	; 0xdc
    665e:	f7fe fe9d 	bl	539c <__sprint_r>
    6662:	2800      	cmp	r0, #0
    6664:	f47f a876 	bne.w	5754 <_svfprintf_r+0x29c>
    6668:	464b      	mov	r3, r9
    666a:	e68e      	b.n	638a <_svfprintf_r+0xed2>
    666c:	4638      	mov	r0, r7
    666e:	2200      	movs	r2, #0
    6670:	2300      	movs	r3, #0
    6672:	4631      	mov	r1, r6
    6674:	f8cd c020 	str.w	ip, [sp, #32]
    6678:	f004 fece 	bl	b418 <__aeabi_dcmpeq>
    667c:	f8dd c020 	ldr.w	ip, [sp, #32]
    6680:	2800      	cmp	r0, #0
    6682:	f47f af23 	bne.w	64cc <_svfprintf_r+0x1014>
    6686:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6688:	f1c2 0301 	rsb	r3, r2, #1
    668c:	9342      	str	r3, [sp, #264]	; 0x108
    668e:	e71e      	b.n	64ce <_svfprintf_r+0x1016>
    6690:	9809      	ldr	r0, [sp, #36]	; 0x24
    6692:	4659      	mov	r1, fp
    6694:	aa37      	add	r2, sp, #220	; 0xdc
    6696:	f7fe fe81 	bl	539c <__sprint_r>
    669a:	2800      	cmp	r0, #0
    669c:	f47f a85a 	bne.w	5754 <_svfprintf_r+0x29c>
    66a0:	464b      	mov	r3, r9
    66a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    66a4:	9811      	ldr	r0, [sp, #68]	; 0x44
    66a6:	605a      	str	r2, [r3, #4]
    66a8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    66aa:	9939      	ldr	r1, [sp, #228]	; 0xe4
    66ac:	6018      	str	r0, [r3, #0]
    66ae:	3201      	adds	r2, #1
    66b0:	9818      	ldr	r0, [sp, #96]	; 0x60
    66b2:	9238      	str	r2, [sp, #224]	; 0xe0
    66b4:	1809      	adds	r1, r1, r0
    66b6:	2a07      	cmp	r2, #7
    66b8:	9139      	str	r1, [sp, #228]	; 0xe4
    66ba:	f73f a966 	bgt.w	598a <_svfprintf_r+0x4d2>
    66be:	3308      	adds	r3, #8
    66c0:	f7ff b816 	b.w	56f0 <_svfprintf_r+0x238>
    66c4:	2100      	movs	r1, #0
    66c6:	9115      	str	r1, [sp, #84]	; 0x54
    66c8:	f7fe fe38 	bl	533c <strlen>
    66cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    66d0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    66d4:	900e      	str	r0, [sp, #56]	; 0x38
    66d6:	920b      	str	r2, [sp, #44]	; 0x2c
    66d8:	f7ff b8a4 	b.w	5824 <_svfprintf_r+0x36c>
    66dc:	605c      	str	r4, [r3, #4]
    66de:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    66e0:	601f      	str	r7, [r3, #0]
    66e2:	1c51      	adds	r1, r2, #1
    66e4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    66e6:	9138      	str	r1, [sp, #224]	; 0xe0
    66e8:	1912      	adds	r2, r2, r4
    66ea:	2907      	cmp	r1, #7
    66ec:	9239      	str	r2, [sp, #228]	; 0xe4
    66ee:	dccf      	bgt.n	6690 <_svfprintf_r+0x11d8>
    66f0:	3308      	adds	r3, #8
    66f2:	e7d6      	b.n	66a2 <_svfprintf_r+0x11ea>
    66f4:	9916      	ldr	r1, [sp, #88]	; 0x58
    66f6:	9811      	ldr	r0, [sp, #68]	; 0x44
    66f8:	1a08      	subs	r0, r1, r0
    66fa:	900e      	str	r0, [sp, #56]	; 0x38
    66fc:	f7ff b889 	b.w	5812 <_svfprintf_r+0x35a>
    6700:	f1b8 0f06 	cmp.w	r8, #6
    6704:	bf34      	ite	cc
    6706:	4641      	movcc	r1, r8
    6708:	2106      	movcs	r1, #6
    670a:	f64b 72c8 	movw	r2, #49096	; 0xbfc8
    670e:	f2c0 0200 	movt	r2, #0
    6712:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    6716:	910e      	str	r1, [sp, #56]	; 0x38
    6718:	9211      	str	r2, [sp, #68]	; 0x44
    671a:	930b      	str	r3, [sp, #44]	; 0x2c
    671c:	f7ff b963 	b.w	59e6 <_svfprintf_r+0x52e>
    6720:	9809      	ldr	r0, [sp, #36]	; 0x24
    6722:	4659      	mov	r1, fp
    6724:	aa37      	add	r2, sp, #220	; 0xdc
    6726:	f7fe fe39 	bl	539c <__sprint_r>
    672a:	2800      	cmp	r0, #0
    672c:	f47f a812 	bne.w	5754 <_svfprintf_r+0x29c>
    6730:	464b      	mov	r3, r9
    6732:	e43b      	b.n	5fac <_svfprintf_r+0xaf4>
    6734:	9809      	ldr	r0, [sp, #36]	; 0x24
    6736:	4659      	mov	r1, fp
    6738:	aa37      	add	r2, sp, #220	; 0xdc
    673a:	f7fe fe2f 	bl	539c <__sprint_r>
    673e:	2800      	cmp	r0, #0
    6740:	f47f a808 	bne.w	5754 <_svfprintf_r+0x29c>
    6744:	464b      	mov	r3, r9
    6746:	e5af      	b.n	62a8 <_svfprintf_r+0xdf0>
    6748:	9809      	ldr	r0, [sp, #36]	; 0x24
    674a:	4659      	mov	r1, fp
    674c:	aa37      	add	r2, sp, #220	; 0xdc
    674e:	f7fe fe25 	bl	539c <__sprint_r>
    6752:	2800      	cmp	r0, #0
    6754:	f47e affe 	bne.w	5754 <_svfprintf_r+0x29c>
    6758:	464c      	mov	r4, r9
    675a:	e594      	b.n	6286 <_svfprintf_r+0xdce>
    675c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    6760:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    6764:	9015      	str	r0, [sp, #84]	; 0x54
    6766:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    676a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    676e:	f7ff b859 	b.w	5824 <_svfprintf_r+0x36c>
    6772:	980e      	ldr	r0, [sp, #56]	; 0x38
    6774:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6778:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    677c:	900b      	str	r0, [sp, #44]	; 0x2c
    677e:	f7ff b851 	b.w	5824 <_svfprintf_r+0x36c>
    6782:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6784:	2a65      	cmp	r2, #101	; 0x65
    6786:	bf14      	ite	ne
    6788:	2300      	movne	r3, #0
    678a:	2301      	moveq	r3, #1
    678c:	2a45      	cmp	r2, #69	; 0x45
    678e:	bf08      	it	eq
    6790:	f043 0301 	orreq.w	r3, r3, #1
    6794:	2b00      	cmp	r3, #0
    6796:	d032      	beq.n	67fe <_svfprintf_r+0x1346>
    6798:	f108 0301 	add.w	r3, r8, #1
    679c:	930b      	str	r3, [sp, #44]	; 0x2c
    679e:	2302      	movs	r3, #2
    67a0:	e668      	b.n	6474 <_svfprintf_r+0xfbc>
    67a2:	9814      	ldr	r0, [sp, #80]	; 0x50
    67a4:	2865      	cmp	r0, #101	; 0x65
    67a6:	dd62      	ble.n	686e <_svfprintf_r+0x13b6>
    67a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
    67aa:	2a66      	cmp	r2, #102	; 0x66
    67ac:	bf1c      	itt	ne
    67ae:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    67b0:	930e      	strne	r3, [sp, #56]	; 0x38
    67b2:	d06f      	beq.n	6894 <_svfprintf_r+0x13dc>
    67b4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    67b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    67b8:	429a      	cmp	r2, r3
    67ba:	dc5b      	bgt.n	6874 <_svfprintf_r+0x13bc>
    67bc:	f01a 0f01 	tst.w	sl, #1
    67c0:	f040 8081 	bne.w	68c6 <_svfprintf_r+0x140e>
    67c4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    67c8:	2167      	movs	r1, #103	; 0x67
    67ca:	900b      	str	r0, [sp, #44]	; 0x2c
    67cc:	9114      	str	r1, [sp, #80]	; 0x50
    67ce:	e6cf      	b.n	6570 <_svfprintf_r+0x10b8>
    67d0:	9b40      	ldr	r3, [sp, #256]	; 0x100
    67d2:	459c      	cmp	ip, r3
    67d4:	bf98      	it	ls
    67d6:	469c      	movls	ip, r3
    67d8:	f67f ae89 	bls.w	64ee <_svfprintf_r+0x1036>
    67dc:	2230      	movs	r2, #48	; 0x30
    67de:	f803 2b01 	strb.w	r2, [r3], #1
    67e2:	459c      	cmp	ip, r3
    67e4:	9340      	str	r3, [sp, #256]	; 0x100
    67e6:	d8fa      	bhi.n	67de <_svfprintf_r+0x1326>
    67e8:	e681      	b.n	64ee <_svfprintf_r+0x1036>
    67ea:	9809      	ldr	r0, [sp, #36]	; 0x24
    67ec:	4659      	mov	r1, fp
    67ee:	aa37      	add	r2, sp, #220	; 0xdc
    67f0:	f7fe fdd4 	bl	539c <__sprint_r>
    67f4:	2800      	cmp	r0, #0
    67f6:	f47e afad 	bne.w	5754 <_svfprintf_r+0x29c>
    67fa:	464b      	mov	r3, r9
    67fc:	e577      	b.n	62ee <_svfprintf_r+0xe36>
    67fe:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6802:	3302      	adds	r3, #2
    6804:	e636      	b.n	6474 <_svfprintf_r+0xfbc>
    6806:	f246 6c67 	movw	ip, #26215	; 0x6667
    680a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    680e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6812:	fb8c 2103 	smull	r2, r1, ip, r3
    6816:	17da      	asrs	r2, r3, #31
    6818:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    681c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    6820:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    6824:	4613      	mov	r3, r2
    6826:	3130      	adds	r1, #48	; 0x30
    6828:	2a09      	cmp	r2, #9
    682a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    682e:	dcf0      	bgt.n	6812 <_svfprintf_r+0x135a>
    6830:	3330      	adds	r3, #48	; 0x30
    6832:	1e42      	subs	r2, r0, #1
    6834:	b2d9      	uxtb	r1, r3
    6836:	f800 1c01 	strb.w	r1, [r0, #-1]
    683a:	9b07      	ldr	r3, [sp, #28]
    683c:	4293      	cmp	r3, r2
    683e:	bf98      	it	ls
    6840:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    6844:	f67f ae84 	bls.w	6550 <_svfprintf_r+0x1098>
    6848:	4602      	mov	r2, r0
    684a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    684e:	e001      	b.n	6854 <_svfprintf_r+0x139c>
    6850:	f812 1b01 	ldrb.w	r1, [r2], #1
    6854:	f803 1c01 	strb.w	r1, [r3, #-1]
    6858:	4619      	mov	r1, r3
    685a:	9807      	ldr	r0, [sp, #28]
    685c:	3301      	adds	r3, #1
    685e:	4290      	cmp	r0, r2
    6860:	d8f6      	bhi.n	6850 <_svfprintf_r+0x1398>
    6862:	e675      	b.n	6550 <_svfprintf_r+0x1098>
    6864:	202d      	movs	r0, #45	; 0x2d
    6866:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    686a:	9015      	str	r0, [sp, #84]	; 0x54
    686c:	e5f2      	b.n	6454 <_svfprintf_r+0xf9c>
    686e:	9942      	ldr	r1, [sp, #264]	; 0x108
    6870:	910e      	str	r1, [sp, #56]	; 0x38
    6872:	e657      	b.n	6524 <_svfprintf_r+0x106c>
    6874:	990e      	ldr	r1, [sp, #56]	; 0x38
    6876:	9818      	ldr	r0, [sp, #96]	; 0x60
    6878:	2900      	cmp	r1, #0
    687a:	bfda      	itte	le
    687c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    687e:	f1c2 0302 	rsble	r3, r2, #2
    6882:	2301      	movgt	r3, #1
    6884:	181b      	adds	r3, r3, r0
    6886:	2167      	movs	r1, #103	; 0x67
    6888:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    688c:	930e      	str	r3, [sp, #56]	; 0x38
    688e:	9114      	str	r1, [sp, #80]	; 0x50
    6890:	920b      	str	r2, [sp, #44]	; 0x2c
    6892:	e66d      	b.n	6570 <_svfprintf_r+0x10b8>
    6894:	9842      	ldr	r0, [sp, #264]	; 0x108
    6896:	2800      	cmp	r0, #0
    6898:	900e      	str	r0, [sp, #56]	; 0x38
    689a:	dd38      	ble.n	690e <_svfprintf_r+0x1456>
    689c:	f1b8 0f00 	cmp.w	r8, #0
    68a0:	d107      	bne.n	68b2 <_svfprintf_r+0x13fa>
    68a2:	f01a 0f01 	tst.w	sl, #1
    68a6:	bf04      	itt	eq
    68a8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    68ac:	910b      	streq	r1, [sp, #44]	; 0x2c
    68ae:	f43f ae5f 	beq.w	6570 <_svfprintf_r+0x10b8>
    68b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    68b4:	2066      	movs	r0, #102	; 0x66
    68b6:	9014      	str	r0, [sp, #80]	; 0x50
    68b8:	1c53      	adds	r3, r2, #1
    68ba:	4443      	add	r3, r8
    68bc:	930e      	str	r3, [sp, #56]	; 0x38
    68be:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    68c2:	910b      	str	r1, [sp, #44]	; 0x2c
    68c4:	e654      	b.n	6570 <_svfprintf_r+0x10b8>
    68c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    68c8:	2367      	movs	r3, #103	; 0x67
    68ca:	9314      	str	r3, [sp, #80]	; 0x50
    68cc:	3201      	adds	r2, #1
    68ce:	920e      	str	r2, [sp, #56]	; 0x38
    68d0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    68d4:	900b      	str	r0, [sp, #44]	; 0x2c
    68d6:	e64b      	b.n	6570 <_svfprintf_r+0x10b8>
    68d8:	222d      	movs	r2, #45	; 0x2d
    68da:	425b      	negs	r3, r3
    68dc:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    68e0:	e62c      	b.n	653c <_svfprintf_r+0x1084>
    68e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    68e4:	781a      	ldrb	r2, [r3, #0]
    68e6:	f8d1 8000 	ldr.w	r8, [r1]
    68ea:	3104      	adds	r1, #4
    68ec:	910a      	str	r1, [sp, #40]	; 0x28
    68ee:	f1b8 0f00 	cmp.w	r8, #0
    68f2:	bfb8      	it	lt
    68f4:	f04f 38ff 	movlt.w	r8, #4294967295
    68f8:	f7fe be47 	b.w	558a <_svfprintf_r+0xd2>
    68fc:	f01a 0f01 	tst.w	sl, #1
    6900:	bf04      	itt	eq
    6902:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    6906:	930b      	streq	r3, [sp, #44]	; 0x2c
    6908:	f43f ae32 	beq.w	6570 <_svfprintf_r+0x10b8>
    690c:	e62a      	b.n	6564 <_svfprintf_r+0x10ac>
    690e:	f1b8 0f00 	cmp.w	r8, #0
    6912:	d10e      	bne.n	6932 <_svfprintf_r+0x147a>
    6914:	f01a 0f01 	tst.w	sl, #1
    6918:	d10b      	bne.n	6932 <_svfprintf_r+0x147a>
    691a:	2201      	movs	r2, #1
    691c:	920b      	str	r2, [sp, #44]	; 0x2c
    691e:	920e      	str	r2, [sp, #56]	; 0x38
    6920:	e626      	b.n	6570 <_svfprintf_r+0x10b8>
    6922:	9809      	ldr	r0, [sp, #36]	; 0x24
    6924:	230c      	movs	r3, #12
    6926:	f04f 31ff 	mov.w	r1, #4294967295
    692a:	910d      	str	r1, [sp, #52]	; 0x34
    692c:	6003      	str	r3, [r0, #0]
    692e:	f7fe bf1a 	b.w	5766 <_svfprintf_r+0x2ae>
    6932:	f108 0302 	add.w	r3, r8, #2
    6936:	2066      	movs	r0, #102	; 0x66
    6938:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    693c:	930e      	str	r3, [sp, #56]	; 0x38
    693e:	9014      	str	r0, [sp, #80]	; 0x50
    6940:	910b      	str	r1, [sp, #44]	; 0x2c
    6942:	e615      	b.n	6570 <_svfprintf_r+0x10b8>

00006944 <__sprint_r>:
    6944:	6893      	ldr	r3, [r2, #8]
    6946:	b510      	push	{r4, lr}
    6948:	4614      	mov	r4, r2
    694a:	b913      	cbnz	r3, 6952 <__sprint_r+0xe>
    694c:	6053      	str	r3, [r2, #4]
    694e:	4618      	mov	r0, r3
    6950:	bd10      	pop	{r4, pc}
    6952:	f002 ffc9 	bl	98e8 <__sfvwrite_r>
    6956:	2300      	movs	r3, #0
    6958:	6063      	str	r3, [r4, #4]
    695a:	60a3      	str	r3, [r4, #8]
    695c:	bd10      	pop	{r4, pc}
    695e:	bf00      	nop

00006960 <_vfprintf_r>:
    6960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6964:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    6968:	b083      	sub	sp, #12
    696a:	460e      	mov	r6, r1
    696c:	4615      	mov	r5, r2
    696e:	469a      	mov	sl, r3
    6970:	4681      	mov	r9, r0
    6972:	f003 f9a9 	bl	9cc8 <_localeconv_r>
    6976:	6800      	ldr	r0, [r0, #0]
    6978:	901d      	str	r0, [sp, #116]	; 0x74
    697a:	f1b9 0f00 	cmp.w	r9, #0
    697e:	d004      	beq.n	698a <_vfprintf_r+0x2a>
    6980:	f8d9 3018 	ldr.w	r3, [r9, #24]
    6984:	2b00      	cmp	r3, #0
    6986:	f000 815a 	beq.w	6c3e <_vfprintf_r+0x2de>
    698a:	f24c 0304 	movw	r3, #49156	; 0xc004
    698e:	f2c0 0300 	movt	r3, #0
    6992:	429e      	cmp	r6, r3
    6994:	bf08      	it	eq
    6996:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    699a:	d010      	beq.n	69be <_vfprintf_r+0x5e>
    699c:	f24c 0324 	movw	r3, #49188	; 0xc024
    69a0:	f2c0 0300 	movt	r3, #0
    69a4:	429e      	cmp	r6, r3
    69a6:	bf08      	it	eq
    69a8:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    69ac:	d007      	beq.n	69be <_vfprintf_r+0x5e>
    69ae:	f24c 0344 	movw	r3, #49220	; 0xc044
    69b2:	f2c0 0300 	movt	r3, #0
    69b6:	429e      	cmp	r6, r3
    69b8:	bf08      	it	eq
    69ba:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    69be:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    69c2:	fa1f f38c 	uxth.w	r3, ip
    69c6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    69ca:	d109      	bne.n	69e0 <_vfprintf_r+0x80>
    69cc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    69d0:	6e72      	ldr	r2, [r6, #100]	; 0x64
    69d2:	f8a6 c00c 	strh.w	ip, [r6, #12]
    69d6:	fa1f f38c 	uxth.w	r3, ip
    69da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    69de:	6672      	str	r2, [r6, #100]	; 0x64
    69e0:	f013 0f08 	tst.w	r3, #8
    69e4:	f001 8301 	beq.w	7fea <_vfprintf_r+0x168a>
    69e8:	6932      	ldr	r2, [r6, #16]
    69ea:	2a00      	cmp	r2, #0
    69ec:	f001 82fd 	beq.w	7fea <_vfprintf_r+0x168a>
    69f0:	f003 031a 	and.w	r3, r3, #26
    69f4:	2b0a      	cmp	r3, #10
    69f6:	f000 80e0 	beq.w	6bba <_vfprintf_r+0x25a>
    69fa:	2200      	movs	r2, #0
    69fc:	9212      	str	r2, [sp, #72]	; 0x48
    69fe:	921a      	str	r2, [sp, #104]	; 0x68
    6a00:	2300      	movs	r3, #0
    6a02:	921c      	str	r2, [sp, #112]	; 0x70
    6a04:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6a08:	9211      	str	r2, [sp, #68]	; 0x44
    6a0a:	3404      	adds	r4, #4
    6a0c:	9219      	str	r2, [sp, #100]	; 0x64
    6a0e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    6a12:	931b      	str	r3, [sp, #108]	; 0x6c
    6a14:	3204      	adds	r2, #4
    6a16:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    6a1a:	3228      	adds	r2, #40	; 0x28
    6a1c:	3303      	adds	r3, #3
    6a1e:	9218      	str	r2, [sp, #96]	; 0x60
    6a20:	9307      	str	r3, [sp, #28]
    6a22:	2300      	movs	r3, #0
    6a24:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    6a28:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6a2c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6a30:	782b      	ldrb	r3, [r5, #0]
    6a32:	1e1a      	subs	r2, r3, #0
    6a34:	bf18      	it	ne
    6a36:	2201      	movne	r2, #1
    6a38:	2b25      	cmp	r3, #37	; 0x25
    6a3a:	bf0c      	ite	eq
    6a3c:	2200      	moveq	r2, #0
    6a3e:	f002 0201 	andne.w	r2, r2, #1
    6a42:	b332      	cbz	r2, 6a92 <_vfprintf_r+0x132>
    6a44:	462f      	mov	r7, r5
    6a46:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    6a4a:	1e1a      	subs	r2, r3, #0
    6a4c:	bf18      	it	ne
    6a4e:	2201      	movne	r2, #1
    6a50:	2b25      	cmp	r3, #37	; 0x25
    6a52:	bf0c      	ite	eq
    6a54:	2200      	moveq	r2, #0
    6a56:	f002 0201 	andne.w	r2, r2, #1
    6a5a:	2a00      	cmp	r2, #0
    6a5c:	d1f3      	bne.n	6a46 <_vfprintf_r+0xe6>
    6a5e:	ebb7 0805 	subs.w	r8, r7, r5
    6a62:	bf08      	it	eq
    6a64:	463d      	moveq	r5, r7
    6a66:	d014      	beq.n	6a92 <_vfprintf_r+0x132>
    6a68:	f8c4 8004 	str.w	r8, [r4, #4]
    6a6c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6a70:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6a74:	3301      	adds	r3, #1
    6a76:	6025      	str	r5, [r4, #0]
    6a78:	2b07      	cmp	r3, #7
    6a7a:	4442      	add	r2, r8
    6a7c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6a80:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6a84:	dc78      	bgt.n	6b78 <_vfprintf_r+0x218>
    6a86:	3408      	adds	r4, #8
    6a88:	9811      	ldr	r0, [sp, #68]	; 0x44
    6a8a:	463d      	mov	r5, r7
    6a8c:	4440      	add	r0, r8
    6a8e:	9011      	str	r0, [sp, #68]	; 0x44
    6a90:	783b      	ldrb	r3, [r7, #0]
    6a92:	2b00      	cmp	r3, #0
    6a94:	d07c      	beq.n	6b90 <_vfprintf_r+0x230>
    6a96:	1c6b      	adds	r3, r5, #1
    6a98:	f04f 37ff 	mov.w	r7, #4294967295
    6a9c:	202b      	movs	r0, #43	; 0x2b
    6a9e:	f04f 0c20 	mov.w	ip, #32
    6aa2:	2100      	movs	r1, #0
    6aa4:	f04f 0200 	mov.w	r2, #0
    6aa8:	910f      	str	r1, [sp, #60]	; 0x3c
    6aaa:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6aae:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    6ab2:	786a      	ldrb	r2, [r5, #1]
    6ab4:	910a      	str	r1, [sp, #40]	; 0x28
    6ab6:	1c5d      	adds	r5, r3, #1
    6ab8:	f1a2 0320 	sub.w	r3, r2, #32
    6abc:	2b58      	cmp	r3, #88	; 0x58
    6abe:	f200 8286 	bhi.w	6fce <_vfprintf_r+0x66e>
    6ac2:	e8df f013 	tbh	[pc, r3, lsl #1]
    6ac6:	0298      	.short	0x0298
    6ac8:	02840284 	.word	0x02840284
    6acc:	028402a4 	.word	0x028402a4
    6ad0:	02840284 	.word	0x02840284
    6ad4:	02840284 	.word	0x02840284
    6ad8:	02ad0284 	.word	0x02ad0284
    6adc:	028402ba 	.word	0x028402ba
    6ae0:	02ca02c1 	.word	0x02ca02c1
    6ae4:	02e70284 	.word	0x02e70284
    6ae8:	02f002f0 	.word	0x02f002f0
    6aec:	02f002f0 	.word	0x02f002f0
    6af0:	02f002f0 	.word	0x02f002f0
    6af4:	02f002f0 	.word	0x02f002f0
    6af8:	028402f0 	.word	0x028402f0
    6afc:	02840284 	.word	0x02840284
    6b00:	02840284 	.word	0x02840284
    6b04:	02840284 	.word	0x02840284
    6b08:	02840284 	.word	0x02840284
    6b0c:	03040284 	.word	0x03040284
    6b10:	02840326 	.word	0x02840326
    6b14:	02840326 	.word	0x02840326
    6b18:	02840284 	.word	0x02840284
    6b1c:	036a0284 	.word	0x036a0284
    6b20:	02840284 	.word	0x02840284
    6b24:	02840481 	.word	0x02840481
    6b28:	02840284 	.word	0x02840284
    6b2c:	02840284 	.word	0x02840284
    6b30:	02840414 	.word	0x02840414
    6b34:	042f0284 	.word	0x042f0284
    6b38:	02840284 	.word	0x02840284
    6b3c:	02840284 	.word	0x02840284
    6b40:	02840284 	.word	0x02840284
    6b44:	02840284 	.word	0x02840284
    6b48:	02840284 	.word	0x02840284
    6b4c:	0465044f 	.word	0x0465044f
    6b50:	03260326 	.word	0x03260326
    6b54:	03730326 	.word	0x03730326
    6b58:	02840465 	.word	0x02840465
    6b5c:	03790284 	.word	0x03790284
    6b60:	03850284 	.word	0x03850284
    6b64:	03ad0396 	.word	0x03ad0396
    6b68:	0284040a 	.word	0x0284040a
    6b6c:	028403cc 	.word	0x028403cc
    6b70:	028403f4 	.word	0x028403f4
    6b74:	00c00284 	.word	0x00c00284
    6b78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6b7c:	4648      	mov	r0, r9
    6b7e:	4631      	mov	r1, r6
    6b80:	320c      	adds	r2, #12
    6b82:	f7ff fedf 	bl	6944 <__sprint_r>
    6b86:	b958      	cbnz	r0, 6ba0 <_vfprintf_r+0x240>
    6b88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6b8c:	3404      	adds	r4, #4
    6b8e:	e77b      	b.n	6a88 <_vfprintf_r+0x128>
    6b90:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6b94:	2b00      	cmp	r3, #0
    6b96:	f041 8192 	bne.w	7ebe <_vfprintf_r+0x155e>
    6b9a:	2300      	movs	r3, #0
    6b9c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6ba0:	89b3      	ldrh	r3, [r6, #12]
    6ba2:	f013 0f40 	tst.w	r3, #64	; 0x40
    6ba6:	d002      	beq.n	6bae <_vfprintf_r+0x24e>
    6ba8:	f04f 30ff 	mov.w	r0, #4294967295
    6bac:	9011      	str	r0, [sp, #68]	; 0x44
    6bae:	9811      	ldr	r0, [sp, #68]	; 0x44
    6bb0:	b05f      	add	sp, #380	; 0x17c
    6bb2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    6bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6bba:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    6bbe:	2b00      	cmp	r3, #0
    6bc0:	f6ff af1b 	blt.w	69fa <_vfprintf_r+0x9a>
    6bc4:	6a37      	ldr	r7, [r6, #32]
    6bc6:	f02c 0c02 	bic.w	ip, ip, #2
    6bca:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    6bce:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    6bd2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    6bd6:	340c      	adds	r4, #12
    6bd8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    6bdc:	462a      	mov	r2, r5
    6bde:	4653      	mov	r3, sl
    6be0:	4648      	mov	r0, r9
    6be2:	4621      	mov	r1, r4
    6be4:	ad1f      	add	r5, sp, #124	; 0x7c
    6be6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    6bea:	2700      	movs	r7, #0
    6bec:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    6bf0:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    6bf4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    6bf8:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    6bfc:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    6c00:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    6c04:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    6c08:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    6c0c:	f7ff fea8 	bl	6960 <_vfprintf_r>
    6c10:	2800      	cmp	r0, #0
    6c12:	9011      	str	r0, [sp, #68]	; 0x44
    6c14:	db09      	blt.n	6c2a <_vfprintf_r+0x2ca>
    6c16:	4621      	mov	r1, r4
    6c18:	4648      	mov	r0, r9
    6c1a:	f002 fb91 	bl	9340 <_fflush_r>
    6c1e:	9911      	ldr	r1, [sp, #68]	; 0x44
    6c20:	42b8      	cmp	r0, r7
    6c22:	bf18      	it	ne
    6c24:	f04f 31ff 	movne.w	r1, #4294967295
    6c28:	9111      	str	r1, [sp, #68]	; 0x44
    6c2a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    6c2e:	f013 0f40 	tst.w	r3, #64	; 0x40
    6c32:	d0bc      	beq.n	6bae <_vfprintf_r+0x24e>
    6c34:	89b3      	ldrh	r3, [r6, #12]
    6c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6c3a:	81b3      	strh	r3, [r6, #12]
    6c3c:	e7b7      	b.n	6bae <_vfprintf_r+0x24e>
    6c3e:	4648      	mov	r0, r9
    6c40:	f002 fcee 	bl	9620 <__sinit>
    6c44:	e6a1      	b.n	698a <_vfprintf_r+0x2a>
    6c46:	980a      	ldr	r0, [sp, #40]	; 0x28
    6c48:	f64b 7cb4 	movw	ip, #49076	; 0xbfb4
    6c4c:	f2c0 0c00 	movt	ip, #0
    6c50:	9216      	str	r2, [sp, #88]	; 0x58
    6c52:	f010 0f20 	tst.w	r0, #32
    6c56:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    6c5a:	f000 836e 	beq.w	733a <_vfprintf_r+0x9da>
    6c5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6c60:	1dcb      	adds	r3, r1, #7
    6c62:	f023 0307 	bic.w	r3, r3, #7
    6c66:	f103 0208 	add.w	r2, r3, #8
    6c6a:	920b      	str	r2, [sp, #44]	; 0x2c
    6c6c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    6c70:	ea5a 020b 	orrs.w	r2, sl, fp
    6c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6c76:	bf0c      	ite	eq
    6c78:	2200      	moveq	r2, #0
    6c7a:	2201      	movne	r2, #1
    6c7c:	4213      	tst	r3, r2
    6c7e:	f040 866b 	bne.w	7958 <_vfprintf_r+0xff8>
    6c82:	2302      	movs	r3, #2
    6c84:	f04f 0100 	mov.w	r1, #0
    6c88:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    6c8c:	2f00      	cmp	r7, #0
    6c8e:	bfa2      	ittt	ge
    6c90:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    6c94:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    6c98:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    6c9c:	2f00      	cmp	r7, #0
    6c9e:	bf18      	it	ne
    6ca0:	f042 0201 	orrne.w	r2, r2, #1
    6ca4:	2a00      	cmp	r2, #0
    6ca6:	f000 841e 	beq.w	74e6 <_vfprintf_r+0xb86>
    6caa:	2b01      	cmp	r3, #1
    6cac:	f000 85de 	beq.w	786c <_vfprintf_r+0xf0c>
    6cb0:	2b02      	cmp	r3, #2
    6cb2:	f000 85c1 	beq.w	7838 <_vfprintf_r+0xed8>
    6cb6:	9918      	ldr	r1, [sp, #96]	; 0x60
    6cb8:	9113      	str	r1, [sp, #76]	; 0x4c
    6cba:	ea4f 08da 	mov.w	r8, sl, lsr #3
    6cbe:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    6cc2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    6cc6:	f00a 0007 	and.w	r0, sl, #7
    6cca:	46e3      	mov	fp, ip
    6ccc:	46c2      	mov	sl, r8
    6cce:	3030      	adds	r0, #48	; 0x30
    6cd0:	ea5a 020b 	orrs.w	r2, sl, fp
    6cd4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6cd8:	d1ef      	bne.n	6cba <_vfprintf_r+0x35a>
    6cda:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6cde:	9113      	str	r1, [sp, #76]	; 0x4c
    6ce0:	f01c 0f01 	tst.w	ip, #1
    6ce4:	f040 868c 	bne.w	7a00 <_vfprintf_r+0x10a0>
    6ce8:	9818      	ldr	r0, [sp, #96]	; 0x60
    6cea:	1a40      	subs	r0, r0, r1
    6cec:	9010      	str	r0, [sp, #64]	; 0x40
    6cee:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6cf2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6cf4:	9717      	str	r7, [sp, #92]	; 0x5c
    6cf6:	42ba      	cmp	r2, r7
    6cf8:	bfb8      	it	lt
    6cfa:	463a      	movlt	r2, r7
    6cfc:	920c      	str	r2, [sp, #48]	; 0x30
    6cfe:	b113      	cbz	r3, 6d06 <_vfprintf_r+0x3a6>
    6d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6d02:	3201      	adds	r2, #1
    6d04:	920c      	str	r2, [sp, #48]	; 0x30
    6d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d08:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d0a:	f013 0302 	ands.w	r3, r3, #2
    6d0e:	9315      	str	r3, [sp, #84]	; 0x54
    6d10:	bf1e      	ittt	ne
    6d12:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    6d16:	f10c 0c02 	addne.w	ip, ip, #2
    6d1a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    6d1e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    6d22:	9014      	str	r0, [sp, #80]	; 0x50
    6d24:	d14d      	bne.n	6dc2 <_vfprintf_r+0x462>
    6d26:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6d28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6d2a:	1a8f      	subs	r7, r1, r2
    6d2c:	2f00      	cmp	r7, #0
    6d2e:	dd48      	ble.n	6dc2 <_vfprintf_r+0x462>
    6d30:	2f10      	cmp	r7, #16
    6d32:	f64b 78d4 	movw	r8, #49108	; 0xbfd4
    6d36:	bfd8      	it	le
    6d38:	f2c0 0800 	movtle	r8, #0
    6d3c:	dd30      	ble.n	6da0 <_vfprintf_r+0x440>
    6d3e:	f2c0 0800 	movt	r8, #0
    6d42:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6d46:	4643      	mov	r3, r8
    6d48:	f04f 0a10 	mov.w	sl, #16
    6d4c:	46a8      	mov	r8, r5
    6d4e:	f10b 0b0c 	add.w	fp, fp, #12
    6d52:	461d      	mov	r5, r3
    6d54:	e002      	b.n	6d5c <_vfprintf_r+0x3fc>
    6d56:	3f10      	subs	r7, #16
    6d58:	2f10      	cmp	r7, #16
    6d5a:	dd1e      	ble.n	6d9a <_vfprintf_r+0x43a>
    6d5c:	f8c4 a004 	str.w	sl, [r4, #4]
    6d60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6d64:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6d68:	3301      	adds	r3, #1
    6d6a:	6025      	str	r5, [r4, #0]
    6d6c:	3210      	adds	r2, #16
    6d6e:	2b07      	cmp	r3, #7
    6d70:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6d74:	f104 0408 	add.w	r4, r4, #8
    6d78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6d7c:	ddeb      	ble.n	6d56 <_vfprintf_r+0x3f6>
    6d7e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d82:	4648      	mov	r0, r9
    6d84:	4631      	mov	r1, r6
    6d86:	465a      	mov	r2, fp
    6d88:	3404      	adds	r4, #4
    6d8a:	f7ff fddb 	bl	6944 <__sprint_r>
    6d8e:	2800      	cmp	r0, #0
    6d90:	f47f af06 	bne.w	6ba0 <_vfprintf_r+0x240>
    6d94:	3f10      	subs	r7, #16
    6d96:	2f10      	cmp	r7, #16
    6d98:	dce0      	bgt.n	6d5c <_vfprintf_r+0x3fc>
    6d9a:	462b      	mov	r3, r5
    6d9c:	4645      	mov	r5, r8
    6d9e:	4698      	mov	r8, r3
    6da0:	6067      	str	r7, [r4, #4]
    6da2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6da6:	f8c4 8000 	str.w	r8, [r4]
    6daa:	1c5a      	adds	r2, r3, #1
    6dac:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6db0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6db4:	19db      	adds	r3, r3, r7
    6db6:	2a07      	cmp	r2, #7
    6db8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6dbc:	f300 858a 	bgt.w	78d4 <_vfprintf_r+0xf74>
    6dc0:	3408      	adds	r4, #8
    6dc2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6dc6:	b19b      	cbz	r3, 6df0 <_vfprintf_r+0x490>
    6dc8:	2301      	movs	r3, #1
    6dca:	6063      	str	r3, [r4, #4]
    6dcc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6dd0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6dd4:	3207      	adds	r2, #7
    6dd6:	6022      	str	r2, [r4, #0]
    6dd8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6ddc:	3301      	adds	r3, #1
    6dde:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6de2:	3201      	adds	r2, #1
    6de4:	2b07      	cmp	r3, #7
    6de6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6dea:	f300 84b6 	bgt.w	775a <_vfprintf_r+0xdfa>
    6dee:	3408      	adds	r4, #8
    6df0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6df2:	b19b      	cbz	r3, 6e1c <_vfprintf_r+0x4bc>
    6df4:	2302      	movs	r3, #2
    6df6:	6063      	str	r3, [r4, #4]
    6df8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6dfc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6e00:	3204      	adds	r2, #4
    6e02:	6022      	str	r2, [r4, #0]
    6e04:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6e08:	3301      	adds	r3, #1
    6e0a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6e0e:	3202      	adds	r2, #2
    6e10:	2b07      	cmp	r3, #7
    6e12:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6e16:	f300 84af 	bgt.w	7778 <_vfprintf_r+0xe18>
    6e1a:	3408      	adds	r4, #8
    6e1c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    6e20:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    6e24:	f000 8376 	beq.w	7514 <_vfprintf_r+0xbb4>
    6e28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6e2a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6e2c:	1a9f      	subs	r7, r3, r2
    6e2e:	2f00      	cmp	r7, #0
    6e30:	dd43      	ble.n	6eba <_vfprintf_r+0x55a>
    6e32:	2f10      	cmp	r7, #16
    6e34:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 79c4 <_vfprintf_r+0x1064>
    6e38:	dd2e      	ble.n	6e98 <_vfprintf_r+0x538>
    6e3a:	4643      	mov	r3, r8
    6e3c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6e40:	46a8      	mov	r8, r5
    6e42:	f04f 0a10 	mov.w	sl, #16
    6e46:	f10b 0b0c 	add.w	fp, fp, #12
    6e4a:	461d      	mov	r5, r3
    6e4c:	e002      	b.n	6e54 <_vfprintf_r+0x4f4>
    6e4e:	3f10      	subs	r7, #16
    6e50:	2f10      	cmp	r7, #16
    6e52:	dd1e      	ble.n	6e92 <_vfprintf_r+0x532>
    6e54:	f8c4 a004 	str.w	sl, [r4, #4]
    6e58:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6e5c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6e60:	3301      	adds	r3, #1
    6e62:	6025      	str	r5, [r4, #0]
    6e64:	3210      	adds	r2, #16
    6e66:	2b07      	cmp	r3, #7
    6e68:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6e6c:	f104 0408 	add.w	r4, r4, #8
    6e70:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6e74:	ddeb      	ble.n	6e4e <_vfprintf_r+0x4ee>
    6e76:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6e7a:	4648      	mov	r0, r9
    6e7c:	4631      	mov	r1, r6
    6e7e:	465a      	mov	r2, fp
    6e80:	3404      	adds	r4, #4
    6e82:	f7ff fd5f 	bl	6944 <__sprint_r>
    6e86:	2800      	cmp	r0, #0
    6e88:	f47f ae8a 	bne.w	6ba0 <_vfprintf_r+0x240>
    6e8c:	3f10      	subs	r7, #16
    6e8e:	2f10      	cmp	r7, #16
    6e90:	dce0      	bgt.n	6e54 <_vfprintf_r+0x4f4>
    6e92:	462b      	mov	r3, r5
    6e94:	4645      	mov	r5, r8
    6e96:	4698      	mov	r8, r3
    6e98:	6067      	str	r7, [r4, #4]
    6e9a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6e9e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6ea2:	3301      	adds	r3, #1
    6ea4:	f8c4 8000 	str.w	r8, [r4]
    6ea8:	19d2      	adds	r2, r2, r7
    6eaa:	2b07      	cmp	r3, #7
    6eac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6eb0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6eb4:	f300 8442 	bgt.w	773c <_vfprintf_r+0xddc>
    6eb8:	3408      	adds	r4, #8
    6eba:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6ebe:	f41c 7f80 	tst.w	ip, #256	; 0x100
    6ec2:	f040 829d 	bne.w	7400 <_vfprintf_r+0xaa0>
    6ec6:	9810      	ldr	r0, [sp, #64]	; 0x40
    6ec8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6eca:	6060      	str	r0, [r4, #4]
    6ecc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6ed0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6ed4:	3301      	adds	r3, #1
    6ed6:	6021      	str	r1, [r4, #0]
    6ed8:	1812      	adds	r2, r2, r0
    6eda:	2b07      	cmp	r3, #7
    6edc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6ee0:	bfd8      	it	le
    6ee2:	f104 0308 	addle.w	r3, r4, #8
    6ee6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6eea:	f300 839b 	bgt.w	7624 <_vfprintf_r+0xcc4>
    6eee:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ef0:	f011 0f04 	tst.w	r1, #4
    6ef4:	d055      	beq.n	6fa2 <_vfprintf_r+0x642>
    6ef6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6ef8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    6efc:	ebcc 0702 	rsb	r7, ip, r2
    6f00:	2f00      	cmp	r7, #0
    6f02:	dd4e      	ble.n	6fa2 <_vfprintf_r+0x642>
    6f04:	2f10      	cmp	r7, #16
    6f06:	f64b 78d4 	movw	r8, #49108	; 0xbfd4
    6f0a:	bfd8      	it	le
    6f0c:	f2c0 0800 	movtle	r8, #0
    6f10:	dd2e      	ble.n	6f70 <_vfprintf_r+0x610>
    6f12:	f2c0 0800 	movt	r8, #0
    6f16:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6f1a:	4642      	mov	r2, r8
    6f1c:	2410      	movs	r4, #16
    6f1e:	46a8      	mov	r8, r5
    6f20:	f10a 0a0c 	add.w	sl, sl, #12
    6f24:	4615      	mov	r5, r2
    6f26:	e002      	b.n	6f2e <_vfprintf_r+0x5ce>
    6f28:	3f10      	subs	r7, #16
    6f2a:	2f10      	cmp	r7, #16
    6f2c:	dd1d      	ble.n	6f6a <_vfprintf_r+0x60a>
    6f2e:	605c      	str	r4, [r3, #4]
    6f30:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6f34:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6f38:	3201      	adds	r2, #1
    6f3a:	601d      	str	r5, [r3, #0]
    6f3c:	3110      	adds	r1, #16
    6f3e:	2a07      	cmp	r2, #7
    6f40:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6f44:	f103 0308 	add.w	r3, r3, #8
    6f48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6f4c:	ddec      	ble.n	6f28 <_vfprintf_r+0x5c8>
    6f4e:	4648      	mov	r0, r9
    6f50:	4631      	mov	r1, r6
    6f52:	4652      	mov	r2, sl
    6f54:	f7ff fcf6 	bl	6944 <__sprint_r>
    6f58:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6f5c:	3304      	adds	r3, #4
    6f5e:	2800      	cmp	r0, #0
    6f60:	f47f ae1e 	bne.w	6ba0 <_vfprintf_r+0x240>
    6f64:	3f10      	subs	r7, #16
    6f66:	2f10      	cmp	r7, #16
    6f68:	dce1      	bgt.n	6f2e <_vfprintf_r+0x5ce>
    6f6a:	462a      	mov	r2, r5
    6f6c:	4645      	mov	r5, r8
    6f6e:	4690      	mov	r8, r2
    6f70:	605f      	str	r7, [r3, #4]
    6f72:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6f76:	f8c3 8000 	str.w	r8, [r3]
    6f7a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6f7e:	3201      	adds	r2, #1
    6f80:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6f84:	18fb      	adds	r3, r7, r3
    6f86:	2a07      	cmp	r2, #7
    6f88:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6f8c:	dd0b      	ble.n	6fa6 <_vfprintf_r+0x646>
    6f8e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6f92:	4648      	mov	r0, r9
    6f94:	4631      	mov	r1, r6
    6f96:	320c      	adds	r2, #12
    6f98:	f7ff fcd4 	bl	6944 <__sprint_r>
    6f9c:	2800      	cmp	r0, #0
    6f9e:	f47f adff 	bne.w	6ba0 <_vfprintf_r+0x240>
    6fa2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6fa6:	9811      	ldr	r0, [sp, #68]	; 0x44
    6fa8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6faa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6fac:	428a      	cmp	r2, r1
    6fae:	bfac      	ite	ge
    6fb0:	1880      	addge	r0, r0, r2
    6fb2:	1840      	addlt	r0, r0, r1
    6fb4:	9011      	str	r0, [sp, #68]	; 0x44
    6fb6:	2b00      	cmp	r3, #0
    6fb8:	f040 8342 	bne.w	7640 <_vfprintf_r+0xce0>
    6fbc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6fc0:	2300      	movs	r3, #0
    6fc2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    6fc6:	3404      	adds	r4, #4
    6fc8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6fcc:	e530      	b.n	6a30 <_vfprintf_r+0xd0>
    6fce:	9216      	str	r2, [sp, #88]	; 0x58
    6fd0:	2a00      	cmp	r2, #0
    6fd2:	f43f addd 	beq.w	6b90 <_vfprintf_r+0x230>
    6fd6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    6fda:	2301      	movs	r3, #1
    6fdc:	f04f 0c00 	mov.w	ip, #0
    6fe0:	3004      	adds	r0, #4
    6fe2:	930c      	str	r3, [sp, #48]	; 0x30
    6fe4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    6fe8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6fec:	9013      	str	r0, [sp, #76]	; 0x4c
    6fee:	9310      	str	r3, [sp, #64]	; 0x40
    6ff0:	2100      	movs	r1, #0
    6ff2:	9117      	str	r1, [sp, #92]	; 0x5c
    6ff4:	e687      	b.n	6d06 <_vfprintf_r+0x3a6>
    6ff6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ffa:	2b00      	cmp	r3, #0
    6ffc:	f040 852b 	bne.w	7a56 <_vfprintf_r+0x10f6>
    7000:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7002:	462b      	mov	r3, r5
    7004:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    7008:	782a      	ldrb	r2, [r5, #0]
    700a:	910b      	str	r1, [sp, #44]	; 0x2c
    700c:	e553      	b.n	6ab6 <_vfprintf_r+0x156>
    700e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7012:	f043 0301 	orr.w	r3, r3, #1
    7016:	930a      	str	r3, [sp, #40]	; 0x28
    7018:	462b      	mov	r3, r5
    701a:	782a      	ldrb	r2, [r5, #0]
    701c:	910b      	str	r1, [sp, #44]	; 0x2c
    701e:	e54a      	b.n	6ab6 <_vfprintf_r+0x156>
    7020:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7022:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7024:	6809      	ldr	r1, [r1, #0]
    7026:	910f      	str	r1, [sp, #60]	; 0x3c
    7028:	1d11      	adds	r1, r2, #4
    702a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    702c:	2b00      	cmp	r3, #0
    702e:	f2c0 8780 	blt.w	7f32 <_vfprintf_r+0x15d2>
    7032:	782a      	ldrb	r2, [r5, #0]
    7034:	462b      	mov	r3, r5
    7036:	910b      	str	r1, [sp, #44]	; 0x2c
    7038:	e53d      	b.n	6ab6 <_vfprintf_r+0x156>
    703a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    703c:	462b      	mov	r3, r5
    703e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    7042:	782a      	ldrb	r2, [r5, #0]
    7044:	910b      	str	r1, [sp, #44]	; 0x2c
    7046:	e536      	b.n	6ab6 <_vfprintf_r+0x156>
    7048:	990b      	ldr	r1, [sp, #44]	; 0x2c
    704a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    704c:	f043 0304 	orr.w	r3, r3, #4
    7050:	930a      	str	r3, [sp, #40]	; 0x28
    7052:	462b      	mov	r3, r5
    7054:	782a      	ldrb	r2, [r5, #0]
    7056:	910b      	str	r1, [sp, #44]	; 0x2c
    7058:	e52d      	b.n	6ab6 <_vfprintf_r+0x156>
    705a:	462b      	mov	r3, r5
    705c:	f813 2b01 	ldrb.w	r2, [r3], #1
    7060:	2a2a      	cmp	r2, #42	; 0x2a
    7062:	f001 80cd 	beq.w	8200 <_vfprintf_r+0x18a0>
    7066:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    706a:	2909      	cmp	r1, #9
    706c:	f201 8037 	bhi.w	80de <_vfprintf_r+0x177e>
    7070:	3502      	adds	r5, #2
    7072:	2700      	movs	r7, #0
    7074:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7078:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    707c:	462b      	mov	r3, r5
    707e:	3501      	adds	r5, #1
    7080:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    7084:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    7088:	2909      	cmp	r1, #9
    708a:	d9f3      	bls.n	7074 <_vfprintf_r+0x714>
    708c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    7090:	461d      	mov	r5, r3
    7092:	e511      	b.n	6ab8 <_vfprintf_r+0x158>
    7094:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7096:	462b      	mov	r3, r5
    7098:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    709a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    709e:	920a      	str	r2, [sp, #40]	; 0x28
    70a0:	782a      	ldrb	r2, [r5, #0]
    70a2:	910b      	str	r1, [sp, #44]	; 0x2c
    70a4:	e507      	b.n	6ab6 <_vfprintf_r+0x156>
    70a6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    70aa:	f04f 0800 	mov.w	r8, #0
    70ae:	462b      	mov	r3, r5
    70b0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    70b4:	f813 2b01 	ldrb.w	r2, [r3], #1
    70b8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    70bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    70c0:	461d      	mov	r5, r3
    70c2:	2909      	cmp	r1, #9
    70c4:	d9f3      	bls.n	70ae <_vfprintf_r+0x74e>
    70c6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    70ca:	461d      	mov	r5, r3
    70cc:	e4f4      	b.n	6ab8 <_vfprintf_r+0x158>
    70ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    70d0:	9216      	str	r2, [sp, #88]	; 0x58
    70d2:	f043 0310 	orr.w	r3, r3, #16
    70d6:	930a      	str	r3, [sp, #40]	; 0x28
    70d8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    70dc:	f01c 0f20 	tst.w	ip, #32
    70e0:	f000 815d 	beq.w	739e <_vfprintf_r+0xa3e>
    70e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70e6:	1dc3      	adds	r3, r0, #7
    70e8:	f023 0307 	bic.w	r3, r3, #7
    70ec:	f103 0108 	add.w	r1, r3, #8
    70f0:	910b      	str	r1, [sp, #44]	; 0x2c
    70f2:	e9d3 ab00 	ldrd	sl, fp, [r3]
    70f6:	f1ba 0f00 	cmp.w	sl, #0
    70fa:	f17b 0200 	sbcs.w	r2, fp, #0
    70fe:	f2c0 849b 	blt.w	7a38 <_vfprintf_r+0x10d8>
    7102:	ea5a 030b 	orrs.w	r3, sl, fp
    7106:	f04f 0301 	mov.w	r3, #1
    710a:	bf0c      	ite	eq
    710c:	2200      	moveq	r2, #0
    710e:	2201      	movne	r2, #1
    7110:	e5bc      	b.n	6c8c <_vfprintf_r+0x32c>
    7112:	980a      	ldr	r0, [sp, #40]	; 0x28
    7114:	9216      	str	r2, [sp, #88]	; 0x58
    7116:	f010 0f08 	tst.w	r0, #8
    711a:	f000 84ed 	beq.w	7af8 <_vfprintf_r+0x1198>
    711e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7120:	1dcb      	adds	r3, r1, #7
    7122:	f023 0307 	bic.w	r3, r3, #7
    7126:	f103 0208 	add.w	r2, r3, #8
    712a:	920b      	str	r2, [sp, #44]	; 0x2c
    712c:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7130:	f8d3 a000 	ldr.w	sl, [r3]
    7134:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    7138:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    713c:	4650      	mov	r0, sl
    713e:	4641      	mov	r1, r8
    7140:	f003 fd80 	bl	ac44 <__isinfd>
    7144:	4683      	mov	fp, r0
    7146:	2800      	cmp	r0, #0
    7148:	f000 8599 	beq.w	7c7e <_vfprintf_r+0x131e>
    714c:	4650      	mov	r0, sl
    714e:	2200      	movs	r2, #0
    7150:	2300      	movs	r3, #0
    7152:	4641      	mov	r1, r8
    7154:	f004 f96a 	bl	b42c <__aeabi_dcmplt>
    7158:	2800      	cmp	r0, #0
    715a:	f040 850b 	bne.w	7b74 <_vfprintf_r+0x1214>
    715e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7162:	f64b 71a8 	movw	r1, #49064	; 0xbfa8
    7166:	f64b 72a4 	movw	r2, #49060	; 0xbfa4
    716a:	9816      	ldr	r0, [sp, #88]	; 0x58
    716c:	f2c0 0100 	movt	r1, #0
    7170:	f2c0 0200 	movt	r2, #0
    7174:	f04f 0c03 	mov.w	ip, #3
    7178:	2847      	cmp	r0, #71	; 0x47
    717a:	bfd8      	it	le
    717c:	4611      	movle	r1, r2
    717e:	9113      	str	r1, [sp, #76]	; 0x4c
    7180:	990a      	ldr	r1, [sp, #40]	; 0x28
    7182:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    7186:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    718a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    718e:	910a      	str	r1, [sp, #40]	; 0x28
    7190:	f04f 0c00 	mov.w	ip, #0
    7194:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    7198:	e5b1      	b.n	6cfe <_vfprintf_r+0x39e>
    719a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    719c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    719e:	f043 0308 	orr.w	r3, r3, #8
    71a2:	930a      	str	r3, [sp, #40]	; 0x28
    71a4:	462b      	mov	r3, r5
    71a6:	782a      	ldrb	r2, [r5, #0]
    71a8:	910b      	str	r1, [sp, #44]	; 0x2c
    71aa:	e484      	b.n	6ab6 <_vfprintf_r+0x156>
    71ac:	990a      	ldr	r1, [sp, #40]	; 0x28
    71ae:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    71b2:	910a      	str	r1, [sp, #40]	; 0x28
    71b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    71b6:	e73c      	b.n	7032 <_vfprintf_r+0x6d2>
    71b8:	782a      	ldrb	r2, [r5, #0]
    71ba:	2a6c      	cmp	r2, #108	; 0x6c
    71bc:	f000 8555 	beq.w	7c6a <_vfprintf_r+0x130a>
    71c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    71c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    71c4:	910b      	str	r1, [sp, #44]	; 0x2c
    71c6:	f043 0310 	orr.w	r3, r3, #16
    71ca:	930a      	str	r3, [sp, #40]	; 0x28
    71cc:	462b      	mov	r3, r5
    71ce:	e472      	b.n	6ab6 <_vfprintf_r+0x156>
    71d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    71d2:	f012 0f20 	tst.w	r2, #32
    71d6:	f000 8482 	beq.w	7ade <_vfprintf_r+0x117e>
    71da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    71dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    71de:	6803      	ldr	r3, [r0, #0]
    71e0:	4610      	mov	r0, r2
    71e2:	ea4f 71e0 	mov.w	r1, r0, asr #31
    71e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    71e8:	e9c3 0100 	strd	r0, r1, [r3]
    71ec:	f102 0a04 	add.w	sl, r2, #4
    71f0:	e41e      	b.n	6a30 <_vfprintf_r+0xd0>
    71f2:	9216      	str	r2, [sp, #88]	; 0x58
    71f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    71f6:	f012 0320 	ands.w	r3, r2, #32
    71fa:	f000 80ef 	beq.w	73dc <_vfprintf_r+0xa7c>
    71fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7200:	1dda      	adds	r2, r3, #7
    7202:	2300      	movs	r3, #0
    7204:	f022 0207 	bic.w	r2, r2, #7
    7208:	f102 0c08 	add.w	ip, r2, #8
    720c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7210:	e9d2 ab00 	ldrd	sl, fp, [r2]
    7214:	ea5a 000b 	orrs.w	r0, sl, fp
    7218:	bf0c      	ite	eq
    721a:	2200      	moveq	r2, #0
    721c:	2201      	movne	r2, #1
    721e:	e531      	b.n	6c84 <_vfprintf_r+0x324>
    7220:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7222:	2178      	movs	r1, #120	; 0x78
    7224:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7228:	9116      	str	r1, [sp, #88]	; 0x58
    722a:	6803      	ldr	r3, [r0, #0]
    722c:	f64b 70b4 	movw	r0, #49076	; 0xbfb4
    7230:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    7234:	2130      	movs	r1, #48	; 0x30
    7236:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    723a:	f04c 0c02 	orr.w	ip, ip, #2
    723e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7240:	1e1a      	subs	r2, r3, #0
    7242:	bf18      	it	ne
    7244:	2201      	movne	r2, #1
    7246:	f2c0 0000 	movt	r0, #0
    724a:	469a      	mov	sl, r3
    724c:	f04f 0b00 	mov.w	fp, #0
    7250:	3104      	adds	r1, #4
    7252:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7256:	9019      	str	r0, [sp, #100]	; 0x64
    7258:	2302      	movs	r3, #2
    725a:	910b      	str	r1, [sp, #44]	; 0x2c
    725c:	e512      	b.n	6c84 <_vfprintf_r+0x324>
    725e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7260:	9216      	str	r2, [sp, #88]	; 0x58
    7262:	f04f 0200 	mov.w	r2, #0
    7266:	1d18      	adds	r0, r3, #4
    7268:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    726c:	681b      	ldr	r3, [r3, #0]
    726e:	900b      	str	r0, [sp, #44]	; 0x2c
    7270:	9313      	str	r3, [sp, #76]	; 0x4c
    7272:	2b00      	cmp	r3, #0
    7274:	f000 86c6 	beq.w	8004 <_vfprintf_r+0x16a4>
    7278:	2f00      	cmp	r7, #0
    727a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    727c:	f2c0 868f 	blt.w	7f9e <_vfprintf_r+0x163e>
    7280:	2100      	movs	r1, #0
    7282:	463a      	mov	r2, r7
    7284:	f002 fdc2 	bl	9e0c <memchr>
    7288:	4603      	mov	r3, r0
    728a:	2800      	cmp	r0, #0
    728c:	f000 86f5 	beq.w	807a <_vfprintf_r+0x171a>
    7290:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7292:	1a1b      	subs	r3, r3, r0
    7294:	9310      	str	r3, [sp, #64]	; 0x40
    7296:	42bb      	cmp	r3, r7
    7298:	f340 85be 	ble.w	7e18 <_vfprintf_r+0x14b8>
    729c:	9710      	str	r7, [sp, #64]	; 0x40
    729e:	2100      	movs	r1, #0
    72a0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    72a4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    72a8:	970c      	str	r7, [sp, #48]	; 0x30
    72aa:	9117      	str	r1, [sp, #92]	; 0x5c
    72ac:	e527      	b.n	6cfe <_vfprintf_r+0x39e>
    72ae:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    72b2:	9216      	str	r2, [sp, #88]	; 0x58
    72b4:	f01c 0f20 	tst.w	ip, #32
    72b8:	d023      	beq.n	7302 <_vfprintf_r+0x9a2>
    72ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
    72bc:	2301      	movs	r3, #1
    72be:	1dc2      	adds	r2, r0, #7
    72c0:	f022 0207 	bic.w	r2, r2, #7
    72c4:	f102 0108 	add.w	r1, r2, #8
    72c8:	910b      	str	r1, [sp, #44]	; 0x2c
    72ca:	e9d2 ab00 	ldrd	sl, fp, [r2]
    72ce:	ea5a 020b 	orrs.w	r2, sl, fp
    72d2:	bf0c      	ite	eq
    72d4:	2200      	moveq	r2, #0
    72d6:	2201      	movne	r2, #1
    72d8:	e4d4      	b.n	6c84 <_vfprintf_r+0x324>
    72da:	990a      	ldr	r1, [sp, #40]	; 0x28
    72dc:	462b      	mov	r3, r5
    72de:	f041 0120 	orr.w	r1, r1, #32
    72e2:	910a      	str	r1, [sp, #40]	; 0x28
    72e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    72e6:	782a      	ldrb	r2, [r5, #0]
    72e8:	910b      	str	r1, [sp, #44]	; 0x2c
    72ea:	f7ff bbe4 	b.w	6ab6 <_vfprintf_r+0x156>
    72ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    72f0:	9216      	str	r2, [sp, #88]	; 0x58
    72f2:	f043 0310 	orr.w	r3, r3, #16
    72f6:	930a      	str	r3, [sp, #40]	; 0x28
    72f8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    72fc:	f01c 0f20 	tst.w	ip, #32
    7300:	d1db      	bne.n	72ba <_vfprintf_r+0x95a>
    7302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7304:	f013 0f10 	tst.w	r3, #16
    7308:	f000 83d5 	beq.w	7ab6 <_vfprintf_r+0x1156>
    730c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    730e:	2301      	movs	r3, #1
    7310:	1d02      	adds	r2, r0, #4
    7312:	920b      	str	r2, [sp, #44]	; 0x2c
    7314:	6801      	ldr	r1, [r0, #0]
    7316:	1e0a      	subs	r2, r1, #0
    7318:	bf18      	it	ne
    731a:	2201      	movne	r2, #1
    731c:	468a      	mov	sl, r1
    731e:	f04f 0b00 	mov.w	fp, #0
    7322:	e4af      	b.n	6c84 <_vfprintf_r+0x324>
    7324:	980a      	ldr	r0, [sp, #40]	; 0x28
    7326:	9216      	str	r2, [sp, #88]	; 0x58
    7328:	f64b 7290 	movw	r2, #49040	; 0xbf90
    732c:	f010 0f20 	tst.w	r0, #32
    7330:	f2c0 0200 	movt	r2, #0
    7334:	9219      	str	r2, [sp, #100]	; 0x64
    7336:	f47f ac92 	bne.w	6c5e <_vfprintf_r+0x2fe>
    733a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    733c:	f013 0f10 	tst.w	r3, #16
    7340:	f040 831a 	bne.w	7978 <_vfprintf_r+0x1018>
    7344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7346:	f012 0f40 	tst.w	r2, #64	; 0x40
    734a:	f000 8315 	beq.w	7978 <_vfprintf_r+0x1018>
    734e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7350:	f103 0c04 	add.w	ip, r3, #4
    7354:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7358:	f8b3 a000 	ldrh.w	sl, [r3]
    735c:	46d2      	mov	sl, sl
    735e:	f04f 0b00 	mov.w	fp, #0
    7362:	e485      	b.n	6c70 <_vfprintf_r+0x310>
    7364:	9216      	str	r2, [sp, #88]	; 0x58
    7366:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    736a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    736c:	f04f 0c01 	mov.w	ip, #1
    7370:	f04f 0000 	mov.w	r0, #0
    7374:	3104      	adds	r1, #4
    7376:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    737a:	6813      	ldr	r3, [r2, #0]
    737c:	3204      	adds	r2, #4
    737e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    7382:	920b      	str	r2, [sp, #44]	; 0x2c
    7384:	9113      	str	r1, [sp, #76]	; 0x4c
    7386:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    738a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    738e:	e62f      	b.n	6ff0 <_vfprintf_r+0x690>
    7390:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7394:	9216      	str	r2, [sp, #88]	; 0x58
    7396:	f01c 0f20 	tst.w	ip, #32
    739a:	f47f aea3 	bne.w	70e4 <_vfprintf_r+0x784>
    739e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    73a0:	f012 0f10 	tst.w	r2, #16
    73a4:	f040 82f1 	bne.w	798a <_vfprintf_r+0x102a>
    73a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    73aa:	f012 0f40 	tst.w	r2, #64	; 0x40
    73ae:	f000 82ec 	beq.w	798a <_vfprintf_r+0x102a>
    73b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    73b4:	f103 0c04 	add.w	ip, r3, #4
    73b8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    73bc:	f9b3 a000 	ldrsh.w	sl, [r3]
    73c0:	46d2      	mov	sl, sl
    73c2:	ea4f 7bea 	mov.w	fp, sl, asr #31
    73c6:	e696      	b.n	70f6 <_vfprintf_r+0x796>
    73c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    73ca:	9216      	str	r2, [sp, #88]	; 0x58
    73cc:	f041 0110 	orr.w	r1, r1, #16
    73d0:	910a      	str	r1, [sp, #40]	; 0x28
    73d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    73d4:	f012 0320 	ands.w	r3, r2, #32
    73d8:	f47f af11 	bne.w	71fe <_vfprintf_r+0x89e>
    73dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    73de:	f011 0210 	ands.w	r2, r1, #16
    73e2:	f000 8354 	beq.w	7a8e <_vfprintf_r+0x112e>
    73e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    73e8:	f102 0c04 	add.w	ip, r2, #4
    73ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    73f0:	6811      	ldr	r1, [r2, #0]
    73f2:	1e0a      	subs	r2, r1, #0
    73f4:	bf18      	it	ne
    73f6:	2201      	movne	r2, #1
    73f8:	468a      	mov	sl, r1
    73fa:	f04f 0b00 	mov.w	fp, #0
    73fe:	e441      	b.n	6c84 <_vfprintf_r+0x324>
    7400:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7402:	2a65      	cmp	r2, #101	; 0x65
    7404:	f340 8128 	ble.w	7658 <_vfprintf_r+0xcf8>
    7408:	9812      	ldr	r0, [sp, #72]	; 0x48
    740a:	2200      	movs	r2, #0
    740c:	2300      	movs	r3, #0
    740e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7410:	f004 f802 	bl	b418 <__aeabi_dcmpeq>
    7414:	2800      	cmp	r0, #0
    7416:	f000 81be 	beq.w	7796 <_vfprintf_r+0xe36>
    741a:	2301      	movs	r3, #1
    741c:	6063      	str	r3, [r4, #4]
    741e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7422:	f64b 73d0 	movw	r3, #49104	; 0xbfd0
    7426:	f2c0 0300 	movt	r3, #0
    742a:	6023      	str	r3, [r4, #0]
    742c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7430:	3201      	adds	r2, #1
    7432:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7436:	3301      	adds	r3, #1
    7438:	2a07      	cmp	r2, #7
    743a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    743e:	bfd8      	it	le
    7440:	f104 0308 	addle.w	r3, r4, #8
    7444:	f300 839b 	bgt.w	7b7e <_vfprintf_r+0x121e>
    7448:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    744c:	981a      	ldr	r0, [sp, #104]	; 0x68
    744e:	4282      	cmp	r2, r0
    7450:	db04      	blt.n	745c <_vfprintf_r+0xafc>
    7452:	990a      	ldr	r1, [sp, #40]	; 0x28
    7454:	f011 0f01 	tst.w	r1, #1
    7458:	f43f ad49 	beq.w	6eee <_vfprintf_r+0x58e>
    745c:	2201      	movs	r2, #1
    745e:	605a      	str	r2, [r3, #4]
    7460:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7464:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7468:	3201      	adds	r2, #1
    746a:	981d      	ldr	r0, [sp, #116]	; 0x74
    746c:	3101      	adds	r1, #1
    746e:	2a07      	cmp	r2, #7
    7470:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7474:	6018      	str	r0, [r3, #0]
    7476:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    747a:	f300 855f 	bgt.w	7f3c <_vfprintf_r+0x15dc>
    747e:	3308      	adds	r3, #8
    7480:	991a      	ldr	r1, [sp, #104]	; 0x68
    7482:	1e4f      	subs	r7, r1, #1
    7484:	2f00      	cmp	r7, #0
    7486:	f77f ad32 	ble.w	6eee <_vfprintf_r+0x58e>
    748a:	2f10      	cmp	r7, #16
    748c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 79c4 <_vfprintf_r+0x1064>
    7490:	f340 82ea 	ble.w	7a68 <_vfprintf_r+0x1108>
    7494:	4642      	mov	r2, r8
    7496:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    749a:	46a8      	mov	r8, r5
    749c:	2410      	movs	r4, #16
    749e:	f10a 0a0c 	add.w	sl, sl, #12
    74a2:	4615      	mov	r5, r2
    74a4:	e003      	b.n	74ae <_vfprintf_r+0xb4e>
    74a6:	3f10      	subs	r7, #16
    74a8:	2f10      	cmp	r7, #16
    74aa:	f340 82da 	ble.w	7a62 <_vfprintf_r+0x1102>
    74ae:	605c      	str	r4, [r3, #4]
    74b0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    74b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    74b8:	3201      	adds	r2, #1
    74ba:	601d      	str	r5, [r3, #0]
    74bc:	3110      	adds	r1, #16
    74be:	2a07      	cmp	r2, #7
    74c0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    74c4:	f103 0308 	add.w	r3, r3, #8
    74c8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    74cc:	ddeb      	ble.n	74a6 <_vfprintf_r+0xb46>
    74ce:	4648      	mov	r0, r9
    74d0:	4631      	mov	r1, r6
    74d2:	4652      	mov	r2, sl
    74d4:	f7ff fa36 	bl	6944 <__sprint_r>
    74d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    74dc:	3304      	adds	r3, #4
    74de:	2800      	cmp	r0, #0
    74e0:	d0e1      	beq.n	74a6 <_vfprintf_r+0xb46>
    74e2:	f7ff bb5d 	b.w	6ba0 <_vfprintf_r+0x240>
    74e6:	b97b      	cbnz	r3, 7508 <_vfprintf_r+0xba8>
    74e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    74ea:	f011 0f01 	tst.w	r1, #1
    74ee:	d00b      	beq.n	7508 <_vfprintf_r+0xba8>
    74f0:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    74f4:	2330      	movs	r3, #48	; 0x30
    74f6:	3204      	adds	r2, #4
    74f8:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    74fc:	3227      	adds	r2, #39	; 0x27
    74fe:	2301      	movs	r3, #1
    7500:	9213      	str	r2, [sp, #76]	; 0x4c
    7502:	9310      	str	r3, [sp, #64]	; 0x40
    7504:	f7ff bbf3 	b.w	6cee <_vfprintf_r+0x38e>
    7508:	9818      	ldr	r0, [sp, #96]	; 0x60
    750a:	2100      	movs	r1, #0
    750c:	9110      	str	r1, [sp, #64]	; 0x40
    750e:	9013      	str	r0, [sp, #76]	; 0x4c
    7510:	f7ff bbed 	b.w	6cee <_vfprintf_r+0x38e>
    7514:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7516:	990c      	ldr	r1, [sp, #48]	; 0x30
    7518:	1a47      	subs	r7, r0, r1
    751a:	2f00      	cmp	r7, #0
    751c:	f77f ac84 	ble.w	6e28 <_vfprintf_r+0x4c8>
    7520:	2f10      	cmp	r7, #16
    7522:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 79c4 <_vfprintf_r+0x1064>
    7526:	dd2e      	ble.n	7586 <_vfprintf_r+0xc26>
    7528:	4643      	mov	r3, r8
    752a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    752e:	46a8      	mov	r8, r5
    7530:	f04f 0a10 	mov.w	sl, #16
    7534:	f10b 0b0c 	add.w	fp, fp, #12
    7538:	461d      	mov	r5, r3
    753a:	e002      	b.n	7542 <_vfprintf_r+0xbe2>
    753c:	3f10      	subs	r7, #16
    753e:	2f10      	cmp	r7, #16
    7540:	dd1e      	ble.n	7580 <_vfprintf_r+0xc20>
    7542:	f8c4 a004 	str.w	sl, [r4, #4]
    7546:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    754a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    754e:	3301      	adds	r3, #1
    7550:	6025      	str	r5, [r4, #0]
    7552:	3210      	adds	r2, #16
    7554:	2b07      	cmp	r3, #7
    7556:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    755a:	f104 0408 	add.w	r4, r4, #8
    755e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7562:	ddeb      	ble.n	753c <_vfprintf_r+0xbdc>
    7564:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7568:	4648      	mov	r0, r9
    756a:	4631      	mov	r1, r6
    756c:	465a      	mov	r2, fp
    756e:	3404      	adds	r4, #4
    7570:	f7ff f9e8 	bl	6944 <__sprint_r>
    7574:	2800      	cmp	r0, #0
    7576:	f47f ab13 	bne.w	6ba0 <_vfprintf_r+0x240>
    757a:	3f10      	subs	r7, #16
    757c:	2f10      	cmp	r7, #16
    757e:	dce0      	bgt.n	7542 <_vfprintf_r+0xbe2>
    7580:	462b      	mov	r3, r5
    7582:	4645      	mov	r5, r8
    7584:	4698      	mov	r8, r3
    7586:	6067      	str	r7, [r4, #4]
    7588:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    758c:	f8c4 8000 	str.w	r8, [r4]
    7590:	1c5a      	adds	r2, r3, #1
    7592:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7596:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    759a:	19db      	adds	r3, r3, r7
    759c:	2a07      	cmp	r2, #7
    759e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    75a2:	f300 823a 	bgt.w	7a1a <_vfprintf_r+0x10ba>
    75a6:	3408      	adds	r4, #8
    75a8:	e43e      	b.n	6e28 <_vfprintf_r+0x4c8>
    75aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    75ac:	6063      	str	r3, [r4, #4]
    75ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    75b2:	6021      	str	r1, [r4, #0]
    75b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    75b8:	3201      	adds	r2, #1
    75ba:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    75be:	18cb      	adds	r3, r1, r3
    75c0:	2a07      	cmp	r2, #7
    75c2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    75c6:	f300 8549 	bgt.w	805c <_vfprintf_r+0x16fc>
    75ca:	3408      	adds	r4, #8
    75cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    75ce:	2301      	movs	r3, #1
    75d0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    75d4:	6063      	str	r3, [r4, #4]
    75d6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    75da:	6022      	str	r2, [r4, #0]
    75dc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    75e0:	3301      	adds	r3, #1
    75e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    75e6:	3201      	adds	r2, #1
    75e8:	2b07      	cmp	r3, #7
    75ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    75ee:	bfd8      	it	le
    75f0:	f104 0308 	addle.w	r3, r4, #8
    75f4:	f300 8523 	bgt.w	803e <_vfprintf_r+0x16de>
    75f8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    75fa:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    75fe:	19c7      	adds	r7, r0, r7
    7600:	981a      	ldr	r0, [sp, #104]	; 0x68
    7602:	601f      	str	r7, [r3, #0]
    7604:	1a81      	subs	r1, r0, r2
    7606:	6059      	str	r1, [r3, #4]
    7608:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    760c:	1a8a      	subs	r2, r1, r2
    760e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    7612:	1812      	adds	r2, r2, r0
    7614:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7618:	3101      	adds	r1, #1
    761a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    761e:	2907      	cmp	r1, #7
    7620:	f340 8232 	ble.w	7a88 <_vfprintf_r+0x1128>
    7624:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7628:	4648      	mov	r0, r9
    762a:	4631      	mov	r1, r6
    762c:	320c      	adds	r2, #12
    762e:	f7ff f989 	bl	6944 <__sprint_r>
    7632:	2800      	cmp	r0, #0
    7634:	f47f aab4 	bne.w	6ba0 <_vfprintf_r+0x240>
    7638:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    763c:	3304      	adds	r3, #4
    763e:	e456      	b.n	6eee <_vfprintf_r+0x58e>
    7640:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7644:	4648      	mov	r0, r9
    7646:	4631      	mov	r1, r6
    7648:	320c      	adds	r2, #12
    764a:	f7ff f97b 	bl	6944 <__sprint_r>
    764e:	2800      	cmp	r0, #0
    7650:	f43f acb4 	beq.w	6fbc <_vfprintf_r+0x65c>
    7654:	f7ff baa4 	b.w	6ba0 <_vfprintf_r+0x240>
    7658:	991a      	ldr	r1, [sp, #104]	; 0x68
    765a:	2901      	cmp	r1, #1
    765c:	dd4c      	ble.n	76f8 <_vfprintf_r+0xd98>
    765e:	2301      	movs	r3, #1
    7660:	6063      	str	r3, [r4, #4]
    7662:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7666:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    766a:	3301      	adds	r3, #1
    766c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    766e:	3201      	adds	r2, #1
    7670:	2b07      	cmp	r3, #7
    7672:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7676:	6020      	str	r0, [r4, #0]
    7678:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    767c:	f300 81b2 	bgt.w	79e4 <_vfprintf_r+0x1084>
    7680:	3408      	adds	r4, #8
    7682:	2301      	movs	r3, #1
    7684:	6063      	str	r3, [r4, #4]
    7686:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    768a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    768e:	3301      	adds	r3, #1
    7690:	991d      	ldr	r1, [sp, #116]	; 0x74
    7692:	3201      	adds	r2, #1
    7694:	2b07      	cmp	r3, #7
    7696:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    769a:	6021      	str	r1, [r4, #0]
    769c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    76a0:	f300 8192 	bgt.w	79c8 <_vfprintf_r+0x1068>
    76a4:	3408      	adds	r4, #8
    76a6:	9812      	ldr	r0, [sp, #72]	; 0x48
    76a8:	2200      	movs	r2, #0
    76aa:	2300      	movs	r3, #0
    76ac:	991b      	ldr	r1, [sp, #108]	; 0x6c
    76ae:	f003 feb3 	bl	b418 <__aeabi_dcmpeq>
    76b2:	2800      	cmp	r0, #0
    76b4:	f040 811d 	bne.w	78f2 <_vfprintf_r+0xf92>
    76b8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    76ba:	9813      	ldr	r0, [sp, #76]	; 0x4c
    76bc:	1e5a      	subs	r2, r3, #1
    76be:	6062      	str	r2, [r4, #4]
    76c0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    76c4:	1c41      	adds	r1, r0, #1
    76c6:	6021      	str	r1, [r4, #0]
    76c8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    76cc:	3301      	adds	r3, #1
    76ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    76d2:	188a      	adds	r2, r1, r2
    76d4:	2b07      	cmp	r3, #7
    76d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    76da:	dc21      	bgt.n	7720 <_vfprintf_r+0xdc0>
    76dc:	3408      	adds	r4, #8
    76de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    76e0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    76e4:	981c      	ldr	r0, [sp, #112]	; 0x70
    76e6:	6022      	str	r2, [r4, #0]
    76e8:	6063      	str	r3, [r4, #4]
    76ea:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    76ee:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    76f2:	3301      	adds	r3, #1
    76f4:	f7ff bbf0 	b.w	6ed8 <_vfprintf_r+0x578>
    76f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76fa:	f012 0f01 	tst.w	r2, #1
    76fe:	d1ae      	bne.n	765e <_vfprintf_r+0xcfe>
    7700:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7702:	2301      	movs	r3, #1
    7704:	6063      	str	r3, [r4, #4]
    7706:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    770a:	6022      	str	r2, [r4, #0]
    770c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7710:	3301      	adds	r3, #1
    7712:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7716:	3201      	adds	r2, #1
    7718:	2b07      	cmp	r3, #7
    771a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    771e:	dddd      	ble.n	76dc <_vfprintf_r+0xd7c>
    7720:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7724:	4648      	mov	r0, r9
    7726:	4631      	mov	r1, r6
    7728:	320c      	adds	r2, #12
    772a:	f7ff f90b 	bl	6944 <__sprint_r>
    772e:	2800      	cmp	r0, #0
    7730:	f47f aa36 	bne.w	6ba0 <_vfprintf_r+0x240>
    7734:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7738:	3404      	adds	r4, #4
    773a:	e7d0      	b.n	76de <_vfprintf_r+0xd7e>
    773c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7740:	4648      	mov	r0, r9
    7742:	4631      	mov	r1, r6
    7744:	320c      	adds	r2, #12
    7746:	f7ff f8fd 	bl	6944 <__sprint_r>
    774a:	2800      	cmp	r0, #0
    774c:	f47f aa28 	bne.w	6ba0 <_vfprintf_r+0x240>
    7750:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7754:	3404      	adds	r4, #4
    7756:	f7ff bbb0 	b.w	6eba <_vfprintf_r+0x55a>
    775a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    775e:	4648      	mov	r0, r9
    7760:	4631      	mov	r1, r6
    7762:	320c      	adds	r2, #12
    7764:	f7ff f8ee 	bl	6944 <__sprint_r>
    7768:	2800      	cmp	r0, #0
    776a:	f47f aa19 	bne.w	6ba0 <_vfprintf_r+0x240>
    776e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7772:	3404      	adds	r4, #4
    7774:	f7ff bb3c 	b.w	6df0 <_vfprintf_r+0x490>
    7778:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    777c:	4648      	mov	r0, r9
    777e:	4631      	mov	r1, r6
    7780:	320c      	adds	r2, #12
    7782:	f7ff f8df 	bl	6944 <__sprint_r>
    7786:	2800      	cmp	r0, #0
    7788:	f47f aa0a 	bne.w	6ba0 <_vfprintf_r+0x240>
    778c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7790:	3404      	adds	r4, #4
    7792:	f7ff bb43 	b.w	6e1c <_vfprintf_r+0x4bc>
    7796:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    779a:	2b00      	cmp	r3, #0
    779c:	f340 81fd 	ble.w	7b9a <_vfprintf_r+0x123a>
    77a0:	991a      	ldr	r1, [sp, #104]	; 0x68
    77a2:	428b      	cmp	r3, r1
    77a4:	f6ff af01 	blt.w	75aa <_vfprintf_r+0xc4a>
    77a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    77aa:	6061      	str	r1, [r4, #4]
    77ac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    77b0:	6022      	str	r2, [r4, #0]
    77b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    77b6:	3301      	adds	r3, #1
    77b8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    77bc:	1852      	adds	r2, r2, r1
    77be:	2b07      	cmp	r3, #7
    77c0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    77c4:	bfd8      	it	le
    77c6:	f104 0308 	addle.w	r3, r4, #8
    77ca:	f300 8429 	bgt.w	8020 <_vfprintf_r+0x16c0>
    77ce:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    77d2:	981a      	ldr	r0, [sp, #104]	; 0x68
    77d4:	1a24      	subs	r4, r4, r0
    77d6:	2c00      	cmp	r4, #0
    77d8:	f340 81b3 	ble.w	7b42 <_vfprintf_r+0x11e2>
    77dc:	2c10      	cmp	r4, #16
    77de:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 79c4 <_vfprintf_r+0x1064>
    77e2:	f340 819d 	ble.w	7b20 <_vfprintf_r+0x11c0>
    77e6:	4642      	mov	r2, r8
    77e8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    77ec:	46a8      	mov	r8, r5
    77ee:	2710      	movs	r7, #16
    77f0:	f10a 0a0c 	add.w	sl, sl, #12
    77f4:	4615      	mov	r5, r2
    77f6:	e003      	b.n	7800 <_vfprintf_r+0xea0>
    77f8:	3c10      	subs	r4, #16
    77fa:	2c10      	cmp	r4, #16
    77fc:	f340 818d 	ble.w	7b1a <_vfprintf_r+0x11ba>
    7800:	605f      	str	r7, [r3, #4]
    7802:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7806:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    780a:	3201      	adds	r2, #1
    780c:	601d      	str	r5, [r3, #0]
    780e:	3110      	adds	r1, #16
    7810:	2a07      	cmp	r2, #7
    7812:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7816:	f103 0308 	add.w	r3, r3, #8
    781a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    781e:	ddeb      	ble.n	77f8 <_vfprintf_r+0xe98>
    7820:	4648      	mov	r0, r9
    7822:	4631      	mov	r1, r6
    7824:	4652      	mov	r2, sl
    7826:	f7ff f88d 	bl	6944 <__sprint_r>
    782a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    782e:	3304      	adds	r3, #4
    7830:	2800      	cmp	r0, #0
    7832:	d0e1      	beq.n	77f8 <_vfprintf_r+0xe98>
    7834:	f7ff b9b4 	b.w	6ba0 <_vfprintf_r+0x240>
    7838:	9a18      	ldr	r2, [sp, #96]	; 0x60
    783a:	9819      	ldr	r0, [sp, #100]	; 0x64
    783c:	4613      	mov	r3, r2
    783e:	9213      	str	r2, [sp, #76]	; 0x4c
    7840:	f00a 020f 	and.w	r2, sl, #15
    7844:	ea4f 111a 	mov.w	r1, sl, lsr #4
    7848:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    784c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    7850:	5c82      	ldrb	r2, [r0, r2]
    7852:	468a      	mov	sl, r1
    7854:	46e3      	mov	fp, ip
    7856:	ea5a 0c0b 	orrs.w	ip, sl, fp
    785a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    785e:	d1ef      	bne.n	7840 <_vfprintf_r+0xee0>
    7860:	9818      	ldr	r0, [sp, #96]	; 0x60
    7862:	9313      	str	r3, [sp, #76]	; 0x4c
    7864:	1ac0      	subs	r0, r0, r3
    7866:	9010      	str	r0, [sp, #64]	; 0x40
    7868:	f7ff ba41 	b.w	6cee <_vfprintf_r+0x38e>
    786c:	2209      	movs	r2, #9
    786e:	2300      	movs	r3, #0
    7870:	4552      	cmp	r2, sl
    7872:	eb73 000b 	sbcs.w	r0, r3, fp
    7876:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    787a:	d21f      	bcs.n	78bc <_vfprintf_r+0xf5c>
    787c:	4623      	mov	r3, r4
    787e:	4644      	mov	r4, r8
    7880:	46b8      	mov	r8, r7
    7882:	461f      	mov	r7, r3
    7884:	4650      	mov	r0, sl
    7886:	4659      	mov	r1, fp
    7888:	220a      	movs	r2, #10
    788a:	2300      	movs	r3, #0
    788c:	f003 fe1e 	bl	b4cc <__aeabi_uldivmod>
    7890:	2300      	movs	r3, #0
    7892:	4650      	mov	r0, sl
    7894:	4659      	mov	r1, fp
    7896:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    789a:	220a      	movs	r2, #10
    789c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    78a0:	f003 fe14 	bl	b4cc <__aeabi_uldivmod>
    78a4:	2209      	movs	r2, #9
    78a6:	2300      	movs	r3, #0
    78a8:	4682      	mov	sl, r0
    78aa:	468b      	mov	fp, r1
    78ac:	4552      	cmp	r2, sl
    78ae:	eb73 030b 	sbcs.w	r3, r3, fp
    78b2:	d3e7      	bcc.n	7884 <_vfprintf_r+0xf24>
    78b4:	463b      	mov	r3, r7
    78b6:	4647      	mov	r7, r8
    78b8:	46a0      	mov	r8, r4
    78ba:	461c      	mov	r4, r3
    78bc:	f108 30ff 	add.w	r0, r8, #4294967295
    78c0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    78c4:	9013      	str	r0, [sp, #76]	; 0x4c
    78c6:	f808 ac01 	strb.w	sl, [r8, #-1]
    78ca:	9918      	ldr	r1, [sp, #96]	; 0x60
    78cc:	1a09      	subs	r1, r1, r0
    78ce:	9110      	str	r1, [sp, #64]	; 0x40
    78d0:	f7ff ba0d 	b.w	6cee <_vfprintf_r+0x38e>
    78d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    78d8:	4648      	mov	r0, r9
    78da:	4631      	mov	r1, r6
    78dc:	320c      	adds	r2, #12
    78de:	f7ff f831 	bl	6944 <__sprint_r>
    78e2:	2800      	cmp	r0, #0
    78e4:	f47f a95c 	bne.w	6ba0 <_vfprintf_r+0x240>
    78e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    78ec:	3404      	adds	r4, #4
    78ee:	f7ff ba68 	b.w	6dc2 <_vfprintf_r+0x462>
    78f2:	991a      	ldr	r1, [sp, #104]	; 0x68
    78f4:	1e4f      	subs	r7, r1, #1
    78f6:	2f00      	cmp	r7, #0
    78f8:	f77f aef1 	ble.w	76de <_vfprintf_r+0xd7e>
    78fc:	2f10      	cmp	r7, #16
    78fe:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 79c4 <_vfprintf_r+0x1064>
    7902:	dd4e      	ble.n	79a2 <_vfprintf_r+0x1042>
    7904:	4643      	mov	r3, r8
    7906:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    790a:	46a8      	mov	r8, r5
    790c:	f04f 0a10 	mov.w	sl, #16
    7910:	f10b 0b0c 	add.w	fp, fp, #12
    7914:	461d      	mov	r5, r3
    7916:	e002      	b.n	791e <_vfprintf_r+0xfbe>
    7918:	3f10      	subs	r7, #16
    791a:	2f10      	cmp	r7, #16
    791c:	dd3e      	ble.n	799c <_vfprintf_r+0x103c>
    791e:	f8c4 a004 	str.w	sl, [r4, #4]
    7922:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7926:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    792a:	3301      	adds	r3, #1
    792c:	6025      	str	r5, [r4, #0]
    792e:	3210      	adds	r2, #16
    7930:	2b07      	cmp	r3, #7
    7932:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7936:	f104 0408 	add.w	r4, r4, #8
    793a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    793e:	ddeb      	ble.n	7918 <_vfprintf_r+0xfb8>
    7940:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7944:	4648      	mov	r0, r9
    7946:	4631      	mov	r1, r6
    7948:	465a      	mov	r2, fp
    794a:	3404      	adds	r4, #4
    794c:	f7fe fffa 	bl	6944 <__sprint_r>
    7950:	2800      	cmp	r0, #0
    7952:	d0e1      	beq.n	7918 <_vfprintf_r+0xfb8>
    7954:	f7ff b924 	b.w	6ba0 <_vfprintf_r+0x240>
    7958:	9816      	ldr	r0, [sp, #88]	; 0x58
    795a:	2130      	movs	r1, #48	; 0x30
    795c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7960:	2201      	movs	r2, #1
    7962:	2302      	movs	r3, #2
    7964:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    7968:	f04c 0c02 	orr.w	ip, ip, #2
    796c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    7970:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7974:	f7ff b986 	b.w	6c84 <_vfprintf_r+0x324>
    7978:	980b      	ldr	r0, [sp, #44]	; 0x2c
    797a:	1d01      	adds	r1, r0, #4
    797c:	6803      	ldr	r3, [r0, #0]
    797e:	910b      	str	r1, [sp, #44]	; 0x2c
    7980:	469a      	mov	sl, r3
    7982:	f04f 0b00 	mov.w	fp, #0
    7986:	f7ff b973 	b.w	6c70 <_vfprintf_r+0x310>
    798a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    798c:	1d01      	adds	r1, r0, #4
    798e:	6803      	ldr	r3, [r0, #0]
    7990:	910b      	str	r1, [sp, #44]	; 0x2c
    7992:	469a      	mov	sl, r3
    7994:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7998:	f7ff bbad 	b.w	70f6 <_vfprintf_r+0x796>
    799c:	462b      	mov	r3, r5
    799e:	4645      	mov	r5, r8
    79a0:	4698      	mov	r8, r3
    79a2:	6067      	str	r7, [r4, #4]
    79a4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    79a8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    79ac:	3301      	adds	r3, #1
    79ae:	f8c4 8000 	str.w	r8, [r4]
    79b2:	19d2      	adds	r2, r2, r7
    79b4:	2b07      	cmp	r3, #7
    79b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    79ba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    79be:	f77f ae8d 	ble.w	76dc <_vfprintf_r+0xd7c>
    79c2:	e6ad      	b.n	7720 <_vfprintf_r+0xdc0>
    79c4:	0000bfe4 	.word	0x0000bfe4
    79c8:	f50d 62a8 	addal.w	r2, sp, #1344	; 0x540
    79cc:	4648      	mov	r0, r9
    79ce:	4631      	mov	r1, r6
    79d0:	320c      	adds	r2, #12
    79d2:	f7fe ffb7 	bl	6944 <__sprint_r>
    79d6:	2800      	cmp	r0, #0
    79d8:	f47f a8e2 	bne.w	6ba0 <_vfprintf_r+0x240>
    79dc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    79e0:	3404      	adds	r4, #4
    79e2:	e660      	b.n	76a6 <_vfprintf_r+0xd46>
    79e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    79e8:	4648      	mov	r0, r9
    79ea:	4631      	mov	r1, r6
    79ec:	320c      	adds	r2, #12
    79ee:	f7fe ffa9 	bl	6944 <__sprint_r>
    79f2:	2800      	cmp	r0, #0
    79f4:	f47f a8d4 	bne.w	6ba0 <_vfprintf_r+0x240>
    79f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    79fc:	3404      	adds	r4, #4
    79fe:	e640      	b.n	7682 <_vfprintf_r+0xd22>
    7a00:	2830      	cmp	r0, #48	; 0x30
    7a02:	f000 82ec 	beq.w	7fde <_vfprintf_r+0x167e>
    7a06:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7a08:	2330      	movs	r3, #48	; 0x30
    7a0a:	f800 3d01 	strb.w	r3, [r0, #-1]!
    7a0e:	9918      	ldr	r1, [sp, #96]	; 0x60
    7a10:	9013      	str	r0, [sp, #76]	; 0x4c
    7a12:	1a09      	subs	r1, r1, r0
    7a14:	9110      	str	r1, [sp, #64]	; 0x40
    7a16:	f7ff b96a 	b.w	6cee <_vfprintf_r+0x38e>
    7a1a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7a1e:	4648      	mov	r0, r9
    7a20:	4631      	mov	r1, r6
    7a22:	320c      	adds	r2, #12
    7a24:	f7fe ff8e 	bl	6944 <__sprint_r>
    7a28:	2800      	cmp	r0, #0
    7a2a:	f47f a8b9 	bne.w	6ba0 <_vfprintf_r+0x240>
    7a2e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7a32:	3404      	adds	r4, #4
    7a34:	f7ff b9f8 	b.w	6e28 <_vfprintf_r+0x4c8>
    7a38:	f1da 0a00 	rsbs	sl, sl, #0
    7a3c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    7a40:	232d      	movs	r3, #45	; 0x2d
    7a42:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7a46:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7a4a:	bf0c      	ite	eq
    7a4c:	2200      	moveq	r2, #0
    7a4e:	2201      	movne	r2, #1
    7a50:	2301      	movs	r3, #1
    7a52:	f7ff b91b 	b.w	6c8c <_vfprintf_r+0x32c>
    7a56:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7a58:	462b      	mov	r3, r5
    7a5a:	782a      	ldrb	r2, [r5, #0]
    7a5c:	910b      	str	r1, [sp, #44]	; 0x2c
    7a5e:	f7ff b82a 	b.w	6ab6 <_vfprintf_r+0x156>
    7a62:	462a      	mov	r2, r5
    7a64:	4645      	mov	r5, r8
    7a66:	4690      	mov	r8, r2
    7a68:	605f      	str	r7, [r3, #4]
    7a6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7a6e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7a72:	3201      	adds	r2, #1
    7a74:	f8c3 8000 	str.w	r8, [r3]
    7a78:	19c9      	adds	r1, r1, r7
    7a7a:	2a07      	cmp	r2, #7
    7a7c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7a80:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7a84:	f73f adce 	bgt.w	7624 <_vfprintf_r+0xcc4>
    7a88:	3308      	adds	r3, #8
    7a8a:	f7ff ba30 	b.w	6eee <_vfprintf_r+0x58e>
    7a8e:	980a      	ldr	r0, [sp, #40]	; 0x28
    7a90:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    7a94:	f000 81ed 	beq.w	7e72 <_vfprintf_r+0x1512>
    7a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7a9a:	4613      	mov	r3, r2
    7a9c:	1d0a      	adds	r2, r1, #4
    7a9e:	920b      	str	r2, [sp, #44]	; 0x2c
    7aa0:	f8b1 a000 	ldrh.w	sl, [r1]
    7aa4:	f1ba 0200 	subs.w	r2, sl, #0
    7aa8:	bf18      	it	ne
    7aaa:	2201      	movne	r2, #1
    7aac:	46d2      	mov	sl, sl
    7aae:	f04f 0b00 	mov.w	fp, #0
    7ab2:	f7ff b8e7 	b.w	6c84 <_vfprintf_r+0x324>
    7ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ab8:	f013 0f40 	tst.w	r3, #64	; 0x40
    7abc:	f000 81cc 	beq.w	7e58 <_vfprintf_r+0x14f8>
    7ac0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7ac2:	2301      	movs	r3, #1
    7ac4:	1d01      	adds	r1, r0, #4
    7ac6:	910b      	str	r1, [sp, #44]	; 0x2c
    7ac8:	f8b0 a000 	ldrh.w	sl, [r0]
    7acc:	f1ba 0200 	subs.w	r2, sl, #0
    7ad0:	bf18      	it	ne
    7ad2:	2201      	movne	r2, #1
    7ad4:	46d2      	mov	sl, sl
    7ad6:	f04f 0b00 	mov.w	fp, #0
    7ada:	f7ff b8d3 	b.w	6c84 <_vfprintf_r+0x324>
    7ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ae0:	f013 0f10 	tst.w	r3, #16
    7ae4:	f000 81a4 	beq.w	7e30 <_vfprintf_r+0x14d0>
    7ae8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7aea:	9911      	ldr	r1, [sp, #68]	; 0x44
    7aec:	f100 0a04 	add.w	sl, r0, #4
    7af0:	6803      	ldr	r3, [r0, #0]
    7af2:	6019      	str	r1, [r3, #0]
    7af4:	f7fe bf9c 	b.w	6a30 <_vfprintf_r+0xd0>
    7af8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7afa:	1dc3      	adds	r3, r0, #7
    7afc:	f023 0307 	bic.w	r3, r3, #7
    7b00:	f103 0108 	add.w	r1, r3, #8
    7b04:	910b      	str	r1, [sp, #44]	; 0x2c
    7b06:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7b0a:	f8d3 a000 	ldr.w	sl, [r3]
    7b0e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    7b12:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    7b16:	f7ff bb11 	b.w	713c <_vfprintf_r+0x7dc>
    7b1a:	462a      	mov	r2, r5
    7b1c:	4645      	mov	r5, r8
    7b1e:	4690      	mov	r8, r2
    7b20:	605c      	str	r4, [r3, #4]
    7b22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7b26:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7b2a:	3201      	adds	r2, #1
    7b2c:	f8c3 8000 	str.w	r8, [r3]
    7b30:	1909      	adds	r1, r1, r4
    7b32:	2a07      	cmp	r2, #7
    7b34:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7b38:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7b3c:	f300 82ea 	bgt.w	8114 <_vfprintf_r+0x17b4>
    7b40:	3308      	adds	r3, #8
    7b42:	990a      	ldr	r1, [sp, #40]	; 0x28
    7b44:	f011 0f01 	tst.w	r1, #1
    7b48:	f43f a9d1 	beq.w	6eee <_vfprintf_r+0x58e>
    7b4c:	2201      	movs	r2, #1
    7b4e:	605a      	str	r2, [r3, #4]
    7b50:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7b54:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7b58:	3201      	adds	r2, #1
    7b5a:	981d      	ldr	r0, [sp, #116]	; 0x74
    7b5c:	3101      	adds	r1, #1
    7b5e:	2a07      	cmp	r2, #7
    7b60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7b64:	6018      	str	r0, [r3, #0]
    7b66:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7b6a:	f73f ad5b 	bgt.w	7624 <_vfprintf_r+0xcc4>
    7b6e:	3308      	adds	r3, #8
    7b70:	f7ff b9bd 	b.w	6eee <_vfprintf_r+0x58e>
    7b74:	232d      	movs	r3, #45	; 0x2d
    7b76:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7b7a:	f7ff baf2 	b.w	7162 <_vfprintf_r+0x802>
    7b7e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7b82:	4648      	mov	r0, r9
    7b84:	4631      	mov	r1, r6
    7b86:	320c      	adds	r2, #12
    7b88:	f7fe fedc 	bl	6944 <__sprint_r>
    7b8c:	2800      	cmp	r0, #0
    7b8e:	f47f a807 	bne.w	6ba0 <_vfprintf_r+0x240>
    7b92:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7b96:	3304      	adds	r3, #4
    7b98:	e456      	b.n	7448 <_vfprintf_r+0xae8>
    7b9a:	2301      	movs	r3, #1
    7b9c:	6063      	str	r3, [r4, #4]
    7b9e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7ba2:	f64b 73d0 	movw	r3, #49104	; 0xbfd0
    7ba6:	f2c0 0300 	movt	r3, #0
    7baa:	6023      	str	r3, [r4, #0]
    7bac:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7bb0:	3201      	adds	r2, #1
    7bb2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7bb6:	3301      	adds	r3, #1
    7bb8:	2a07      	cmp	r2, #7
    7bba:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7bbe:	bfd8      	it	le
    7bc0:	f104 0308 	addle.w	r3, r4, #8
    7bc4:	f300 8187 	bgt.w	7ed6 <_vfprintf_r+0x1576>
    7bc8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7bcc:	b93a      	cbnz	r2, 7bde <_vfprintf_r+0x127e>
    7bce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    7bd0:	b92a      	cbnz	r2, 7bde <_vfprintf_r+0x127e>
    7bd2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7bd6:	f01c 0f01 	tst.w	ip, #1
    7bda:	f43f a988 	beq.w	6eee <_vfprintf_r+0x58e>
    7bde:	2201      	movs	r2, #1
    7be0:	605a      	str	r2, [r3, #4]
    7be2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7be6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7bea:	3201      	adds	r2, #1
    7bec:	981d      	ldr	r0, [sp, #116]	; 0x74
    7bee:	3101      	adds	r1, #1
    7bf0:	2a07      	cmp	r2, #7
    7bf2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7bf6:	6018      	str	r0, [r3, #0]
    7bf8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7bfc:	f300 8179 	bgt.w	7ef2 <_vfprintf_r+0x1592>
    7c00:	3308      	adds	r3, #8
    7c02:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7c06:	427f      	negs	r7, r7
    7c08:	2f00      	cmp	r7, #0
    7c0a:	f340 81b3 	ble.w	7f74 <_vfprintf_r+0x1614>
    7c0e:	2f10      	cmp	r7, #16
    7c10:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 8264 <_vfprintf_r+0x1904>
    7c14:	f340 81d2 	ble.w	7fbc <_vfprintf_r+0x165c>
    7c18:	4642      	mov	r2, r8
    7c1a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7c1e:	46a8      	mov	r8, r5
    7c20:	2410      	movs	r4, #16
    7c22:	f10a 0a0c 	add.w	sl, sl, #12
    7c26:	4615      	mov	r5, r2
    7c28:	e003      	b.n	7c32 <_vfprintf_r+0x12d2>
    7c2a:	3f10      	subs	r7, #16
    7c2c:	2f10      	cmp	r7, #16
    7c2e:	f340 81c2 	ble.w	7fb6 <_vfprintf_r+0x1656>
    7c32:	605c      	str	r4, [r3, #4]
    7c34:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7c38:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7c3c:	3201      	adds	r2, #1
    7c3e:	601d      	str	r5, [r3, #0]
    7c40:	3110      	adds	r1, #16
    7c42:	2a07      	cmp	r2, #7
    7c44:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7c48:	f103 0308 	add.w	r3, r3, #8
    7c4c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7c50:	ddeb      	ble.n	7c2a <_vfprintf_r+0x12ca>
    7c52:	4648      	mov	r0, r9
    7c54:	4631      	mov	r1, r6
    7c56:	4652      	mov	r2, sl
    7c58:	f7fe fe74 	bl	6944 <__sprint_r>
    7c5c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c60:	3304      	adds	r3, #4
    7c62:	2800      	cmp	r0, #0
    7c64:	d0e1      	beq.n	7c2a <_vfprintf_r+0x12ca>
    7c66:	f7fe bf9b 	b.w	6ba0 <_vfprintf_r+0x240>
    7c6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7c6c:	1c6b      	adds	r3, r5, #1
    7c6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7c70:	f042 0220 	orr.w	r2, r2, #32
    7c74:	920a      	str	r2, [sp, #40]	; 0x28
    7c76:	786a      	ldrb	r2, [r5, #1]
    7c78:	910b      	str	r1, [sp, #44]	; 0x2c
    7c7a:	f7fe bf1c 	b.w	6ab6 <_vfprintf_r+0x156>
    7c7e:	4650      	mov	r0, sl
    7c80:	4641      	mov	r1, r8
    7c82:	f002 fff1 	bl	ac68 <__isnand>
    7c86:	2800      	cmp	r0, #0
    7c88:	f040 80ff 	bne.w	7e8a <_vfprintf_r+0x152a>
    7c8c:	f1b7 3fff 	cmp.w	r7, #4294967295
    7c90:	f000 8251 	beq.w	8136 <_vfprintf_r+0x17d6>
    7c94:	9816      	ldr	r0, [sp, #88]	; 0x58
    7c96:	2867      	cmp	r0, #103	; 0x67
    7c98:	bf14      	ite	ne
    7c9a:	2300      	movne	r3, #0
    7c9c:	2301      	moveq	r3, #1
    7c9e:	2847      	cmp	r0, #71	; 0x47
    7ca0:	bf08      	it	eq
    7ca2:	f043 0301 	orreq.w	r3, r3, #1
    7ca6:	b113      	cbz	r3, 7cae <_vfprintf_r+0x134e>
    7ca8:	2f00      	cmp	r7, #0
    7caa:	bf08      	it	eq
    7cac:	2701      	moveq	r7, #1
    7cae:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    7cb2:	4643      	mov	r3, r8
    7cb4:	4652      	mov	r2, sl
    7cb6:	990a      	ldr	r1, [sp, #40]	; 0x28
    7cb8:	e9c0 2300 	strd	r2, r3, [r0]
    7cbc:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    7cc0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    7cc4:	910a      	str	r1, [sp, #40]	; 0x28
    7cc6:	2b00      	cmp	r3, #0
    7cc8:	f2c0 8264 	blt.w	8194 <_vfprintf_r+0x1834>
    7ccc:	2100      	movs	r1, #0
    7cce:	9117      	str	r1, [sp, #92]	; 0x5c
    7cd0:	9816      	ldr	r0, [sp, #88]	; 0x58
    7cd2:	2866      	cmp	r0, #102	; 0x66
    7cd4:	bf14      	ite	ne
    7cd6:	2300      	movne	r3, #0
    7cd8:	2301      	moveq	r3, #1
    7cda:	2846      	cmp	r0, #70	; 0x46
    7cdc:	bf08      	it	eq
    7cde:	f043 0301 	orreq.w	r3, r3, #1
    7ce2:	9310      	str	r3, [sp, #64]	; 0x40
    7ce4:	2b00      	cmp	r3, #0
    7ce6:	f000 81d1 	beq.w	808c <_vfprintf_r+0x172c>
    7cea:	46bc      	mov	ip, r7
    7cec:	2303      	movs	r3, #3
    7cee:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    7cf2:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    7cf6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    7cfa:	4648      	mov	r0, r9
    7cfc:	9300      	str	r3, [sp, #0]
    7cfe:	9102      	str	r1, [sp, #8]
    7d00:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    7d04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7d08:	310c      	adds	r1, #12
    7d0a:	f8cd c004 	str.w	ip, [sp, #4]
    7d0e:	9103      	str	r1, [sp, #12]
    7d10:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    7d14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    7d18:	9104      	str	r1, [sp, #16]
    7d1a:	f000 fbc5 	bl	84a8 <_dtoa_r>
    7d1e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7d20:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7d24:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    7d28:	bf18      	it	ne
    7d2a:	2301      	movne	r3, #1
    7d2c:	2a47      	cmp	r2, #71	; 0x47
    7d2e:	bf0c      	ite	eq
    7d30:	2300      	moveq	r3, #0
    7d32:	f003 0301 	andne.w	r3, r3, #1
    7d36:	9013      	str	r0, [sp, #76]	; 0x4c
    7d38:	b933      	cbnz	r3, 7d48 <_vfprintf_r+0x13e8>
    7d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7d3c:	f013 0f01 	tst.w	r3, #1
    7d40:	bf08      	it	eq
    7d42:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    7d46:	d016      	beq.n	7d76 <_vfprintf_r+0x1416>
    7d48:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7d4a:	9910      	ldr	r1, [sp, #64]	; 0x40
    7d4c:	eb00 0b0c 	add.w	fp, r0, ip
    7d50:	b131      	cbz	r1, 7d60 <_vfprintf_r+0x1400>
    7d52:	7803      	ldrb	r3, [r0, #0]
    7d54:	2b30      	cmp	r3, #48	; 0x30
    7d56:	f000 80da 	beq.w	7f0e <_vfprintf_r+0x15ae>
    7d5a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7d5e:	449b      	add	fp, r3
    7d60:	4650      	mov	r0, sl
    7d62:	2200      	movs	r2, #0
    7d64:	2300      	movs	r3, #0
    7d66:	4641      	mov	r1, r8
    7d68:	f003 fb56 	bl	b418 <__aeabi_dcmpeq>
    7d6c:	2800      	cmp	r0, #0
    7d6e:	f000 81c2 	beq.w	80f6 <_vfprintf_r+0x1796>
    7d72:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    7d76:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7d78:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7d7a:	2a67      	cmp	r2, #103	; 0x67
    7d7c:	bf14      	ite	ne
    7d7e:	2300      	movne	r3, #0
    7d80:	2301      	moveq	r3, #1
    7d82:	2a47      	cmp	r2, #71	; 0x47
    7d84:	bf08      	it	eq
    7d86:	f043 0301 	orreq.w	r3, r3, #1
    7d8a:	ebc0 000b 	rsb	r0, r0, fp
    7d8e:	901a      	str	r0, [sp, #104]	; 0x68
    7d90:	2b00      	cmp	r3, #0
    7d92:	f000 818a 	beq.w	80aa <_vfprintf_r+0x174a>
    7d96:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    7d9a:	f111 0f03 	cmn.w	r1, #3
    7d9e:	9110      	str	r1, [sp, #64]	; 0x40
    7da0:	db02      	blt.n	7da8 <_vfprintf_r+0x1448>
    7da2:	428f      	cmp	r7, r1
    7da4:	f280 818c 	bge.w	80c0 <_vfprintf_r+0x1760>
    7da8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7daa:	3a02      	subs	r2, #2
    7dac:	9216      	str	r2, [sp, #88]	; 0x58
    7dae:	9910      	ldr	r1, [sp, #64]	; 0x40
    7db0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7db2:	1e4b      	subs	r3, r1, #1
    7db4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7db8:	2b00      	cmp	r3, #0
    7dba:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    7dbe:	f2c0 8234 	blt.w	822a <_vfprintf_r+0x18ca>
    7dc2:	222b      	movs	r2, #43	; 0x2b
    7dc4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7dc8:	2b09      	cmp	r3, #9
    7dca:	f300 81b6 	bgt.w	813a <_vfprintf_r+0x17da>
    7dce:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7dd2:	3330      	adds	r3, #48	; 0x30
    7dd4:	3204      	adds	r2, #4
    7dd6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    7dda:	2330      	movs	r3, #48	; 0x30
    7ddc:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    7de0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7de4:	981a      	ldr	r0, [sp, #104]	; 0x68
    7de6:	991a      	ldr	r1, [sp, #104]	; 0x68
    7de8:	1ad3      	subs	r3, r2, r3
    7dea:	1818      	adds	r0, r3, r0
    7dec:	931c      	str	r3, [sp, #112]	; 0x70
    7dee:	2901      	cmp	r1, #1
    7df0:	9010      	str	r0, [sp, #64]	; 0x40
    7df2:	f340 8210 	ble.w	8216 <_vfprintf_r+0x18b6>
    7df6:	9810      	ldr	r0, [sp, #64]	; 0x40
    7df8:	3001      	adds	r0, #1
    7dfa:	9010      	str	r0, [sp, #64]	; 0x40
    7dfc:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    7e00:	910c      	str	r1, [sp, #48]	; 0x30
    7e02:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7e04:	2800      	cmp	r0, #0
    7e06:	f000 816e 	beq.w	80e6 <_vfprintf_r+0x1786>
    7e0a:	232d      	movs	r3, #45	; 0x2d
    7e0c:	2100      	movs	r1, #0
    7e0e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7e12:	9117      	str	r1, [sp, #92]	; 0x5c
    7e14:	f7fe bf74 	b.w	6d00 <_vfprintf_r+0x3a0>
    7e18:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7e1a:	f04f 0c00 	mov.w	ip, #0
    7e1e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7e22:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    7e26:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    7e2a:	920c      	str	r2, [sp, #48]	; 0x30
    7e2c:	f7fe bf67 	b.w	6cfe <_vfprintf_r+0x39e>
    7e30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7e32:	f012 0f40 	tst.w	r2, #64	; 0x40
    7e36:	bf17      	itett	ne
    7e38:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    7e3a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    7e3c:	9911      	ldrne	r1, [sp, #68]	; 0x44
    7e3e:	f100 0a04 	addne.w	sl, r0, #4
    7e42:	bf11      	iteee	ne
    7e44:	6803      	ldrne	r3, [r0, #0]
    7e46:	f102 0a04 	addeq.w	sl, r2, #4
    7e4a:	6813      	ldreq	r3, [r2, #0]
    7e4c:	9811      	ldreq	r0, [sp, #68]	; 0x44
    7e4e:	bf14      	ite	ne
    7e50:	8019      	strhne	r1, [r3, #0]
    7e52:	6018      	streq	r0, [r3, #0]
    7e54:	f7fe bdec 	b.w	6a30 <_vfprintf_r+0xd0>
    7e58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7e5a:	1d13      	adds	r3, r2, #4
    7e5c:	930b      	str	r3, [sp, #44]	; 0x2c
    7e5e:	6811      	ldr	r1, [r2, #0]
    7e60:	2301      	movs	r3, #1
    7e62:	1e0a      	subs	r2, r1, #0
    7e64:	bf18      	it	ne
    7e66:	2201      	movne	r2, #1
    7e68:	468a      	mov	sl, r1
    7e6a:	f04f 0b00 	mov.w	fp, #0
    7e6e:	f7fe bf09 	b.w	6c84 <_vfprintf_r+0x324>
    7e72:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7e74:	1d02      	adds	r2, r0, #4
    7e76:	920b      	str	r2, [sp, #44]	; 0x2c
    7e78:	6801      	ldr	r1, [r0, #0]
    7e7a:	1e0a      	subs	r2, r1, #0
    7e7c:	bf18      	it	ne
    7e7e:	2201      	movne	r2, #1
    7e80:	468a      	mov	sl, r1
    7e82:	f04f 0b00 	mov.w	fp, #0
    7e86:	f7fe befd 	b.w	6c84 <_vfprintf_r+0x324>
    7e8a:	f64b 72b0 	movw	r2, #49072	; 0xbfb0
    7e8e:	f64b 73ac 	movw	r3, #49068	; 0xbfac
    7e92:	9916      	ldr	r1, [sp, #88]	; 0x58
    7e94:	f2c0 0300 	movt	r3, #0
    7e98:	f2c0 0200 	movt	r2, #0
    7e9c:	2003      	movs	r0, #3
    7e9e:	2947      	cmp	r1, #71	; 0x47
    7ea0:	bfd8      	it	le
    7ea2:	461a      	movle	r2, r3
    7ea4:	9213      	str	r2, [sp, #76]	; 0x4c
    7ea6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7ea8:	900c      	str	r0, [sp, #48]	; 0x30
    7eaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    7eae:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    7eb2:	920a      	str	r2, [sp, #40]	; 0x28
    7eb4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7eb8:	9010      	str	r0, [sp, #64]	; 0x40
    7eba:	f7fe bf20 	b.w	6cfe <_vfprintf_r+0x39e>
    7ebe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7ec2:	4648      	mov	r0, r9
    7ec4:	4631      	mov	r1, r6
    7ec6:	320c      	adds	r2, #12
    7ec8:	f7fe fd3c 	bl	6944 <__sprint_r>
    7ecc:	2800      	cmp	r0, #0
    7ece:	f47e ae67 	bne.w	6ba0 <_vfprintf_r+0x240>
    7ed2:	f7fe be62 	b.w	6b9a <_vfprintf_r+0x23a>
    7ed6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7eda:	4648      	mov	r0, r9
    7edc:	4631      	mov	r1, r6
    7ede:	320c      	adds	r2, #12
    7ee0:	f7fe fd30 	bl	6944 <__sprint_r>
    7ee4:	2800      	cmp	r0, #0
    7ee6:	f47e ae5b 	bne.w	6ba0 <_vfprintf_r+0x240>
    7eea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7eee:	3304      	adds	r3, #4
    7ef0:	e66a      	b.n	7bc8 <_vfprintf_r+0x1268>
    7ef2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7ef6:	4648      	mov	r0, r9
    7ef8:	4631      	mov	r1, r6
    7efa:	320c      	adds	r2, #12
    7efc:	f7fe fd22 	bl	6944 <__sprint_r>
    7f00:	2800      	cmp	r0, #0
    7f02:	f47e ae4d 	bne.w	6ba0 <_vfprintf_r+0x240>
    7f06:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7f0a:	3304      	adds	r3, #4
    7f0c:	e679      	b.n	7c02 <_vfprintf_r+0x12a2>
    7f0e:	4650      	mov	r0, sl
    7f10:	2200      	movs	r2, #0
    7f12:	2300      	movs	r3, #0
    7f14:	4641      	mov	r1, r8
    7f16:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    7f1a:	f003 fa7d 	bl	b418 <__aeabi_dcmpeq>
    7f1e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7f22:	2800      	cmp	r0, #0
    7f24:	f47f af19 	bne.w	7d5a <_vfprintf_r+0x13fa>
    7f28:	f1cc 0301 	rsb	r3, ip, #1
    7f2c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7f30:	e715      	b.n	7d5e <_vfprintf_r+0x13fe>
    7f32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7f34:	4252      	negs	r2, r2
    7f36:	920f      	str	r2, [sp, #60]	; 0x3c
    7f38:	f7ff b887 	b.w	704a <_vfprintf_r+0x6ea>
    7f3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7f40:	4648      	mov	r0, r9
    7f42:	4631      	mov	r1, r6
    7f44:	320c      	adds	r2, #12
    7f46:	f7fe fcfd 	bl	6944 <__sprint_r>
    7f4a:	2800      	cmp	r0, #0
    7f4c:	f47e ae28 	bne.w	6ba0 <_vfprintf_r+0x240>
    7f50:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7f54:	3304      	adds	r3, #4
    7f56:	f7ff ba93 	b.w	7480 <_vfprintf_r+0xb20>
    7f5a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7f5e:	4648      	mov	r0, r9
    7f60:	4631      	mov	r1, r6
    7f62:	320c      	adds	r2, #12
    7f64:	f7fe fcee 	bl	6944 <__sprint_r>
    7f68:	2800      	cmp	r0, #0
    7f6a:	f47e ae19 	bne.w	6ba0 <_vfprintf_r+0x240>
    7f6e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7f72:	3304      	adds	r3, #4
    7f74:	991a      	ldr	r1, [sp, #104]	; 0x68
    7f76:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7f78:	6059      	str	r1, [r3, #4]
    7f7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7f7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7f82:	6018      	str	r0, [r3, #0]
    7f84:	3201      	adds	r2, #1
    7f86:	981a      	ldr	r0, [sp, #104]	; 0x68
    7f88:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7f8c:	1809      	adds	r1, r1, r0
    7f8e:	2a07      	cmp	r2, #7
    7f90:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7f94:	f73f ab46 	bgt.w	7624 <_vfprintf_r+0xcc4>
    7f98:	3308      	adds	r3, #8
    7f9a:	f7fe bfa8 	b.w	6eee <_vfprintf_r+0x58e>
    7f9e:	2100      	movs	r1, #0
    7fa0:	9117      	str	r1, [sp, #92]	; 0x5c
    7fa2:	f7fd f9cb 	bl	533c <strlen>
    7fa6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7faa:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7fae:	9010      	str	r0, [sp, #64]	; 0x40
    7fb0:	920c      	str	r2, [sp, #48]	; 0x30
    7fb2:	f7fe bea4 	b.w	6cfe <_vfprintf_r+0x39e>
    7fb6:	462a      	mov	r2, r5
    7fb8:	4645      	mov	r5, r8
    7fba:	4690      	mov	r8, r2
    7fbc:	605f      	str	r7, [r3, #4]
    7fbe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7fc2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7fc6:	3201      	adds	r2, #1
    7fc8:	f8c3 8000 	str.w	r8, [r3]
    7fcc:	19c9      	adds	r1, r1, r7
    7fce:	2a07      	cmp	r2, #7
    7fd0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7fd4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7fd8:	dcbf      	bgt.n	7f5a <_vfprintf_r+0x15fa>
    7fda:	3308      	adds	r3, #8
    7fdc:	e7ca      	b.n	7f74 <_vfprintf_r+0x1614>
    7fde:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7fe0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7fe2:	1a51      	subs	r1, r2, r1
    7fe4:	9110      	str	r1, [sp, #64]	; 0x40
    7fe6:	f7fe be82 	b.w	6cee <_vfprintf_r+0x38e>
    7fea:	4648      	mov	r0, r9
    7fec:	4631      	mov	r1, r6
    7fee:	f000 f949 	bl	8284 <__swsetup_r>
    7ff2:	2800      	cmp	r0, #0
    7ff4:	f47e add8 	bne.w	6ba8 <_vfprintf_r+0x248>
    7ff8:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7ffc:	fa1f f38c 	uxth.w	r3, ip
    8000:	f7fe bcf6 	b.w	69f0 <_vfprintf_r+0x90>
    8004:	2f06      	cmp	r7, #6
    8006:	bf28      	it	cs
    8008:	2706      	movcs	r7, #6
    800a:	f64b 71c8 	movw	r1, #49096	; 0xbfc8
    800e:	f2c0 0100 	movt	r1, #0
    8012:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    8016:	9710      	str	r7, [sp, #64]	; 0x40
    8018:	9113      	str	r1, [sp, #76]	; 0x4c
    801a:	920c      	str	r2, [sp, #48]	; 0x30
    801c:	f7fe bfe8 	b.w	6ff0 <_vfprintf_r+0x690>
    8020:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8024:	4648      	mov	r0, r9
    8026:	4631      	mov	r1, r6
    8028:	320c      	adds	r2, #12
    802a:	f7fe fc8b 	bl	6944 <__sprint_r>
    802e:	2800      	cmp	r0, #0
    8030:	f47e adb6 	bne.w	6ba0 <_vfprintf_r+0x240>
    8034:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8038:	3304      	adds	r3, #4
    803a:	f7ff bbc8 	b.w	77ce <_vfprintf_r+0xe6e>
    803e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8042:	4648      	mov	r0, r9
    8044:	4631      	mov	r1, r6
    8046:	320c      	adds	r2, #12
    8048:	f7fe fc7c 	bl	6944 <__sprint_r>
    804c:	2800      	cmp	r0, #0
    804e:	f47e ada7 	bne.w	6ba0 <_vfprintf_r+0x240>
    8052:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8056:	3304      	adds	r3, #4
    8058:	f7ff bace 	b.w	75f8 <_vfprintf_r+0xc98>
    805c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8060:	4648      	mov	r0, r9
    8062:	4631      	mov	r1, r6
    8064:	320c      	adds	r2, #12
    8066:	f7fe fc6d 	bl	6944 <__sprint_r>
    806a:	2800      	cmp	r0, #0
    806c:	f47e ad98 	bne.w	6ba0 <_vfprintf_r+0x240>
    8070:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8074:	3404      	adds	r4, #4
    8076:	f7ff baa9 	b.w	75cc <_vfprintf_r+0xc6c>
    807a:	9710      	str	r7, [sp, #64]	; 0x40
    807c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    8080:	9017      	str	r0, [sp, #92]	; 0x5c
    8082:	970c      	str	r7, [sp, #48]	; 0x30
    8084:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8088:	f7fe be39 	b.w	6cfe <_vfprintf_r+0x39e>
    808c:	9916      	ldr	r1, [sp, #88]	; 0x58
    808e:	2965      	cmp	r1, #101	; 0x65
    8090:	bf14      	ite	ne
    8092:	2300      	movne	r3, #0
    8094:	2301      	moveq	r3, #1
    8096:	2945      	cmp	r1, #69	; 0x45
    8098:	bf08      	it	eq
    809a:	f043 0301 	orreq.w	r3, r3, #1
    809e:	2b00      	cmp	r3, #0
    80a0:	d046      	beq.n	8130 <_vfprintf_r+0x17d0>
    80a2:	f107 0c01 	add.w	ip, r7, #1
    80a6:	2302      	movs	r3, #2
    80a8:	e621      	b.n	7cee <_vfprintf_r+0x138e>
    80aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    80ac:	2b65      	cmp	r3, #101	; 0x65
    80ae:	dd76      	ble.n	819e <_vfprintf_r+0x183e>
    80b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    80b2:	2a66      	cmp	r2, #102	; 0x66
    80b4:	bf1c      	itt	ne
    80b6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    80ba:	9310      	strne	r3, [sp, #64]	; 0x40
    80bc:	f000 8083 	beq.w	81c6 <_vfprintf_r+0x1866>
    80c0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    80c2:	9810      	ldr	r0, [sp, #64]	; 0x40
    80c4:	4283      	cmp	r3, r0
    80c6:	dc6e      	bgt.n	81a6 <_vfprintf_r+0x1846>
    80c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    80ca:	f011 0f01 	tst.w	r1, #1
    80ce:	f040 808e 	bne.w	81ee <_vfprintf_r+0x188e>
    80d2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    80d6:	2367      	movs	r3, #103	; 0x67
    80d8:	920c      	str	r2, [sp, #48]	; 0x30
    80da:	9316      	str	r3, [sp, #88]	; 0x58
    80dc:	e691      	b.n	7e02 <_vfprintf_r+0x14a2>
    80de:	2700      	movs	r7, #0
    80e0:	461d      	mov	r5, r3
    80e2:	f7fe bce9 	b.w	6ab8 <_vfprintf_r+0x158>
    80e6:	9910      	ldr	r1, [sp, #64]	; 0x40
    80e8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    80ec:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    80f0:	910c      	str	r1, [sp, #48]	; 0x30
    80f2:	f7fe be04 	b.w	6cfe <_vfprintf_r+0x39e>
    80f6:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    80fa:	459b      	cmp	fp, r3
    80fc:	bf98      	it	ls
    80fe:	469b      	movls	fp, r3
    8100:	f67f ae39 	bls.w	7d76 <_vfprintf_r+0x1416>
    8104:	2230      	movs	r2, #48	; 0x30
    8106:	f803 2b01 	strb.w	r2, [r3], #1
    810a:	459b      	cmp	fp, r3
    810c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    8110:	d8f9      	bhi.n	8106 <_vfprintf_r+0x17a6>
    8112:	e630      	b.n	7d76 <_vfprintf_r+0x1416>
    8114:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8118:	4648      	mov	r0, r9
    811a:	4631      	mov	r1, r6
    811c:	320c      	adds	r2, #12
    811e:	f7fe fc11 	bl	6944 <__sprint_r>
    8122:	2800      	cmp	r0, #0
    8124:	f47e ad3c 	bne.w	6ba0 <_vfprintf_r+0x240>
    8128:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    812c:	3304      	adds	r3, #4
    812e:	e508      	b.n	7b42 <_vfprintf_r+0x11e2>
    8130:	46bc      	mov	ip, r7
    8132:	3302      	adds	r3, #2
    8134:	e5db      	b.n	7cee <_vfprintf_r+0x138e>
    8136:	3707      	adds	r7, #7
    8138:	e5b9      	b.n	7cae <_vfprintf_r+0x134e>
    813a:	f246 6c67 	movw	ip, #26215	; 0x6667
    813e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    8142:	3103      	adds	r1, #3
    8144:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    8148:	fb8c 2003 	smull	r2, r0, ip, r3
    814c:	17da      	asrs	r2, r3, #31
    814e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    8152:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    8156:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    815a:	4613      	mov	r3, r2
    815c:	3030      	adds	r0, #48	; 0x30
    815e:	2a09      	cmp	r2, #9
    8160:	f801 0d01 	strb.w	r0, [r1, #-1]!
    8164:	dcf0      	bgt.n	8148 <_vfprintf_r+0x17e8>
    8166:	3330      	adds	r3, #48	; 0x30
    8168:	1e48      	subs	r0, r1, #1
    816a:	b2da      	uxtb	r2, r3
    816c:	f801 2c01 	strb.w	r2, [r1, #-1]
    8170:	9b07      	ldr	r3, [sp, #28]
    8172:	4283      	cmp	r3, r0
    8174:	d96a      	bls.n	824c <_vfprintf_r+0x18ec>
    8176:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    817a:	3303      	adds	r3, #3
    817c:	e001      	b.n	8182 <_vfprintf_r+0x1822>
    817e:	f811 2b01 	ldrb.w	r2, [r1], #1
    8182:	f803 2c01 	strb.w	r2, [r3, #-1]
    8186:	461a      	mov	r2, r3
    8188:	f8dd c01c 	ldr.w	ip, [sp, #28]
    818c:	3301      	adds	r3, #1
    818e:	458c      	cmp	ip, r1
    8190:	d8f5      	bhi.n	817e <_vfprintf_r+0x181e>
    8192:	e625      	b.n	7de0 <_vfprintf_r+0x1480>
    8194:	222d      	movs	r2, #45	; 0x2d
    8196:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    819a:	9217      	str	r2, [sp, #92]	; 0x5c
    819c:	e598      	b.n	7cd0 <_vfprintf_r+0x1370>
    819e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    81a2:	9010      	str	r0, [sp, #64]	; 0x40
    81a4:	e603      	b.n	7dae <_vfprintf_r+0x144e>
    81a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    81a8:	991a      	ldr	r1, [sp, #104]	; 0x68
    81aa:	2b00      	cmp	r3, #0
    81ac:	bfda      	itte	le
    81ae:	9810      	ldrle	r0, [sp, #64]	; 0x40
    81b0:	f1c0 0302 	rsble	r3, r0, #2
    81b4:	2301      	movgt	r3, #1
    81b6:	185b      	adds	r3, r3, r1
    81b8:	2267      	movs	r2, #103	; 0x67
    81ba:	9310      	str	r3, [sp, #64]	; 0x40
    81bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    81c0:	9216      	str	r2, [sp, #88]	; 0x58
    81c2:	930c      	str	r3, [sp, #48]	; 0x30
    81c4:	e61d      	b.n	7e02 <_vfprintf_r+0x14a2>
    81c6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    81ca:	2800      	cmp	r0, #0
    81cc:	9010      	str	r0, [sp, #64]	; 0x40
    81ce:	dd31      	ble.n	8234 <_vfprintf_r+0x18d4>
    81d0:	b91f      	cbnz	r7, 81da <_vfprintf_r+0x187a>
    81d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    81d4:	f011 0f01 	tst.w	r1, #1
    81d8:	d00e      	beq.n	81f8 <_vfprintf_r+0x1898>
    81da:	9810      	ldr	r0, [sp, #64]	; 0x40
    81dc:	2166      	movs	r1, #102	; 0x66
    81de:	9116      	str	r1, [sp, #88]	; 0x58
    81e0:	1c43      	adds	r3, r0, #1
    81e2:	19db      	adds	r3, r3, r7
    81e4:	9310      	str	r3, [sp, #64]	; 0x40
    81e6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    81ea:	920c      	str	r2, [sp, #48]	; 0x30
    81ec:	e609      	b.n	7e02 <_vfprintf_r+0x14a2>
    81ee:	9810      	ldr	r0, [sp, #64]	; 0x40
    81f0:	2167      	movs	r1, #103	; 0x67
    81f2:	9116      	str	r1, [sp, #88]	; 0x58
    81f4:	3001      	adds	r0, #1
    81f6:	9010      	str	r0, [sp, #64]	; 0x40
    81f8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    81fc:	920c      	str	r2, [sp, #48]	; 0x30
    81fe:	e600      	b.n	7e02 <_vfprintf_r+0x14a2>
    8200:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8202:	781a      	ldrb	r2, [r3, #0]
    8204:	680f      	ldr	r7, [r1, #0]
    8206:	3104      	adds	r1, #4
    8208:	910b      	str	r1, [sp, #44]	; 0x2c
    820a:	2f00      	cmp	r7, #0
    820c:	bfb8      	it	lt
    820e:	f04f 37ff 	movlt.w	r7, #4294967295
    8212:	f7fe bc50 	b.w	6ab6 <_vfprintf_r+0x156>
    8216:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8218:	f012 0f01 	tst.w	r2, #1
    821c:	bf04      	itt	eq
    821e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    8222:	930c      	streq	r3, [sp, #48]	; 0x30
    8224:	f43f aded 	beq.w	7e02 <_vfprintf_r+0x14a2>
    8228:	e5e5      	b.n	7df6 <_vfprintf_r+0x1496>
    822a:	222d      	movs	r2, #45	; 0x2d
    822c:	425b      	negs	r3, r3
    822e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    8232:	e5c9      	b.n	7dc8 <_vfprintf_r+0x1468>
    8234:	b977      	cbnz	r7, 8254 <_vfprintf_r+0x18f4>
    8236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8238:	f013 0f01 	tst.w	r3, #1
    823c:	d10a      	bne.n	8254 <_vfprintf_r+0x18f4>
    823e:	f04f 0c01 	mov.w	ip, #1
    8242:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    8246:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    824a:	e5da      	b.n	7e02 <_vfprintf_r+0x14a2>
    824c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8250:	3202      	adds	r2, #2
    8252:	e5c5      	b.n	7de0 <_vfprintf_r+0x1480>
    8254:	3702      	adds	r7, #2
    8256:	2166      	movs	r1, #102	; 0x66
    8258:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    825c:	9710      	str	r7, [sp, #64]	; 0x40
    825e:	9116      	str	r1, [sp, #88]	; 0x58
    8260:	920c      	str	r2, [sp, #48]	; 0x30
    8262:	e5ce      	b.n	7e02 <_vfprintf_r+0x14a2>
    8264:	0000bfe4 	.word	0x0000bfe4

00008268 <vfprintf>:
    8268:	b410      	push	{r4}
    826a:	f64d 5468 	movw	r4, #56680	; 0xdd68
    826e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8272:	468c      	mov	ip, r1
    8274:	4613      	mov	r3, r2
    8276:	4601      	mov	r1, r0
    8278:	4662      	mov	r2, ip
    827a:	6820      	ldr	r0, [r4, #0]
    827c:	bc10      	pop	{r4}
    827e:	f7fe bb6f 	b.w	6960 <_vfprintf_r>
    8282:	bf00      	nop

00008284 <__swsetup_r>:
    8284:	b570      	push	{r4, r5, r6, lr}
    8286:	f64d 5568 	movw	r5, #56680	; 0xdd68
    828a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    828e:	4606      	mov	r6, r0
    8290:	460c      	mov	r4, r1
    8292:	6828      	ldr	r0, [r5, #0]
    8294:	b110      	cbz	r0, 829c <__swsetup_r+0x18>
    8296:	6983      	ldr	r3, [r0, #24]
    8298:	2b00      	cmp	r3, #0
    829a:	d036      	beq.n	830a <__swsetup_r+0x86>
    829c:	f24c 0304 	movw	r3, #49156	; 0xc004
    82a0:	f2c0 0300 	movt	r3, #0
    82a4:	429c      	cmp	r4, r3
    82a6:	d038      	beq.n	831a <__swsetup_r+0x96>
    82a8:	f24c 0324 	movw	r3, #49188	; 0xc024
    82ac:	f2c0 0300 	movt	r3, #0
    82b0:	429c      	cmp	r4, r3
    82b2:	d041      	beq.n	8338 <__swsetup_r+0xb4>
    82b4:	f24c 0344 	movw	r3, #49220	; 0xc044
    82b8:	f2c0 0300 	movt	r3, #0
    82bc:	429c      	cmp	r4, r3
    82be:	bf04      	itt	eq
    82c0:	682b      	ldreq	r3, [r5, #0]
    82c2:	68dc      	ldreq	r4, [r3, #12]
    82c4:	89a2      	ldrh	r2, [r4, #12]
    82c6:	4611      	mov	r1, r2
    82c8:	b293      	uxth	r3, r2
    82ca:	f013 0f08 	tst.w	r3, #8
    82ce:	4618      	mov	r0, r3
    82d0:	bf18      	it	ne
    82d2:	6922      	ldrne	r2, [r4, #16]
    82d4:	d033      	beq.n	833e <__swsetup_r+0xba>
    82d6:	b31a      	cbz	r2, 8320 <__swsetup_r+0x9c>
    82d8:	f013 0101 	ands.w	r1, r3, #1
    82dc:	d007      	beq.n	82ee <__swsetup_r+0x6a>
    82de:	6963      	ldr	r3, [r4, #20]
    82e0:	2100      	movs	r1, #0
    82e2:	60a1      	str	r1, [r4, #8]
    82e4:	425b      	negs	r3, r3
    82e6:	61a3      	str	r3, [r4, #24]
    82e8:	b142      	cbz	r2, 82fc <__swsetup_r+0x78>
    82ea:	2000      	movs	r0, #0
    82ec:	bd70      	pop	{r4, r5, r6, pc}
    82ee:	f013 0f02 	tst.w	r3, #2
    82f2:	bf08      	it	eq
    82f4:	6961      	ldreq	r1, [r4, #20]
    82f6:	60a1      	str	r1, [r4, #8]
    82f8:	2a00      	cmp	r2, #0
    82fa:	d1f6      	bne.n	82ea <__swsetup_r+0x66>
    82fc:	89a3      	ldrh	r3, [r4, #12]
    82fe:	f013 0f80 	tst.w	r3, #128	; 0x80
    8302:	d0f2      	beq.n	82ea <__swsetup_r+0x66>
    8304:	f04f 30ff 	mov.w	r0, #4294967295
    8308:	bd70      	pop	{r4, r5, r6, pc}
    830a:	f001 f989 	bl	9620 <__sinit>
    830e:	f24c 0304 	movw	r3, #49156	; 0xc004
    8312:	f2c0 0300 	movt	r3, #0
    8316:	429c      	cmp	r4, r3
    8318:	d1c6      	bne.n	82a8 <__swsetup_r+0x24>
    831a:	682b      	ldr	r3, [r5, #0]
    831c:	685c      	ldr	r4, [r3, #4]
    831e:	e7d1      	b.n	82c4 <__swsetup_r+0x40>
    8320:	f403 7120 	and.w	r1, r3, #640	; 0x280
    8324:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8328:	d0d6      	beq.n	82d8 <__swsetup_r+0x54>
    832a:	4630      	mov	r0, r6
    832c:	4621      	mov	r1, r4
    832e:	f001 fcff 	bl	9d30 <__smakebuf_r>
    8332:	89a3      	ldrh	r3, [r4, #12]
    8334:	6922      	ldr	r2, [r4, #16]
    8336:	e7cf      	b.n	82d8 <__swsetup_r+0x54>
    8338:	682b      	ldr	r3, [r5, #0]
    833a:	689c      	ldr	r4, [r3, #8]
    833c:	e7c2      	b.n	82c4 <__swsetup_r+0x40>
    833e:	f013 0f10 	tst.w	r3, #16
    8342:	d0df      	beq.n	8304 <__swsetup_r+0x80>
    8344:	f013 0f04 	tst.w	r3, #4
    8348:	bf08      	it	eq
    834a:	6922      	ldreq	r2, [r4, #16]
    834c:	d017      	beq.n	837e <__swsetup_r+0xfa>
    834e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8350:	b151      	cbz	r1, 8368 <__swsetup_r+0xe4>
    8352:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8356:	4299      	cmp	r1, r3
    8358:	d003      	beq.n	8362 <__swsetup_r+0xde>
    835a:	4630      	mov	r0, r6
    835c:	f001 f9e4 	bl	9728 <_free_r>
    8360:	89a2      	ldrh	r2, [r4, #12]
    8362:	b290      	uxth	r0, r2
    8364:	2300      	movs	r3, #0
    8366:	6363      	str	r3, [r4, #52]	; 0x34
    8368:	6922      	ldr	r2, [r4, #16]
    836a:	f64f 71db 	movw	r1, #65499	; 0xffdb
    836e:	f2c0 0100 	movt	r1, #0
    8372:	2300      	movs	r3, #0
    8374:	ea00 0101 	and.w	r1, r0, r1
    8378:	6063      	str	r3, [r4, #4]
    837a:	81a1      	strh	r1, [r4, #12]
    837c:	6022      	str	r2, [r4, #0]
    837e:	f041 0308 	orr.w	r3, r1, #8
    8382:	81a3      	strh	r3, [r4, #12]
    8384:	b29b      	uxth	r3, r3
    8386:	e7a6      	b.n	82d6 <__swsetup_r+0x52>

00008388 <quorem>:
    8388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    838c:	6903      	ldr	r3, [r0, #16]
    838e:	690e      	ldr	r6, [r1, #16]
    8390:	4682      	mov	sl, r0
    8392:	4689      	mov	r9, r1
    8394:	429e      	cmp	r6, r3
    8396:	f300 8083 	bgt.w	84a0 <quorem+0x118>
    839a:	1cf2      	adds	r2, r6, #3
    839c:	f101 0514 	add.w	r5, r1, #20
    83a0:	f100 0414 	add.w	r4, r0, #20
    83a4:	3e01      	subs	r6, #1
    83a6:	0092      	lsls	r2, r2, #2
    83a8:	188b      	adds	r3, r1, r2
    83aa:	1812      	adds	r2, r2, r0
    83ac:	f103 0804 	add.w	r8, r3, #4
    83b0:	6859      	ldr	r1, [r3, #4]
    83b2:	6850      	ldr	r0, [r2, #4]
    83b4:	3101      	adds	r1, #1
    83b6:	f002 fe9b 	bl	b0f0 <__aeabi_uidiv>
    83ba:	4607      	mov	r7, r0
    83bc:	2800      	cmp	r0, #0
    83be:	d039      	beq.n	8434 <quorem+0xac>
    83c0:	2300      	movs	r3, #0
    83c2:	469c      	mov	ip, r3
    83c4:	461a      	mov	r2, r3
    83c6:	58e9      	ldr	r1, [r5, r3]
    83c8:	58e0      	ldr	r0, [r4, r3]
    83ca:	fa1f fe81 	uxth.w	lr, r1
    83ce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    83d2:	b281      	uxth	r1, r0
    83d4:	fb0e ce07 	mla	lr, lr, r7, ip
    83d8:	1851      	adds	r1, r2, r1
    83da:	fb0b fc07 	mul.w	ip, fp, r7
    83de:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    83e2:	fa1f fe8e 	uxth.w	lr, lr
    83e6:	ebce 0101 	rsb	r1, lr, r1
    83ea:	fa1f f28c 	uxth.w	r2, ip
    83ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    83f2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    83f6:	fa1f fe81 	uxth.w	lr, r1
    83fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
    83fe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    8402:	50e1      	str	r1, [r4, r3]
    8404:	3304      	adds	r3, #4
    8406:	1412      	asrs	r2, r2, #16
    8408:	1959      	adds	r1, r3, r5
    840a:	4588      	cmp	r8, r1
    840c:	d2db      	bcs.n	83c6 <quorem+0x3e>
    840e:	1d32      	adds	r2, r6, #4
    8410:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    8414:	6859      	ldr	r1, [r3, #4]
    8416:	b969      	cbnz	r1, 8434 <quorem+0xac>
    8418:	429c      	cmp	r4, r3
    841a:	d209      	bcs.n	8430 <quorem+0xa8>
    841c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8420:	b112      	cbz	r2, 8428 <quorem+0xa0>
    8422:	e005      	b.n	8430 <quorem+0xa8>
    8424:	681a      	ldr	r2, [r3, #0]
    8426:	b91a      	cbnz	r2, 8430 <quorem+0xa8>
    8428:	3b04      	subs	r3, #4
    842a:	3e01      	subs	r6, #1
    842c:	429c      	cmp	r4, r3
    842e:	d3f9      	bcc.n	8424 <quorem+0x9c>
    8430:	f8ca 6010 	str.w	r6, [sl, #16]
    8434:	4649      	mov	r1, r9
    8436:	4650      	mov	r0, sl
    8438:	f001 fdd0 	bl	9fdc <__mcmp>
    843c:	2800      	cmp	r0, #0
    843e:	db2c      	blt.n	849a <quorem+0x112>
    8440:	2300      	movs	r3, #0
    8442:	3701      	adds	r7, #1
    8444:	469c      	mov	ip, r3
    8446:	58ea      	ldr	r2, [r5, r3]
    8448:	58e0      	ldr	r0, [r4, r3]
    844a:	b291      	uxth	r1, r2
    844c:	0c12      	lsrs	r2, r2, #16
    844e:	fa1f f980 	uxth.w	r9, r0
    8452:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    8456:	ebc1 0109 	rsb	r1, r1, r9
    845a:	4461      	add	r1, ip
    845c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8460:	b289      	uxth	r1, r1
    8462:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    8466:	50e1      	str	r1, [r4, r3]
    8468:	3304      	adds	r3, #4
    846a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    846e:	195a      	adds	r2, r3, r5
    8470:	4590      	cmp	r8, r2
    8472:	d2e8      	bcs.n	8446 <quorem+0xbe>
    8474:	1d32      	adds	r2, r6, #4
    8476:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    847a:	6859      	ldr	r1, [r3, #4]
    847c:	b969      	cbnz	r1, 849a <quorem+0x112>
    847e:	429c      	cmp	r4, r3
    8480:	d209      	bcs.n	8496 <quorem+0x10e>
    8482:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8486:	b112      	cbz	r2, 848e <quorem+0x106>
    8488:	e005      	b.n	8496 <quorem+0x10e>
    848a:	681a      	ldr	r2, [r3, #0]
    848c:	b91a      	cbnz	r2, 8496 <quorem+0x10e>
    848e:	3b04      	subs	r3, #4
    8490:	3e01      	subs	r6, #1
    8492:	429c      	cmp	r4, r3
    8494:	d3f9      	bcc.n	848a <quorem+0x102>
    8496:	f8ca 6010 	str.w	r6, [sl, #16]
    849a:	4638      	mov	r0, r7
    849c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    84a0:	2000      	movs	r0, #0
    84a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    84a6:	bf00      	nop

000084a8 <_dtoa_r>:
    84a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    84ac:	6a46      	ldr	r6, [r0, #36]	; 0x24
    84ae:	b0a1      	sub	sp, #132	; 0x84
    84b0:	4604      	mov	r4, r0
    84b2:	4690      	mov	r8, r2
    84b4:	4699      	mov	r9, r3
    84b6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    84b8:	2e00      	cmp	r6, #0
    84ba:	f000 8423 	beq.w	8d04 <_dtoa_r+0x85c>
    84be:	6832      	ldr	r2, [r6, #0]
    84c0:	b182      	cbz	r2, 84e4 <_dtoa_r+0x3c>
    84c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    84c4:	f04f 0c01 	mov.w	ip, #1
    84c8:	6876      	ldr	r6, [r6, #4]
    84ca:	4620      	mov	r0, r4
    84cc:	680b      	ldr	r3, [r1, #0]
    84ce:	6056      	str	r6, [r2, #4]
    84d0:	684a      	ldr	r2, [r1, #4]
    84d2:	4619      	mov	r1, r3
    84d4:	fa0c f202 	lsl.w	r2, ip, r2
    84d8:	609a      	str	r2, [r3, #8]
    84da:	f001 feb9 	bl	a250 <_Bfree>
    84de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    84e0:	2200      	movs	r2, #0
    84e2:	601a      	str	r2, [r3, #0]
    84e4:	f1b9 0600 	subs.w	r6, r9, #0
    84e8:	db38      	blt.n	855c <_dtoa_r+0xb4>
    84ea:	2300      	movs	r3, #0
    84ec:	602b      	str	r3, [r5, #0]
    84ee:	f240 0300 	movw	r3, #0
    84f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    84f6:	461a      	mov	r2, r3
    84f8:	ea06 0303 	and.w	r3, r6, r3
    84fc:	4293      	cmp	r3, r2
    84fe:	d017      	beq.n	8530 <_dtoa_r+0x88>
    8500:	2200      	movs	r2, #0
    8502:	2300      	movs	r3, #0
    8504:	4640      	mov	r0, r8
    8506:	4649      	mov	r1, r9
    8508:	e9cd 8906 	strd	r8, r9, [sp, #24]
    850c:	f002 ff84 	bl	b418 <__aeabi_dcmpeq>
    8510:	2800      	cmp	r0, #0
    8512:	d029      	beq.n	8568 <_dtoa_r+0xc0>
    8514:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8516:	2301      	movs	r3, #1
    8518:	992e      	ldr	r1, [sp, #184]	; 0xb8
    851a:	6003      	str	r3, [r0, #0]
    851c:	2900      	cmp	r1, #0
    851e:	f000 80d0 	beq.w	86c2 <_dtoa_r+0x21a>
    8522:	4b79      	ldr	r3, [pc, #484]	; (8708 <_dtoa_r+0x260>)
    8524:	1e58      	subs	r0, r3, #1
    8526:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8528:	6013      	str	r3, [r2, #0]
    852a:	b021      	add	sp, #132	; 0x84
    852c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8530:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8532:	f242 730f 	movw	r3, #9999	; 0x270f
    8536:	6003      	str	r3, [r0, #0]
    8538:	f1b8 0f00 	cmp.w	r8, #0
    853c:	f000 8095 	beq.w	866a <_dtoa_r+0x1c2>
    8540:	f24c 0000 	movw	r0, #49152	; 0xc000
    8544:	f2c0 0000 	movt	r0, #0
    8548:	992e      	ldr	r1, [sp, #184]	; 0xb8
    854a:	2900      	cmp	r1, #0
    854c:	d0ed      	beq.n	852a <_dtoa_r+0x82>
    854e:	78c2      	ldrb	r2, [r0, #3]
    8550:	1cc3      	adds	r3, r0, #3
    8552:	2a00      	cmp	r2, #0
    8554:	d0e7      	beq.n	8526 <_dtoa_r+0x7e>
    8556:	f100 0308 	add.w	r3, r0, #8
    855a:	e7e4      	b.n	8526 <_dtoa_r+0x7e>
    855c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    8560:	2301      	movs	r3, #1
    8562:	46b1      	mov	r9, r6
    8564:	602b      	str	r3, [r5, #0]
    8566:	e7c2      	b.n	84ee <_dtoa_r+0x46>
    8568:	4620      	mov	r0, r4
    856a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    856e:	a91e      	add	r1, sp, #120	; 0x78
    8570:	9100      	str	r1, [sp, #0]
    8572:	a91f      	add	r1, sp, #124	; 0x7c
    8574:	9101      	str	r1, [sp, #4]
    8576:	f001 febd 	bl	a2f4 <__d2b>
    857a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    857e:	4683      	mov	fp, r0
    8580:	2d00      	cmp	r5, #0
    8582:	d07e      	beq.n	8682 <_dtoa_r+0x1da>
    8584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8588:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    858c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    858e:	3d07      	subs	r5, #7
    8590:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    8594:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8598:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    859c:	2300      	movs	r3, #0
    859e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    85a2:	9319      	str	r3, [sp, #100]	; 0x64
    85a4:	f240 0300 	movw	r3, #0
    85a8:	2200      	movs	r2, #0
    85aa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    85ae:	f7fb fb4d 	bl	3c4c <__aeabi_dsub>
    85b2:	a34f      	add	r3, pc, #316	; (adr r3, 86f0 <_dtoa_r+0x248>)
    85b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    85b8:	f7fb fcfc 	bl	3fb4 <__aeabi_dmul>
    85bc:	a34e      	add	r3, pc, #312	; (adr r3, 86f8 <_dtoa_r+0x250>)
    85be:	e9d3 2300 	ldrd	r2, r3, [r3]
    85c2:	f7fb fb45 	bl	3c50 <__adddf3>
    85c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    85ca:	4628      	mov	r0, r5
    85cc:	f7fb fc8c 	bl	3ee8 <__aeabi_i2d>
    85d0:	a34b      	add	r3, pc, #300	; (adr r3, 8700 <_dtoa_r+0x258>)
    85d2:	e9d3 2300 	ldrd	r2, r3, [r3]
    85d6:	f7fb fced 	bl	3fb4 <__aeabi_dmul>
    85da:	4602      	mov	r2, r0
    85dc:	460b      	mov	r3, r1
    85de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    85e2:	f7fb fb35 	bl	3c50 <__adddf3>
    85e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    85ea:	f002 ff47 	bl	b47c <__aeabi_d2iz>
    85ee:	2200      	movs	r2, #0
    85f0:	2300      	movs	r3, #0
    85f2:	4606      	mov	r6, r0
    85f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    85f8:	f002 ff18 	bl	b42c <__aeabi_dcmplt>
    85fc:	b140      	cbz	r0, 8610 <_dtoa_r+0x168>
    85fe:	4630      	mov	r0, r6
    8600:	f7fb fc72 	bl	3ee8 <__aeabi_i2d>
    8604:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    8608:	f002 ff06 	bl	b418 <__aeabi_dcmpeq>
    860c:	b900      	cbnz	r0, 8610 <_dtoa_r+0x168>
    860e:	3e01      	subs	r6, #1
    8610:	2e16      	cmp	r6, #22
    8612:	d95b      	bls.n	86cc <_dtoa_r+0x224>
    8614:	2301      	movs	r3, #1
    8616:	9318      	str	r3, [sp, #96]	; 0x60
    8618:	3f01      	subs	r7, #1
    861a:	ebb7 0a05 	subs.w	sl, r7, r5
    861e:	bf42      	ittt	mi
    8620:	f1ca 0a00 	rsbmi	sl, sl, #0
    8624:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    8628:	f04f 0a00 	movmi.w	sl, #0
    862c:	d401      	bmi.n	8632 <_dtoa_r+0x18a>
    862e:	2200      	movs	r2, #0
    8630:	920f      	str	r2, [sp, #60]	; 0x3c
    8632:	2e00      	cmp	r6, #0
    8634:	f2c0 8371 	blt.w	8d1a <_dtoa_r+0x872>
    8638:	44b2      	add	sl, r6
    863a:	2300      	movs	r3, #0
    863c:	9617      	str	r6, [sp, #92]	; 0x5c
    863e:	9315      	str	r3, [sp, #84]	; 0x54
    8640:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    8642:	2b09      	cmp	r3, #9
    8644:	d862      	bhi.n	870c <_dtoa_r+0x264>
    8646:	2b05      	cmp	r3, #5
    8648:	f340 8677 	ble.w	933a <_dtoa_r+0xe92>
    864c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    864e:	2700      	movs	r7, #0
    8650:	3804      	subs	r0, #4
    8652:	902a      	str	r0, [sp, #168]	; 0xa8
    8654:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8656:	1e8b      	subs	r3, r1, #2
    8658:	2b03      	cmp	r3, #3
    865a:	f200 83dd 	bhi.w	8e18 <_dtoa_r+0x970>
    865e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8662:	03a5      	.short	0x03a5
    8664:	03d503d8 	.word	0x03d503d8
    8668:	03c4      	.short	0x03c4
    866a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    866e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    8672:	2e00      	cmp	r6, #0
    8674:	f47f af64 	bne.w	8540 <_dtoa_r+0x98>
    8678:	f64b 70f4 	movw	r0, #49140	; 0xbff4
    867c:	f2c0 0000 	movt	r0, #0
    8680:	e762      	b.n	8548 <_dtoa_r+0xa0>
    8682:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8684:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8686:	18fb      	adds	r3, r7, r3
    8688:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    868c:	1c9d      	adds	r5, r3, #2
    868e:	2d20      	cmp	r5, #32
    8690:	bfdc      	itt	le
    8692:	f1c5 0020 	rsble	r0, r5, #32
    8696:	fa08 f000 	lslle.w	r0, r8, r0
    869a:	dd08      	ble.n	86ae <_dtoa_r+0x206>
    869c:	3b1e      	subs	r3, #30
    869e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    86a2:	fa16 f202 	lsls.w	r2, r6, r2
    86a6:	fa28 f303 	lsr.w	r3, r8, r3
    86aa:	ea42 0003 	orr.w	r0, r2, r3
    86ae:	f7fb fc0b 	bl	3ec8 <__aeabi_ui2d>
    86b2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    86b6:	2201      	movs	r2, #1
    86b8:	3d03      	subs	r5, #3
    86ba:	9219      	str	r2, [sp, #100]	; 0x64
    86bc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    86c0:	e770      	b.n	85a4 <_dtoa_r+0xfc>
    86c2:	f64b 70d0 	movw	r0, #49104	; 0xbfd0
    86c6:	f2c0 0000 	movt	r0, #0
    86ca:	e72e      	b.n	852a <_dtoa_r+0x82>
    86cc:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
    86d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    86d4:	f2c0 0300 	movt	r3, #0
    86d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    86dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    86e0:	f002 fea4 	bl	b42c <__aeabi_dcmplt>
    86e4:	2800      	cmp	r0, #0
    86e6:	f040 8320 	bne.w	8d2a <_dtoa_r+0x882>
    86ea:	9018      	str	r0, [sp, #96]	; 0x60
    86ec:	e794      	b.n	8618 <_dtoa_r+0x170>
    86ee:	bf00      	nop
    86f0:	636f4361 	.word	0x636f4361
    86f4:	3fd287a7 	.word	0x3fd287a7
    86f8:	8b60c8b3 	.word	0x8b60c8b3
    86fc:	3fc68a28 	.word	0x3fc68a28
    8700:	509f79fb 	.word	0x509f79fb
    8704:	3fd34413 	.word	0x3fd34413
    8708:	0000bfd1 	.word	0x0000bfd1
    870c:	2300      	movgt	r3, #0
    870e:	f04f 30ff 	movgt.w	r0, #4294967295
    8712:	461f      	movgt	r7, r3
    8714:	2101      	movs	r1, #1
    8716:	932a      	str	r3, [sp, #168]	; 0xa8
    8718:	9011      	str	r0, [sp, #68]	; 0x44
    871a:	9116      	str	r1, [sp, #88]	; 0x58
    871c:	9008      	str	r0, [sp, #32]
    871e:	932b      	str	r3, [sp, #172]	; 0xac
    8720:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8722:	2300      	movs	r3, #0
    8724:	606b      	str	r3, [r5, #4]
    8726:	4620      	mov	r0, r4
    8728:	6869      	ldr	r1, [r5, #4]
    872a:	f001 fdad 	bl	a288 <_Balloc>
    872e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8730:	6028      	str	r0, [r5, #0]
    8732:	681b      	ldr	r3, [r3, #0]
    8734:	9310      	str	r3, [sp, #64]	; 0x40
    8736:	2f00      	cmp	r7, #0
    8738:	f000 815b 	beq.w	89f2 <_dtoa_r+0x54a>
    873c:	2e00      	cmp	r6, #0
    873e:	f340 842a 	ble.w	8f96 <_dtoa_r+0xaee>
    8742:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
    8746:	f006 020f 	and.w	r2, r6, #15
    874a:	f2c0 0300 	movt	r3, #0
    874e:	1135      	asrs	r5, r6, #4
    8750:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8754:	f015 0f10 	tst.w	r5, #16
    8758:	e9d3 0100 	ldrd	r0, r1, [r3]
    875c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8760:	f000 82e7 	beq.w	8d32 <_dtoa_r+0x88a>
    8764:	f24c 1380 	movw	r3, #49536	; 0xc180
    8768:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    876c:	f2c0 0300 	movt	r3, #0
    8770:	f005 050f 	and.w	r5, r5, #15
    8774:	f04f 0803 	mov.w	r8, #3
    8778:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    877c:	f7fb fd44 	bl	4208 <__aeabi_ddiv>
    8780:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    8784:	b1bd      	cbz	r5, 87b6 <_dtoa_r+0x30e>
    8786:	f24c 1780 	movw	r7, #49536	; 0xc180
    878a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    878e:	f2c0 0700 	movt	r7, #0
    8792:	f015 0f01 	tst.w	r5, #1
    8796:	4610      	mov	r0, r2
    8798:	4619      	mov	r1, r3
    879a:	d007      	beq.n	87ac <_dtoa_r+0x304>
    879c:	e9d7 2300 	ldrd	r2, r3, [r7]
    87a0:	f108 0801 	add.w	r8, r8, #1
    87a4:	f7fb fc06 	bl	3fb4 <__aeabi_dmul>
    87a8:	4602      	mov	r2, r0
    87aa:	460b      	mov	r3, r1
    87ac:	3708      	adds	r7, #8
    87ae:	106d      	asrs	r5, r5, #1
    87b0:	d1ef      	bne.n	8792 <_dtoa_r+0x2ea>
    87b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    87b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    87ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    87be:	f7fb fd23 	bl	4208 <__aeabi_ddiv>
    87c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    87c6:	9918      	ldr	r1, [sp, #96]	; 0x60
    87c8:	2900      	cmp	r1, #0
    87ca:	f000 80de 	beq.w	898a <_dtoa_r+0x4e2>
    87ce:	f240 0300 	movw	r3, #0
    87d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    87d6:	2200      	movs	r2, #0
    87d8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    87dc:	f04f 0500 	mov.w	r5, #0
    87e0:	f002 fe24 	bl	b42c <__aeabi_dcmplt>
    87e4:	b108      	cbz	r0, 87ea <_dtoa_r+0x342>
    87e6:	f04f 0501 	mov.w	r5, #1
    87ea:	9a08      	ldr	r2, [sp, #32]
    87ec:	2a00      	cmp	r2, #0
    87ee:	bfd4      	ite	le
    87f0:	2500      	movle	r5, #0
    87f2:	f005 0501 	andgt.w	r5, r5, #1
    87f6:	2d00      	cmp	r5, #0
    87f8:	f000 80c7 	beq.w	898a <_dtoa_r+0x4e2>
    87fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    87fe:	2b00      	cmp	r3, #0
    8800:	f340 80f5 	ble.w	89ee <_dtoa_r+0x546>
    8804:	f240 0300 	movw	r3, #0
    8808:	2200      	movs	r2, #0
    880a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    880e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8812:	f7fb fbcf 	bl	3fb4 <__aeabi_dmul>
    8816:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    881a:	f108 0001 	add.w	r0, r8, #1
    881e:	1e71      	subs	r1, r6, #1
    8820:	9112      	str	r1, [sp, #72]	; 0x48
    8822:	f7fb fb61 	bl	3ee8 <__aeabi_i2d>
    8826:	4602      	mov	r2, r0
    8828:	460b      	mov	r3, r1
    882a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    882e:	f7fb fbc1 	bl	3fb4 <__aeabi_dmul>
    8832:	f240 0300 	movw	r3, #0
    8836:	2200      	movs	r2, #0
    8838:	f2c4 031c 	movt	r3, #16412	; 0x401c
    883c:	f7fb fa08 	bl	3c50 <__adddf3>
    8840:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    8844:	4680      	mov	r8, r0
    8846:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    884a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    884c:	2b00      	cmp	r3, #0
    884e:	f000 83ad 	beq.w	8fac <_dtoa_r+0xb04>
    8852:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
    8856:	f240 0100 	movw	r1, #0
    885a:	f2c0 0300 	movt	r3, #0
    885e:	2000      	movs	r0, #0
    8860:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    8864:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8868:	f8cd c00c 	str.w	ip, [sp, #12]
    886c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    8870:	f7fb fcca 	bl	4208 <__aeabi_ddiv>
    8874:	4642      	mov	r2, r8
    8876:	464b      	mov	r3, r9
    8878:	9d10      	ldr	r5, [sp, #64]	; 0x40
    887a:	f7fb f9e7 	bl	3c4c <__aeabi_dsub>
    887e:	4680      	mov	r8, r0
    8880:	4689      	mov	r9, r1
    8882:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8886:	f002 fdf9 	bl	b47c <__aeabi_d2iz>
    888a:	4607      	mov	r7, r0
    888c:	f7fb fb2c 	bl	3ee8 <__aeabi_i2d>
    8890:	4602      	mov	r2, r0
    8892:	460b      	mov	r3, r1
    8894:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8898:	f7fb f9d8 	bl	3c4c <__aeabi_dsub>
    889c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    88a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    88a4:	4640      	mov	r0, r8
    88a6:	f805 3b01 	strb.w	r3, [r5], #1
    88aa:	4649      	mov	r1, r9
    88ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    88b0:	f002 fdda 	bl	b468 <__aeabi_dcmpgt>
    88b4:	2800      	cmp	r0, #0
    88b6:	f040 8213 	bne.w	8ce0 <_dtoa_r+0x838>
    88ba:	f240 0100 	movw	r1, #0
    88be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    88c2:	2000      	movs	r0, #0
    88c4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    88c8:	f7fb f9c0 	bl	3c4c <__aeabi_dsub>
    88cc:	4602      	mov	r2, r0
    88ce:	460b      	mov	r3, r1
    88d0:	4640      	mov	r0, r8
    88d2:	4649      	mov	r1, r9
    88d4:	f002 fdc8 	bl	b468 <__aeabi_dcmpgt>
    88d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
    88dc:	2800      	cmp	r0, #0
    88de:	f040 83e7 	bne.w	90b0 <_dtoa_r+0xc08>
    88e2:	f1bc 0f01 	cmp.w	ip, #1
    88e6:	f340 8082 	ble.w	89ee <_dtoa_r+0x546>
    88ea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    88ee:	2701      	movs	r7, #1
    88f0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    88f4:	961d      	str	r6, [sp, #116]	; 0x74
    88f6:	4666      	mov	r6, ip
    88f8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    88fc:	940c      	str	r4, [sp, #48]	; 0x30
    88fe:	e010      	b.n	8922 <_dtoa_r+0x47a>
    8900:	f240 0100 	movw	r1, #0
    8904:	2000      	movs	r0, #0
    8906:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    890a:	f7fb f99f 	bl	3c4c <__aeabi_dsub>
    890e:	4642      	mov	r2, r8
    8910:	464b      	mov	r3, r9
    8912:	f002 fd8b 	bl	b42c <__aeabi_dcmplt>
    8916:	2800      	cmp	r0, #0
    8918:	f040 83c7 	bne.w	90aa <_dtoa_r+0xc02>
    891c:	42b7      	cmp	r7, r6
    891e:	f280 848b 	bge.w	9238 <_dtoa_r+0xd90>
    8922:	f240 0300 	movw	r3, #0
    8926:	4640      	mov	r0, r8
    8928:	4649      	mov	r1, r9
    892a:	2200      	movs	r2, #0
    892c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8930:	3501      	adds	r5, #1
    8932:	f7fb fb3f 	bl	3fb4 <__aeabi_dmul>
    8936:	f240 0300 	movw	r3, #0
    893a:	2200      	movs	r2, #0
    893c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8940:	4680      	mov	r8, r0
    8942:	4689      	mov	r9, r1
    8944:	4650      	mov	r0, sl
    8946:	4659      	mov	r1, fp
    8948:	f7fb fb34 	bl	3fb4 <__aeabi_dmul>
    894c:	468b      	mov	fp, r1
    894e:	4682      	mov	sl, r0
    8950:	f002 fd94 	bl	b47c <__aeabi_d2iz>
    8954:	4604      	mov	r4, r0
    8956:	f7fb fac7 	bl	3ee8 <__aeabi_i2d>
    895a:	3430      	adds	r4, #48	; 0x30
    895c:	4602      	mov	r2, r0
    895e:	460b      	mov	r3, r1
    8960:	4650      	mov	r0, sl
    8962:	4659      	mov	r1, fp
    8964:	f7fb f972 	bl	3c4c <__aeabi_dsub>
    8968:	9a10      	ldr	r2, [sp, #64]	; 0x40
    896a:	464b      	mov	r3, r9
    896c:	55d4      	strb	r4, [r2, r7]
    896e:	4642      	mov	r2, r8
    8970:	3701      	adds	r7, #1
    8972:	4682      	mov	sl, r0
    8974:	468b      	mov	fp, r1
    8976:	f002 fd59 	bl	b42c <__aeabi_dcmplt>
    897a:	4652      	mov	r2, sl
    897c:	465b      	mov	r3, fp
    897e:	2800      	cmp	r0, #0
    8980:	d0be      	beq.n	8900 <_dtoa_r+0x458>
    8982:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8986:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8988:	e1aa      	b.n	8ce0 <_dtoa_r+0x838>
    898a:	4640      	mov	r0, r8
    898c:	f7fb faac 	bl	3ee8 <__aeabi_i2d>
    8990:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8994:	f7fb fb0e 	bl	3fb4 <__aeabi_dmul>
    8998:	f240 0300 	movw	r3, #0
    899c:	2200      	movs	r2, #0
    899e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    89a2:	f7fb f955 	bl	3c50 <__adddf3>
    89a6:	9a08      	ldr	r2, [sp, #32]
    89a8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    89ac:	4680      	mov	r8, r0
    89ae:	46a9      	mov	r9, r5
    89b0:	2a00      	cmp	r2, #0
    89b2:	f040 82ec 	bne.w	8f8e <_dtoa_r+0xae6>
    89b6:	f240 0300 	movw	r3, #0
    89ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    89be:	2200      	movs	r2, #0
    89c0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    89c4:	f7fb f942 	bl	3c4c <__aeabi_dsub>
    89c8:	4642      	mov	r2, r8
    89ca:	462b      	mov	r3, r5
    89cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    89d0:	f002 fd4a 	bl	b468 <__aeabi_dcmpgt>
    89d4:	2800      	cmp	r0, #0
    89d6:	f040 824a 	bne.w	8e6e <_dtoa_r+0x9c6>
    89da:	4642      	mov	r2, r8
    89dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    89e0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    89e4:	f002 fd22 	bl	b42c <__aeabi_dcmplt>
    89e8:	2800      	cmp	r0, #0
    89ea:	f040 81d5 	bne.w	8d98 <_dtoa_r+0x8f0>
    89ee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    89f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    89f4:	ea6f 0703 	mvn.w	r7, r3
    89f8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    89fc:	2e0e      	cmp	r6, #14
    89fe:	bfcc      	ite	gt
    8a00:	2700      	movgt	r7, #0
    8a02:	f007 0701 	andle.w	r7, r7, #1
    8a06:	2f00      	cmp	r7, #0
    8a08:	f000 80b7 	beq.w	8b7a <_dtoa_r+0x6d2>
    8a0c:	982b      	ldr	r0, [sp, #172]	; 0xac
    8a0e:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
    8a12:	f2c0 0300 	movt	r3, #0
    8a16:	9908      	ldr	r1, [sp, #32]
    8a18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    8a1c:	0fc2      	lsrs	r2, r0, #31
    8a1e:	2900      	cmp	r1, #0
    8a20:	bfcc      	ite	gt
    8a22:	2200      	movgt	r2, #0
    8a24:	f002 0201 	andle.w	r2, r2, #1
    8a28:	e9d3 0100 	ldrd	r0, r1, [r3]
    8a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    8a30:	2a00      	cmp	r2, #0
    8a32:	f040 81a0 	bne.w	8d76 <_dtoa_r+0x8ce>
    8a36:	4602      	mov	r2, r0
    8a38:	460b      	mov	r3, r1
    8a3a:	4640      	mov	r0, r8
    8a3c:	4649      	mov	r1, r9
    8a3e:	f7fb fbe3 	bl	4208 <__aeabi_ddiv>
    8a42:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8a44:	f002 fd1a 	bl	b47c <__aeabi_d2iz>
    8a48:	4682      	mov	sl, r0
    8a4a:	f7fb fa4d 	bl	3ee8 <__aeabi_i2d>
    8a4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8a52:	f7fb faaf 	bl	3fb4 <__aeabi_dmul>
    8a56:	4602      	mov	r2, r0
    8a58:	460b      	mov	r3, r1
    8a5a:	4640      	mov	r0, r8
    8a5c:	4649      	mov	r1, r9
    8a5e:	f7fb f8f5 	bl	3c4c <__aeabi_dsub>
    8a62:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    8a66:	f805 3b01 	strb.w	r3, [r5], #1
    8a6a:	9a08      	ldr	r2, [sp, #32]
    8a6c:	2a01      	cmp	r2, #1
    8a6e:	4680      	mov	r8, r0
    8a70:	4689      	mov	r9, r1
    8a72:	d052      	beq.n	8b1a <_dtoa_r+0x672>
    8a74:	f240 0300 	movw	r3, #0
    8a78:	2200      	movs	r2, #0
    8a7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8a7e:	f7fb fa99 	bl	3fb4 <__aeabi_dmul>
    8a82:	2200      	movs	r2, #0
    8a84:	2300      	movs	r3, #0
    8a86:	e9cd 0106 	strd	r0, r1, [sp, #24]
    8a8a:	f002 fcc5 	bl	b418 <__aeabi_dcmpeq>
    8a8e:	2800      	cmp	r0, #0
    8a90:	f040 81eb 	bne.w	8e6a <_dtoa_r+0x9c2>
    8a94:	9810      	ldr	r0, [sp, #64]	; 0x40
    8a96:	f04f 0801 	mov.w	r8, #1
    8a9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    8a9e:	46a3      	mov	fp, r4
    8aa0:	1c87      	adds	r7, r0, #2
    8aa2:	960f      	str	r6, [sp, #60]	; 0x3c
    8aa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
    8aa8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    8aac:	e00a      	b.n	8ac4 <_dtoa_r+0x61c>
    8aae:	f7fb fa81 	bl	3fb4 <__aeabi_dmul>
    8ab2:	2200      	movs	r2, #0
    8ab4:	2300      	movs	r3, #0
    8ab6:	4604      	mov	r4, r0
    8ab8:	460d      	mov	r5, r1
    8aba:	f002 fcad 	bl	b418 <__aeabi_dcmpeq>
    8abe:	2800      	cmp	r0, #0
    8ac0:	f040 81ce 	bne.w	8e60 <_dtoa_r+0x9b8>
    8ac4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8ac8:	4620      	mov	r0, r4
    8aca:	4629      	mov	r1, r5
    8acc:	f108 0801 	add.w	r8, r8, #1
    8ad0:	f7fb fb9a 	bl	4208 <__aeabi_ddiv>
    8ad4:	463e      	mov	r6, r7
    8ad6:	f002 fcd1 	bl	b47c <__aeabi_d2iz>
    8ada:	4682      	mov	sl, r0
    8adc:	f7fb fa04 	bl	3ee8 <__aeabi_i2d>
    8ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8ae4:	f7fb fa66 	bl	3fb4 <__aeabi_dmul>
    8ae8:	4602      	mov	r2, r0
    8aea:	460b      	mov	r3, r1
    8aec:	4620      	mov	r0, r4
    8aee:	4629      	mov	r1, r5
    8af0:	f7fb f8ac 	bl	3c4c <__aeabi_dsub>
    8af4:	2200      	movs	r2, #0
    8af6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    8afa:	f807 cc01 	strb.w	ip, [r7, #-1]
    8afe:	3701      	adds	r7, #1
    8b00:	45c1      	cmp	r9, r8
    8b02:	f240 0300 	movw	r3, #0
    8b06:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8b0a:	d1d0      	bne.n	8aae <_dtoa_r+0x606>
    8b0c:	4635      	mov	r5, r6
    8b0e:	465c      	mov	r4, fp
    8b10:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8b12:	4680      	mov	r8, r0
    8b14:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8b18:	4689      	mov	r9, r1
    8b1a:	4642      	mov	r2, r8
    8b1c:	464b      	mov	r3, r9
    8b1e:	4640      	mov	r0, r8
    8b20:	4649      	mov	r1, r9
    8b22:	f7fb f895 	bl	3c50 <__adddf3>
    8b26:	4680      	mov	r8, r0
    8b28:	4689      	mov	r9, r1
    8b2a:	4642      	mov	r2, r8
    8b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8b30:	464b      	mov	r3, r9
    8b32:	f002 fc7b 	bl	b42c <__aeabi_dcmplt>
    8b36:	b960      	cbnz	r0, 8b52 <_dtoa_r+0x6aa>
    8b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8b3c:	4642      	mov	r2, r8
    8b3e:	464b      	mov	r3, r9
    8b40:	f002 fc6a 	bl	b418 <__aeabi_dcmpeq>
    8b44:	2800      	cmp	r0, #0
    8b46:	f000 8190 	beq.w	8e6a <_dtoa_r+0x9c2>
    8b4a:	f01a 0f01 	tst.w	sl, #1
    8b4e:	f000 818c 	beq.w	8e6a <_dtoa_r+0x9c2>
    8b52:	9910      	ldr	r1, [sp, #64]	; 0x40
    8b54:	e000      	b.n	8b58 <_dtoa_r+0x6b0>
    8b56:	461d      	mov	r5, r3
    8b58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8b5c:	1e6b      	subs	r3, r5, #1
    8b5e:	2a39      	cmp	r2, #57	; 0x39
    8b60:	f040 8367 	bne.w	9232 <_dtoa_r+0xd8a>
    8b64:	428b      	cmp	r3, r1
    8b66:	d1f6      	bne.n	8b56 <_dtoa_r+0x6ae>
    8b68:	9910      	ldr	r1, [sp, #64]	; 0x40
    8b6a:	2330      	movs	r3, #48	; 0x30
    8b6c:	3601      	adds	r6, #1
    8b6e:	2231      	movs	r2, #49	; 0x31
    8b70:	700b      	strb	r3, [r1, #0]
    8b72:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8b74:	701a      	strb	r2, [r3, #0]
    8b76:	9612      	str	r6, [sp, #72]	; 0x48
    8b78:	e0b2      	b.n	8ce0 <_dtoa_r+0x838>
    8b7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8b7c:	2a00      	cmp	r2, #0
    8b7e:	f040 80df 	bne.w	8d40 <_dtoa_r+0x898>
    8b82:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8b84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8b86:	920c      	str	r2, [sp, #48]	; 0x30
    8b88:	2d00      	cmp	r5, #0
    8b8a:	bfd4      	ite	le
    8b8c:	2300      	movle	r3, #0
    8b8e:	2301      	movgt	r3, #1
    8b90:	f1ba 0f00 	cmp.w	sl, #0
    8b94:	bfd4      	ite	le
    8b96:	2300      	movle	r3, #0
    8b98:	f003 0301 	andgt.w	r3, r3, #1
    8b9c:	b14b      	cbz	r3, 8bb2 <_dtoa_r+0x70a>
    8b9e:	45aa      	cmp	sl, r5
    8ba0:	bfb4      	ite	lt
    8ba2:	4653      	movlt	r3, sl
    8ba4:	462b      	movge	r3, r5
    8ba6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8ba8:	ebc3 0a0a 	rsb	sl, r3, sl
    8bac:	1aed      	subs	r5, r5, r3
    8bae:	1ac0      	subs	r0, r0, r3
    8bb0:	900f      	str	r0, [sp, #60]	; 0x3c
    8bb2:	9915      	ldr	r1, [sp, #84]	; 0x54
    8bb4:	2900      	cmp	r1, #0
    8bb6:	dd1c      	ble.n	8bf2 <_dtoa_r+0x74a>
    8bb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8bba:	2a00      	cmp	r2, #0
    8bbc:	f000 82e9 	beq.w	9192 <_dtoa_r+0xcea>
    8bc0:	2f00      	cmp	r7, #0
    8bc2:	dd12      	ble.n	8bea <_dtoa_r+0x742>
    8bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
    8bc6:	463a      	mov	r2, r7
    8bc8:	4620      	mov	r0, r4
    8bca:	f001 fdbd 	bl	a748 <__pow5mult>
    8bce:	465a      	mov	r2, fp
    8bd0:	900c      	str	r0, [sp, #48]	; 0x30
    8bd2:	4620      	mov	r0, r4
    8bd4:	990c      	ldr	r1, [sp, #48]	; 0x30
    8bd6:	f001 fccf 	bl	a578 <__multiply>
    8bda:	4659      	mov	r1, fp
    8bdc:	4603      	mov	r3, r0
    8bde:	4620      	mov	r0, r4
    8be0:	9303      	str	r3, [sp, #12]
    8be2:	f001 fb35 	bl	a250 <_Bfree>
    8be6:	9b03      	ldr	r3, [sp, #12]
    8be8:	469b      	mov	fp, r3
    8bea:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8bec:	1bda      	subs	r2, r3, r7
    8bee:	f040 8311 	bne.w	9214 <_dtoa_r+0xd6c>
    8bf2:	2101      	movs	r1, #1
    8bf4:	4620      	mov	r0, r4
    8bf6:	f001 fd59 	bl	a6ac <__i2b>
    8bfa:	9006      	str	r0, [sp, #24]
    8bfc:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8bfe:	2800      	cmp	r0, #0
    8c00:	dd05      	ble.n	8c0e <_dtoa_r+0x766>
    8c02:	9906      	ldr	r1, [sp, #24]
    8c04:	4620      	mov	r0, r4
    8c06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8c08:	f001 fd9e 	bl	a748 <__pow5mult>
    8c0c:	9006      	str	r0, [sp, #24]
    8c0e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8c10:	2901      	cmp	r1, #1
    8c12:	f340 810a 	ble.w	8e2a <_dtoa_r+0x982>
    8c16:	2700      	movs	r7, #0
    8c18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    8c1a:	2b00      	cmp	r3, #0
    8c1c:	f040 8261 	bne.w	90e2 <_dtoa_r+0xc3a>
    8c20:	2301      	movs	r3, #1
    8c22:	4453      	add	r3, sl
    8c24:	f013 031f 	ands.w	r3, r3, #31
    8c28:	f040 812a 	bne.w	8e80 <_dtoa_r+0x9d8>
    8c2c:	231c      	movs	r3, #28
    8c2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8c30:	449a      	add	sl, r3
    8c32:	18ed      	adds	r5, r5, r3
    8c34:	18d2      	adds	r2, r2, r3
    8c36:	920f      	str	r2, [sp, #60]	; 0x3c
    8c38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8c3a:	2b00      	cmp	r3, #0
    8c3c:	dd05      	ble.n	8c4a <_dtoa_r+0x7a2>
    8c3e:	4659      	mov	r1, fp
    8c40:	461a      	mov	r2, r3
    8c42:	4620      	mov	r0, r4
    8c44:	f001 fc3a 	bl	a4bc <__lshift>
    8c48:	4683      	mov	fp, r0
    8c4a:	f1ba 0f00 	cmp.w	sl, #0
    8c4e:	dd05      	ble.n	8c5c <_dtoa_r+0x7b4>
    8c50:	9906      	ldr	r1, [sp, #24]
    8c52:	4652      	mov	r2, sl
    8c54:	4620      	mov	r0, r4
    8c56:	f001 fc31 	bl	a4bc <__lshift>
    8c5a:	9006      	str	r0, [sp, #24]
    8c5c:	9818      	ldr	r0, [sp, #96]	; 0x60
    8c5e:	2800      	cmp	r0, #0
    8c60:	f040 8229 	bne.w	90b6 <_dtoa_r+0xc0e>
    8c64:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8c66:	9908      	ldr	r1, [sp, #32]
    8c68:	2802      	cmp	r0, #2
    8c6a:	bfd4      	ite	le
    8c6c:	2300      	movle	r3, #0
    8c6e:	2301      	movgt	r3, #1
    8c70:	2900      	cmp	r1, #0
    8c72:	bfcc      	ite	gt
    8c74:	2300      	movgt	r3, #0
    8c76:	f003 0301 	andle.w	r3, r3, #1
    8c7a:	2b00      	cmp	r3, #0
    8c7c:	f000 810c 	beq.w	8e98 <_dtoa_r+0x9f0>
    8c80:	2900      	cmp	r1, #0
    8c82:	f040 808c 	bne.w	8d9e <_dtoa_r+0x8f6>
    8c86:	2205      	movs	r2, #5
    8c88:	9906      	ldr	r1, [sp, #24]
    8c8a:	9b08      	ldr	r3, [sp, #32]
    8c8c:	4620      	mov	r0, r4
    8c8e:	f001 fd17 	bl	a6c0 <__multadd>
    8c92:	9006      	str	r0, [sp, #24]
    8c94:	4658      	mov	r0, fp
    8c96:	9906      	ldr	r1, [sp, #24]
    8c98:	f001 f9a0 	bl	9fdc <__mcmp>
    8c9c:	2800      	cmp	r0, #0
    8c9e:	dd7e      	ble.n	8d9e <_dtoa_r+0x8f6>
    8ca0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8ca2:	3601      	adds	r6, #1
    8ca4:	2700      	movs	r7, #0
    8ca6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8caa:	2331      	movs	r3, #49	; 0x31
    8cac:	f805 3b01 	strb.w	r3, [r5], #1
    8cb0:	9906      	ldr	r1, [sp, #24]
    8cb2:	4620      	mov	r0, r4
    8cb4:	f001 facc 	bl	a250 <_Bfree>
    8cb8:	f1ba 0f00 	cmp.w	sl, #0
    8cbc:	f000 80d5 	beq.w	8e6a <_dtoa_r+0x9c2>
    8cc0:	1e3b      	subs	r3, r7, #0
    8cc2:	bf18      	it	ne
    8cc4:	2301      	movne	r3, #1
    8cc6:	4557      	cmp	r7, sl
    8cc8:	bf0c      	ite	eq
    8cca:	2300      	moveq	r3, #0
    8ccc:	f003 0301 	andne.w	r3, r3, #1
    8cd0:	2b00      	cmp	r3, #0
    8cd2:	f040 80d0 	bne.w	8e76 <_dtoa_r+0x9ce>
    8cd6:	4651      	mov	r1, sl
    8cd8:	4620      	mov	r0, r4
    8cda:	f001 fab9 	bl	a250 <_Bfree>
    8cde:	9612      	str	r6, [sp, #72]	; 0x48
    8ce0:	4620      	mov	r0, r4
    8ce2:	4659      	mov	r1, fp
    8ce4:	f001 fab4 	bl	a250 <_Bfree>
    8ce8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    8cea:	1c53      	adds	r3, r2, #1
    8cec:	2200      	movs	r2, #0
    8cee:	702a      	strb	r2, [r5, #0]
    8cf0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8cf2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8cf4:	6003      	str	r3, [r0, #0]
    8cf6:	2900      	cmp	r1, #0
    8cf8:	f000 81d4 	beq.w	90a4 <_dtoa_r+0xbfc>
    8cfc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8cfe:	9810      	ldr	r0, [sp, #64]	; 0x40
    8d00:	6015      	str	r5, [r2, #0]
    8d02:	e412      	b.n	852a <_dtoa_r+0x82>
    8d04:	2010      	movs	r0, #16
    8d06:	f7fb fe35 	bl	4974 <malloc>
    8d0a:	60c6      	str	r6, [r0, #12]
    8d0c:	6046      	str	r6, [r0, #4]
    8d0e:	6086      	str	r6, [r0, #8]
    8d10:	6006      	str	r6, [r0, #0]
    8d12:	4606      	mov	r6, r0
    8d14:	6260      	str	r0, [r4, #36]	; 0x24
    8d16:	f7ff bbd2 	b.w	84be <_dtoa_r+0x16>
    8d1a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8d1c:	4271      	negs	r1, r6
    8d1e:	2200      	movs	r2, #0
    8d20:	9115      	str	r1, [sp, #84]	; 0x54
    8d22:	1b80      	subs	r0, r0, r6
    8d24:	9217      	str	r2, [sp, #92]	; 0x5c
    8d26:	900f      	str	r0, [sp, #60]	; 0x3c
    8d28:	e48a      	b.n	8640 <_dtoa_r+0x198>
    8d2a:	2100      	movs	r1, #0
    8d2c:	3e01      	subs	r6, #1
    8d2e:	9118      	str	r1, [sp, #96]	; 0x60
    8d30:	e472      	b.n	8618 <_dtoa_r+0x170>
    8d32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    8d36:	f04f 0802 	mov.w	r8, #2
    8d3a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    8d3e:	e521      	b.n	8784 <_dtoa_r+0x2dc>
    8d40:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8d42:	2801      	cmp	r0, #1
    8d44:	f340 826c 	ble.w	9220 <_dtoa_r+0xd78>
    8d48:	9a08      	ldr	r2, [sp, #32]
    8d4a:	9815      	ldr	r0, [sp, #84]	; 0x54
    8d4c:	1e53      	subs	r3, r2, #1
    8d4e:	4298      	cmp	r0, r3
    8d50:	f2c0 8258 	blt.w	9204 <_dtoa_r+0xd5c>
    8d54:	1ac7      	subs	r7, r0, r3
    8d56:	9b08      	ldr	r3, [sp, #32]
    8d58:	2b00      	cmp	r3, #0
    8d5a:	bfa8      	it	ge
    8d5c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    8d5e:	f2c0 8273 	blt.w	9248 <_dtoa_r+0xda0>
    8d62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8d64:	4620      	mov	r0, r4
    8d66:	2101      	movs	r1, #1
    8d68:	449a      	add	sl, r3
    8d6a:	18d2      	adds	r2, r2, r3
    8d6c:	920f      	str	r2, [sp, #60]	; 0x3c
    8d6e:	f001 fc9d 	bl	a6ac <__i2b>
    8d72:	900c      	str	r0, [sp, #48]	; 0x30
    8d74:	e708      	b.n	8b88 <_dtoa_r+0x6e0>
    8d76:	9b08      	ldr	r3, [sp, #32]
    8d78:	b973      	cbnz	r3, 8d98 <_dtoa_r+0x8f0>
    8d7a:	f240 0300 	movw	r3, #0
    8d7e:	2200      	movs	r2, #0
    8d80:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8d88:	f7fb f914 	bl	3fb4 <__aeabi_dmul>
    8d8c:	4642      	mov	r2, r8
    8d8e:	464b      	mov	r3, r9
    8d90:	f002 fb60 	bl	b454 <__aeabi_dcmpge>
    8d94:	2800      	cmp	r0, #0
    8d96:	d06a      	beq.n	8e6e <_dtoa_r+0x9c6>
    8d98:	2200      	movs	r2, #0
    8d9a:	9206      	str	r2, [sp, #24]
    8d9c:	920c      	str	r2, [sp, #48]	; 0x30
    8d9e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8da0:	2700      	movs	r7, #0
    8da2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8da6:	43de      	mvns	r6, r3
    8da8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8daa:	e781      	b.n	8cb0 <_dtoa_r+0x808>
    8dac:	2100      	movs	r1, #0
    8dae:	9116      	str	r1, [sp, #88]	; 0x58
    8db0:	982b      	ldr	r0, [sp, #172]	; 0xac
    8db2:	2800      	cmp	r0, #0
    8db4:	f340 819f 	ble.w	90f6 <_dtoa_r+0xc4e>
    8db8:	982b      	ldr	r0, [sp, #172]	; 0xac
    8dba:	4601      	mov	r1, r0
    8dbc:	9011      	str	r0, [sp, #68]	; 0x44
    8dbe:	9008      	str	r0, [sp, #32]
    8dc0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8dc2:	2200      	movs	r2, #0
    8dc4:	2917      	cmp	r1, #23
    8dc6:	606a      	str	r2, [r5, #4]
    8dc8:	f240 82ab 	bls.w	9322 <_dtoa_r+0xe7a>
    8dcc:	2304      	movs	r3, #4
    8dce:	005b      	lsls	r3, r3, #1
    8dd0:	3201      	adds	r2, #1
    8dd2:	f103 0014 	add.w	r0, r3, #20
    8dd6:	4288      	cmp	r0, r1
    8dd8:	d9f9      	bls.n	8dce <_dtoa_r+0x926>
    8dda:	9b08      	ldr	r3, [sp, #32]
    8ddc:	606a      	str	r2, [r5, #4]
    8dde:	2b0e      	cmp	r3, #14
    8de0:	bf8c      	ite	hi
    8de2:	2700      	movhi	r7, #0
    8de4:	f007 0701 	andls.w	r7, r7, #1
    8de8:	e49d      	b.n	8726 <_dtoa_r+0x27e>
    8dea:	2201      	movs	r2, #1
    8dec:	9216      	str	r2, [sp, #88]	; 0x58
    8dee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8df0:	18f3      	adds	r3, r6, r3
    8df2:	9311      	str	r3, [sp, #68]	; 0x44
    8df4:	1c59      	adds	r1, r3, #1
    8df6:	2900      	cmp	r1, #0
    8df8:	bfc8      	it	gt
    8dfa:	9108      	strgt	r1, [sp, #32]
    8dfc:	dce0      	bgt.n	8dc0 <_dtoa_r+0x918>
    8dfe:	290e      	cmp	r1, #14
    8e00:	bf8c      	ite	hi
    8e02:	2700      	movhi	r7, #0
    8e04:	f007 0701 	andls.w	r7, r7, #1
    8e08:	9108      	str	r1, [sp, #32]
    8e0a:	e489      	b.n	8720 <_dtoa_r+0x278>
    8e0c:	2301      	movs	r3, #1
    8e0e:	9316      	str	r3, [sp, #88]	; 0x58
    8e10:	e7ce      	b.n	8db0 <_dtoa_r+0x908>
    8e12:	2200      	movs	r2, #0
    8e14:	9216      	str	r2, [sp, #88]	; 0x58
    8e16:	e7ea      	b.n	8dee <_dtoa_r+0x946>
    8e18:	f04f 33ff 	mov.w	r3, #4294967295
    8e1c:	2700      	movs	r7, #0
    8e1e:	2001      	movs	r0, #1
    8e20:	9311      	str	r3, [sp, #68]	; 0x44
    8e22:	9016      	str	r0, [sp, #88]	; 0x58
    8e24:	9308      	str	r3, [sp, #32]
    8e26:	972b      	str	r7, [sp, #172]	; 0xac
    8e28:	e47a      	b.n	8720 <_dtoa_r+0x278>
    8e2a:	f1b8 0f00 	cmp.w	r8, #0
    8e2e:	f47f aef2 	bne.w	8c16 <_dtoa_r+0x76e>
    8e32:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    8e36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8e3a:	2b00      	cmp	r3, #0
    8e3c:	f47f aeeb 	bne.w	8c16 <_dtoa_r+0x76e>
    8e40:	f240 0300 	movw	r3, #0
    8e44:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8e48:	ea09 0303 	and.w	r3, r9, r3
    8e4c:	2b00      	cmp	r3, #0
    8e4e:	f43f aee2 	beq.w	8c16 <_dtoa_r+0x76e>
    8e52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8e54:	f10a 0a01 	add.w	sl, sl, #1
    8e58:	2701      	movs	r7, #1
    8e5a:	3201      	adds	r2, #1
    8e5c:	920f      	str	r2, [sp, #60]	; 0x3c
    8e5e:	e6db      	b.n	8c18 <_dtoa_r+0x770>
    8e60:	4635      	mov	r5, r6
    8e62:	465c      	mov	r4, fp
    8e64:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8e66:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8e6a:	9612      	str	r6, [sp, #72]	; 0x48
    8e6c:	e738      	b.n	8ce0 <_dtoa_r+0x838>
    8e6e:	2000      	movs	r0, #0
    8e70:	9006      	str	r0, [sp, #24]
    8e72:	900c      	str	r0, [sp, #48]	; 0x30
    8e74:	e714      	b.n	8ca0 <_dtoa_r+0x7f8>
    8e76:	4639      	mov	r1, r7
    8e78:	4620      	mov	r0, r4
    8e7a:	f001 f9e9 	bl	a250 <_Bfree>
    8e7e:	e72a      	b.n	8cd6 <_dtoa_r+0x82e>
    8e80:	f1c3 0320 	rsb	r3, r3, #32
    8e84:	2b04      	cmp	r3, #4
    8e86:	f340 8254 	ble.w	9332 <_dtoa_r+0xe8a>
    8e8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8e8c:	3b04      	subs	r3, #4
    8e8e:	449a      	add	sl, r3
    8e90:	18ed      	adds	r5, r5, r3
    8e92:	18c9      	adds	r1, r1, r3
    8e94:	910f      	str	r1, [sp, #60]	; 0x3c
    8e96:	e6cf      	b.n	8c38 <_dtoa_r+0x790>
    8e98:	9916      	ldr	r1, [sp, #88]	; 0x58
    8e9a:	2900      	cmp	r1, #0
    8e9c:	f000 8131 	beq.w	9102 <_dtoa_r+0xc5a>
    8ea0:	2d00      	cmp	r5, #0
    8ea2:	dd05      	ble.n	8eb0 <_dtoa_r+0xa08>
    8ea4:	990c      	ldr	r1, [sp, #48]	; 0x30
    8ea6:	462a      	mov	r2, r5
    8ea8:	4620      	mov	r0, r4
    8eaa:	f001 fb07 	bl	a4bc <__lshift>
    8eae:	900c      	str	r0, [sp, #48]	; 0x30
    8eb0:	2f00      	cmp	r7, #0
    8eb2:	f040 81ea 	bne.w	928a <_dtoa_r+0xde2>
    8eb6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8eba:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8ebc:	2301      	movs	r3, #1
    8ebe:	f008 0001 	and.w	r0, r8, #1
    8ec2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    8ec4:	9011      	str	r0, [sp, #68]	; 0x44
    8ec6:	950f      	str	r5, [sp, #60]	; 0x3c
    8ec8:	461d      	mov	r5, r3
    8eca:	960c      	str	r6, [sp, #48]	; 0x30
    8ecc:	9906      	ldr	r1, [sp, #24]
    8ece:	4658      	mov	r0, fp
    8ed0:	f7ff fa5a 	bl	8388 <quorem>
    8ed4:	4639      	mov	r1, r7
    8ed6:	3030      	adds	r0, #48	; 0x30
    8ed8:	900b      	str	r0, [sp, #44]	; 0x2c
    8eda:	4658      	mov	r0, fp
    8edc:	f001 f87e 	bl	9fdc <__mcmp>
    8ee0:	9906      	ldr	r1, [sp, #24]
    8ee2:	4652      	mov	r2, sl
    8ee4:	4606      	mov	r6, r0
    8ee6:	4620      	mov	r0, r4
    8ee8:	f001 fa6c 	bl	a3c4 <__mdiff>
    8eec:	68c3      	ldr	r3, [r0, #12]
    8eee:	4680      	mov	r8, r0
    8ef0:	2b00      	cmp	r3, #0
    8ef2:	d03d      	beq.n	8f70 <_dtoa_r+0xac8>
    8ef4:	f04f 0901 	mov.w	r9, #1
    8ef8:	4641      	mov	r1, r8
    8efa:	4620      	mov	r0, r4
    8efc:	f001 f9a8 	bl	a250 <_Bfree>
    8f00:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8f02:	ea59 0101 	orrs.w	r1, r9, r1
    8f06:	d103      	bne.n	8f10 <_dtoa_r+0xa68>
    8f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8f0a:	2a00      	cmp	r2, #0
    8f0c:	f000 81eb 	beq.w	92e6 <_dtoa_r+0xe3e>
    8f10:	2e00      	cmp	r6, #0
    8f12:	f2c0 819e 	blt.w	9252 <_dtoa_r+0xdaa>
    8f16:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    8f18:	4332      	orrs	r2, r6
    8f1a:	d103      	bne.n	8f24 <_dtoa_r+0xa7c>
    8f1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8f1e:	2b00      	cmp	r3, #0
    8f20:	f000 8197 	beq.w	9252 <_dtoa_r+0xdaa>
    8f24:	f1b9 0f00 	cmp.w	r9, #0
    8f28:	f300 81ce 	bgt.w	92c8 <_dtoa_r+0xe20>
    8f2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8f2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8f30:	f801 2b01 	strb.w	r2, [r1], #1
    8f34:	9b08      	ldr	r3, [sp, #32]
    8f36:	910f      	str	r1, [sp, #60]	; 0x3c
    8f38:	429d      	cmp	r5, r3
    8f3a:	f000 81c2 	beq.w	92c2 <_dtoa_r+0xe1a>
    8f3e:	4659      	mov	r1, fp
    8f40:	220a      	movs	r2, #10
    8f42:	2300      	movs	r3, #0
    8f44:	4620      	mov	r0, r4
    8f46:	f001 fbbb 	bl	a6c0 <__multadd>
    8f4a:	4557      	cmp	r7, sl
    8f4c:	4639      	mov	r1, r7
    8f4e:	4683      	mov	fp, r0
    8f50:	d014      	beq.n	8f7c <_dtoa_r+0xad4>
    8f52:	220a      	movs	r2, #10
    8f54:	2300      	movs	r3, #0
    8f56:	4620      	mov	r0, r4
    8f58:	3501      	adds	r5, #1
    8f5a:	f001 fbb1 	bl	a6c0 <__multadd>
    8f5e:	4651      	mov	r1, sl
    8f60:	220a      	movs	r2, #10
    8f62:	2300      	movs	r3, #0
    8f64:	4607      	mov	r7, r0
    8f66:	4620      	mov	r0, r4
    8f68:	f001 fbaa 	bl	a6c0 <__multadd>
    8f6c:	4682      	mov	sl, r0
    8f6e:	e7ad      	b.n	8ecc <_dtoa_r+0xa24>
    8f70:	4658      	mov	r0, fp
    8f72:	4641      	mov	r1, r8
    8f74:	f001 f832 	bl	9fdc <__mcmp>
    8f78:	4681      	mov	r9, r0
    8f7a:	e7bd      	b.n	8ef8 <_dtoa_r+0xa50>
    8f7c:	4620      	mov	r0, r4
    8f7e:	220a      	movs	r2, #10
    8f80:	2300      	movs	r3, #0
    8f82:	3501      	adds	r5, #1
    8f84:	f001 fb9c 	bl	a6c0 <__multadd>
    8f88:	4607      	mov	r7, r0
    8f8a:	4682      	mov	sl, r0
    8f8c:	e79e      	b.n	8ecc <_dtoa_r+0xa24>
    8f8e:	9612      	str	r6, [sp, #72]	; 0x48
    8f90:	f8dd c020 	ldr.w	ip, [sp, #32]
    8f94:	e459      	b.n	884a <_dtoa_r+0x3a2>
    8f96:	4275      	negs	r5, r6
    8f98:	2d00      	cmp	r5, #0
    8f9a:	f040 8101 	bne.w	91a0 <_dtoa_r+0xcf8>
    8f9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8fa2:	f04f 0802 	mov.w	r8, #2
    8fa6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8faa:	e40c      	b.n	87c6 <_dtoa_r+0x31e>
    8fac:	f24c 01a8 	movw	r1, #49320	; 0xc0a8
    8fb0:	4642      	mov	r2, r8
    8fb2:	f2c0 0100 	movt	r1, #0
    8fb6:	464b      	mov	r3, r9
    8fb8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    8fbc:	f8cd c00c 	str.w	ip, [sp, #12]
    8fc0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8fc2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    8fc6:	f7fa fff5 	bl	3fb4 <__aeabi_dmul>
    8fca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    8fce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8fd2:	f002 fa53 	bl	b47c <__aeabi_d2iz>
    8fd6:	4607      	mov	r7, r0
    8fd8:	f7fa ff86 	bl	3ee8 <__aeabi_i2d>
    8fdc:	460b      	mov	r3, r1
    8fde:	4602      	mov	r2, r0
    8fe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8fe4:	f7fa fe32 	bl	3c4c <__aeabi_dsub>
    8fe8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8fec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8ff0:	f805 3b01 	strb.w	r3, [r5], #1
    8ff4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8ff8:	f1bc 0f01 	cmp.w	ip, #1
    8ffc:	d029      	beq.n	9052 <_dtoa_r+0xbaa>
    8ffe:	46d1      	mov	r9, sl
    9000:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9004:	46b2      	mov	sl, r6
    9006:	9e10      	ldr	r6, [sp, #64]	; 0x40
    9008:	951c      	str	r5, [sp, #112]	; 0x70
    900a:	2701      	movs	r7, #1
    900c:	4665      	mov	r5, ip
    900e:	46a0      	mov	r8, r4
    9010:	f240 0300 	movw	r3, #0
    9014:	2200      	movs	r2, #0
    9016:	f2c4 0324 	movt	r3, #16420	; 0x4024
    901a:	f7fa ffcb 	bl	3fb4 <__aeabi_dmul>
    901e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9022:	f002 fa2b 	bl	b47c <__aeabi_d2iz>
    9026:	4604      	mov	r4, r0
    9028:	f7fa ff5e 	bl	3ee8 <__aeabi_i2d>
    902c:	3430      	adds	r4, #48	; 0x30
    902e:	4602      	mov	r2, r0
    9030:	460b      	mov	r3, r1
    9032:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9036:	f7fa fe09 	bl	3c4c <__aeabi_dsub>
    903a:	55f4      	strb	r4, [r6, r7]
    903c:	3701      	adds	r7, #1
    903e:	42af      	cmp	r7, r5
    9040:	d1e6      	bne.n	9010 <_dtoa_r+0xb68>
    9042:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    9044:	3f01      	subs	r7, #1
    9046:	4656      	mov	r6, sl
    9048:	4644      	mov	r4, r8
    904a:	46ca      	mov	sl, r9
    904c:	19ed      	adds	r5, r5, r7
    904e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9052:	f240 0300 	movw	r3, #0
    9056:	2200      	movs	r2, #0
    9058:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    905c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    9060:	f7fa fdf6 	bl	3c50 <__adddf3>
    9064:	4602      	mov	r2, r0
    9066:	460b      	mov	r3, r1
    9068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    906c:	f002 f9fc 	bl	b468 <__aeabi_dcmpgt>
    9070:	b9f0      	cbnz	r0, 90b0 <_dtoa_r+0xc08>
    9072:	f240 0100 	movw	r1, #0
    9076:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    907a:	2000      	movs	r0, #0
    907c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    9080:	f7fa fde4 	bl	3c4c <__aeabi_dsub>
    9084:	4602      	mov	r2, r0
    9086:	460b      	mov	r3, r1
    9088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    908c:	f002 f9ce 	bl	b42c <__aeabi_dcmplt>
    9090:	2800      	cmp	r0, #0
    9092:	f43f acac 	beq.w	89ee <_dtoa_r+0x546>
    9096:	462b      	mov	r3, r5
    9098:	461d      	mov	r5, r3
    909a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    909e:	2a30      	cmp	r2, #48	; 0x30
    90a0:	d0fa      	beq.n	9098 <_dtoa_r+0xbf0>
    90a2:	e61d      	b.n	8ce0 <_dtoa_r+0x838>
    90a4:	9810      	ldr	r0, [sp, #64]	; 0x40
    90a6:	f7ff ba40 	b.w	852a <_dtoa_r+0x82>
    90aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    90ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    90b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    90b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    90b4:	e550      	b.n	8b58 <_dtoa_r+0x6b0>
    90b6:	4658      	mov	r0, fp
    90b8:	9906      	ldr	r1, [sp, #24]
    90ba:	f000 ff8f 	bl	9fdc <__mcmp>
    90be:	2800      	cmp	r0, #0
    90c0:	f6bf add0 	bge.w	8c64 <_dtoa_r+0x7bc>
    90c4:	4659      	mov	r1, fp
    90c6:	4620      	mov	r0, r4
    90c8:	220a      	movs	r2, #10
    90ca:	2300      	movs	r3, #0
    90cc:	f001 faf8 	bl	a6c0 <__multadd>
    90d0:	9916      	ldr	r1, [sp, #88]	; 0x58
    90d2:	3e01      	subs	r6, #1
    90d4:	4683      	mov	fp, r0
    90d6:	2900      	cmp	r1, #0
    90d8:	f040 8119 	bne.w	930e <_dtoa_r+0xe66>
    90dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    90de:	9208      	str	r2, [sp, #32]
    90e0:	e5c0      	b.n	8c64 <_dtoa_r+0x7bc>
    90e2:	9806      	ldr	r0, [sp, #24]
    90e4:	6903      	ldr	r3, [r0, #16]
    90e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    90ea:	6918      	ldr	r0, [r3, #16]
    90ec:	f000 ff24 	bl	9f38 <__hi0bits>
    90f0:	f1c0 0320 	rsb	r3, r0, #32
    90f4:	e595      	b.n	8c22 <_dtoa_r+0x77a>
    90f6:	2101      	movs	r1, #1
    90f8:	9111      	str	r1, [sp, #68]	; 0x44
    90fa:	9108      	str	r1, [sp, #32]
    90fc:	912b      	str	r1, [sp, #172]	; 0xac
    90fe:	f7ff bb0f 	b.w	8720 <_dtoa_r+0x278>
    9102:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9104:	46b1      	mov	r9, r6
    9106:	9f16      	ldr	r7, [sp, #88]	; 0x58
    9108:	46aa      	mov	sl, r5
    910a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    910e:	9e08      	ldr	r6, [sp, #32]
    9110:	e002      	b.n	9118 <_dtoa_r+0xc70>
    9112:	f001 fad5 	bl	a6c0 <__multadd>
    9116:	4683      	mov	fp, r0
    9118:	4641      	mov	r1, r8
    911a:	4658      	mov	r0, fp
    911c:	f7ff f934 	bl	8388 <quorem>
    9120:	3501      	adds	r5, #1
    9122:	220a      	movs	r2, #10
    9124:	2300      	movs	r3, #0
    9126:	4659      	mov	r1, fp
    9128:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    912c:	f80a c007 	strb.w	ip, [sl, r7]
    9130:	3701      	adds	r7, #1
    9132:	4620      	mov	r0, r4
    9134:	42be      	cmp	r6, r7
    9136:	dcec      	bgt.n	9112 <_dtoa_r+0xc6a>
    9138:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    913c:	464e      	mov	r6, r9
    913e:	2700      	movs	r7, #0
    9140:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    9144:	4659      	mov	r1, fp
    9146:	2201      	movs	r2, #1
    9148:	4620      	mov	r0, r4
    914a:	f001 f9b7 	bl	a4bc <__lshift>
    914e:	9906      	ldr	r1, [sp, #24]
    9150:	4683      	mov	fp, r0
    9152:	f000 ff43 	bl	9fdc <__mcmp>
    9156:	2800      	cmp	r0, #0
    9158:	dd0f      	ble.n	917a <_dtoa_r+0xcd2>
    915a:	9910      	ldr	r1, [sp, #64]	; 0x40
    915c:	e000      	b.n	9160 <_dtoa_r+0xcb8>
    915e:	461d      	mov	r5, r3
    9160:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    9164:	1e6b      	subs	r3, r5, #1
    9166:	2a39      	cmp	r2, #57	; 0x39
    9168:	f040 808c 	bne.w	9284 <_dtoa_r+0xddc>
    916c:	428b      	cmp	r3, r1
    916e:	d1f6      	bne.n	915e <_dtoa_r+0xcb6>
    9170:	9910      	ldr	r1, [sp, #64]	; 0x40
    9172:	2331      	movs	r3, #49	; 0x31
    9174:	3601      	adds	r6, #1
    9176:	700b      	strb	r3, [r1, #0]
    9178:	e59a      	b.n	8cb0 <_dtoa_r+0x808>
    917a:	d103      	bne.n	9184 <_dtoa_r+0xcdc>
    917c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    917e:	f010 0f01 	tst.w	r0, #1
    9182:	d1ea      	bne.n	915a <_dtoa_r+0xcb2>
    9184:	462b      	mov	r3, r5
    9186:	461d      	mov	r5, r3
    9188:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    918c:	2a30      	cmp	r2, #48	; 0x30
    918e:	d0fa      	beq.n	9186 <_dtoa_r+0xcde>
    9190:	e58e      	b.n	8cb0 <_dtoa_r+0x808>
    9192:	4659      	mov	r1, fp
    9194:	9a15      	ldr	r2, [sp, #84]	; 0x54
    9196:	4620      	mov	r0, r4
    9198:	f001 fad6 	bl	a748 <__pow5mult>
    919c:	4683      	mov	fp, r0
    919e:	e528      	b.n	8bf2 <_dtoa_r+0x74a>
    91a0:	f005 030f 	and.w	r3, r5, #15
    91a4:	f24c 02a8 	movw	r2, #49320	; 0xc0a8
    91a8:	f2c0 0200 	movt	r2, #0
    91ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    91b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    91b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    91b8:	f7fa fefc 	bl	3fb4 <__aeabi_dmul>
    91bc:	112d      	asrs	r5, r5, #4
    91be:	bf08      	it	eq
    91c0:	f04f 0802 	moveq.w	r8, #2
    91c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    91c8:	f43f aafd 	beq.w	87c6 <_dtoa_r+0x31e>
    91cc:	f24c 1780 	movw	r7, #49536	; 0xc180
    91d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    91d4:	f04f 0802 	mov.w	r8, #2
    91d8:	f2c0 0700 	movt	r7, #0
    91dc:	f015 0f01 	tst.w	r5, #1
    91e0:	4610      	mov	r0, r2
    91e2:	4619      	mov	r1, r3
    91e4:	d007      	beq.n	91f6 <_dtoa_r+0xd4e>
    91e6:	e9d7 2300 	ldrd	r2, r3, [r7]
    91ea:	f108 0801 	add.w	r8, r8, #1
    91ee:	f7fa fee1 	bl	3fb4 <__aeabi_dmul>
    91f2:	4602      	mov	r2, r0
    91f4:	460b      	mov	r3, r1
    91f6:	3708      	adds	r7, #8
    91f8:	106d      	asrs	r5, r5, #1
    91fa:	d1ef      	bne.n	91dc <_dtoa_r+0xd34>
    91fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9200:	f7ff bae1 	b.w	87c6 <_dtoa_r+0x31e>
    9204:	9915      	ldr	r1, [sp, #84]	; 0x54
    9206:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9208:	1a5b      	subs	r3, r3, r1
    920a:	18c9      	adds	r1, r1, r3
    920c:	18d2      	adds	r2, r2, r3
    920e:	9115      	str	r1, [sp, #84]	; 0x54
    9210:	9217      	str	r2, [sp, #92]	; 0x5c
    9212:	e5a0      	b.n	8d56 <_dtoa_r+0x8ae>
    9214:	4659      	mov	r1, fp
    9216:	4620      	mov	r0, r4
    9218:	f001 fa96 	bl	a748 <__pow5mult>
    921c:	4683      	mov	fp, r0
    921e:	e4e8      	b.n	8bf2 <_dtoa_r+0x74a>
    9220:	9919      	ldr	r1, [sp, #100]	; 0x64
    9222:	2900      	cmp	r1, #0
    9224:	d047      	beq.n	92b6 <_dtoa_r+0xe0e>
    9226:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    922a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    922c:	3303      	adds	r3, #3
    922e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9230:	e597      	b.n	8d62 <_dtoa_r+0x8ba>
    9232:	3201      	adds	r2, #1
    9234:	b2d2      	uxtb	r2, r2
    9236:	e49d      	b.n	8b74 <_dtoa_r+0x6cc>
    9238:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    923c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    9240:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    9242:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    9244:	f7ff bbd3 	b.w	89ee <_dtoa_r+0x546>
    9248:	990f      	ldr	r1, [sp, #60]	; 0x3c
    924a:	2300      	movs	r3, #0
    924c:	9808      	ldr	r0, [sp, #32]
    924e:	1a0d      	subs	r5, r1, r0
    9250:	e587      	b.n	8d62 <_dtoa_r+0x8ba>
    9252:	f1b9 0f00 	cmp.w	r9, #0
    9256:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9258:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    925a:	dd0f      	ble.n	927c <_dtoa_r+0xdd4>
    925c:	4659      	mov	r1, fp
    925e:	2201      	movs	r2, #1
    9260:	4620      	mov	r0, r4
    9262:	f001 f92b 	bl	a4bc <__lshift>
    9266:	9906      	ldr	r1, [sp, #24]
    9268:	4683      	mov	fp, r0
    926a:	f000 feb7 	bl	9fdc <__mcmp>
    926e:	2800      	cmp	r0, #0
    9270:	dd47      	ble.n	9302 <_dtoa_r+0xe5a>
    9272:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9274:	2939      	cmp	r1, #57	; 0x39
    9276:	d031      	beq.n	92dc <_dtoa_r+0xe34>
    9278:	3101      	adds	r1, #1
    927a:	910b      	str	r1, [sp, #44]	; 0x2c
    927c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    927e:	f805 2b01 	strb.w	r2, [r5], #1
    9282:	e515      	b.n	8cb0 <_dtoa_r+0x808>
    9284:	3201      	adds	r2, #1
    9286:	701a      	strb	r2, [r3, #0]
    9288:	e512      	b.n	8cb0 <_dtoa_r+0x808>
    928a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    928c:	4620      	mov	r0, r4
    928e:	6851      	ldr	r1, [r2, #4]
    9290:	f000 fffa 	bl	a288 <_Balloc>
    9294:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9296:	f103 010c 	add.w	r1, r3, #12
    929a:	691a      	ldr	r2, [r3, #16]
    929c:	3202      	adds	r2, #2
    929e:	0092      	lsls	r2, r2, #2
    92a0:	4605      	mov	r5, r0
    92a2:	300c      	adds	r0, #12
    92a4:	f7fb fe40 	bl	4f28 <memcpy>
    92a8:	4620      	mov	r0, r4
    92aa:	4629      	mov	r1, r5
    92ac:	2201      	movs	r2, #1
    92ae:	f001 f905 	bl	a4bc <__lshift>
    92b2:	4682      	mov	sl, r0
    92b4:	e601      	b.n	8eba <_dtoa_r+0xa12>
    92b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    92b8:	9f15      	ldr	r7, [sp, #84]	; 0x54
    92ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    92bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    92c0:	e54f      	b.n	8d62 <_dtoa_r+0x8ba>
    92c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    92c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    92c6:	e73d      	b.n	9144 <_dtoa_r+0xc9c>
    92c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    92ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    92cc:	2b39      	cmp	r3, #57	; 0x39
    92ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    92d0:	d004      	beq.n	92dc <_dtoa_r+0xe34>
    92d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    92d4:	1c43      	adds	r3, r0, #1
    92d6:	f805 3b01 	strb.w	r3, [r5], #1
    92da:	e4e9      	b.n	8cb0 <_dtoa_r+0x808>
    92dc:	2339      	movs	r3, #57	; 0x39
    92de:	f805 3b01 	strb.w	r3, [r5], #1
    92e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    92e4:	e73c      	b.n	9160 <_dtoa_r+0xcb8>
    92e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    92e8:	4633      	mov	r3, r6
    92ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    92ec:	2839      	cmp	r0, #57	; 0x39
    92ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    92f0:	d0f4      	beq.n	92dc <_dtoa_r+0xe34>
    92f2:	2b00      	cmp	r3, #0
    92f4:	dd01      	ble.n	92fa <_dtoa_r+0xe52>
    92f6:	3001      	adds	r0, #1
    92f8:	900b      	str	r0, [sp, #44]	; 0x2c
    92fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    92fc:	f805 1b01 	strb.w	r1, [r5], #1
    9300:	e4d6      	b.n	8cb0 <_dtoa_r+0x808>
    9302:	d1bb      	bne.n	927c <_dtoa_r+0xdd4>
    9304:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9306:	f010 0f01 	tst.w	r0, #1
    930a:	d0b7      	beq.n	927c <_dtoa_r+0xdd4>
    930c:	e7b1      	b.n	9272 <_dtoa_r+0xdca>
    930e:	2300      	movs	r3, #0
    9310:	990c      	ldr	r1, [sp, #48]	; 0x30
    9312:	4620      	mov	r0, r4
    9314:	220a      	movs	r2, #10
    9316:	f001 f9d3 	bl	a6c0 <__multadd>
    931a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    931c:	9308      	str	r3, [sp, #32]
    931e:	900c      	str	r0, [sp, #48]	; 0x30
    9320:	e4a0      	b.n	8c64 <_dtoa_r+0x7bc>
    9322:	9908      	ldr	r1, [sp, #32]
    9324:	290e      	cmp	r1, #14
    9326:	bf8c      	ite	hi
    9328:	2700      	movhi	r7, #0
    932a:	f007 0701 	andls.w	r7, r7, #1
    932e:	f7ff b9fa 	b.w	8726 <_dtoa_r+0x27e>
    9332:	f43f ac81 	beq.w	8c38 <_dtoa_r+0x790>
    9336:	331c      	adds	r3, #28
    9338:	e479      	b.n	8c2e <_dtoa_r+0x786>
    933a:	2701      	movs	r7, #1
    933c:	f7ff b98a 	b.w	8654 <_dtoa_r+0x1ac>

00009340 <_fflush_r>:
    9340:	690b      	ldr	r3, [r1, #16]
    9342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9346:	460c      	mov	r4, r1
    9348:	4680      	mov	r8, r0
    934a:	2b00      	cmp	r3, #0
    934c:	d071      	beq.n	9432 <_fflush_r+0xf2>
    934e:	b110      	cbz	r0, 9356 <_fflush_r+0x16>
    9350:	6983      	ldr	r3, [r0, #24]
    9352:	2b00      	cmp	r3, #0
    9354:	d078      	beq.n	9448 <_fflush_r+0x108>
    9356:	f24c 0304 	movw	r3, #49156	; 0xc004
    935a:	f2c0 0300 	movt	r3, #0
    935e:	429c      	cmp	r4, r3
    9360:	bf08      	it	eq
    9362:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    9366:	d010      	beq.n	938a <_fflush_r+0x4a>
    9368:	f24c 0324 	movw	r3, #49188	; 0xc024
    936c:	f2c0 0300 	movt	r3, #0
    9370:	429c      	cmp	r4, r3
    9372:	bf08      	it	eq
    9374:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    9378:	d007      	beq.n	938a <_fflush_r+0x4a>
    937a:	f24c 0344 	movw	r3, #49220	; 0xc044
    937e:	f2c0 0300 	movt	r3, #0
    9382:	429c      	cmp	r4, r3
    9384:	bf08      	it	eq
    9386:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    938a:	89a3      	ldrh	r3, [r4, #12]
    938c:	b21a      	sxth	r2, r3
    938e:	f012 0f08 	tst.w	r2, #8
    9392:	d135      	bne.n	9400 <_fflush_r+0xc0>
    9394:	6862      	ldr	r2, [r4, #4]
    9396:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    939a:	81a3      	strh	r3, [r4, #12]
    939c:	2a00      	cmp	r2, #0
    939e:	dd5e      	ble.n	945e <_fflush_r+0x11e>
    93a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    93a2:	2e00      	cmp	r6, #0
    93a4:	d045      	beq.n	9432 <_fflush_r+0xf2>
    93a6:	b29b      	uxth	r3, r3
    93a8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    93ac:	bf18      	it	ne
    93ae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    93b0:	d059      	beq.n	9466 <_fflush_r+0x126>
    93b2:	f013 0f04 	tst.w	r3, #4
    93b6:	d14a      	bne.n	944e <_fflush_r+0x10e>
    93b8:	2300      	movs	r3, #0
    93ba:	4640      	mov	r0, r8
    93bc:	6a21      	ldr	r1, [r4, #32]
    93be:	462a      	mov	r2, r5
    93c0:	47b0      	blx	r6
    93c2:	4285      	cmp	r5, r0
    93c4:	d138      	bne.n	9438 <_fflush_r+0xf8>
    93c6:	89a1      	ldrh	r1, [r4, #12]
    93c8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    93cc:	6922      	ldr	r2, [r4, #16]
    93ce:	f2c0 0300 	movt	r3, #0
    93d2:	ea01 0303 	and.w	r3, r1, r3
    93d6:	2100      	movs	r1, #0
    93d8:	6061      	str	r1, [r4, #4]
    93da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    93de:	6b61      	ldr	r1, [r4, #52]	; 0x34
    93e0:	81a3      	strh	r3, [r4, #12]
    93e2:	6022      	str	r2, [r4, #0]
    93e4:	bf18      	it	ne
    93e6:	6565      	strne	r5, [r4, #84]	; 0x54
    93e8:	b319      	cbz	r1, 9432 <_fflush_r+0xf2>
    93ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
    93ee:	4299      	cmp	r1, r3
    93f0:	d002      	beq.n	93f8 <_fflush_r+0xb8>
    93f2:	4640      	mov	r0, r8
    93f4:	f000 f998 	bl	9728 <_free_r>
    93f8:	2000      	movs	r0, #0
    93fa:	6360      	str	r0, [r4, #52]	; 0x34
    93fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9400:	6926      	ldr	r6, [r4, #16]
    9402:	b1b6      	cbz	r6, 9432 <_fflush_r+0xf2>
    9404:	6825      	ldr	r5, [r4, #0]
    9406:	6026      	str	r6, [r4, #0]
    9408:	1bad      	subs	r5, r5, r6
    940a:	f012 0f03 	tst.w	r2, #3
    940e:	bf0c      	ite	eq
    9410:	6963      	ldreq	r3, [r4, #20]
    9412:	2300      	movne	r3, #0
    9414:	60a3      	str	r3, [r4, #8]
    9416:	e00a      	b.n	942e <_fflush_r+0xee>
    9418:	4632      	mov	r2, r6
    941a:	462b      	mov	r3, r5
    941c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    941e:	4640      	mov	r0, r8
    9420:	6a21      	ldr	r1, [r4, #32]
    9422:	47b8      	blx	r7
    9424:	2800      	cmp	r0, #0
    9426:	ebc0 0505 	rsb	r5, r0, r5
    942a:	4406      	add	r6, r0
    942c:	dd04      	ble.n	9438 <_fflush_r+0xf8>
    942e:	2d00      	cmp	r5, #0
    9430:	dcf2      	bgt.n	9418 <_fflush_r+0xd8>
    9432:	2000      	movs	r0, #0
    9434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9438:	89a3      	ldrh	r3, [r4, #12]
    943a:	f04f 30ff 	mov.w	r0, #4294967295
    943e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9442:	81a3      	strh	r3, [r4, #12]
    9444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9448:	f000 f8ea 	bl	9620 <__sinit>
    944c:	e783      	b.n	9356 <_fflush_r+0x16>
    944e:	6862      	ldr	r2, [r4, #4]
    9450:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9452:	1aad      	subs	r5, r5, r2
    9454:	2b00      	cmp	r3, #0
    9456:	d0af      	beq.n	93b8 <_fflush_r+0x78>
    9458:	6c23      	ldr	r3, [r4, #64]	; 0x40
    945a:	1aed      	subs	r5, r5, r3
    945c:	e7ac      	b.n	93b8 <_fflush_r+0x78>
    945e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    9460:	2a00      	cmp	r2, #0
    9462:	dc9d      	bgt.n	93a0 <_fflush_r+0x60>
    9464:	e7e5      	b.n	9432 <_fflush_r+0xf2>
    9466:	2301      	movs	r3, #1
    9468:	4640      	mov	r0, r8
    946a:	6a21      	ldr	r1, [r4, #32]
    946c:	47b0      	blx	r6
    946e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9472:	4605      	mov	r5, r0
    9474:	d002      	beq.n	947c <_fflush_r+0x13c>
    9476:	89a3      	ldrh	r3, [r4, #12]
    9478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    947a:	e79a      	b.n	93b2 <_fflush_r+0x72>
    947c:	f8d8 3000 	ldr.w	r3, [r8]
    9480:	2b1d      	cmp	r3, #29
    9482:	d0d6      	beq.n	9432 <_fflush_r+0xf2>
    9484:	89a3      	ldrh	r3, [r4, #12]
    9486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    948a:	81a3      	strh	r3, [r4, #12]
    948c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009490 <fflush>:
    9490:	4601      	mov	r1, r0
    9492:	b128      	cbz	r0, 94a0 <fflush+0x10>
    9494:	f64d 5368 	movw	r3, #56680	; 0xdd68
    9498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    949c:	6818      	ldr	r0, [r3, #0]
    949e:	e74f      	b.n	9340 <_fflush_r>
    94a0:	f64b 7368 	movw	r3, #49000	; 0xbf68
    94a4:	f249 3141 	movw	r1, #37697	; 0x9341
    94a8:	f2c0 0300 	movt	r3, #0
    94ac:	f2c0 0100 	movt	r1, #0
    94b0:	6818      	ldr	r0, [r3, #0]
    94b2:	f000 bbb3 	b.w	9c1c <_fwalk_reent>
    94b6:	bf00      	nop

000094b8 <__sfp_lock_acquire>:
    94b8:	4770      	bx	lr
    94ba:	bf00      	nop

000094bc <__sfp_lock_release>:
    94bc:	4770      	bx	lr
    94be:	bf00      	nop

000094c0 <__sinit_lock_acquire>:
    94c0:	4770      	bx	lr
    94c2:	bf00      	nop

000094c4 <__sinit_lock_release>:
    94c4:	4770      	bx	lr
    94c6:	bf00      	nop

000094c8 <__fp_lock>:
    94c8:	2000      	movs	r0, #0
    94ca:	4770      	bx	lr

000094cc <__fp_unlock>:
    94cc:	2000      	movs	r0, #0
    94ce:	4770      	bx	lr

000094d0 <__fp_unlock_all>:
    94d0:	f64d 5368 	movw	r3, #56680	; 0xdd68
    94d4:	f249 41cd 	movw	r1, #38093	; 0x94cd
    94d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94dc:	f2c0 0100 	movt	r1, #0
    94e0:	6818      	ldr	r0, [r3, #0]
    94e2:	f000 bbc5 	b.w	9c70 <_fwalk>
    94e6:	bf00      	nop

000094e8 <__fp_lock_all>:
    94e8:	f64d 5368 	movw	r3, #56680	; 0xdd68
    94ec:	f249 41c9 	movw	r1, #38089	; 0x94c9
    94f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94f4:	f2c0 0100 	movt	r1, #0
    94f8:	6818      	ldr	r0, [r3, #0]
    94fa:	f000 bbb9 	b.w	9c70 <_fwalk>
    94fe:	bf00      	nop

00009500 <_cleanup_r>:
    9500:	f24b 0131 	movw	r1, #45105	; 0xb031
    9504:	f2c0 0100 	movt	r1, #0
    9508:	f000 bbb2 	b.w	9c70 <_fwalk>

0000950c <_cleanup>:
    950c:	f64b 7368 	movw	r3, #49000	; 0xbf68
    9510:	f2c0 0300 	movt	r3, #0
    9514:	6818      	ldr	r0, [r3, #0]
    9516:	e7f3      	b.n	9500 <_cleanup_r>

00009518 <std>:
    9518:	b510      	push	{r4, lr}
    951a:	4604      	mov	r4, r0
    951c:	2300      	movs	r3, #0
    951e:	305c      	adds	r0, #92	; 0x5c
    9520:	81a1      	strh	r1, [r4, #12]
    9522:	4619      	mov	r1, r3
    9524:	81e2      	strh	r2, [r4, #14]
    9526:	2208      	movs	r2, #8
    9528:	6023      	str	r3, [r4, #0]
    952a:	6063      	str	r3, [r4, #4]
    952c:	60a3      	str	r3, [r4, #8]
    952e:	6663      	str	r3, [r4, #100]	; 0x64
    9530:	6123      	str	r3, [r4, #16]
    9532:	6163      	str	r3, [r4, #20]
    9534:	61a3      	str	r3, [r4, #24]
    9536:	f7fb fdbf 	bl	50b8 <memset>
    953a:	f64a 40f1 	movw	r0, #44273	; 0xacf1
    953e:	f64a 41b5 	movw	r1, #44213	; 0xacb5
    9542:	f64a 428d 	movw	r2, #44173	; 0xac8d
    9546:	f64a 4385 	movw	r3, #44165	; 0xac85
    954a:	f2c0 0000 	movt	r0, #0
    954e:	f2c0 0100 	movt	r1, #0
    9552:	f2c0 0200 	movt	r2, #0
    9556:	f2c0 0300 	movt	r3, #0
    955a:	6260      	str	r0, [r4, #36]	; 0x24
    955c:	62a1      	str	r1, [r4, #40]	; 0x28
    955e:	62e2      	str	r2, [r4, #44]	; 0x2c
    9560:	6323      	str	r3, [r4, #48]	; 0x30
    9562:	6224      	str	r4, [r4, #32]
    9564:	bd10      	pop	{r4, pc}
    9566:	bf00      	nop

00009568 <__sfmoreglue>:
    9568:	b570      	push	{r4, r5, r6, lr}
    956a:	2568      	movs	r5, #104	; 0x68
    956c:	460e      	mov	r6, r1
    956e:	fb05 f501 	mul.w	r5, r5, r1
    9572:	f105 010c 	add.w	r1, r5, #12
    9576:	f7fb fa05 	bl	4984 <_malloc_r>
    957a:	4604      	mov	r4, r0
    957c:	b148      	cbz	r0, 9592 <__sfmoreglue+0x2a>
    957e:	f100 030c 	add.w	r3, r0, #12
    9582:	2100      	movs	r1, #0
    9584:	6046      	str	r6, [r0, #4]
    9586:	462a      	mov	r2, r5
    9588:	4618      	mov	r0, r3
    958a:	6021      	str	r1, [r4, #0]
    958c:	60a3      	str	r3, [r4, #8]
    958e:	f7fb fd93 	bl	50b8 <memset>
    9592:	4620      	mov	r0, r4
    9594:	bd70      	pop	{r4, r5, r6, pc}
    9596:	bf00      	nop

00009598 <__sfp>:
    9598:	f64b 7368 	movw	r3, #49000	; 0xbf68
    959c:	f2c0 0300 	movt	r3, #0
    95a0:	b570      	push	{r4, r5, r6, lr}
    95a2:	681d      	ldr	r5, [r3, #0]
    95a4:	4606      	mov	r6, r0
    95a6:	69ab      	ldr	r3, [r5, #24]
    95a8:	2b00      	cmp	r3, #0
    95aa:	d02a      	beq.n	9602 <__sfp+0x6a>
    95ac:	35d8      	adds	r5, #216	; 0xd8
    95ae:	686b      	ldr	r3, [r5, #4]
    95b0:	68ac      	ldr	r4, [r5, #8]
    95b2:	3b01      	subs	r3, #1
    95b4:	d503      	bpl.n	95be <__sfp+0x26>
    95b6:	e020      	b.n	95fa <__sfp+0x62>
    95b8:	3468      	adds	r4, #104	; 0x68
    95ba:	3b01      	subs	r3, #1
    95bc:	d41d      	bmi.n	95fa <__sfp+0x62>
    95be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    95c2:	2a00      	cmp	r2, #0
    95c4:	d1f8      	bne.n	95b8 <__sfp+0x20>
    95c6:	2500      	movs	r5, #0
    95c8:	f04f 33ff 	mov.w	r3, #4294967295
    95cc:	6665      	str	r5, [r4, #100]	; 0x64
    95ce:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    95d2:	81e3      	strh	r3, [r4, #14]
    95d4:	4629      	mov	r1, r5
    95d6:	f04f 0301 	mov.w	r3, #1
    95da:	6025      	str	r5, [r4, #0]
    95dc:	81a3      	strh	r3, [r4, #12]
    95de:	2208      	movs	r2, #8
    95e0:	60a5      	str	r5, [r4, #8]
    95e2:	6065      	str	r5, [r4, #4]
    95e4:	6125      	str	r5, [r4, #16]
    95e6:	6165      	str	r5, [r4, #20]
    95e8:	61a5      	str	r5, [r4, #24]
    95ea:	f7fb fd65 	bl	50b8 <memset>
    95ee:	64e5      	str	r5, [r4, #76]	; 0x4c
    95f0:	6365      	str	r5, [r4, #52]	; 0x34
    95f2:	63a5      	str	r5, [r4, #56]	; 0x38
    95f4:	64a5      	str	r5, [r4, #72]	; 0x48
    95f6:	4620      	mov	r0, r4
    95f8:	bd70      	pop	{r4, r5, r6, pc}
    95fa:	6828      	ldr	r0, [r5, #0]
    95fc:	b128      	cbz	r0, 960a <__sfp+0x72>
    95fe:	4605      	mov	r5, r0
    9600:	e7d5      	b.n	95ae <__sfp+0x16>
    9602:	4628      	mov	r0, r5
    9604:	f000 f80c 	bl	9620 <__sinit>
    9608:	e7d0      	b.n	95ac <__sfp+0x14>
    960a:	4630      	mov	r0, r6
    960c:	2104      	movs	r1, #4
    960e:	f7ff ffab 	bl	9568 <__sfmoreglue>
    9612:	6028      	str	r0, [r5, #0]
    9614:	2800      	cmp	r0, #0
    9616:	d1f2      	bne.n	95fe <__sfp+0x66>
    9618:	230c      	movs	r3, #12
    961a:	4604      	mov	r4, r0
    961c:	6033      	str	r3, [r6, #0]
    961e:	e7ea      	b.n	95f6 <__sfp+0x5e>

00009620 <__sinit>:
    9620:	b570      	push	{r4, r5, r6, lr}
    9622:	6986      	ldr	r6, [r0, #24]
    9624:	4604      	mov	r4, r0
    9626:	b106      	cbz	r6, 962a <__sinit+0xa>
    9628:	bd70      	pop	{r4, r5, r6, pc}
    962a:	f249 5301 	movw	r3, #38145	; 0x9501
    962e:	2501      	movs	r5, #1
    9630:	f2c0 0300 	movt	r3, #0
    9634:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    9638:	6283      	str	r3, [r0, #40]	; 0x28
    963a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    963e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    9642:	6185      	str	r5, [r0, #24]
    9644:	f7ff ffa8 	bl	9598 <__sfp>
    9648:	6060      	str	r0, [r4, #4]
    964a:	4620      	mov	r0, r4
    964c:	f7ff ffa4 	bl	9598 <__sfp>
    9650:	60a0      	str	r0, [r4, #8]
    9652:	4620      	mov	r0, r4
    9654:	f7ff ffa0 	bl	9598 <__sfp>
    9658:	4632      	mov	r2, r6
    965a:	2104      	movs	r1, #4
    965c:	4623      	mov	r3, r4
    965e:	60e0      	str	r0, [r4, #12]
    9660:	6860      	ldr	r0, [r4, #4]
    9662:	f7ff ff59 	bl	9518 <std>
    9666:	462a      	mov	r2, r5
    9668:	68a0      	ldr	r0, [r4, #8]
    966a:	2109      	movs	r1, #9
    966c:	4623      	mov	r3, r4
    966e:	f7ff ff53 	bl	9518 <std>
    9672:	4623      	mov	r3, r4
    9674:	68e0      	ldr	r0, [r4, #12]
    9676:	2112      	movs	r1, #18
    9678:	2202      	movs	r2, #2
    967a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    967e:	e74b      	b.n	9518 <std>

00009680 <_malloc_trim_r>:
    9680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9682:	f64d 645c 	movw	r4, #56924	; 0xde5c
    9686:	f2c2 0400 	movt	r4, #8192	; 0x2000
    968a:	460f      	mov	r7, r1
    968c:	4605      	mov	r5, r0
    968e:	f7fb fd7d 	bl	518c <__malloc_lock>
    9692:	68a3      	ldr	r3, [r4, #8]
    9694:	685e      	ldr	r6, [r3, #4]
    9696:	f026 0603 	bic.w	r6, r6, #3
    969a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    969e:	330f      	adds	r3, #15
    96a0:	1bdf      	subs	r7, r3, r7
    96a2:	0b3f      	lsrs	r7, r7, #12
    96a4:	3f01      	subs	r7, #1
    96a6:	033f      	lsls	r7, r7, #12
    96a8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    96ac:	db07      	blt.n	96be <_malloc_trim_r+0x3e>
    96ae:	2100      	movs	r1, #0
    96b0:	4628      	mov	r0, r5
    96b2:	f7fb fde5 	bl	5280 <_sbrk_r>
    96b6:	68a3      	ldr	r3, [r4, #8]
    96b8:	18f3      	adds	r3, r6, r3
    96ba:	4283      	cmp	r3, r0
    96bc:	d004      	beq.n	96c8 <_malloc_trim_r+0x48>
    96be:	4628      	mov	r0, r5
    96c0:	f7fb fd66 	bl	5190 <__malloc_unlock>
    96c4:	2000      	movs	r0, #0
    96c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    96c8:	4279      	negs	r1, r7
    96ca:	4628      	mov	r0, r5
    96cc:	f7fb fdd8 	bl	5280 <_sbrk_r>
    96d0:	f1b0 3fff 	cmp.w	r0, #4294967295
    96d4:	d010      	beq.n	96f8 <_malloc_trim_r+0x78>
    96d6:	68a2      	ldr	r2, [r4, #8]
    96d8:	f24e 3324 	movw	r3, #58148	; 0xe324
    96dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    96e0:	1bf6      	subs	r6, r6, r7
    96e2:	f046 0601 	orr.w	r6, r6, #1
    96e6:	4628      	mov	r0, r5
    96e8:	6056      	str	r6, [r2, #4]
    96ea:	681a      	ldr	r2, [r3, #0]
    96ec:	1bd7      	subs	r7, r2, r7
    96ee:	601f      	str	r7, [r3, #0]
    96f0:	f7fb fd4e 	bl	5190 <__malloc_unlock>
    96f4:	2001      	movs	r0, #1
    96f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    96f8:	2100      	movs	r1, #0
    96fa:	4628      	mov	r0, r5
    96fc:	f7fb fdc0 	bl	5280 <_sbrk_r>
    9700:	68a3      	ldr	r3, [r4, #8]
    9702:	1ac2      	subs	r2, r0, r3
    9704:	2a0f      	cmp	r2, #15
    9706:	ddda      	ble.n	96be <_malloc_trim_r+0x3e>
    9708:	f24e 2464 	movw	r4, #57956	; 0xe264
    970c:	f24e 3124 	movw	r1, #58148	; 0xe324
    9710:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9714:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9718:	f042 0201 	orr.w	r2, r2, #1
    971c:	6824      	ldr	r4, [r4, #0]
    971e:	1b00      	subs	r0, r0, r4
    9720:	6008      	str	r0, [r1, #0]
    9722:	605a      	str	r2, [r3, #4]
    9724:	e7cb      	b.n	96be <_malloc_trim_r+0x3e>
    9726:	bf00      	nop

00009728 <_free_r>:
    9728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    972c:	4605      	mov	r5, r0
    972e:	460c      	mov	r4, r1
    9730:	2900      	cmp	r1, #0
    9732:	f000 8088 	beq.w	9846 <_free_r+0x11e>
    9736:	f7fb fd29 	bl	518c <__malloc_lock>
    973a:	f1a4 0208 	sub.w	r2, r4, #8
    973e:	f64d 605c 	movw	r0, #56924	; 0xde5c
    9742:	6856      	ldr	r6, [r2, #4]
    9744:	f2c2 0000 	movt	r0, #8192	; 0x2000
    9748:	f026 0301 	bic.w	r3, r6, #1
    974c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    9750:	18d1      	adds	r1, r2, r3
    9752:	458c      	cmp	ip, r1
    9754:	684f      	ldr	r7, [r1, #4]
    9756:	f027 0703 	bic.w	r7, r7, #3
    975a:	f000 8095 	beq.w	9888 <_free_r+0x160>
    975e:	f016 0601 	ands.w	r6, r6, #1
    9762:	604f      	str	r7, [r1, #4]
    9764:	d05f      	beq.n	9826 <_free_r+0xfe>
    9766:	2600      	movs	r6, #0
    9768:	19cc      	adds	r4, r1, r7
    976a:	6864      	ldr	r4, [r4, #4]
    976c:	f014 0f01 	tst.w	r4, #1
    9770:	d106      	bne.n	9780 <_free_r+0x58>
    9772:	19db      	adds	r3, r3, r7
    9774:	2e00      	cmp	r6, #0
    9776:	d07a      	beq.n	986e <_free_r+0x146>
    9778:	688c      	ldr	r4, [r1, #8]
    977a:	68c9      	ldr	r1, [r1, #12]
    977c:	608c      	str	r4, [r1, #8]
    977e:	60e1      	str	r1, [r4, #12]
    9780:	f043 0101 	orr.w	r1, r3, #1
    9784:	50d3      	str	r3, [r2, r3]
    9786:	6051      	str	r1, [r2, #4]
    9788:	2e00      	cmp	r6, #0
    978a:	d147      	bne.n	981c <_free_r+0xf4>
    978c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9790:	d35b      	bcc.n	984a <_free_r+0x122>
    9792:	0a59      	lsrs	r1, r3, #9
    9794:	2904      	cmp	r1, #4
    9796:	bf9e      	ittt	ls
    9798:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    979c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    97a0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    97a4:	d928      	bls.n	97f8 <_free_r+0xd0>
    97a6:	2914      	cmp	r1, #20
    97a8:	bf9c      	itt	ls
    97aa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    97ae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    97b2:	d921      	bls.n	97f8 <_free_r+0xd0>
    97b4:	2954      	cmp	r1, #84	; 0x54
    97b6:	bf9e      	ittt	ls
    97b8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    97bc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    97c0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    97c4:	d918      	bls.n	97f8 <_free_r+0xd0>
    97c6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    97ca:	bf9e      	ittt	ls
    97cc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    97d0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    97d4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    97d8:	d90e      	bls.n	97f8 <_free_r+0xd0>
    97da:	f240 5c54 	movw	ip, #1364	; 0x554
    97de:	4561      	cmp	r1, ip
    97e0:	bf95      	itete	ls
    97e2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    97e6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    97ea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    97ee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    97f2:	bf98      	it	ls
    97f4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    97f8:	1904      	adds	r4, r0, r4
    97fa:	68a1      	ldr	r1, [r4, #8]
    97fc:	42a1      	cmp	r1, r4
    97fe:	d103      	bne.n	9808 <_free_r+0xe0>
    9800:	e064      	b.n	98cc <_free_r+0x1a4>
    9802:	6889      	ldr	r1, [r1, #8]
    9804:	428c      	cmp	r4, r1
    9806:	d004      	beq.n	9812 <_free_r+0xea>
    9808:	6848      	ldr	r0, [r1, #4]
    980a:	f020 0003 	bic.w	r0, r0, #3
    980e:	4283      	cmp	r3, r0
    9810:	d3f7      	bcc.n	9802 <_free_r+0xda>
    9812:	68cb      	ldr	r3, [r1, #12]
    9814:	60d3      	str	r3, [r2, #12]
    9816:	6091      	str	r1, [r2, #8]
    9818:	60ca      	str	r2, [r1, #12]
    981a:	609a      	str	r2, [r3, #8]
    981c:	4628      	mov	r0, r5
    981e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9822:	f7fb bcb5 	b.w	5190 <__malloc_unlock>
    9826:	f854 4c08 	ldr.w	r4, [r4, #-8]
    982a:	f100 0c08 	add.w	ip, r0, #8
    982e:	1b12      	subs	r2, r2, r4
    9830:	191b      	adds	r3, r3, r4
    9832:	6894      	ldr	r4, [r2, #8]
    9834:	4564      	cmp	r4, ip
    9836:	d047      	beq.n	98c8 <_free_r+0x1a0>
    9838:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    983c:	f8cc 4008 	str.w	r4, [ip, #8]
    9840:	f8c4 c00c 	str.w	ip, [r4, #12]
    9844:	e790      	b.n	9768 <_free_r+0x40>
    9846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    984a:	08db      	lsrs	r3, r3, #3
    984c:	f04f 0c01 	mov.w	ip, #1
    9850:	6846      	ldr	r6, [r0, #4]
    9852:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    9856:	109b      	asrs	r3, r3, #2
    9858:	fa0c f303 	lsl.w	r3, ip, r3
    985c:	60d1      	str	r1, [r2, #12]
    985e:	688c      	ldr	r4, [r1, #8]
    9860:	ea46 0303 	orr.w	r3, r6, r3
    9864:	6043      	str	r3, [r0, #4]
    9866:	6094      	str	r4, [r2, #8]
    9868:	60e2      	str	r2, [r4, #12]
    986a:	608a      	str	r2, [r1, #8]
    986c:	e7d6      	b.n	981c <_free_r+0xf4>
    986e:	688c      	ldr	r4, [r1, #8]
    9870:	4f1c      	ldr	r7, [pc, #112]	; (98e4 <_free_r+0x1bc>)
    9872:	42bc      	cmp	r4, r7
    9874:	d181      	bne.n	977a <_free_r+0x52>
    9876:	50d3      	str	r3, [r2, r3]
    9878:	f043 0301 	orr.w	r3, r3, #1
    987c:	60e2      	str	r2, [r4, #12]
    987e:	60a2      	str	r2, [r4, #8]
    9880:	6053      	str	r3, [r2, #4]
    9882:	6094      	str	r4, [r2, #8]
    9884:	60d4      	str	r4, [r2, #12]
    9886:	e7c9      	b.n	981c <_free_r+0xf4>
    9888:	18fb      	adds	r3, r7, r3
    988a:	f016 0f01 	tst.w	r6, #1
    988e:	d107      	bne.n	98a0 <_free_r+0x178>
    9890:	f854 1c08 	ldr.w	r1, [r4, #-8]
    9894:	1a52      	subs	r2, r2, r1
    9896:	185b      	adds	r3, r3, r1
    9898:	68d4      	ldr	r4, [r2, #12]
    989a:	6891      	ldr	r1, [r2, #8]
    989c:	60a1      	str	r1, [r4, #8]
    989e:	60cc      	str	r4, [r1, #12]
    98a0:	f24e 2168 	movw	r1, #57960	; 0xe268
    98a4:	6082      	str	r2, [r0, #8]
    98a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    98aa:	f043 0001 	orr.w	r0, r3, #1
    98ae:	6050      	str	r0, [r2, #4]
    98b0:	680a      	ldr	r2, [r1, #0]
    98b2:	4293      	cmp	r3, r2
    98b4:	d3b2      	bcc.n	981c <_free_r+0xf4>
    98b6:	f24e 3320 	movw	r3, #58144	; 0xe320
    98ba:	4628      	mov	r0, r5
    98bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98c0:	6819      	ldr	r1, [r3, #0]
    98c2:	f7ff fedd 	bl	9680 <_malloc_trim_r>
    98c6:	e7a9      	b.n	981c <_free_r+0xf4>
    98c8:	2601      	movs	r6, #1
    98ca:	e74d      	b.n	9768 <_free_r+0x40>
    98cc:	2601      	movs	r6, #1
    98ce:	6844      	ldr	r4, [r0, #4]
    98d0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    98d4:	460b      	mov	r3, r1
    98d6:	fa06 fc0c 	lsl.w	ip, r6, ip
    98da:	ea44 040c 	orr.w	r4, r4, ip
    98de:	6044      	str	r4, [r0, #4]
    98e0:	e798      	b.n	9814 <_free_r+0xec>
    98e2:	bf00      	nop
    98e4:	2000de64 	.word	0x2000de64

000098e8 <__sfvwrite_r>:
    98e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98ec:	6893      	ldr	r3, [r2, #8]
    98ee:	b085      	sub	sp, #20
    98f0:	4690      	mov	r8, r2
    98f2:	460c      	mov	r4, r1
    98f4:	9003      	str	r0, [sp, #12]
    98f6:	2b00      	cmp	r3, #0
    98f8:	d064      	beq.n	99c4 <__sfvwrite_r+0xdc>
    98fa:	8988      	ldrh	r0, [r1, #12]
    98fc:	fa1f fa80 	uxth.w	sl, r0
    9900:	f01a 0f08 	tst.w	sl, #8
    9904:	f000 80a0 	beq.w	9a48 <__sfvwrite_r+0x160>
    9908:	690b      	ldr	r3, [r1, #16]
    990a:	2b00      	cmp	r3, #0
    990c:	f000 809c 	beq.w	9a48 <__sfvwrite_r+0x160>
    9910:	f01a 0b02 	ands.w	fp, sl, #2
    9914:	f8d8 5000 	ldr.w	r5, [r8]
    9918:	bf1c      	itt	ne
    991a:	f04f 0a00 	movne.w	sl, #0
    991e:	4657      	movne	r7, sl
    9920:	d136      	bne.n	9990 <__sfvwrite_r+0xa8>
    9922:	f01a 0a01 	ands.w	sl, sl, #1
    9926:	bf1d      	ittte	ne
    9928:	46dc      	movne	ip, fp
    992a:	46d9      	movne	r9, fp
    992c:	465f      	movne	r7, fp
    992e:	4656      	moveq	r6, sl
    9930:	d152      	bne.n	99d8 <__sfvwrite_r+0xf0>
    9932:	b326      	cbz	r6, 997e <__sfvwrite_r+0x96>
    9934:	b280      	uxth	r0, r0
    9936:	68a7      	ldr	r7, [r4, #8]
    9938:	f410 7f00 	tst.w	r0, #512	; 0x200
    993c:	f000 808f 	beq.w	9a5e <__sfvwrite_r+0x176>
    9940:	42be      	cmp	r6, r7
    9942:	46bb      	mov	fp, r7
    9944:	f080 80a7 	bcs.w	9a96 <__sfvwrite_r+0x1ae>
    9948:	6820      	ldr	r0, [r4, #0]
    994a:	4637      	mov	r7, r6
    994c:	46b3      	mov	fp, r6
    994e:	465a      	mov	r2, fp
    9950:	4651      	mov	r1, sl
    9952:	f000 fa95 	bl	9e80 <memmove>
    9956:	68a2      	ldr	r2, [r4, #8]
    9958:	6823      	ldr	r3, [r4, #0]
    995a:	46b1      	mov	r9, r6
    995c:	1bd7      	subs	r7, r2, r7
    995e:	60a7      	str	r7, [r4, #8]
    9960:	4637      	mov	r7, r6
    9962:	445b      	add	r3, fp
    9964:	6023      	str	r3, [r4, #0]
    9966:	f8d8 3008 	ldr.w	r3, [r8, #8]
    996a:	ebc9 0606 	rsb	r6, r9, r6
    996e:	44ca      	add	sl, r9
    9970:	1bdf      	subs	r7, r3, r7
    9972:	f8c8 7008 	str.w	r7, [r8, #8]
    9976:	b32f      	cbz	r7, 99c4 <__sfvwrite_r+0xdc>
    9978:	89a0      	ldrh	r0, [r4, #12]
    997a:	2e00      	cmp	r6, #0
    997c:	d1da      	bne.n	9934 <__sfvwrite_r+0x4c>
    997e:	f8d5 a000 	ldr.w	sl, [r5]
    9982:	686e      	ldr	r6, [r5, #4]
    9984:	3508      	adds	r5, #8
    9986:	e7d4      	b.n	9932 <__sfvwrite_r+0x4a>
    9988:	f8d5 a000 	ldr.w	sl, [r5]
    998c:	686f      	ldr	r7, [r5, #4]
    998e:	3508      	adds	r5, #8
    9990:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    9994:	bf34      	ite	cc
    9996:	463b      	movcc	r3, r7
    9998:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    999c:	4652      	mov	r2, sl
    999e:	9803      	ldr	r0, [sp, #12]
    99a0:	2f00      	cmp	r7, #0
    99a2:	d0f1      	beq.n	9988 <__sfvwrite_r+0xa0>
    99a4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    99a6:	6a21      	ldr	r1, [r4, #32]
    99a8:	47b0      	blx	r6
    99aa:	2800      	cmp	r0, #0
    99ac:	4482      	add	sl, r0
    99ae:	ebc0 0707 	rsb	r7, r0, r7
    99b2:	f340 80ec 	ble.w	9b8e <__sfvwrite_r+0x2a6>
    99b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    99ba:	1a18      	subs	r0, r3, r0
    99bc:	f8c8 0008 	str.w	r0, [r8, #8]
    99c0:	2800      	cmp	r0, #0
    99c2:	d1e5      	bne.n	9990 <__sfvwrite_r+0xa8>
    99c4:	2000      	movs	r0, #0
    99c6:	b005      	add	sp, #20
    99c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99cc:	f8d5 9000 	ldr.w	r9, [r5]
    99d0:	f04f 0c00 	mov.w	ip, #0
    99d4:	686f      	ldr	r7, [r5, #4]
    99d6:	3508      	adds	r5, #8
    99d8:	2f00      	cmp	r7, #0
    99da:	d0f7      	beq.n	99cc <__sfvwrite_r+0xe4>
    99dc:	f1bc 0f00 	cmp.w	ip, #0
    99e0:	f000 80b5 	beq.w	9b4e <__sfvwrite_r+0x266>
    99e4:	6963      	ldr	r3, [r4, #20]
    99e6:	45bb      	cmp	fp, r7
    99e8:	bf34      	ite	cc
    99ea:	46da      	movcc	sl, fp
    99ec:	46ba      	movcs	sl, r7
    99ee:	68a6      	ldr	r6, [r4, #8]
    99f0:	6820      	ldr	r0, [r4, #0]
    99f2:	6922      	ldr	r2, [r4, #16]
    99f4:	199e      	adds	r6, r3, r6
    99f6:	4290      	cmp	r0, r2
    99f8:	bf94      	ite	ls
    99fa:	2200      	movls	r2, #0
    99fc:	2201      	movhi	r2, #1
    99fe:	45b2      	cmp	sl, r6
    9a00:	bfd4      	ite	le
    9a02:	2200      	movle	r2, #0
    9a04:	f002 0201 	andgt.w	r2, r2, #1
    9a08:	2a00      	cmp	r2, #0
    9a0a:	f040 80ae 	bne.w	9b6a <__sfvwrite_r+0x282>
    9a0e:	459a      	cmp	sl, r3
    9a10:	f2c0 8082 	blt.w	9b18 <__sfvwrite_r+0x230>
    9a14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9a16:	464a      	mov	r2, r9
    9a18:	f8cd c004 	str.w	ip, [sp, #4]
    9a1c:	9803      	ldr	r0, [sp, #12]
    9a1e:	6a21      	ldr	r1, [r4, #32]
    9a20:	47b0      	blx	r6
    9a22:	f8dd c004 	ldr.w	ip, [sp, #4]
    9a26:	1e06      	subs	r6, r0, #0
    9a28:	f340 80b1 	ble.w	9b8e <__sfvwrite_r+0x2a6>
    9a2c:	ebbb 0b06 	subs.w	fp, fp, r6
    9a30:	f000 8086 	beq.w	9b40 <__sfvwrite_r+0x258>
    9a34:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9a38:	44b1      	add	r9, r6
    9a3a:	1bbf      	subs	r7, r7, r6
    9a3c:	1b9e      	subs	r6, r3, r6
    9a3e:	f8c8 6008 	str.w	r6, [r8, #8]
    9a42:	2e00      	cmp	r6, #0
    9a44:	d1c8      	bne.n	99d8 <__sfvwrite_r+0xf0>
    9a46:	e7bd      	b.n	99c4 <__sfvwrite_r+0xdc>
    9a48:	9803      	ldr	r0, [sp, #12]
    9a4a:	4621      	mov	r1, r4
    9a4c:	f7fe fc1a 	bl	8284 <__swsetup_r>
    9a50:	2800      	cmp	r0, #0
    9a52:	f040 80d4 	bne.w	9bfe <__sfvwrite_r+0x316>
    9a56:	89a0      	ldrh	r0, [r4, #12]
    9a58:	fa1f fa80 	uxth.w	sl, r0
    9a5c:	e758      	b.n	9910 <__sfvwrite_r+0x28>
    9a5e:	6820      	ldr	r0, [r4, #0]
    9a60:	46b9      	mov	r9, r7
    9a62:	6923      	ldr	r3, [r4, #16]
    9a64:	4298      	cmp	r0, r3
    9a66:	bf94      	ite	ls
    9a68:	2300      	movls	r3, #0
    9a6a:	2301      	movhi	r3, #1
    9a6c:	42b7      	cmp	r7, r6
    9a6e:	bf2c      	ite	cs
    9a70:	2300      	movcs	r3, #0
    9a72:	f003 0301 	andcc.w	r3, r3, #1
    9a76:	2b00      	cmp	r3, #0
    9a78:	f040 809d 	bne.w	9bb6 <__sfvwrite_r+0x2ce>
    9a7c:	6963      	ldr	r3, [r4, #20]
    9a7e:	429e      	cmp	r6, r3
    9a80:	f0c0 808c 	bcc.w	9b9c <__sfvwrite_r+0x2b4>
    9a84:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9a86:	4652      	mov	r2, sl
    9a88:	9803      	ldr	r0, [sp, #12]
    9a8a:	6a21      	ldr	r1, [r4, #32]
    9a8c:	47b8      	blx	r7
    9a8e:	1e07      	subs	r7, r0, #0
    9a90:	dd7d      	ble.n	9b8e <__sfvwrite_r+0x2a6>
    9a92:	46b9      	mov	r9, r7
    9a94:	e767      	b.n	9966 <__sfvwrite_r+0x7e>
    9a96:	f410 6f90 	tst.w	r0, #1152	; 0x480
    9a9a:	bf08      	it	eq
    9a9c:	6820      	ldreq	r0, [r4, #0]
    9a9e:	f43f af56 	beq.w	994e <__sfvwrite_r+0x66>
    9aa2:	6962      	ldr	r2, [r4, #20]
    9aa4:	6921      	ldr	r1, [r4, #16]
    9aa6:	6823      	ldr	r3, [r4, #0]
    9aa8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    9aac:	1a5b      	subs	r3, r3, r1
    9aae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    9ab2:	f103 0c01 	add.w	ip, r3, #1
    9ab6:	44b4      	add	ip, r6
    9ab8:	ea4f 0969 	mov.w	r9, r9, asr #1
    9abc:	45e1      	cmp	r9, ip
    9abe:	464a      	mov	r2, r9
    9ac0:	bf3c      	itt	cc
    9ac2:	46e1      	movcc	r9, ip
    9ac4:	464a      	movcc	r2, r9
    9ac6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    9aca:	f000 8083 	beq.w	9bd4 <__sfvwrite_r+0x2ec>
    9ace:	4611      	mov	r1, r2
    9ad0:	9803      	ldr	r0, [sp, #12]
    9ad2:	9302      	str	r3, [sp, #8]
    9ad4:	f7fa ff56 	bl	4984 <_malloc_r>
    9ad8:	9b02      	ldr	r3, [sp, #8]
    9ada:	2800      	cmp	r0, #0
    9adc:	f000 8099 	beq.w	9c12 <__sfvwrite_r+0x32a>
    9ae0:	461a      	mov	r2, r3
    9ae2:	6921      	ldr	r1, [r4, #16]
    9ae4:	9302      	str	r3, [sp, #8]
    9ae6:	9001      	str	r0, [sp, #4]
    9ae8:	f7fb fa1e 	bl	4f28 <memcpy>
    9aec:	89a2      	ldrh	r2, [r4, #12]
    9aee:	9b02      	ldr	r3, [sp, #8]
    9af0:	f8dd c004 	ldr.w	ip, [sp, #4]
    9af4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    9af8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    9afc:	81a2      	strh	r2, [r4, #12]
    9afe:	ebc3 0209 	rsb	r2, r3, r9
    9b02:	eb0c 0003 	add.w	r0, ip, r3
    9b06:	4637      	mov	r7, r6
    9b08:	46b3      	mov	fp, r6
    9b0a:	60a2      	str	r2, [r4, #8]
    9b0c:	f8c4 c010 	str.w	ip, [r4, #16]
    9b10:	6020      	str	r0, [r4, #0]
    9b12:	f8c4 9014 	str.w	r9, [r4, #20]
    9b16:	e71a      	b.n	994e <__sfvwrite_r+0x66>
    9b18:	4652      	mov	r2, sl
    9b1a:	4649      	mov	r1, r9
    9b1c:	4656      	mov	r6, sl
    9b1e:	f8cd c004 	str.w	ip, [sp, #4]
    9b22:	f000 f9ad 	bl	9e80 <memmove>
    9b26:	68a2      	ldr	r2, [r4, #8]
    9b28:	6823      	ldr	r3, [r4, #0]
    9b2a:	ebbb 0b06 	subs.w	fp, fp, r6
    9b2e:	ebca 0202 	rsb	r2, sl, r2
    9b32:	f8dd c004 	ldr.w	ip, [sp, #4]
    9b36:	4453      	add	r3, sl
    9b38:	60a2      	str	r2, [r4, #8]
    9b3a:	6023      	str	r3, [r4, #0]
    9b3c:	f47f af7a 	bne.w	9a34 <__sfvwrite_r+0x14c>
    9b40:	9803      	ldr	r0, [sp, #12]
    9b42:	4621      	mov	r1, r4
    9b44:	f7ff fbfc 	bl	9340 <_fflush_r>
    9b48:	bb08      	cbnz	r0, 9b8e <__sfvwrite_r+0x2a6>
    9b4a:	46dc      	mov	ip, fp
    9b4c:	e772      	b.n	9a34 <__sfvwrite_r+0x14c>
    9b4e:	4648      	mov	r0, r9
    9b50:	210a      	movs	r1, #10
    9b52:	463a      	mov	r2, r7
    9b54:	f000 f95a 	bl	9e0c <memchr>
    9b58:	2800      	cmp	r0, #0
    9b5a:	d04b      	beq.n	9bf4 <__sfvwrite_r+0x30c>
    9b5c:	f100 0b01 	add.w	fp, r0, #1
    9b60:	f04f 0c01 	mov.w	ip, #1
    9b64:	ebc9 0b0b 	rsb	fp, r9, fp
    9b68:	e73c      	b.n	99e4 <__sfvwrite_r+0xfc>
    9b6a:	4649      	mov	r1, r9
    9b6c:	4632      	mov	r2, r6
    9b6e:	f8cd c004 	str.w	ip, [sp, #4]
    9b72:	f000 f985 	bl	9e80 <memmove>
    9b76:	6823      	ldr	r3, [r4, #0]
    9b78:	4621      	mov	r1, r4
    9b7a:	9803      	ldr	r0, [sp, #12]
    9b7c:	199b      	adds	r3, r3, r6
    9b7e:	6023      	str	r3, [r4, #0]
    9b80:	f7ff fbde 	bl	9340 <_fflush_r>
    9b84:	f8dd c004 	ldr.w	ip, [sp, #4]
    9b88:	2800      	cmp	r0, #0
    9b8a:	f43f af4f 	beq.w	9a2c <__sfvwrite_r+0x144>
    9b8e:	89a3      	ldrh	r3, [r4, #12]
    9b90:	f04f 30ff 	mov.w	r0, #4294967295
    9b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9b98:	81a3      	strh	r3, [r4, #12]
    9b9a:	e714      	b.n	99c6 <__sfvwrite_r+0xde>
    9b9c:	4632      	mov	r2, r6
    9b9e:	4651      	mov	r1, sl
    9ba0:	f000 f96e 	bl	9e80 <memmove>
    9ba4:	68a2      	ldr	r2, [r4, #8]
    9ba6:	6823      	ldr	r3, [r4, #0]
    9ba8:	4637      	mov	r7, r6
    9baa:	1b92      	subs	r2, r2, r6
    9bac:	46b1      	mov	r9, r6
    9bae:	199b      	adds	r3, r3, r6
    9bb0:	60a2      	str	r2, [r4, #8]
    9bb2:	6023      	str	r3, [r4, #0]
    9bb4:	e6d7      	b.n	9966 <__sfvwrite_r+0x7e>
    9bb6:	4651      	mov	r1, sl
    9bb8:	463a      	mov	r2, r7
    9bba:	f000 f961 	bl	9e80 <memmove>
    9bbe:	6823      	ldr	r3, [r4, #0]
    9bc0:	9803      	ldr	r0, [sp, #12]
    9bc2:	4621      	mov	r1, r4
    9bc4:	19db      	adds	r3, r3, r7
    9bc6:	6023      	str	r3, [r4, #0]
    9bc8:	f7ff fbba 	bl	9340 <_fflush_r>
    9bcc:	2800      	cmp	r0, #0
    9bce:	f43f aeca 	beq.w	9966 <__sfvwrite_r+0x7e>
    9bd2:	e7dc      	b.n	9b8e <__sfvwrite_r+0x2a6>
    9bd4:	9803      	ldr	r0, [sp, #12]
    9bd6:	9302      	str	r3, [sp, #8]
    9bd8:	f000 fe5a 	bl	a890 <_realloc_r>
    9bdc:	9b02      	ldr	r3, [sp, #8]
    9bde:	4684      	mov	ip, r0
    9be0:	2800      	cmp	r0, #0
    9be2:	d18c      	bne.n	9afe <__sfvwrite_r+0x216>
    9be4:	6921      	ldr	r1, [r4, #16]
    9be6:	9803      	ldr	r0, [sp, #12]
    9be8:	f7ff fd9e 	bl	9728 <_free_r>
    9bec:	9903      	ldr	r1, [sp, #12]
    9bee:	230c      	movs	r3, #12
    9bf0:	600b      	str	r3, [r1, #0]
    9bf2:	e7cc      	b.n	9b8e <__sfvwrite_r+0x2a6>
    9bf4:	f107 0b01 	add.w	fp, r7, #1
    9bf8:	f04f 0c01 	mov.w	ip, #1
    9bfc:	e6f2      	b.n	99e4 <__sfvwrite_r+0xfc>
    9bfe:	9903      	ldr	r1, [sp, #12]
    9c00:	2209      	movs	r2, #9
    9c02:	89a3      	ldrh	r3, [r4, #12]
    9c04:	f04f 30ff 	mov.w	r0, #4294967295
    9c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9c0c:	600a      	str	r2, [r1, #0]
    9c0e:	81a3      	strh	r3, [r4, #12]
    9c10:	e6d9      	b.n	99c6 <__sfvwrite_r+0xde>
    9c12:	9a03      	ldr	r2, [sp, #12]
    9c14:	230c      	movs	r3, #12
    9c16:	6013      	str	r3, [r2, #0]
    9c18:	e7b9      	b.n	9b8e <__sfvwrite_r+0x2a6>
    9c1a:	bf00      	nop

00009c1c <_fwalk_reent>:
    9c1c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9c20:	4607      	mov	r7, r0
    9c22:	468a      	mov	sl, r1
    9c24:	f7ff fc48 	bl	94b8 <__sfp_lock_acquire>
    9c28:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    9c2c:	bf08      	it	eq
    9c2e:	46b0      	moveq	r8, r6
    9c30:	d018      	beq.n	9c64 <_fwalk_reent+0x48>
    9c32:	f04f 0800 	mov.w	r8, #0
    9c36:	6875      	ldr	r5, [r6, #4]
    9c38:	68b4      	ldr	r4, [r6, #8]
    9c3a:	3d01      	subs	r5, #1
    9c3c:	d40f      	bmi.n	9c5e <_fwalk_reent+0x42>
    9c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9c42:	b14b      	cbz	r3, 9c58 <_fwalk_reent+0x3c>
    9c44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9c48:	4621      	mov	r1, r4
    9c4a:	4638      	mov	r0, r7
    9c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
    9c50:	d002      	beq.n	9c58 <_fwalk_reent+0x3c>
    9c52:	47d0      	blx	sl
    9c54:	ea48 0800 	orr.w	r8, r8, r0
    9c58:	3468      	adds	r4, #104	; 0x68
    9c5a:	3d01      	subs	r5, #1
    9c5c:	d5ef      	bpl.n	9c3e <_fwalk_reent+0x22>
    9c5e:	6836      	ldr	r6, [r6, #0]
    9c60:	2e00      	cmp	r6, #0
    9c62:	d1e8      	bne.n	9c36 <_fwalk_reent+0x1a>
    9c64:	f7ff fc2a 	bl	94bc <__sfp_lock_release>
    9c68:	4640      	mov	r0, r8
    9c6a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9c6e:	bf00      	nop

00009c70 <_fwalk>:
    9c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9c74:	4606      	mov	r6, r0
    9c76:	4688      	mov	r8, r1
    9c78:	f7ff fc1e 	bl	94b8 <__sfp_lock_acquire>
    9c7c:	36d8      	adds	r6, #216	; 0xd8
    9c7e:	bf08      	it	eq
    9c80:	4637      	moveq	r7, r6
    9c82:	d015      	beq.n	9cb0 <_fwalk+0x40>
    9c84:	2700      	movs	r7, #0
    9c86:	6875      	ldr	r5, [r6, #4]
    9c88:	68b4      	ldr	r4, [r6, #8]
    9c8a:	3d01      	subs	r5, #1
    9c8c:	d40d      	bmi.n	9caa <_fwalk+0x3a>
    9c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9c92:	b13b      	cbz	r3, 9ca4 <_fwalk+0x34>
    9c94:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9c98:	4620      	mov	r0, r4
    9c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    9c9e:	d001      	beq.n	9ca4 <_fwalk+0x34>
    9ca0:	47c0      	blx	r8
    9ca2:	4307      	orrs	r7, r0
    9ca4:	3468      	adds	r4, #104	; 0x68
    9ca6:	3d01      	subs	r5, #1
    9ca8:	d5f1      	bpl.n	9c8e <_fwalk+0x1e>
    9caa:	6836      	ldr	r6, [r6, #0]
    9cac:	2e00      	cmp	r6, #0
    9cae:	d1ea      	bne.n	9c86 <_fwalk+0x16>
    9cb0:	f7ff fc04 	bl	94bc <__sfp_lock_release>
    9cb4:	4638      	mov	r0, r7
    9cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9cba:	bf00      	nop

00009cbc <__locale_charset>:
    9cbc:	f24c 0364 	movw	r3, #49252	; 0xc064
    9cc0:	f2c0 0300 	movt	r3, #0
    9cc4:	6818      	ldr	r0, [r3, #0]
    9cc6:	4770      	bx	lr

00009cc8 <_localeconv_r>:
    9cc8:	4800      	ldr	r0, [pc, #0]	; (9ccc <_localeconv_r+0x4>)
    9cca:	4770      	bx	lr
    9ccc:	0000c068 	.word	0x0000c068

00009cd0 <localeconv>:
    9cd0:	4800      	ldr	r0, [pc, #0]	; (9cd4 <localeconv+0x4>)
    9cd2:	4770      	bx	lr
    9cd4:	0000c068 	.word	0x0000c068

00009cd8 <_setlocale_r>:
    9cd8:	b570      	push	{r4, r5, r6, lr}
    9cda:	4605      	mov	r5, r0
    9cdc:	460e      	mov	r6, r1
    9cde:	4614      	mov	r4, r2
    9ce0:	b172      	cbz	r2, 9d00 <_setlocale_r+0x28>
    9ce2:	f64b 716c 	movw	r1, #49004	; 0xbf6c
    9ce6:	4610      	mov	r0, r2
    9ce8:	f2c0 0100 	movt	r1, #0
    9cec:	f001 f812 	bl	ad14 <strcmp>
    9cf0:	b958      	cbnz	r0, 9d0a <_setlocale_r+0x32>
    9cf2:	f64b 706c 	movw	r0, #49004	; 0xbf6c
    9cf6:	622c      	str	r4, [r5, #32]
    9cf8:	f2c0 0000 	movt	r0, #0
    9cfc:	61ee      	str	r6, [r5, #28]
    9cfe:	bd70      	pop	{r4, r5, r6, pc}
    9d00:	f64b 706c 	movw	r0, #49004	; 0xbf6c
    9d04:	f2c0 0000 	movt	r0, #0
    9d08:	bd70      	pop	{r4, r5, r6, pc}
    9d0a:	f64b 4104 	movw	r1, #48132	; 0xbc04
    9d0e:	4620      	mov	r0, r4
    9d10:	f2c0 0100 	movt	r1, #0
    9d14:	f000 fffe 	bl	ad14 <strcmp>
    9d18:	2800      	cmp	r0, #0
    9d1a:	d0ea      	beq.n	9cf2 <_setlocale_r+0x1a>
    9d1c:	2000      	movs	r0, #0
    9d1e:	bd70      	pop	{r4, r5, r6, pc}

00009d20 <setlocale>:
    9d20:	f64d 5368 	movw	r3, #56680	; 0xdd68
    9d24:	460a      	mov	r2, r1
    9d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d2a:	4601      	mov	r1, r0
    9d2c:	6818      	ldr	r0, [r3, #0]
    9d2e:	e7d3      	b.n	9cd8 <_setlocale_r>

00009d30 <__smakebuf_r>:
    9d30:	898b      	ldrh	r3, [r1, #12]
    9d32:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d34:	460c      	mov	r4, r1
    9d36:	b29a      	uxth	r2, r3
    9d38:	b091      	sub	sp, #68	; 0x44
    9d3a:	f012 0f02 	tst.w	r2, #2
    9d3e:	4605      	mov	r5, r0
    9d40:	d141      	bne.n	9dc6 <__smakebuf_r+0x96>
    9d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d46:	2900      	cmp	r1, #0
    9d48:	db18      	blt.n	9d7c <__smakebuf_r+0x4c>
    9d4a:	aa01      	add	r2, sp, #4
    9d4c:	f001 f978 	bl	b040 <_fstat_r>
    9d50:	2800      	cmp	r0, #0
    9d52:	db11      	blt.n	9d78 <__smakebuf_r+0x48>
    9d54:	9b02      	ldr	r3, [sp, #8]
    9d56:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    9d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    9d5e:	bf14      	ite	ne
    9d60:	2700      	movne	r7, #0
    9d62:	2701      	moveq	r7, #1
    9d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9d68:	d040      	beq.n	9dec <__smakebuf_r+0xbc>
    9d6a:	89a3      	ldrh	r3, [r4, #12]
    9d6c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    9d70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9d74:	81a3      	strh	r3, [r4, #12]
    9d76:	e00b      	b.n	9d90 <__smakebuf_r+0x60>
    9d78:	89a3      	ldrh	r3, [r4, #12]
    9d7a:	b29a      	uxth	r2, r3
    9d7c:	f012 0f80 	tst.w	r2, #128	; 0x80
    9d80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9d84:	bf0c      	ite	eq
    9d86:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    9d8a:	2640      	movne	r6, #64	; 0x40
    9d8c:	2700      	movs	r7, #0
    9d8e:	81a3      	strh	r3, [r4, #12]
    9d90:	4628      	mov	r0, r5
    9d92:	4631      	mov	r1, r6
    9d94:	f7fa fdf6 	bl	4984 <_malloc_r>
    9d98:	b170      	cbz	r0, 9db8 <__smakebuf_r+0x88>
    9d9a:	89a1      	ldrh	r1, [r4, #12]
    9d9c:	f249 5201 	movw	r2, #38145	; 0x9501
    9da0:	f2c0 0200 	movt	r2, #0
    9da4:	6120      	str	r0, [r4, #16]
    9da6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    9daa:	6166      	str	r6, [r4, #20]
    9dac:	62aa      	str	r2, [r5, #40]	; 0x28
    9dae:	81a1      	strh	r1, [r4, #12]
    9db0:	6020      	str	r0, [r4, #0]
    9db2:	b97f      	cbnz	r7, 9dd4 <__smakebuf_r+0xa4>
    9db4:	b011      	add	sp, #68	; 0x44
    9db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9db8:	89a3      	ldrh	r3, [r4, #12]
    9dba:	f413 7f00 	tst.w	r3, #512	; 0x200
    9dbe:	d1f9      	bne.n	9db4 <__smakebuf_r+0x84>
    9dc0:	f043 0302 	orr.w	r3, r3, #2
    9dc4:	81a3      	strh	r3, [r4, #12]
    9dc6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    9dca:	6123      	str	r3, [r4, #16]
    9dcc:	6023      	str	r3, [r4, #0]
    9dce:	2301      	movs	r3, #1
    9dd0:	6163      	str	r3, [r4, #20]
    9dd2:	e7ef      	b.n	9db4 <__smakebuf_r+0x84>
    9dd4:	4628      	mov	r0, r5
    9dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9dda:	f001 f947 	bl	b06c <_isatty_r>
    9dde:	2800      	cmp	r0, #0
    9de0:	d0e8      	beq.n	9db4 <__smakebuf_r+0x84>
    9de2:	89a3      	ldrh	r3, [r4, #12]
    9de4:	f043 0301 	orr.w	r3, r3, #1
    9de8:	81a3      	strh	r3, [r4, #12]
    9dea:	e7e3      	b.n	9db4 <__smakebuf_r+0x84>
    9dec:	f64a 438d 	movw	r3, #44173	; 0xac8d
    9df0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9df2:	f2c0 0300 	movt	r3, #0
    9df6:	429a      	cmp	r2, r3
    9df8:	d1b7      	bne.n	9d6a <__smakebuf_r+0x3a>
    9dfa:	89a2      	ldrh	r2, [r4, #12]
    9dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    9e00:	461e      	mov	r6, r3
    9e02:	6523      	str	r3, [r4, #80]	; 0x50
    9e04:	ea42 0303 	orr.w	r3, r2, r3
    9e08:	81a3      	strh	r3, [r4, #12]
    9e0a:	e7c1      	b.n	9d90 <__smakebuf_r+0x60>

00009e0c <memchr>:
    9e0c:	f010 0f03 	tst.w	r0, #3
    9e10:	b2c9      	uxtb	r1, r1
    9e12:	b410      	push	{r4}
    9e14:	d010      	beq.n	9e38 <memchr+0x2c>
    9e16:	2a00      	cmp	r2, #0
    9e18:	d02f      	beq.n	9e7a <memchr+0x6e>
    9e1a:	7803      	ldrb	r3, [r0, #0]
    9e1c:	428b      	cmp	r3, r1
    9e1e:	d02a      	beq.n	9e76 <memchr+0x6a>
    9e20:	3a01      	subs	r2, #1
    9e22:	e005      	b.n	9e30 <memchr+0x24>
    9e24:	2a00      	cmp	r2, #0
    9e26:	d028      	beq.n	9e7a <memchr+0x6e>
    9e28:	7803      	ldrb	r3, [r0, #0]
    9e2a:	3a01      	subs	r2, #1
    9e2c:	428b      	cmp	r3, r1
    9e2e:	d022      	beq.n	9e76 <memchr+0x6a>
    9e30:	3001      	adds	r0, #1
    9e32:	f010 0f03 	tst.w	r0, #3
    9e36:	d1f5      	bne.n	9e24 <memchr+0x18>
    9e38:	2a03      	cmp	r2, #3
    9e3a:	d911      	bls.n	9e60 <memchr+0x54>
    9e3c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    9e40:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    9e44:	6803      	ldr	r3, [r0, #0]
    9e46:	ea84 0303 	eor.w	r3, r4, r3
    9e4a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    9e4e:	ea2c 0303 	bic.w	r3, ip, r3
    9e52:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    9e56:	d103      	bne.n	9e60 <memchr+0x54>
    9e58:	3a04      	subs	r2, #4
    9e5a:	3004      	adds	r0, #4
    9e5c:	2a03      	cmp	r2, #3
    9e5e:	d8f1      	bhi.n	9e44 <memchr+0x38>
    9e60:	b15a      	cbz	r2, 9e7a <memchr+0x6e>
    9e62:	7803      	ldrb	r3, [r0, #0]
    9e64:	428b      	cmp	r3, r1
    9e66:	d006      	beq.n	9e76 <memchr+0x6a>
    9e68:	3a01      	subs	r2, #1
    9e6a:	b132      	cbz	r2, 9e7a <memchr+0x6e>
    9e6c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    9e70:	3a01      	subs	r2, #1
    9e72:	428b      	cmp	r3, r1
    9e74:	d1f9      	bne.n	9e6a <memchr+0x5e>
    9e76:	bc10      	pop	{r4}
    9e78:	4770      	bx	lr
    9e7a:	2000      	movs	r0, #0
    9e7c:	e7fb      	b.n	9e76 <memchr+0x6a>
    9e7e:	bf00      	nop

00009e80 <memmove>:
    9e80:	4288      	cmp	r0, r1
    9e82:	468c      	mov	ip, r1
    9e84:	b470      	push	{r4, r5, r6}
    9e86:	4605      	mov	r5, r0
    9e88:	4614      	mov	r4, r2
    9e8a:	d90e      	bls.n	9eaa <memmove+0x2a>
    9e8c:	188b      	adds	r3, r1, r2
    9e8e:	4298      	cmp	r0, r3
    9e90:	d20b      	bcs.n	9eaa <memmove+0x2a>
    9e92:	b142      	cbz	r2, 9ea6 <memmove+0x26>
    9e94:	ebc2 0c03 	rsb	ip, r2, r3
    9e98:	4601      	mov	r1, r0
    9e9a:	1e53      	subs	r3, r2, #1
    9e9c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9ea0:	54ca      	strb	r2, [r1, r3]
    9ea2:	3b01      	subs	r3, #1
    9ea4:	d2fa      	bcs.n	9e9c <memmove+0x1c>
    9ea6:	bc70      	pop	{r4, r5, r6}
    9ea8:	4770      	bx	lr
    9eaa:	2a0f      	cmp	r2, #15
    9eac:	d809      	bhi.n	9ec2 <memmove+0x42>
    9eae:	2c00      	cmp	r4, #0
    9eb0:	d0f9      	beq.n	9ea6 <memmove+0x26>
    9eb2:	2300      	movs	r3, #0
    9eb4:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9eb8:	54ea      	strb	r2, [r5, r3]
    9eba:	3301      	adds	r3, #1
    9ebc:	42a3      	cmp	r3, r4
    9ebe:	d1f9      	bne.n	9eb4 <memmove+0x34>
    9ec0:	e7f1      	b.n	9ea6 <memmove+0x26>
    9ec2:	ea41 0300 	orr.w	r3, r1, r0
    9ec6:	f013 0f03 	tst.w	r3, #3
    9eca:	d1f0      	bne.n	9eae <memmove+0x2e>
    9ecc:	4694      	mov	ip, r2
    9ece:	460c      	mov	r4, r1
    9ed0:	4603      	mov	r3, r0
    9ed2:	6825      	ldr	r5, [r4, #0]
    9ed4:	f1ac 0c10 	sub.w	ip, ip, #16
    9ed8:	601d      	str	r5, [r3, #0]
    9eda:	6865      	ldr	r5, [r4, #4]
    9edc:	605d      	str	r5, [r3, #4]
    9ede:	68a5      	ldr	r5, [r4, #8]
    9ee0:	609d      	str	r5, [r3, #8]
    9ee2:	68e5      	ldr	r5, [r4, #12]
    9ee4:	3410      	adds	r4, #16
    9ee6:	60dd      	str	r5, [r3, #12]
    9ee8:	3310      	adds	r3, #16
    9eea:	f1bc 0f0f 	cmp.w	ip, #15
    9eee:	d8f0      	bhi.n	9ed2 <memmove+0x52>
    9ef0:	3a10      	subs	r2, #16
    9ef2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    9ef6:	f10c 0501 	add.w	r5, ip, #1
    9efa:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    9efe:	012d      	lsls	r5, r5, #4
    9f00:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    9f04:	eb01 0c05 	add.w	ip, r1, r5
    9f08:	1945      	adds	r5, r0, r5
    9f0a:	2e03      	cmp	r6, #3
    9f0c:	4634      	mov	r4, r6
    9f0e:	d9ce      	bls.n	9eae <memmove+0x2e>
    9f10:	2300      	movs	r3, #0
    9f12:	f85c 2003 	ldr.w	r2, [ip, r3]
    9f16:	50ea      	str	r2, [r5, r3]
    9f18:	3304      	adds	r3, #4
    9f1a:	1af2      	subs	r2, r6, r3
    9f1c:	2a03      	cmp	r2, #3
    9f1e:	d8f8      	bhi.n	9f12 <memmove+0x92>
    9f20:	3e04      	subs	r6, #4
    9f22:	08b3      	lsrs	r3, r6, #2
    9f24:	1c5a      	adds	r2, r3, #1
    9f26:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    9f2a:	0092      	lsls	r2, r2, #2
    9f2c:	4494      	add	ip, r2
    9f2e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    9f32:	18ad      	adds	r5, r5, r2
    9f34:	e7bb      	b.n	9eae <memmove+0x2e>
    9f36:	bf00      	nop

00009f38 <__hi0bits>:
    9f38:	0c02      	lsrs	r2, r0, #16
    9f3a:	4603      	mov	r3, r0
    9f3c:	0412      	lsls	r2, r2, #16
    9f3e:	b1b2      	cbz	r2, 9f6e <__hi0bits+0x36>
    9f40:	2000      	movs	r0, #0
    9f42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    9f46:	d101      	bne.n	9f4c <__hi0bits+0x14>
    9f48:	3008      	adds	r0, #8
    9f4a:	021b      	lsls	r3, r3, #8
    9f4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    9f50:	d101      	bne.n	9f56 <__hi0bits+0x1e>
    9f52:	3004      	adds	r0, #4
    9f54:	011b      	lsls	r3, r3, #4
    9f56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9f5a:	d101      	bne.n	9f60 <__hi0bits+0x28>
    9f5c:	3002      	adds	r0, #2
    9f5e:	009b      	lsls	r3, r3, #2
    9f60:	2b00      	cmp	r3, #0
    9f62:	db03      	blt.n	9f6c <__hi0bits+0x34>
    9f64:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9f68:	d004      	beq.n	9f74 <__hi0bits+0x3c>
    9f6a:	3001      	adds	r0, #1
    9f6c:	4770      	bx	lr
    9f6e:	0403      	lsls	r3, r0, #16
    9f70:	2010      	movs	r0, #16
    9f72:	e7e6      	b.n	9f42 <__hi0bits+0xa>
    9f74:	2020      	movs	r0, #32
    9f76:	4770      	bx	lr

00009f78 <__lo0bits>:
    9f78:	6803      	ldr	r3, [r0, #0]
    9f7a:	4602      	mov	r2, r0
    9f7c:	f013 0007 	ands.w	r0, r3, #7
    9f80:	d009      	beq.n	9f96 <__lo0bits+0x1e>
    9f82:	f013 0f01 	tst.w	r3, #1
    9f86:	d121      	bne.n	9fcc <__lo0bits+0x54>
    9f88:	f013 0f02 	tst.w	r3, #2
    9f8c:	d122      	bne.n	9fd4 <__lo0bits+0x5c>
    9f8e:	089b      	lsrs	r3, r3, #2
    9f90:	2002      	movs	r0, #2
    9f92:	6013      	str	r3, [r2, #0]
    9f94:	4770      	bx	lr
    9f96:	b299      	uxth	r1, r3
    9f98:	b909      	cbnz	r1, 9f9e <__lo0bits+0x26>
    9f9a:	0c1b      	lsrs	r3, r3, #16
    9f9c:	2010      	movs	r0, #16
    9f9e:	f013 0fff 	tst.w	r3, #255	; 0xff
    9fa2:	d101      	bne.n	9fa8 <__lo0bits+0x30>
    9fa4:	3008      	adds	r0, #8
    9fa6:	0a1b      	lsrs	r3, r3, #8
    9fa8:	f013 0f0f 	tst.w	r3, #15
    9fac:	d101      	bne.n	9fb2 <__lo0bits+0x3a>
    9fae:	3004      	adds	r0, #4
    9fb0:	091b      	lsrs	r3, r3, #4
    9fb2:	f013 0f03 	tst.w	r3, #3
    9fb6:	d101      	bne.n	9fbc <__lo0bits+0x44>
    9fb8:	3002      	adds	r0, #2
    9fba:	089b      	lsrs	r3, r3, #2
    9fbc:	f013 0f01 	tst.w	r3, #1
    9fc0:	d102      	bne.n	9fc8 <__lo0bits+0x50>
    9fc2:	085b      	lsrs	r3, r3, #1
    9fc4:	d004      	beq.n	9fd0 <__lo0bits+0x58>
    9fc6:	3001      	adds	r0, #1
    9fc8:	6013      	str	r3, [r2, #0]
    9fca:	4770      	bx	lr
    9fcc:	2000      	movs	r0, #0
    9fce:	4770      	bx	lr
    9fd0:	2020      	movs	r0, #32
    9fd2:	4770      	bx	lr
    9fd4:	085b      	lsrs	r3, r3, #1
    9fd6:	2001      	movs	r0, #1
    9fd8:	6013      	str	r3, [r2, #0]
    9fda:	4770      	bx	lr

00009fdc <__mcmp>:
    9fdc:	4603      	mov	r3, r0
    9fde:	690a      	ldr	r2, [r1, #16]
    9fe0:	6900      	ldr	r0, [r0, #16]
    9fe2:	b410      	push	{r4}
    9fe4:	1a80      	subs	r0, r0, r2
    9fe6:	d111      	bne.n	a00c <__mcmp+0x30>
    9fe8:	3204      	adds	r2, #4
    9fea:	f103 0c14 	add.w	ip, r3, #20
    9fee:	0092      	lsls	r2, r2, #2
    9ff0:	189b      	adds	r3, r3, r2
    9ff2:	1889      	adds	r1, r1, r2
    9ff4:	3104      	adds	r1, #4
    9ff6:	3304      	adds	r3, #4
    9ff8:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9ffc:	3b04      	subs	r3, #4
    9ffe:	f851 2c04 	ldr.w	r2, [r1, #-4]
    a002:	3904      	subs	r1, #4
    a004:	4294      	cmp	r4, r2
    a006:	d103      	bne.n	a010 <__mcmp+0x34>
    a008:	459c      	cmp	ip, r3
    a00a:	d3f5      	bcc.n	9ff8 <__mcmp+0x1c>
    a00c:	bc10      	pop	{r4}
    a00e:	4770      	bx	lr
    a010:	bf38      	it	cc
    a012:	f04f 30ff 	movcc.w	r0, #4294967295
    a016:	d3f9      	bcc.n	a00c <__mcmp+0x30>
    a018:	2001      	movs	r0, #1
    a01a:	e7f7      	b.n	a00c <__mcmp+0x30>

0000a01c <__ulp>:
    a01c:	f240 0300 	movw	r3, #0
    a020:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a024:	ea01 0303 	and.w	r3, r1, r3
    a028:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    a02c:	2b00      	cmp	r3, #0
    a02e:	dd02      	ble.n	a036 <__ulp+0x1a>
    a030:	4619      	mov	r1, r3
    a032:	2000      	movs	r0, #0
    a034:	4770      	bx	lr
    a036:	425b      	negs	r3, r3
    a038:	151b      	asrs	r3, r3, #20
    a03a:	2b13      	cmp	r3, #19
    a03c:	dd0e      	ble.n	a05c <__ulp+0x40>
    a03e:	3b14      	subs	r3, #20
    a040:	2b1e      	cmp	r3, #30
    a042:	dd03      	ble.n	a04c <__ulp+0x30>
    a044:	2301      	movs	r3, #1
    a046:	2100      	movs	r1, #0
    a048:	4618      	mov	r0, r3
    a04a:	4770      	bx	lr
    a04c:	2201      	movs	r2, #1
    a04e:	f1c3 031f 	rsb	r3, r3, #31
    a052:	2100      	movs	r1, #0
    a054:	fa12 f303 	lsls.w	r3, r2, r3
    a058:	4618      	mov	r0, r3
    a05a:	4770      	bx	lr
    a05c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    a060:	2000      	movs	r0, #0
    a062:	fa52 f103 	asrs.w	r1, r2, r3
    a066:	4770      	bx	lr

0000a068 <__b2d>:
    a068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a06c:	6904      	ldr	r4, [r0, #16]
    a06e:	f100 0614 	add.w	r6, r0, #20
    a072:	460f      	mov	r7, r1
    a074:	3404      	adds	r4, #4
    a076:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    a07a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a07e:	46a0      	mov	r8, r4
    a080:	4628      	mov	r0, r5
    a082:	f7ff ff59 	bl	9f38 <__hi0bits>
    a086:	280a      	cmp	r0, #10
    a088:	f1c0 0320 	rsb	r3, r0, #32
    a08c:	603b      	str	r3, [r7, #0]
    a08e:	dc14      	bgt.n	a0ba <__b2d+0x52>
    a090:	42a6      	cmp	r6, r4
    a092:	f1c0 030b 	rsb	r3, r0, #11
    a096:	d237      	bcs.n	a108 <__b2d+0xa0>
    a098:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a09c:	40d9      	lsrs	r1, r3
    a09e:	fa25 fc03 	lsr.w	ip, r5, r3
    a0a2:	3015      	adds	r0, #21
    a0a4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    a0a8:	4085      	lsls	r5, r0
    a0aa:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    a0ae:	ea41 0205 	orr.w	r2, r1, r5
    a0b2:	4610      	mov	r0, r2
    a0b4:	4619      	mov	r1, r3
    a0b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a0ba:	42a6      	cmp	r6, r4
    a0bc:	d320      	bcc.n	a100 <__b2d+0x98>
    a0be:	2100      	movs	r1, #0
    a0c0:	380b      	subs	r0, #11
    a0c2:	bf02      	ittt	eq
    a0c4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    a0c8:	460a      	moveq	r2, r1
    a0ca:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    a0ce:	d0f0      	beq.n	a0b2 <__b2d+0x4a>
    a0d0:	42b4      	cmp	r4, r6
    a0d2:	f1c0 0320 	rsb	r3, r0, #32
    a0d6:	d919      	bls.n	a10c <__b2d+0xa4>
    a0d8:	f854 4c04 	ldr.w	r4, [r4, #-4]
    a0dc:	40dc      	lsrs	r4, r3
    a0de:	4085      	lsls	r5, r0
    a0e0:	fa21 fc03 	lsr.w	ip, r1, r3
    a0e4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    a0e8:	fa11 f000 	lsls.w	r0, r1, r0
    a0ec:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    a0f0:	ea44 0200 	orr.w	r2, r4, r0
    a0f4:	ea45 030c 	orr.w	r3, r5, ip
    a0f8:	4610      	mov	r0, r2
    a0fa:	4619      	mov	r1, r3
    a0fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a100:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a104:	3c04      	subs	r4, #4
    a106:	e7db      	b.n	a0c0 <__b2d+0x58>
    a108:	2100      	movs	r1, #0
    a10a:	e7c8      	b.n	a09e <__b2d+0x36>
    a10c:	2400      	movs	r4, #0
    a10e:	e7e6      	b.n	a0de <__b2d+0x76>

0000a110 <__ratio>:
    a110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a114:	b083      	sub	sp, #12
    a116:	460e      	mov	r6, r1
    a118:	a901      	add	r1, sp, #4
    a11a:	4607      	mov	r7, r0
    a11c:	f7ff ffa4 	bl	a068 <__b2d>
    a120:	460d      	mov	r5, r1
    a122:	4604      	mov	r4, r0
    a124:	4669      	mov	r1, sp
    a126:	4630      	mov	r0, r6
    a128:	f7ff ff9e 	bl	a068 <__b2d>
    a12c:	f8dd c004 	ldr.w	ip, [sp, #4]
    a130:	46a9      	mov	r9, r5
    a132:	46a0      	mov	r8, r4
    a134:	460b      	mov	r3, r1
    a136:	4602      	mov	r2, r0
    a138:	6931      	ldr	r1, [r6, #16]
    a13a:	4616      	mov	r6, r2
    a13c:	6938      	ldr	r0, [r7, #16]
    a13e:	461f      	mov	r7, r3
    a140:	1a40      	subs	r0, r0, r1
    a142:	9900      	ldr	r1, [sp, #0]
    a144:	ebc1 010c 	rsb	r1, r1, ip
    a148:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    a14c:	2900      	cmp	r1, #0
    a14e:	bfc9      	itett	gt
    a150:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    a154:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    a158:	4624      	movgt	r4, r4
    a15a:	464d      	movgt	r5, r9
    a15c:	bfdc      	itt	le
    a15e:	4612      	movle	r2, r2
    a160:	463b      	movle	r3, r7
    a162:	4620      	mov	r0, r4
    a164:	4629      	mov	r1, r5
    a166:	f7fa f84f 	bl	4208 <__aeabi_ddiv>
    a16a:	b003      	add	sp, #12
    a16c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000a170 <_mprec_log10>:
    a170:	2817      	cmp	r0, #23
    a172:	b510      	push	{r4, lr}
    a174:	4604      	mov	r4, r0
    a176:	dd0e      	ble.n	a196 <_mprec_log10+0x26>
    a178:	f240 0100 	movw	r1, #0
    a17c:	2000      	movs	r0, #0
    a17e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    a182:	f240 0300 	movw	r3, #0
    a186:	2200      	movs	r2, #0
    a188:	f2c4 0324 	movt	r3, #16420	; 0x4024
    a18c:	f7f9 ff12 	bl	3fb4 <__aeabi_dmul>
    a190:	3c01      	subs	r4, #1
    a192:	d1f6      	bne.n	a182 <_mprec_log10+0x12>
    a194:	bd10      	pop	{r4, pc}
    a196:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
    a19a:	f2c0 0300 	movt	r3, #0
    a19e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    a1a2:	e9d3 0100 	ldrd	r0, r1, [r3]
    a1a6:	bd10      	pop	{r4, pc}

0000a1a8 <__copybits>:
    a1a8:	6913      	ldr	r3, [r2, #16]
    a1aa:	3901      	subs	r1, #1
    a1ac:	f102 0c14 	add.w	ip, r2, #20
    a1b0:	b410      	push	{r4}
    a1b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a1b6:	114c      	asrs	r4, r1, #5
    a1b8:	3214      	adds	r2, #20
    a1ba:	3401      	adds	r4, #1
    a1bc:	4594      	cmp	ip, r2
    a1be:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a1c2:	d20f      	bcs.n	a1e4 <__copybits+0x3c>
    a1c4:	2300      	movs	r3, #0
    a1c6:	f85c 1003 	ldr.w	r1, [ip, r3]
    a1ca:	50c1      	str	r1, [r0, r3]
    a1cc:	3304      	adds	r3, #4
    a1ce:	eb03 010c 	add.w	r1, r3, ip
    a1d2:	428a      	cmp	r2, r1
    a1d4:	d8f7      	bhi.n	a1c6 <__copybits+0x1e>
    a1d6:	ea6f 0c0c 	mvn.w	ip, ip
    a1da:	4462      	add	r2, ip
    a1dc:	f022 0203 	bic.w	r2, r2, #3
    a1e0:	3204      	adds	r2, #4
    a1e2:	1880      	adds	r0, r0, r2
    a1e4:	4284      	cmp	r4, r0
    a1e6:	d904      	bls.n	a1f2 <__copybits+0x4a>
    a1e8:	2300      	movs	r3, #0
    a1ea:	f840 3b04 	str.w	r3, [r0], #4
    a1ee:	4284      	cmp	r4, r0
    a1f0:	d8fb      	bhi.n	a1ea <__copybits+0x42>
    a1f2:	bc10      	pop	{r4}
    a1f4:	4770      	bx	lr
    a1f6:	bf00      	nop

0000a1f8 <__any_on>:
    a1f8:	6902      	ldr	r2, [r0, #16]
    a1fa:	114b      	asrs	r3, r1, #5
    a1fc:	429a      	cmp	r2, r3
    a1fe:	db10      	blt.n	a222 <__any_on+0x2a>
    a200:	dd0e      	ble.n	a220 <__any_on+0x28>
    a202:	f011 011f 	ands.w	r1, r1, #31
    a206:	d00b      	beq.n	a220 <__any_on+0x28>
    a208:	461a      	mov	r2, r3
    a20a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    a20e:	695b      	ldr	r3, [r3, #20]
    a210:	fa23 fc01 	lsr.w	ip, r3, r1
    a214:	fa0c f101 	lsl.w	r1, ip, r1
    a218:	4299      	cmp	r1, r3
    a21a:	d002      	beq.n	a222 <__any_on+0x2a>
    a21c:	2001      	movs	r0, #1
    a21e:	4770      	bx	lr
    a220:	461a      	mov	r2, r3
    a222:	3204      	adds	r2, #4
    a224:	f100 0114 	add.w	r1, r0, #20
    a228:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    a22c:	f103 0c04 	add.w	ip, r3, #4
    a230:	4561      	cmp	r1, ip
    a232:	d20b      	bcs.n	a24c <__any_on+0x54>
    a234:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    a238:	2a00      	cmp	r2, #0
    a23a:	d1ef      	bne.n	a21c <__any_on+0x24>
    a23c:	4299      	cmp	r1, r3
    a23e:	d205      	bcs.n	a24c <__any_on+0x54>
    a240:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    a244:	2a00      	cmp	r2, #0
    a246:	d1e9      	bne.n	a21c <__any_on+0x24>
    a248:	4299      	cmp	r1, r3
    a24a:	d3f9      	bcc.n	a240 <__any_on+0x48>
    a24c:	2000      	movs	r0, #0
    a24e:	4770      	bx	lr

0000a250 <_Bfree>:
    a250:	b530      	push	{r4, r5, lr}
    a252:	6a45      	ldr	r5, [r0, #36]	; 0x24
    a254:	b083      	sub	sp, #12
    a256:	4604      	mov	r4, r0
    a258:	b155      	cbz	r5, a270 <_Bfree+0x20>
    a25a:	b139      	cbz	r1, a26c <_Bfree+0x1c>
    a25c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a25e:	684a      	ldr	r2, [r1, #4]
    a260:	68db      	ldr	r3, [r3, #12]
    a262:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    a266:	6008      	str	r0, [r1, #0]
    a268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    a26c:	b003      	add	sp, #12
    a26e:	bd30      	pop	{r4, r5, pc}
    a270:	2010      	movs	r0, #16
    a272:	9101      	str	r1, [sp, #4]
    a274:	f7fa fb7e 	bl	4974 <malloc>
    a278:	9901      	ldr	r1, [sp, #4]
    a27a:	6260      	str	r0, [r4, #36]	; 0x24
    a27c:	60c5      	str	r5, [r0, #12]
    a27e:	6045      	str	r5, [r0, #4]
    a280:	6085      	str	r5, [r0, #8]
    a282:	6005      	str	r5, [r0, #0]
    a284:	e7e9      	b.n	a25a <_Bfree+0xa>
    a286:	bf00      	nop

0000a288 <_Balloc>:
    a288:	b570      	push	{r4, r5, r6, lr}
    a28a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a28c:	4606      	mov	r6, r0
    a28e:	460d      	mov	r5, r1
    a290:	b164      	cbz	r4, a2ac <_Balloc+0x24>
    a292:	68e2      	ldr	r2, [r4, #12]
    a294:	b1a2      	cbz	r2, a2c0 <_Balloc+0x38>
    a296:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    a29a:	b1eb      	cbz	r3, a2d8 <_Balloc+0x50>
    a29c:	6819      	ldr	r1, [r3, #0]
    a29e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    a2a2:	2200      	movs	r2, #0
    a2a4:	60da      	str	r2, [r3, #12]
    a2a6:	611a      	str	r2, [r3, #16]
    a2a8:	4618      	mov	r0, r3
    a2aa:	bd70      	pop	{r4, r5, r6, pc}
    a2ac:	2010      	movs	r0, #16
    a2ae:	f7fa fb61 	bl	4974 <malloc>
    a2b2:	2300      	movs	r3, #0
    a2b4:	4604      	mov	r4, r0
    a2b6:	6270      	str	r0, [r6, #36]	; 0x24
    a2b8:	60c3      	str	r3, [r0, #12]
    a2ba:	6043      	str	r3, [r0, #4]
    a2bc:	6083      	str	r3, [r0, #8]
    a2be:	6003      	str	r3, [r0, #0]
    a2c0:	2210      	movs	r2, #16
    a2c2:	4630      	mov	r0, r6
    a2c4:	2104      	movs	r1, #4
    a2c6:	f000 fe13 	bl	aef0 <_calloc_r>
    a2ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
    a2cc:	60e0      	str	r0, [r4, #12]
    a2ce:	68da      	ldr	r2, [r3, #12]
    a2d0:	2a00      	cmp	r2, #0
    a2d2:	d1e0      	bne.n	a296 <_Balloc+0xe>
    a2d4:	4613      	mov	r3, r2
    a2d6:	e7e7      	b.n	a2a8 <_Balloc+0x20>
    a2d8:	2401      	movs	r4, #1
    a2da:	4630      	mov	r0, r6
    a2dc:	4621      	mov	r1, r4
    a2de:	40ac      	lsls	r4, r5
    a2e0:	1d62      	adds	r2, r4, #5
    a2e2:	0092      	lsls	r2, r2, #2
    a2e4:	f000 fe04 	bl	aef0 <_calloc_r>
    a2e8:	4603      	mov	r3, r0
    a2ea:	2800      	cmp	r0, #0
    a2ec:	d0dc      	beq.n	a2a8 <_Balloc+0x20>
    a2ee:	6045      	str	r5, [r0, #4]
    a2f0:	6084      	str	r4, [r0, #8]
    a2f2:	e7d6      	b.n	a2a2 <_Balloc+0x1a>

0000a2f4 <__d2b>:
    a2f4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a2f8:	b083      	sub	sp, #12
    a2fa:	2101      	movs	r1, #1
    a2fc:	461d      	mov	r5, r3
    a2fe:	4614      	mov	r4, r2
    a300:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    a302:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a304:	f7ff ffc0 	bl	a288 <_Balloc>
    a308:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    a30c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    a310:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a314:	4615      	mov	r5, r2
    a316:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    a31a:	9300      	str	r3, [sp, #0]
    a31c:	bf1c      	itt	ne
    a31e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    a322:	9300      	strne	r3, [sp, #0]
    a324:	4680      	mov	r8, r0
    a326:	2c00      	cmp	r4, #0
    a328:	d023      	beq.n	a372 <__d2b+0x7e>
    a32a:	a802      	add	r0, sp, #8
    a32c:	f840 4d04 	str.w	r4, [r0, #-4]!
    a330:	f7ff fe22 	bl	9f78 <__lo0bits>
    a334:	4603      	mov	r3, r0
    a336:	2800      	cmp	r0, #0
    a338:	d137      	bne.n	a3aa <__d2b+0xb6>
    a33a:	9901      	ldr	r1, [sp, #4]
    a33c:	9a00      	ldr	r2, [sp, #0]
    a33e:	f8c8 1014 	str.w	r1, [r8, #20]
    a342:	2a00      	cmp	r2, #0
    a344:	bf14      	ite	ne
    a346:	2402      	movne	r4, #2
    a348:	2401      	moveq	r4, #1
    a34a:	f8c8 2018 	str.w	r2, [r8, #24]
    a34e:	f8c8 4010 	str.w	r4, [r8, #16]
    a352:	f1ba 0f00 	cmp.w	sl, #0
    a356:	d01b      	beq.n	a390 <__d2b+0x9c>
    a358:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    a35c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    a360:	f1aa 0a03 	sub.w	sl, sl, #3
    a364:	4453      	add	r3, sl
    a366:	603b      	str	r3, [r7, #0]
    a368:	6032      	str	r2, [r6, #0]
    a36a:	4640      	mov	r0, r8
    a36c:	b003      	add	sp, #12
    a36e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a372:	4668      	mov	r0, sp
    a374:	f7ff fe00 	bl	9f78 <__lo0bits>
    a378:	2301      	movs	r3, #1
    a37a:	461c      	mov	r4, r3
    a37c:	f8c8 3010 	str.w	r3, [r8, #16]
    a380:	9b00      	ldr	r3, [sp, #0]
    a382:	f8c8 3014 	str.w	r3, [r8, #20]
    a386:	f100 0320 	add.w	r3, r0, #32
    a38a:	f1ba 0f00 	cmp.w	sl, #0
    a38e:	d1e3      	bne.n	a358 <__d2b+0x64>
    a390:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    a394:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    a398:	3b02      	subs	r3, #2
    a39a:	603b      	str	r3, [r7, #0]
    a39c:	6910      	ldr	r0, [r2, #16]
    a39e:	f7ff fdcb 	bl	9f38 <__hi0bits>
    a3a2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    a3a6:	6030      	str	r0, [r6, #0]
    a3a8:	e7df      	b.n	a36a <__d2b+0x76>
    a3aa:	9a00      	ldr	r2, [sp, #0]
    a3ac:	f1c0 0120 	rsb	r1, r0, #32
    a3b0:	fa12 f101 	lsls.w	r1, r2, r1
    a3b4:	40c2      	lsrs	r2, r0
    a3b6:	9801      	ldr	r0, [sp, #4]
    a3b8:	4301      	orrs	r1, r0
    a3ba:	f8c8 1014 	str.w	r1, [r8, #20]
    a3be:	9200      	str	r2, [sp, #0]
    a3c0:	e7bf      	b.n	a342 <__d2b+0x4e>
    a3c2:	bf00      	nop

0000a3c4 <__mdiff>:
    a3c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a3c8:	6913      	ldr	r3, [r2, #16]
    a3ca:	690f      	ldr	r7, [r1, #16]
    a3cc:	460c      	mov	r4, r1
    a3ce:	4615      	mov	r5, r2
    a3d0:	1aff      	subs	r7, r7, r3
    a3d2:	2f00      	cmp	r7, #0
    a3d4:	d04f      	beq.n	a476 <__mdiff+0xb2>
    a3d6:	db6a      	blt.n	a4ae <__mdiff+0xea>
    a3d8:	2700      	movs	r7, #0
    a3da:	f101 0614 	add.w	r6, r1, #20
    a3de:	6861      	ldr	r1, [r4, #4]
    a3e0:	f7ff ff52 	bl	a288 <_Balloc>
    a3e4:	f8d5 8010 	ldr.w	r8, [r5, #16]
    a3e8:	f8d4 c010 	ldr.w	ip, [r4, #16]
    a3ec:	f105 0114 	add.w	r1, r5, #20
    a3f0:	2200      	movs	r2, #0
    a3f2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    a3f6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    a3fa:	f105 0814 	add.w	r8, r5, #20
    a3fe:	3414      	adds	r4, #20
    a400:	f100 0314 	add.w	r3, r0, #20
    a404:	60c7      	str	r7, [r0, #12]
    a406:	f851 7b04 	ldr.w	r7, [r1], #4
    a40a:	f856 5b04 	ldr.w	r5, [r6], #4
    a40e:	46bb      	mov	fp, r7
    a410:	fa1f fa87 	uxth.w	sl, r7
    a414:	0c3f      	lsrs	r7, r7, #16
    a416:	fa1f f985 	uxth.w	r9, r5
    a41a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    a41e:	ebca 0a09 	rsb	sl, sl, r9
    a422:	4452      	add	r2, sl
    a424:	eb07 4722 	add.w	r7, r7, r2, asr #16
    a428:	b292      	uxth	r2, r2
    a42a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    a42e:	f843 2b04 	str.w	r2, [r3], #4
    a432:	143a      	asrs	r2, r7, #16
    a434:	4588      	cmp	r8, r1
    a436:	d8e6      	bhi.n	a406 <__mdiff+0x42>
    a438:	42a6      	cmp	r6, r4
    a43a:	d20e      	bcs.n	a45a <__mdiff+0x96>
    a43c:	f856 1b04 	ldr.w	r1, [r6], #4
    a440:	b28d      	uxth	r5, r1
    a442:	0c09      	lsrs	r1, r1, #16
    a444:	1952      	adds	r2, r2, r5
    a446:	eb01 4122 	add.w	r1, r1, r2, asr #16
    a44a:	b292      	uxth	r2, r2
    a44c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    a450:	f843 2b04 	str.w	r2, [r3], #4
    a454:	140a      	asrs	r2, r1, #16
    a456:	42b4      	cmp	r4, r6
    a458:	d8f0      	bhi.n	a43c <__mdiff+0x78>
    a45a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    a45e:	b932      	cbnz	r2, a46e <__mdiff+0xaa>
    a460:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a464:	f10c 3cff 	add.w	ip, ip, #4294967295
    a468:	3b04      	subs	r3, #4
    a46a:	2a00      	cmp	r2, #0
    a46c:	d0f8      	beq.n	a460 <__mdiff+0x9c>
    a46e:	f8c0 c010 	str.w	ip, [r0, #16]
    a472:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a476:	3304      	adds	r3, #4
    a478:	f101 0614 	add.w	r6, r1, #20
    a47c:	009b      	lsls	r3, r3, #2
    a47e:	18d2      	adds	r2, r2, r3
    a480:	18cb      	adds	r3, r1, r3
    a482:	3304      	adds	r3, #4
    a484:	3204      	adds	r2, #4
    a486:	f853 cc04 	ldr.w	ip, [r3, #-4]
    a48a:	3b04      	subs	r3, #4
    a48c:	f852 1c04 	ldr.w	r1, [r2, #-4]
    a490:	3a04      	subs	r2, #4
    a492:	458c      	cmp	ip, r1
    a494:	d10a      	bne.n	a4ac <__mdiff+0xe8>
    a496:	429e      	cmp	r6, r3
    a498:	d3f5      	bcc.n	a486 <__mdiff+0xc2>
    a49a:	2100      	movs	r1, #0
    a49c:	f7ff fef4 	bl	a288 <_Balloc>
    a4a0:	2301      	movs	r3, #1
    a4a2:	6103      	str	r3, [r0, #16]
    a4a4:	2300      	movs	r3, #0
    a4a6:	6143      	str	r3, [r0, #20]
    a4a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a4ac:	d297      	bcs.n	a3de <__mdiff+0x1a>
    a4ae:	4623      	mov	r3, r4
    a4b0:	462c      	mov	r4, r5
    a4b2:	2701      	movs	r7, #1
    a4b4:	461d      	mov	r5, r3
    a4b6:	f104 0614 	add.w	r6, r4, #20
    a4ba:	e790      	b.n	a3de <__mdiff+0x1a>

0000a4bc <__lshift>:
    a4bc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a4c0:	690d      	ldr	r5, [r1, #16]
    a4c2:	688b      	ldr	r3, [r1, #8]
    a4c4:	1156      	asrs	r6, r2, #5
    a4c6:	3501      	adds	r5, #1
    a4c8:	460c      	mov	r4, r1
    a4ca:	19ad      	adds	r5, r5, r6
    a4cc:	4690      	mov	r8, r2
    a4ce:	429d      	cmp	r5, r3
    a4d0:	4682      	mov	sl, r0
    a4d2:	6849      	ldr	r1, [r1, #4]
    a4d4:	dd03      	ble.n	a4de <__lshift+0x22>
    a4d6:	005b      	lsls	r3, r3, #1
    a4d8:	3101      	adds	r1, #1
    a4da:	429d      	cmp	r5, r3
    a4dc:	dcfb      	bgt.n	a4d6 <__lshift+0x1a>
    a4de:	4650      	mov	r0, sl
    a4e0:	f7ff fed2 	bl	a288 <_Balloc>
    a4e4:	2e00      	cmp	r6, #0
    a4e6:	4607      	mov	r7, r0
    a4e8:	f100 0214 	add.w	r2, r0, #20
    a4ec:	dd0a      	ble.n	a504 <__lshift+0x48>
    a4ee:	2300      	movs	r3, #0
    a4f0:	4619      	mov	r1, r3
    a4f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    a4f6:	3301      	adds	r3, #1
    a4f8:	42b3      	cmp	r3, r6
    a4fa:	d1fa      	bne.n	a4f2 <__lshift+0x36>
    a4fc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    a500:	f103 0214 	add.w	r2, r3, #20
    a504:	6920      	ldr	r0, [r4, #16]
    a506:	f104 0314 	add.w	r3, r4, #20
    a50a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    a50e:	3014      	adds	r0, #20
    a510:	f018 081f 	ands.w	r8, r8, #31
    a514:	d01b      	beq.n	a54e <__lshift+0x92>
    a516:	f1c8 0e20 	rsb	lr, r8, #32
    a51a:	2100      	movs	r1, #0
    a51c:	681e      	ldr	r6, [r3, #0]
    a51e:	fa06 fc08 	lsl.w	ip, r6, r8
    a522:	ea41 010c 	orr.w	r1, r1, ip
    a526:	f842 1b04 	str.w	r1, [r2], #4
    a52a:	f853 1b04 	ldr.w	r1, [r3], #4
    a52e:	4298      	cmp	r0, r3
    a530:	fa21 f10e 	lsr.w	r1, r1, lr
    a534:	d8f2      	bhi.n	a51c <__lshift+0x60>
    a536:	6011      	str	r1, [r2, #0]
    a538:	b101      	cbz	r1, a53c <__lshift+0x80>
    a53a:	3501      	adds	r5, #1
    a53c:	4650      	mov	r0, sl
    a53e:	3d01      	subs	r5, #1
    a540:	4621      	mov	r1, r4
    a542:	613d      	str	r5, [r7, #16]
    a544:	f7ff fe84 	bl	a250 <_Bfree>
    a548:	4638      	mov	r0, r7
    a54a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a54e:	f853 1008 	ldr.w	r1, [r3, r8]
    a552:	f842 1008 	str.w	r1, [r2, r8]
    a556:	f108 0804 	add.w	r8, r8, #4
    a55a:	eb08 0103 	add.w	r1, r8, r3
    a55e:	4288      	cmp	r0, r1
    a560:	d9ec      	bls.n	a53c <__lshift+0x80>
    a562:	f853 1008 	ldr.w	r1, [r3, r8]
    a566:	f842 1008 	str.w	r1, [r2, r8]
    a56a:	f108 0804 	add.w	r8, r8, #4
    a56e:	eb08 0103 	add.w	r1, r8, r3
    a572:	4288      	cmp	r0, r1
    a574:	d8eb      	bhi.n	a54e <__lshift+0x92>
    a576:	e7e1      	b.n	a53c <__lshift+0x80>

0000a578 <__multiply>:
    a578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a57c:	f8d1 8010 	ldr.w	r8, [r1, #16]
    a580:	6917      	ldr	r7, [r2, #16]
    a582:	460d      	mov	r5, r1
    a584:	4616      	mov	r6, r2
    a586:	b087      	sub	sp, #28
    a588:	45b8      	cmp	r8, r7
    a58a:	bfb5      	itete	lt
    a58c:	4615      	movlt	r5, r2
    a58e:	463b      	movge	r3, r7
    a590:	460b      	movlt	r3, r1
    a592:	4647      	movge	r7, r8
    a594:	bfb4      	ite	lt
    a596:	461e      	movlt	r6, r3
    a598:	4698      	movge	r8, r3
    a59a:	68ab      	ldr	r3, [r5, #8]
    a59c:	eb08 0407 	add.w	r4, r8, r7
    a5a0:	6869      	ldr	r1, [r5, #4]
    a5a2:	429c      	cmp	r4, r3
    a5a4:	bfc8      	it	gt
    a5a6:	3101      	addgt	r1, #1
    a5a8:	f7ff fe6e 	bl	a288 <_Balloc>
    a5ac:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    a5b0:	f100 0b14 	add.w	fp, r0, #20
    a5b4:	3314      	adds	r3, #20
    a5b6:	9003      	str	r0, [sp, #12]
    a5b8:	459b      	cmp	fp, r3
    a5ba:	9304      	str	r3, [sp, #16]
    a5bc:	d206      	bcs.n	a5cc <__multiply+0x54>
    a5be:	9904      	ldr	r1, [sp, #16]
    a5c0:	465b      	mov	r3, fp
    a5c2:	2200      	movs	r2, #0
    a5c4:	f843 2b04 	str.w	r2, [r3], #4
    a5c8:	4299      	cmp	r1, r3
    a5ca:	d8fb      	bhi.n	a5c4 <__multiply+0x4c>
    a5cc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    a5d0:	f106 0914 	add.w	r9, r6, #20
    a5d4:	f108 0814 	add.w	r8, r8, #20
    a5d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    a5dc:	3514      	adds	r5, #20
    a5de:	45c1      	cmp	r9, r8
    a5e0:	f8cd 8004 	str.w	r8, [sp, #4]
    a5e4:	f10c 0c14 	add.w	ip, ip, #20
    a5e8:	9502      	str	r5, [sp, #8]
    a5ea:	d24b      	bcs.n	a684 <__multiply+0x10c>
    a5ec:	f04f 0a00 	mov.w	sl, #0
    a5f0:	9405      	str	r4, [sp, #20]
    a5f2:	f859 400a 	ldr.w	r4, [r9, sl]
    a5f6:	eb0a 080b 	add.w	r8, sl, fp
    a5fa:	b2a0      	uxth	r0, r4
    a5fc:	b1d8      	cbz	r0, a636 <__multiply+0xbe>
    a5fe:	9a02      	ldr	r2, [sp, #8]
    a600:	4643      	mov	r3, r8
    a602:	2400      	movs	r4, #0
    a604:	f852 5b04 	ldr.w	r5, [r2], #4
    a608:	6819      	ldr	r1, [r3, #0]
    a60a:	b2af      	uxth	r7, r5
    a60c:	0c2d      	lsrs	r5, r5, #16
    a60e:	b28e      	uxth	r6, r1
    a610:	0c09      	lsrs	r1, r1, #16
    a612:	fb00 6607 	mla	r6, r0, r7, r6
    a616:	fb00 1105 	mla	r1, r0, r5, r1
    a61a:	1936      	adds	r6, r6, r4
    a61c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    a620:	b2b6      	uxth	r6, r6
    a622:	0c0c      	lsrs	r4, r1, #16
    a624:	4594      	cmp	ip, r2
    a626:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    a62a:	f843 6b04 	str.w	r6, [r3], #4
    a62e:	d8e9      	bhi.n	a604 <__multiply+0x8c>
    a630:	601c      	str	r4, [r3, #0]
    a632:	f859 400a 	ldr.w	r4, [r9, sl]
    a636:	0c24      	lsrs	r4, r4, #16
    a638:	d01c      	beq.n	a674 <__multiply+0xfc>
    a63a:	f85b 200a 	ldr.w	r2, [fp, sl]
    a63e:	4641      	mov	r1, r8
    a640:	9b02      	ldr	r3, [sp, #8]
    a642:	2500      	movs	r5, #0
    a644:	4610      	mov	r0, r2
    a646:	881e      	ldrh	r6, [r3, #0]
    a648:	b297      	uxth	r7, r2
    a64a:	fb06 5504 	mla	r5, r6, r4, r5
    a64e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    a652:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    a656:	600f      	str	r7, [r1, #0]
    a658:	f851 0f04 	ldr.w	r0, [r1, #4]!
    a65c:	f853 2b04 	ldr.w	r2, [r3], #4
    a660:	b286      	uxth	r6, r0
    a662:	0c12      	lsrs	r2, r2, #16
    a664:	fb02 6204 	mla	r2, r2, r4, r6
    a668:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    a66c:	0c15      	lsrs	r5, r2, #16
    a66e:	459c      	cmp	ip, r3
    a670:	d8e9      	bhi.n	a646 <__multiply+0xce>
    a672:	600a      	str	r2, [r1, #0]
    a674:	f10a 0a04 	add.w	sl, sl, #4
    a678:	9a01      	ldr	r2, [sp, #4]
    a67a:	eb0a 0309 	add.w	r3, sl, r9
    a67e:	429a      	cmp	r2, r3
    a680:	d8b7      	bhi.n	a5f2 <__multiply+0x7a>
    a682:	9c05      	ldr	r4, [sp, #20]
    a684:	2c00      	cmp	r4, #0
    a686:	dd0b      	ble.n	a6a0 <__multiply+0x128>
    a688:	9a04      	ldr	r2, [sp, #16]
    a68a:	f852 3c04 	ldr.w	r3, [r2, #-4]
    a68e:	b93b      	cbnz	r3, a6a0 <__multiply+0x128>
    a690:	4613      	mov	r3, r2
    a692:	e003      	b.n	a69c <__multiply+0x124>
    a694:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a698:	3b04      	subs	r3, #4
    a69a:	b90a      	cbnz	r2, a6a0 <__multiply+0x128>
    a69c:	3c01      	subs	r4, #1
    a69e:	d1f9      	bne.n	a694 <__multiply+0x11c>
    a6a0:	9b03      	ldr	r3, [sp, #12]
    a6a2:	4618      	mov	r0, r3
    a6a4:	611c      	str	r4, [r3, #16]
    a6a6:	b007      	add	sp, #28
    a6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000a6ac <__i2b>:
    a6ac:	b510      	push	{r4, lr}
    a6ae:	460c      	mov	r4, r1
    a6b0:	2101      	movs	r1, #1
    a6b2:	f7ff fde9 	bl	a288 <_Balloc>
    a6b6:	2201      	movs	r2, #1
    a6b8:	6144      	str	r4, [r0, #20]
    a6ba:	6102      	str	r2, [r0, #16]
    a6bc:	bd10      	pop	{r4, pc}
    a6be:	bf00      	nop

0000a6c0 <__multadd>:
    a6c0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a6c4:	460d      	mov	r5, r1
    a6c6:	2100      	movs	r1, #0
    a6c8:	4606      	mov	r6, r0
    a6ca:	692c      	ldr	r4, [r5, #16]
    a6cc:	b083      	sub	sp, #12
    a6ce:	f105 0814 	add.w	r8, r5, #20
    a6d2:	4608      	mov	r0, r1
    a6d4:	f858 7001 	ldr.w	r7, [r8, r1]
    a6d8:	3001      	adds	r0, #1
    a6da:	fa1f fa87 	uxth.w	sl, r7
    a6de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    a6e2:	fb0a 3302 	mla	r3, sl, r2, r3
    a6e6:	fb0c fc02 	mul.w	ip, ip, r2
    a6ea:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    a6ee:	b29b      	uxth	r3, r3
    a6f0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    a6f4:	f848 3001 	str.w	r3, [r8, r1]
    a6f8:	3104      	adds	r1, #4
    a6fa:	4284      	cmp	r4, r0
    a6fc:	ea4f 431c 	mov.w	r3, ip, lsr #16
    a700:	dce8      	bgt.n	a6d4 <__multadd+0x14>
    a702:	b13b      	cbz	r3, a714 <__multadd+0x54>
    a704:	68aa      	ldr	r2, [r5, #8]
    a706:	4294      	cmp	r4, r2
    a708:	da08      	bge.n	a71c <__multadd+0x5c>
    a70a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    a70e:	3401      	adds	r4, #1
    a710:	612c      	str	r4, [r5, #16]
    a712:	6153      	str	r3, [r2, #20]
    a714:	4628      	mov	r0, r5
    a716:	b003      	add	sp, #12
    a718:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a71c:	6869      	ldr	r1, [r5, #4]
    a71e:	4630      	mov	r0, r6
    a720:	9301      	str	r3, [sp, #4]
    a722:	3101      	adds	r1, #1
    a724:	f7ff fdb0 	bl	a288 <_Balloc>
    a728:	692a      	ldr	r2, [r5, #16]
    a72a:	f105 010c 	add.w	r1, r5, #12
    a72e:	3202      	adds	r2, #2
    a730:	0092      	lsls	r2, r2, #2
    a732:	4607      	mov	r7, r0
    a734:	300c      	adds	r0, #12
    a736:	f7fa fbf7 	bl	4f28 <memcpy>
    a73a:	4629      	mov	r1, r5
    a73c:	4630      	mov	r0, r6
    a73e:	463d      	mov	r5, r7
    a740:	f7ff fd86 	bl	a250 <_Bfree>
    a744:	9b01      	ldr	r3, [sp, #4]
    a746:	e7e0      	b.n	a70a <__multadd+0x4a>

0000a748 <__pow5mult>:
    a748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a74c:	4615      	mov	r5, r2
    a74e:	f012 0203 	ands.w	r2, r2, #3
    a752:	4604      	mov	r4, r0
    a754:	4688      	mov	r8, r1
    a756:	d12c      	bne.n	a7b2 <__pow5mult+0x6a>
    a758:	10ad      	asrs	r5, r5, #2
    a75a:	d01e      	beq.n	a79a <__pow5mult+0x52>
    a75c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    a75e:	2e00      	cmp	r6, #0
    a760:	d034      	beq.n	a7cc <__pow5mult+0x84>
    a762:	68b7      	ldr	r7, [r6, #8]
    a764:	2f00      	cmp	r7, #0
    a766:	d03b      	beq.n	a7e0 <__pow5mult+0x98>
    a768:	f015 0f01 	tst.w	r5, #1
    a76c:	d108      	bne.n	a780 <__pow5mult+0x38>
    a76e:	106d      	asrs	r5, r5, #1
    a770:	d013      	beq.n	a79a <__pow5mult+0x52>
    a772:	683e      	ldr	r6, [r7, #0]
    a774:	b1a6      	cbz	r6, a7a0 <__pow5mult+0x58>
    a776:	4630      	mov	r0, r6
    a778:	4607      	mov	r7, r0
    a77a:	f015 0f01 	tst.w	r5, #1
    a77e:	d0f6      	beq.n	a76e <__pow5mult+0x26>
    a780:	4641      	mov	r1, r8
    a782:	463a      	mov	r2, r7
    a784:	4620      	mov	r0, r4
    a786:	f7ff fef7 	bl	a578 <__multiply>
    a78a:	4641      	mov	r1, r8
    a78c:	4606      	mov	r6, r0
    a78e:	4620      	mov	r0, r4
    a790:	f7ff fd5e 	bl	a250 <_Bfree>
    a794:	106d      	asrs	r5, r5, #1
    a796:	46b0      	mov	r8, r6
    a798:	d1eb      	bne.n	a772 <__pow5mult+0x2a>
    a79a:	4640      	mov	r0, r8
    a79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a7a0:	4639      	mov	r1, r7
    a7a2:	463a      	mov	r2, r7
    a7a4:	4620      	mov	r0, r4
    a7a6:	f7ff fee7 	bl	a578 <__multiply>
    a7aa:	6038      	str	r0, [r7, #0]
    a7ac:	4607      	mov	r7, r0
    a7ae:	6006      	str	r6, [r0, #0]
    a7b0:	e7e3      	b.n	a77a <__pow5mult+0x32>
    a7b2:	f24c 0ca8 	movw	ip, #49320	; 0xc0a8
    a7b6:	2300      	movs	r3, #0
    a7b8:	f2c0 0c00 	movt	ip, #0
    a7bc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    a7c0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    a7c4:	f7ff ff7c 	bl	a6c0 <__multadd>
    a7c8:	4680      	mov	r8, r0
    a7ca:	e7c5      	b.n	a758 <__pow5mult+0x10>
    a7cc:	2010      	movs	r0, #16
    a7ce:	f7fa f8d1 	bl	4974 <malloc>
    a7d2:	2300      	movs	r3, #0
    a7d4:	4606      	mov	r6, r0
    a7d6:	6260      	str	r0, [r4, #36]	; 0x24
    a7d8:	60c3      	str	r3, [r0, #12]
    a7da:	6043      	str	r3, [r0, #4]
    a7dc:	6083      	str	r3, [r0, #8]
    a7de:	6003      	str	r3, [r0, #0]
    a7e0:	4620      	mov	r0, r4
    a7e2:	f240 2171 	movw	r1, #625	; 0x271
    a7e6:	f7ff ff61 	bl	a6ac <__i2b>
    a7ea:	2300      	movs	r3, #0
    a7ec:	60b0      	str	r0, [r6, #8]
    a7ee:	4607      	mov	r7, r0
    a7f0:	6003      	str	r3, [r0, #0]
    a7f2:	e7b9      	b.n	a768 <__pow5mult+0x20>

0000a7f4 <__s2b>:
    a7f4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a7f8:	461e      	mov	r6, r3
    a7fa:	f648 6339 	movw	r3, #36409	; 0x8e39
    a7fe:	f106 0c08 	add.w	ip, r6, #8
    a802:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    a806:	4688      	mov	r8, r1
    a808:	4605      	mov	r5, r0
    a80a:	4617      	mov	r7, r2
    a80c:	fb83 130c 	smull	r1, r3, r3, ip
    a810:	ea4f 7cec 	mov.w	ip, ip, asr #31
    a814:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    a818:	f1bc 0f01 	cmp.w	ip, #1
    a81c:	dd35      	ble.n	a88a <__s2b+0x96>
    a81e:	2100      	movs	r1, #0
    a820:	2201      	movs	r2, #1
    a822:	0052      	lsls	r2, r2, #1
    a824:	3101      	adds	r1, #1
    a826:	4594      	cmp	ip, r2
    a828:	dcfb      	bgt.n	a822 <__s2b+0x2e>
    a82a:	4628      	mov	r0, r5
    a82c:	f7ff fd2c 	bl	a288 <_Balloc>
    a830:	9b08      	ldr	r3, [sp, #32]
    a832:	6143      	str	r3, [r0, #20]
    a834:	2301      	movs	r3, #1
    a836:	2f09      	cmp	r7, #9
    a838:	6103      	str	r3, [r0, #16]
    a83a:	dd22      	ble.n	a882 <__s2b+0x8e>
    a83c:	f108 0a09 	add.w	sl, r8, #9
    a840:	2409      	movs	r4, #9
    a842:	f818 3004 	ldrb.w	r3, [r8, r4]
    a846:	4601      	mov	r1, r0
    a848:	220a      	movs	r2, #10
    a84a:	3401      	adds	r4, #1
    a84c:	3b30      	subs	r3, #48	; 0x30
    a84e:	4628      	mov	r0, r5
    a850:	f7ff ff36 	bl	a6c0 <__multadd>
    a854:	42a7      	cmp	r7, r4
    a856:	dcf4      	bgt.n	a842 <__s2b+0x4e>
    a858:	eb0a 0807 	add.w	r8, sl, r7
    a85c:	f1a8 0808 	sub.w	r8, r8, #8
    a860:	42be      	cmp	r6, r7
    a862:	dd0c      	ble.n	a87e <__s2b+0x8a>
    a864:	2400      	movs	r4, #0
    a866:	f818 3004 	ldrb.w	r3, [r8, r4]
    a86a:	4601      	mov	r1, r0
    a86c:	3401      	adds	r4, #1
    a86e:	220a      	movs	r2, #10
    a870:	3b30      	subs	r3, #48	; 0x30
    a872:	4628      	mov	r0, r5
    a874:	f7ff ff24 	bl	a6c0 <__multadd>
    a878:	19e3      	adds	r3, r4, r7
    a87a:	429e      	cmp	r6, r3
    a87c:	dcf3      	bgt.n	a866 <__s2b+0x72>
    a87e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a882:	f108 080a 	add.w	r8, r8, #10
    a886:	2709      	movs	r7, #9
    a888:	e7ea      	b.n	a860 <__s2b+0x6c>
    a88a:	2100      	movs	r1, #0
    a88c:	e7cd      	b.n	a82a <__s2b+0x36>
    a88e:	bf00      	nop

0000a890 <_realloc_r>:
    a890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a894:	4691      	mov	r9, r2
    a896:	b083      	sub	sp, #12
    a898:	4607      	mov	r7, r0
    a89a:	460e      	mov	r6, r1
    a89c:	2900      	cmp	r1, #0
    a89e:	f000 813a 	beq.w	ab16 <_realloc_r+0x286>
    a8a2:	f1a1 0808 	sub.w	r8, r1, #8
    a8a6:	f109 040b 	add.w	r4, r9, #11
    a8aa:	f7fa fc6f 	bl	518c <__malloc_lock>
    a8ae:	2c16      	cmp	r4, #22
    a8b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a8b4:	460b      	mov	r3, r1
    a8b6:	f200 80a0 	bhi.w	a9fa <_realloc_r+0x16a>
    a8ba:	2210      	movs	r2, #16
    a8bc:	2500      	movs	r5, #0
    a8be:	4614      	mov	r4, r2
    a8c0:	454c      	cmp	r4, r9
    a8c2:	bf38      	it	cc
    a8c4:	f045 0501 	orrcc.w	r5, r5, #1
    a8c8:	2d00      	cmp	r5, #0
    a8ca:	f040 812a 	bne.w	ab22 <_realloc_r+0x292>
    a8ce:	f021 0a03 	bic.w	sl, r1, #3
    a8d2:	4592      	cmp	sl, r2
    a8d4:	bfa2      	ittt	ge
    a8d6:	4640      	movge	r0, r8
    a8d8:	4655      	movge	r5, sl
    a8da:	f108 0808 	addge.w	r8, r8, #8
    a8de:	da75      	bge.n	a9cc <_realloc_r+0x13c>
    a8e0:	f64d 635c 	movw	r3, #56924	; 0xde5c
    a8e4:	eb08 000a 	add.w	r0, r8, sl
    a8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8ec:	f8d3 e008 	ldr.w	lr, [r3, #8]
    a8f0:	4586      	cmp	lr, r0
    a8f2:	f000 811a 	beq.w	ab2a <_realloc_r+0x29a>
    a8f6:	f8d0 c004 	ldr.w	ip, [r0, #4]
    a8fa:	f02c 0b01 	bic.w	fp, ip, #1
    a8fe:	4483      	add	fp, r0
    a900:	f8db b004 	ldr.w	fp, [fp, #4]
    a904:	f01b 0f01 	tst.w	fp, #1
    a908:	d07c      	beq.n	aa04 <_realloc_r+0x174>
    a90a:	46ac      	mov	ip, r5
    a90c:	4628      	mov	r0, r5
    a90e:	f011 0f01 	tst.w	r1, #1
    a912:	f040 809b 	bne.w	aa4c <_realloc_r+0x1bc>
    a916:	f856 1c08 	ldr.w	r1, [r6, #-8]
    a91a:	ebc1 0b08 	rsb	fp, r1, r8
    a91e:	f8db 5004 	ldr.w	r5, [fp, #4]
    a922:	f025 0503 	bic.w	r5, r5, #3
    a926:	2800      	cmp	r0, #0
    a928:	f000 80dd 	beq.w	aae6 <_realloc_r+0x256>
    a92c:	4570      	cmp	r0, lr
    a92e:	f000 811f 	beq.w	ab70 <_realloc_r+0x2e0>
    a932:	eb05 030a 	add.w	r3, r5, sl
    a936:	eb0c 0503 	add.w	r5, ip, r3
    a93a:	4295      	cmp	r5, r2
    a93c:	bfb8      	it	lt
    a93e:	461d      	movlt	r5, r3
    a940:	f2c0 80d2 	blt.w	aae8 <_realloc_r+0x258>
    a944:	6881      	ldr	r1, [r0, #8]
    a946:	465b      	mov	r3, fp
    a948:	68c0      	ldr	r0, [r0, #12]
    a94a:	f1aa 0204 	sub.w	r2, sl, #4
    a94e:	2a24      	cmp	r2, #36	; 0x24
    a950:	6081      	str	r1, [r0, #8]
    a952:	60c8      	str	r0, [r1, #12]
    a954:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a958:	f8db 000c 	ldr.w	r0, [fp, #12]
    a95c:	6081      	str	r1, [r0, #8]
    a95e:	60c8      	str	r0, [r1, #12]
    a960:	f200 80d0 	bhi.w	ab04 <_realloc_r+0x274>
    a964:	2a13      	cmp	r2, #19
    a966:	469c      	mov	ip, r3
    a968:	d921      	bls.n	a9ae <_realloc_r+0x11e>
    a96a:	4631      	mov	r1, r6
    a96c:	f10b 0c10 	add.w	ip, fp, #16
    a970:	f851 0b04 	ldr.w	r0, [r1], #4
    a974:	f8cb 0008 	str.w	r0, [fp, #8]
    a978:	6870      	ldr	r0, [r6, #4]
    a97a:	1d0e      	adds	r6, r1, #4
    a97c:	2a1b      	cmp	r2, #27
    a97e:	f8cb 000c 	str.w	r0, [fp, #12]
    a982:	d914      	bls.n	a9ae <_realloc_r+0x11e>
    a984:	6848      	ldr	r0, [r1, #4]
    a986:	1d31      	adds	r1, r6, #4
    a988:	f10b 0c18 	add.w	ip, fp, #24
    a98c:	f8cb 0010 	str.w	r0, [fp, #16]
    a990:	6870      	ldr	r0, [r6, #4]
    a992:	1d0e      	adds	r6, r1, #4
    a994:	2a24      	cmp	r2, #36	; 0x24
    a996:	f8cb 0014 	str.w	r0, [fp, #20]
    a99a:	d108      	bne.n	a9ae <_realloc_r+0x11e>
    a99c:	684a      	ldr	r2, [r1, #4]
    a99e:	f10b 0c20 	add.w	ip, fp, #32
    a9a2:	f8cb 2018 	str.w	r2, [fp, #24]
    a9a6:	6872      	ldr	r2, [r6, #4]
    a9a8:	3608      	adds	r6, #8
    a9aa:	f8cb 201c 	str.w	r2, [fp, #28]
    a9ae:	4631      	mov	r1, r6
    a9b0:	4698      	mov	r8, r3
    a9b2:	4662      	mov	r2, ip
    a9b4:	4658      	mov	r0, fp
    a9b6:	f851 3b04 	ldr.w	r3, [r1], #4
    a9ba:	f842 3b04 	str.w	r3, [r2], #4
    a9be:	6873      	ldr	r3, [r6, #4]
    a9c0:	f8cc 3004 	str.w	r3, [ip, #4]
    a9c4:	684b      	ldr	r3, [r1, #4]
    a9c6:	6053      	str	r3, [r2, #4]
    a9c8:	f8db 3004 	ldr.w	r3, [fp, #4]
    a9cc:	ebc4 0c05 	rsb	ip, r4, r5
    a9d0:	f1bc 0f0f 	cmp.w	ip, #15
    a9d4:	d826      	bhi.n	aa24 <_realloc_r+0x194>
    a9d6:	1942      	adds	r2, r0, r5
    a9d8:	f003 0301 	and.w	r3, r3, #1
    a9dc:	ea43 0505 	orr.w	r5, r3, r5
    a9e0:	6045      	str	r5, [r0, #4]
    a9e2:	6853      	ldr	r3, [r2, #4]
    a9e4:	f043 0301 	orr.w	r3, r3, #1
    a9e8:	6053      	str	r3, [r2, #4]
    a9ea:	4638      	mov	r0, r7
    a9ec:	4645      	mov	r5, r8
    a9ee:	f7fa fbcf 	bl	5190 <__malloc_unlock>
    a9f2:	4628      	mov	r0, r5
    a9f4:	b003      	add	sp, #12
    a9f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9fa:	f024 0407 	bic.w	r4, r4, #7
    a9fe:	4622      	mov	r2, r4
    aa00:	0fe5      	lsrs	r5, r4, #31
    aa02:	e75d      	b.n	a8c0 <_realloc_r+0x30>
    aa04:	f02c 0c03 	bic.w	ip, ip, #3
    aa08:	eb0c 050a 	add.w	r5, ip, sl
    aa0c:	4295      	cmp	r5, r2
    aa0e:	f6ff af7e 	blt.w	a90e <_realloc_r+0x7e>
    aa12:	6882      	ldr	r2, [r0, #8]
    aa14:	460b      	mov	r3, r1
    aa16:	68c1      	ldr	r1, [r0, #12]
    aa18:	4640      	mov	r0, r8
    aa1a:	f108 0808 	add.w	r8, r8, #8
    aa1e:	608a      	str	r2, [r1, #8]
    aa20:	60d1      	str	r1, [r2, #12]
    aa22:	e7d3      	b.n	a9cc <_realloc_r+0x13c>
    aa24:	1901      	adds	r1, r0, r4
    aa26:	f003 0301 	and.w	r3, r3, #1
    aa2a:	eb01 020c 	add.w	r2, r1, ip
    aa2e:	ea43 0404 	orr.w	r4, r3, r4
    aa32:	f04c 0301 	orr.w	r3, ip, #1
    aa36:	6044      	str	r4, [r0, #4]
    aa38:	604b      	str	r3, [r1, #4]
    aa3a:	4638      	mov	r0, r7
    aa3c:	6853      	ldr	r3, [r2, #4]
    aa3e:	3108      	adds	r1, #8
    aa40:	f043 0301 	orr.w	r3, r3, #1
    aa44:	6053      	str	r3, [r2, #4]
    aa46:	f7fe fe6f 	bl	9728 <_free_r>
    aa4a:	e7ce      	b.n	a9ea <_realloc_r+0x15a>
    aa4c:	4649      	mov	r1, r9
    aa4e:	4638      	mov	r0, r7
    aa50:	f7f9 ff98 	bl	4984 <_malloc_r>
    aa54:	4605      	mov	r5, r0
    aa56:	2800      	cmp	r0, #0
    aa58:	d041      	beq.n	aade <_realloc_r+0x24e>
    aa5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    aa5e:	f1a0 0208 	sub.w	r2, r0, #8
    aa62:	f023 0101 	bic.w	r1, r3, #1
    aa66:	4441      	add	r1, r8
    aa68:	428a      	cmp	r2, r1
    aa6a:	f000 80d7 	beq.w	ac1c <_realloc_r+0x38c>
    aa6e:	f1aa 0204 	sub.w	r2, sl, #4
    aa72:	4631      	mov	r1, r6
    aa74:	2a24      	cmp	r2, #36	; 0x24
    aa76:	d878      	bhi.n	ab6a <_realloc_r+0x2da>
    aa78:	2a13      	cmp	r2, #19
    aa7a:	4603      	mov	r3, r0
    aa7c:	d921      	bls.n	aac2 <_realloc_r+0x232>
    aa7e:	4634      	mov	r4, r6
    aa80:	f854 3b04 	ldr.w	r3, [r4], #4
    aa84:	1d21      	adds	r1, r4, #4
    aa86:	f840 3b04 	str.w	r3, [r0], #4
    aa8a:	1d03      	adds	r3, r0, #4
    aa8c:	f8d6 c004 	ldr.w	ip, [r6, #4]
    aa90:	2a1b      	cmp	r2, #27
    aa92:	f8c5 c004 	str.w	ip, [r5, #4]
    aa96:	d914      	bls.n	aac2 <_realloc_r+0x232>
    aa98:	f8d4 e004 	ldr.w	lr, [r4, #4]
    aa9c:	1d1c      	adds	r4, r3, #4
    aa9e:	f101 0c04 	add.w	ip, r1, #4
    aaa2:	f8c0 e004 	str.w	lr, [r0, #4]
    aaa6:	6848      	ldr	r0, [r1, #4]
    aaa8:	f10c 0104 	add.w	r1, ip, #4
    aaac:	6058      	str	r0, [r3, #4]
    aaae:	1d23      	adds	r3, r4, #4
    aab0:	2a24      	cmp	r2, #36	; 0x24
    aab2:	d106      	bne.n	aac2 <_realloc_r+0x232>
    aab4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    aab8:	6062      	str	r2, [r4, #4]
    aaba:	684a      	ldr	r2, [r1, #4]
    aabc:	3108      	adds	r1, #8
    aabe:	605a      	str	r2, [r3, #4]
    aac0:	3308      	adds	r3, #8
    aac2:	4608      	mov	r0, r1
    aac4:	461a      	mov	r2, r3
    aac6:	f850 4b04 	ldr.w	r4, [r0], #4
    aaca:	f842 4b04 	str.w	r4, [r2], #4
    aace:	6849      	ldr	r1, [r1, #4]
    aad0:	6059      	str	r1, [r3, #4]
    aad2:	6843      	ldr	r3, [r0, #4]
    aad4:	6053      	str	r3, [r2, #4]
    aad6:	4631      	mov	r1, r6
    aad8:	4638      	mov	r0, r7
    aada:	f7fe fe25 	bl	9728 <_free_r>
    aade:	4638      	mov	r0, r7
    aae0:	f7fa fb56 	bl	5190 <__malloc_unlock>
    aae4:	e785      	b.n	a9f2 <_realloc_r+0x162>
    aae6:	4455      	add	r5, sl
    aae8:	4295      	cmp	r5, r2
    aaea:	dbaf      	blt.n	aa4c <_realloc_r+0x1bc>
    aaec:	465b      	mov	r3, fp
    aaee:	f8db 000c 	ldr.w	r0, [fp, #12]
    aaf2:	f1aa 0204 	sub.w	r2, sl, #4
    aaf6:	f853 1f08 	ldr.w	r1, [r3, #8]!
    aafa:	2a24      	cmp	r2, #36	; 0x24
    aafc:	6081      	str	r1, [r0, #8]
    aafe:	60c8      	str	r0, [r1, #12]
    ab00:	f67f af30 	bls.w	a964 <_realloc_r+0xd4>
    ab04:	4618      	mov	r0, r3
    ab06:	4631      	mov	r1, r6
    ab08:	4698      	mov	r8, r3
    ab0a:	f7ff f9b9 	bl	9e80 <memmove>
    ab0e:	4658      	mov	r0, fp
    ab10:	f8db 3004 	ldr.w	r3, [fp, #4]
    ab14:	e75a      	b.n	a9cc <_realloc_r+0x13c>
    ab16:	4611      	mov	r1, r2
    ab18:	b003      	add	sp, #12
    ab1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab1e:	f7f9 bf31 	b.w	4984 <_malloc_r>
    ab22:	230c      	movs	r3, #12
    ab24:	2500      	movs	r5, #0
    ab26:	603b      	str	r3, [r7, #0]
    ab28:	e763      	b.n	a9f2 <_realloc_r+0x162>
    ab2a:	f8de 5004 	ldr.w	r5, [lr, #4]
    ab2e:	f104 0b10 	add.w	fp, r4, #16
    ab32:	f025 0c03 	bic.w	ip, r5, #3
    ab36:	eb0c 000a 	add.w	r0, ip, sl
    ab3a:	4558      	cmp	r0, fp
    ab3c:	bfb8      	it	lt
    ab3e:	4670      	movlt	r0, lr
    ab40:	f6ff aee5 	blt.w	a90e <_realloc_r+0x7e>
    ab44:	eb08 0204 	add.w	r2, r8, r4
    ab48:	1b01      	subs	r1, r0, r4
    ab4a:	f041 0101 	orr.w	r1, r1, #1
    ab4e:	609a      	str	r2, [r3, #8]
    ab50:	6051      	str	r1, [r2, #4]
    ab52:	4638      	mov	r0, r7
    ab54:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ab58:	4635      	mov	r5, r6
    ab5a:	f001 0301 	and.w	r3, r1, #1
    ab5e:	431c      	orrs	r4, r3
    ab60:	f8c8 4004 	str.w	r4, [r8, #4]
    ab64:	f7fa fb14 	bl	5190 <__malloc_unlock>
    ab68:	e743      	b.n	a9f2 <_realloc_r+0x162>
    ab6a:	f7ff f989 	bl	9e80 <memmove>
    ab6e:	e7b2      	b.n	aad6 <_realloc_r+0x246>
    ab70:	4455      	add	r5, sl
    ab72:	f104 0110 	add.w	r1, r4, #16
    ab76:	44ac      	add	ip, r5
    ab78:	458c      	cmp	ip, r1
    ab7a:	dbb5      	blt.n	aae8 <_realloc_r+0x258>
    ab7c:	465d      	mov	r5, fp
    ab7e:	f8db 000c 	ldr.w	r0, [fp, #12]
    ab82:	f1aa 0204 	sub.w	r2, sl, #4
    ab86:	f855 1f08 	ldr.w	r1, [r5, #8]!
    ab8a:	2a24      	cmp	r2, #36	; 0x24
    ab8c:	6081      	str	r1, [r0, #8]
    ab8e:	60c8      	str	r0, [r1, #12]
    ab90:	d84c      	bhi.n	ac2c <_realloc_r+0x39c>
    ab92:	2a13      	cmp	r2, #19
    ab94:	4628      	mov	r0, r5
    ab96:	d924      	bls.n	abe2 <_realloc_r+0x352>
    ab98:	4631      	mov	r1, r6
    ab9a:	f10b 0010 	add.w	r0, fp, #16
    ab9e:	f851 eb04 	ldr.w	lr, [r1], #4
    aba2:	f8cb e008 	str.w	lr, [fp, #8]
    aba6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    abaa:	1d0e      	adds	r6, r1, #4
    abac:	2a1b      	cmp	r2, #27
    abae:	f8cb e00c 	str.w	lr, [fp, #12]
    abb2:	d916      	bls.n	abe2 <_realloc_r+0x352>
    abb4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    abb8:	1d31      	adds	r1, r6, #4
    abba:	f10b 0018 	add.w	r0, fp, #24
    abbe:	f8cb e010 	str.w	lr, [fp, #16]
    abc2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    abc6:	1d0e      	adds	r6, r1, #4
    abc8:	2a24      	cmp	r2, #36	; 0x24
    abca:	f8cb e014 	str.w	lr, [fp, #20]
    abce:	d108      	bne.n	abe2 <_realloc_r+0x352>
    abd0:	684a      	ldr	r2, [r1, #4]
    abd2:	f10b 0020 	add.w	r0, fp, #32
    abd6:	f8cb 2018 	str.w	r2, [fp, #24]
    abda:	6872      	ldr	r2, [r6, #4]
    abdc:	3608      	adds	r6, #8
    abde:	f8cb 201c 	str.w	r2, [fp, #28]
    abe2:	4631      	mov	r1, r6
    abe4:	4602      	mov	r2, r0
    abe6:	f851 eb04 	ldr.w	lr, [r1], #4
    abea:	f842 eb04 	str.w	lr, [r2], #4
    abee:	6876      	ldr	r6, [r6, #4]
    abf0:	6046      	str	r6, [r0, #4]
    abf2:	6849      	ldr	r1, [r1, #4]
    abf4:	6051      	str	r1, [r2, #4]
    abf6:	eb0b 0204 	add.w	r2, fp, r4
    abfa:	ebc4 010c 	rsb	r1, r4, ip
    abfe:	f041 0101 	orr.w	r1, r1, #1
    ac02:	609a      	str	r2, [r3, #8]
    ac04:	6051      	str	r1, [r2, #4]
    ac06:	4638      	mov	r0, r7
    ac08:	f8db 1004 	ldr.w	r1, [fp, #4]
    ac0c:	f001 0301 	and.w	r3, r1, #1
    ac10:	431c      	orrs	r4, r3
    ac12:	f8cb 4004 	str.w	r4, [fp, #4]
    ac16:	f7fa fabb 	bl	5190 <__malloc_unlock>
    ac1a:	e6ea      	b.n	a9f2 <_realloc_r+0x162>
    ac1c:	6855      	ldr	r5, [r2, #4]
    ac1e:	4640      	mov	r0, r8
    ac20:	f108 0808 	add.w	r8, r8, #8
    ac24:	f025 0503 	bic.w	r5, r5, #3
    ac28:	4455      	add	r5, sl
    ac2a:	e6cf      	b.n	a9cc <_realloc_r+0x13c>
    ac2c:	4631      	mov	r1, r6
    ac2e:	4628      	mov	r0, r5
    ac30:	9300      	str	r3, [sp, #0]
    ac32:	f8cd c004 	str.w	ip, [sp, #4]
    ac36:	f7ff f923 	bl	9e80 <memmove>
    ac3a:	f8dd c004 	ldr.w	ip, [sp, #4]
    ac3e:	9b00      	ldr	r3, [sp, #0]
    ac40:	e7d9      	b.n	abf6 <_realloc_r+0x366>
    ac42:	bf00      	nop

0000ac44 <__isinfd>:
    ac44:	4602      	mov	r2, r0
    ac46:	4240      	negs	r0, r0
    ac48:	ea40 0302 	orr.w	r3, r0, r2
    ac4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    ac50:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    ac54:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    ac58:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    ac5c:	4258      	negs	r0, r3
    ac5e:	ea40 0303 	orr.w	r3, r0, r3
    ac62:	17d8      	asrs	r0, r3, #31
    ac64:	3001      	adds	r0, #1
    ac66:	4770      	bx	lr

0000ac68 <__isnand>:
    ac68:	4602      	mov	r2, r0
    ac6a:	4240      	negs	r0, r0
    ac6c:	4310      	orrs	r0, r2
    ac6e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    ac72:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    ac76:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    ac7a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    ac7e:	0fc0      	lsrs	r0, r0, #31
    ac80:	4770      	bx	lr
    ac82:	bf00      	nop

0000ac84 <__sclose>:
    ac84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    ac88:	f000 b960 	b.w	af4c <_close_r>

0000ac8c <__sseek>:
    ac8c:	b510      	push	{r4, lr}
    ac8e:	460c      	mov	r4, r1
    ac90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    ac94:	f000 f9fe 	bl	b094 <_lseek_r>
    ac98:	89a3      	ldrh	r3, [r4, #12]
    ac9a:	f1b0 3fff 	cmp.w	r0, #4294967295
    ac9e:	bf15      	itete	ne
    aca0:	6560      	strne	r0, [r4, #84]	; 0x54
    aca2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    aca6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    acaa:	81a3      	strheq	r3, [r4, #12]
    acac:	bf18      	it	ne
    acae:	81a3      	strhne	r3, [r4, #12]
    acb0:	bd10      	pop	{r4, pc}
    acb2:	bf00      	nop

0000acb4 <__swrite>:
    acb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    acb8:	461d      	mov	r5, r3
    acba:	898b      	ldrh	r3, [r1, #12]
    acbc:	460c      	mov	r4, r1
    acbe:	4616      	mov	r6, r2
    acc0:	4607      	mov	r7, r0
    acc2:	f413 7f80 	tst.w	r3, #256	; 0x100
    acc6:	d006      	beq.n	acd6 <__swrite+0x22>
    acc8:	2302      	movs	r3, #2
    acca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    acce:	2200      	movs	r2, #0
    acd0:	f000 f9e0 	bl	b094 <_lseek_r>
    acd4:	89a3      	ldrh	r3, [r4, #12]
    acd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    acda:	4638      	mov	r0, r7
    acdc:	81a3      	strh	r3, [r4, #12]
    acde:	4632      	mov	r2, r6
    ace0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    ace4:	462b      	mov	r3, r5
    ace6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    acea:	f7f6 bfdf 	b.w	1cac <_write_r>
    acee:	bf00      	nop

0000acf0 <__sread>:
    acf0:	b510      	push	{r4, lr}
    acf2:	460c      	mov	r4, r1
    acf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    acf8:	f000 f9e2 	bl	b0c0 <_read_r>
    acfc:	2800      	cmp	r0, #0
    acfe:	db03      	blt.n	ad08 <__sread+0x18>
    ad00:	6d63      	ldr	r3, [r4, #84]	; 0x54
    ad02:	181b      	adds	r3, r3, r0
    ad04:	6563      	str	r3, [r4, #84]	; 0x54
    ad06:	bd10      	pop	{r4, pc}
    ad08:	89a3      	ldrh	r3, [r4, #12]
    ad0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    ad0e:	81a3      	strh	r3, [r4, #12]
    ad10:	bd10      	pop	{r4, pc}
    ad12:	bf00      	nop

0000ad14 <strcmp>:
    ad14:	ea80 0201 	eor.w	r2, r0, r1
    ad18:	f012 0f03 	tst.w	r2, #3
    ad1c:	d13a      	bne.n	ad94 <strcmp_unaligned>
    ad1e:	f010 0203 	ands.w	r2, r0, #3
    ad22:	f020 0003 	bic.w	r0, r0, #3
    ad26:	f021 0103 	bic.w	r1, r1, #3
    ad2a:	f850 cb04 	ldr.w	ip, [r0], #4
    ad2e:	bf08      	it	eq
    ad30:	f851 3b04 	ldreq.w	r3, [r1], #4
    ad34:	d00d      	beq.n	ad52 <strcmp+0x3e>
    ad36:	f082 0203 	eor.w	r2, r2, #3
    ad3a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    ad3e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    ad42:	fa23 f202 	lsr.w	r2, r3, r2
    ad46:	f851 3b04 	ldr.w	r3, [r1], #4
    ad4a:	ea4c 0c02 	orr.w	ip, ip, r2
    ad4e:	ea43 0302 	orr.w	r3, r3, r2
    ad52:	bf00      	nop
    ad54:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    ad58:	459c      	cmp	ip, r3
    ad5a:	bf01      	itttt	eq
    ad5c:	ea22 020c 	biceq.w	r2, r2, ip
    ad60:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    ad64:	f850 cb04 	ldreq.w	ip, [r0], #4
    ad68:	f851 3b04 	ldreq.w	r3, [r1], #4
    ad6c:	d0f2      	beq.n	ad54 <strcmp+0x40>
    ad6e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    ad72:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    ad76:	2801      	cmp	r0, #1
    ad78:	bf28      	it	cs
    ad7a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    ad7e:	bf08      	it	eq
    ad80:	0a1b      	lsreq	r3, r3, #8
    ad82:	d0f4      	beq.n	ad6e <strcmp+0x5a>
    ad84:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    ad88:	ea4f 6010 	mov.w	r0, r0, lsr #24
    ad8c:	eba0 0003 	sub.w	r0, r0, r3
    ad90:	4770      	bx	lr
    ad92:	bf00      	nop

0000ad94 <strcmp_unaligned>:
    ad94:	f010 0f03 	tst.w	r0, #3
    ad98:	d00a      	beq.n	adb0 <strcmp_unaligned+0x1c>
    ad9a:	f810 2b01 	ldrb.w	r2, [r0], #1
    ad9e:	f811 3b01 	ldrb.w	r3, [r1], #1
    ada2:	2a01      	cmp	r2, #1
    ada4:	bf28      	it	cs
    ada6:	429a      	cmpcs	r2, r3
    ada8:	d0f4      	beq.n	ad94 <strcmp_unaligned>
    adaa:	eba2 0003 	sub.w	r0, r2, r3
    adae:	4770      	bx	lr
    adb0:	f84d 5d04 	str.w	r5, [sp, #-4]!
    adb4:	f84d 4d04 	str.w	r4, [sp, #-4]!
    adb8:	f04f 0201 	mov.w	r2, #1
    adbc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    adc0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    adc4:	f001 0c03 	and.w	ip, r1, #3
    adc8:	f021 0103 	bic.w	r1, r1, #3
    adcc:	f850 4b04 	ldr.w	r4, [r0], #4
    add0:	f851 5b04 	ldr.w	r5, [r1], #4
    add4:	f1bc 0f02 	cmp.w	ip, #2
    add8:	d026      	beq.n	ae28 <strcmp_unaligned+0x94>
    adda:	d84b      	bhi.n	ae74 <strcmp_unaligned+0xe0>
    addc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    ade0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    ade4:	eba4 0302 	sub.w	r3, r4, r2
    ade8:	ea23 0304 	bic.w	r3, r3, r4
    adec:	d10d      	bne.n	ae0a <strcmp_unaligned+0x76>
    adee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    adf2:	bf08      	it	eq
    adf4:	f851 5b04 	ldreq.w	r5, [r1], #4
    adf8:	d10a      	bne.n	ae10 <strcmp_unaligned+0x7c>
    adfa:	ea8c 0c04 	eor.w	ip, ip, r4
    adfe:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    ae02:	d10c      	bne.n	ae1e <strcmp_unaligned+0x8a>
    ae04:	f850 4b04 	ldr.w	r4, [r0], #4
    ae08:	e7e8      	b.n	addc <strcmp_unaligned+0x48>
    ae0a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    ae0e:	e05c      	b.n	aeca <strcmp_unaligned+0x136>
    ae10:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    ae14:	d152      	bne.n	aebc <strcmp_unaligned+0x128>
    ae16:	780d      	ldrb	r5, [r1, #0]
    ae18:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    ae1c:	e055      	b.n	aeca <strcmp_unaligned+0x136>
    ae1e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    ae22:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    ae26:	e050      	b.n	aeca <strcmp_unaligned+0x136>
    ae28:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    ae2c:	eba4 0302 	sub.w	r3, r4, r2
    ae30:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    ae34:	ea23 0304 	bic.w	r3, r3, r4
    ae38:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    ae3c:	d117      	bne.n	ae6e <strcmp_unaligned+0xda>
    ae3e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    ae42:	bf08      	it	eq
    ae44:	f851 5b04 	ldreq.w	r5, [r1], #4
    ae48:	d107      	bne.n	ae5a <strcmp_unaligned+0xc6>
    ae4a:	ea8c 0c04 	eor.w	ip, ip, r4
    ae4e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    ae52:	d108      	bne.n	ae66 <strcmp_unaligned+0xd2>
    ae54:	f850 4b04 	ldr.w	r4, [r0], #4
    ae58:	e7e6      	b.n	ae28 <strcmp_unaligned+0x94>
    ae5a:	041b      	lsls	r3, r3, #16
    ae5c:	d12e      	bne.n	aebc <strcmp_unaligned+0x128>
    ae5e:	880d      	ldrh	r5, [r1, #0]
    ae60:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    ae64:	e031      	b.n	aeca <strcmp_unaligned+0x136>
    ae66:	ea4f 4505 	mov.w	r5, r5, lsl #16
    ae6a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    ae6e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    ae72:	e02a      	b.n	aeca <strcmp_unaligned+0x136>
    ae74:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    ae78:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    ae7c:	eba4 0302 	sub.w	r3, r4, r2
    ae80:	ea23 0304 	bic.w	r3, r3, r4
    ae84:	d10d      	bne.n	aea2 <strcmp_unaligned+0x10e>
    ae86:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    ae8a:	bf08      	it	eq
    ae8c:	f851 5b04 	ldreq.w	r5, [r1], #4
    ae90:	d10a      	bne.n	aea8 <strcmp_unaligned+0x114>
    ae92:	ea8c 0c04 	eor.w	ip, ip, r4
    ae96:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    ae9a:	d10a      	bne.n	aeb2 <strcmp_unaligned+0x11e>
    ae9c:	f850 4b04 	ldr.w	r4, [r0], #4
    aea0:	e7e8      	b.n	ae74 <strcmp_unaligned+0xe0>
    aea2:	ea4f 6515 	mov.w	r5, r5, lsr #24
    aea6:	e010      	b.n	aeca <strcmp_unaligned+0x136>
    aea8:	f014 0fff 	tst.w	r4, #255	; 0xff
    aeac:	d006      	beq.n	aebc <strcmp_unaligned+0x128>
    aeae:	f851 5b04 	ldr.w	r5, [r1], #4
    aeb2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    aeb6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    aeba:	e006      	b.n	aeca <strcmp_unaligned+0x136>
    aebc:	f04f 0000 	mov.w	r0, #0
    aec0:	f85d 4b04 	ldr.w	r4, [sp], #4
    aec4:	f85d 5b04 	ldr.w	r5, [sp], #4
    aec8:	4770      	bx	lr
    aeca:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    aece:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    aed2:	2801      	cmp	r0, #1
    aed4:	bf28      	it	cs
    aed6:	4290      	cmpcs	r0, r2
    aed8:	bf04      	itt	eq
    aeda:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    aede:	0a2d      	lsreq	r5, r5, #8
    aee0:	d0f3      	beq.n	aeca <strcmp_unaligned+0x136>
    aee2:	eba2 0000 	sub.w	r0, r2, r0
    aee6:	f85d 4b04 	ldr.w	r4, [sp], #4
    aeea:	f85d 5b04 	ldr.w	r5, [sp], #4
    aeee:	4770      	bx	lr

0000aef0 <_calloc_r>:
    aef0:	b538      	push	{r3, r4, r5, lr}
    aef2:	fb01 f102 	mul.w	r1, r1, r2
    aef6:	f7f9 fd45 	bl	4984 <_malloc_r>
    aefa:	4604      	mov	r4, r0
    aefc:	b1f8      	cbz	r0, af3e <_calloc_r+0x4e>
    aefe:	f850 2c04 	ldr.w	r2, [r0, #-4]
    af02:	f022 0203 	bic.w	r2, r2, #3
    af06:	3a04      	subs	r2, #4
    af08:	2a24      	cmp	r2, #36	; 0x24
    af0a:	d81a      	bhi.n	af42 <_calloc_r+0x52>
    af0c:	2a13      	cmp	r2, #19
    af0e:	4603      	mov	r3, r0
    af10:	d90f      	bls.n	af32 <_calloc_r+0x42>
    af12:	2100      	movs	r1, #0
    af14:	f840 1b04 	str.w	r1, [r0], #4
    af18:	1d03      	adds	r3, r0, #4
    af1a:	2a1b      	cmp	r2, #27
    af1c:	6061      	str	r1, [r4, #4]
    af1e:	d908      	bls.n	af32 <_calloc_r+0x42>
    af20:	1d1d      	adds	r5, r3, #4
    af22:	6041      	str	r1, [r0, #4]
    af24:	6059      	str	r1, [r3, #4]
    af26:	1d2b      	adds	r3, r5, #4
    af28:	2a24      	cmp	r2, #36	; 0x24
    af2a:	bf02      	ittt	eq
    af2c:	6069      	streq	r1, [r5, #4]
    af2e:	6059      	streq	r1, [r3, #4]
    af30:	3308      	addeq	r3, #8
    af32:	461a      	mov	r2, r3
    af34:	2100      	movs	r1, #0
    af36:	f842 1b04 	str.w	r1, [r2], #4
    af3a:	6059      	str	r1, [r3, #4]
    af3c:	6051      	str	r1, [r2, #4]
    af3e:	4620      	mov	r0, r4
    af40:	bd38      	pop	{r3, r4, r5, pc}
    af42:	2100      	movs	r1, #0
    af44:	f7fa f8b8 	bl	50b8 <memset>
    af48:	4620      	mov	r0, r4
    af4a:	bd38      	pop	{r3, r4, r5, pc}

0000af4c <_close_r>:
    af4c:	b538      	push	{r3, r4, r5, lr}
    af4e:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    af52:	f2c2 0400 	movt	r4, #8192	; 0x2000
    af56:	4605      	mov	r5, r0
    af58:	4608      	mov	r0, r1
    af5a:	2300      	movs	r3, #0
    af5c:	6023      	str	r3, [r4, #0]
    af5e:	f7f6 fe59 	bl	1c14 <_close>
    af62:	f1b0 3fff 	cmp.w	r0, #4294967295
    af66:	d000      	beq.n	af6a <_close_r+0x1e>
    af68:	bd38      	pop	{r3, r4, r5, pc}
    af6a:	6823      	ldr	r3, [r4, #0]
    af6c:	2b00      	cmp	r3, #0
    af6e:	d0fb      	beq.n	af68 <_close_r+0x1c>
    af70:	602b      	str	r3, [r5, #0]
    af72:	bd38      	pop	{r3, r4, r5, pc}

0000af74 <_fclose_r>:
    af74:	b570      	push	{r4, r5, r6, lr}
    af76:	4605      	mov	r5, r0
    af78:	460c      	mov	r4, r1
    af7a:	2900      	cmp	r1, #0
    af7c:	d04b      	beq.n	b016 <_fclose_r+0xa2>
    af7e:	f7fe fa9b 	bl	94b8 <__sfp_lock_acquire>
    af82:	b115      	cbz	r5, af8a <_fclose_r+0x16>
    af84:	69ab      	ldr	r3, [r5, #24]
    af86:	2b00      	cmp	r3, #0
    af88:	d048      	beq.n	b01c <_fclose_r+0xa8>
    af8a:	f24c 0304 	movw	r3, #49156	; 0xc004
    af8e:	f2c0 0300 	movt	r3, #0
    af92:	429c      	cmp	r4, r3
    af94:	bf08      	it	eq
    af96:	686c      	ldreq	r4, [r5, #4]
    af98:	d00e      	beq.n	afb8 <_fclose_r+0x44>
    af9a:	f24c 0324 	movw	r3, #49188	; 0xc024
    af9e:	f2c0 0300 	movt	r3, #0
    afa2:	429c      	cmp	r4, r3
    afa4:	bf08      	it	eq
    afa6:	68ac      	ldreq	r4, [r5, #8]
    afa8:	d006      	beq.n	afb8 <_fclose_r+0x44>
    afaa:	f24c 0344 	movw	r3, #49220	; 0xc044
    afae:	f2c0 0300 	movt	r3, #0
    afb2:	429c      	cmp	r4, r3
    afb4:	bf08      	it	eq
    afb6:	68ec      	ldreq	r4, [r5, #12]
    afb8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    afbc:	b33e      	cbz	r6, b00e <_fclose_r+0x9a>
    afbe:	4628      	mov	r0, r5
    afc0:	4621      	mov	r1, r4
    afc2:	f7fe f9bd 	bl	9340 <_fflush_r>
    afc6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    afc8:	4606      	mov	r6, r0
    afca:	b13b      	cbz	r3, afdc <_fclose_r+0x68>
    afcc:	4628      	mov	r0, r5
    afce:	6a21      	ldr	r1, [r4, #32]
    afd0:	4798      	blx	r3
    afd2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    afd6:	bf28      	it	cs
    afd8:	f04f 36ff 	movcs.w	r6, #4294967295
    afdc:	89a3      	ldrh	r3, [r4, #12]
    afde:	f013 0f80 	tst.w	r3, #128	; 0x80
    afe2:	d11f      	bne.n	b024 <_fclose_r+0xb0>
    afe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    afe6:	b141      	cbz	r1, affa <_fclose_r+0x86>
    afe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
    afec:	4299      	cmp	r1, r3
    afee:	d002      	beq.n	aff6 <_fclose_r+0x82>
    aff0:	4628      	mov	r0, r5
    aff2:	f7fe fb99 	bl	9728 <_free_r>
    aff6:	2300      	movs	r3, #0
    aff8:	6363      	str	r3, [r4, #52]	; 0x34
    affa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    affc:	b121      	cbz	r1, b008 <_fclose_r+0x94>
    affe:	4628      	mov	r0, r5
    b000:	f7fe fb92 	bl	9728 <_free_r>
    b004:	2300      	movs	r3, #0
    b006:	64a3      	str	r3, [r4, #72]	; 0x48
    b008:	f04f 0300 	mov.w	r3, #0
    b00c:	81a3      	strh	r3, [r4, #12]
    b00e:	f7fe fa55 	bl	94bc <__sfp_lock_release>
    b012:	4630      	mov	r0, r6
    b014:	bd70      	pop	{r4, r5, r6, pc}
    b016:	460e      	mov	r6, r1
    b018:	4630      	mov	r0, r6
    b01a:	bd70      	pop	{r4, r5, r6, pc}
    b01c:	4628      	mov	r0, r5
    b01e:	f7fe faff 	bl	9620 <__sinit>
    b022:	e7b2      	b.n	af8a <_fclose_r+0x16>
    b024:	4628      	mov	r0, r5
    b026:	6921      	ldr	r1, [r4, #16]
    b028:	f7fe fb7e 	bl	9728 <_free_r>
    b02c:	e7da      	b.n	afe4 <_fclose_r+0x70>
    b02e:	bf00      	nop

0000b030 <fclose>:
    b030:	f64d 5368 	movw	r3, #56680	; 0xdd68
    b034:	4601      	mov	r1, r0
    b036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b03a:	6818      	ldr	r0, [r3, #0]
    b03c:	e79a      	b.n	af74 <_fclose_r>
    b03e:	bf00      	nop

0000b040 <_fstat_r>:
    b040:	b538      	push	{r3, r4, r5, lr}
    b042:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    b046:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b04a:	4605      	mov	r5, r0
    b04c:	4608      	mov	r0, r1
    b04e:	4611      	mov	r1, r2
    b050:	2300      	movs	r3, #0
    b052:	6023      	str	r3, [r4, #0]
    b054:	f7f6 fdf0 	bl	1c38 <_fstat>
    b058:	f1b0 3fff 	cmp.w	r0, #4294967295
    b05c:	d000      	beq.n	b060 <_fstat_r+0x20>
    b05e:	bd38      	pop	{r3, r4, r5, pc}
    b060:	6823      	ldr	r3, [r4, #0]
    b062:	2b00      	cmp	r3, #0
    b064:	d0fb      	beq.n	b05e <_fstat_r+0x1e>
    b066:	602b      	str	r3, [r5, #0]
    b068:	bd38      	pop	{r3, r4, r5, pc}
    b06a:	bf00      	nop

0000b06c <_isatty_r>:
    b06c:	b538      	push	{r3, r4, r5, lr}
    b06e:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    b072:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b076:	4605      	mov	r5, r0
    b078:	4608      	mov	r0, r1
    b07a:	2300      	movs	r3, #0
    b07c:	6023      	str	r3, [r4, #0]
    b07e:	f7f6 fded 	bl	1c5c <_isatty>
    b082:	f1b0 3fff 	cmp.w	r0, #4294967295
    b086:	d000      	beq.n	b08a <_isatty_r+0x1e>
    b088:	bd38      	pop	{r3, r4, r5, pc}
    b08a:	6823      	ldr	r3, [r4, #0]
    b08c:	2b00      	cmp	r3, #0
    b08e:	d0fb      	beq.n	b088 <_isatty_r+0x1c>
    b090:	602b      	str	r3, [r5, #0]
    b092:	bd38      	pop	{r3, r4, r5, pc}

0000b094 <_lseek_r>:
    b094:	b538      	push	{r3, r4, r5, lr}
    b096:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    b09a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b09e:	4605      	mov	r5, r0
    b0a0:	4608      	mov	r0, r1
    b0a2:	4611      	mov	r1, r2
    b0a4:	461a      	mov	r2, r3
    b0a6:	2300      	movs	r3, #0
    b0a8:	6023      	str	r3, [r4, #0]
    b0aa:	f7f6 fde3 	bl	1c74 <_lseek>
    b0ae:	f1b0 3fff 	cmp.w	r0, #4294967295
    b0b2:	d000      	beq.n	b0b6 <_lseek_r+0x22>
    b0b4:	bd38      	pop	{r3, r4, r5, pc}
    b0b6:	6823      	ldr	r3, [r4, #0]
    b0b8:	2b00      	cmp	r3, #0
    b0ba:	d0fb      	beq.n	b0b4 <_lseek_r+0x20>
    b0bc:	602b      	str	r3, [r5, #0]
    b0be:	bd38      	pop	{r3, r4, r5, pc}

0000b0c0 <_read_r>:
    b0c0:	b538      	push	{r3, r4, r5, lr}
    b0c2:	f24e 44c0 	movw	r4, #58560	; 0xe4c0
    b0c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b0ca:	4605      	mov	r5, r0
    b0cc:	4608      	mov	r0, r1
    b0ce:	4611      	mov	r1, r2
    b0d0:	461a      	mov	r2, r3
    b0d2:	2300      	movs	r3, #0
    b0d4:	6023      	str	r3, [r4, #0]
    b0d6:	f7f6 fddb 	bl	1c90 <_read>
    b0da:	f1b0 3fff 	cmp.w	r0, #4294967295
    b0de:	d000      	beq.n	b0e2 <_read_r+0x22>
    b0e0:	bd38      	pop	{r3, r4, r5, pc}
    b0e2:	6823      	ldr	r3, [r4, #0]
    b0e4:	2b00      	cmp	r3, #0
    b0e6:	d0fb      	beq.n	b0e0 <_read_r+0x20>
    b0e8:	602b      	str	r3, [r5, #0]
    b0ea:	bd38      	pop	{r3, r4, r5, pc}
    b0ec:	0000      	lsls	r0, r0, #0
	...

0000b0f0 <__aeabi_uidiv>:
    b0f0:	1e4a      	subs	r2, r1, #1
    b0f2:	bf08      	it	eq
    b0f4:	4770      	bxeq	lr
    b0f6:	f0c0 8124 	bcc.w	b342 <__aeabi_uidiv+0x252>
    b0fa:	4288      	cmp	r0, r1
    b0fc:	f240 8116 	bls.w	b32c <__aeabi_uidiv+0x23c>
    b100:	4211      	tst	r1, r2
    b102:	f000 8117 	beq.w	b334 <__aeabi_uidiv+0x244>
    b106:	fab0 f380 	clz	r3, r0
    b10a:	fab1 f281 	clz	r2, r1
    b10e:	eba2 0303 	sub.w	r3, r2, r3
    b112:	f1c3 031f 	rsb	r3, r3, #31
    b116:	a204      	add	r2, pc, #16	; (adr r2, b128 <__aeabi_uidiv+0x38>)
    b118:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    b11c:	f04f 0200 	mov.w	r2, #0
    b120:	469f      	mov	pc, r3
    b122:	bf00      	nop
    b124:	f3af 8000 	nop.w
    b128:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    b12c:	bf00      	nop
    b12e:	eb42 0202 	adc.w	r2, r2, r2
    b132:	bf28      	it	cs
    b134:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    b138:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    b13c:	bf00      	nop
    b13e:	eb42 0202 	adc.w	r2, r2, r2
    b142:	bf28      	it	cs
    b144:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    b148:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    b14c:	bf00      	nop
    b14e:	eb42 0202 	adc.w	r2, r2, r2
    b152:	bf28      	it	cs
    b154:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    b158:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    b15c:	bf00      	nop
    b15e:	eb42 0202 	adc.w	r2, r2, r2
    b162:	bf28      	it	cs
    b164:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    b168:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    b16c:	bf00      	nop
    b16e:	eb42 0202 	adc.w	r2, r2, r2
    b172:	bf28      	it	cs
    b174:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    b178:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    b17c:	bf00      	nop
    b17e:	eb42 0202 	adc.w	r2, r2, r2
    b182:	bf28      	it	cs
    b184:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    b188:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    b18c:	bf00      	nop
    b18e:	eb42 0202 	adc.w	r2, r2, r2
    b192:	bf28      	it	cs
    b194:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    b198:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    b19c:	bf00      	nop
    b19e:	eb42 0202 	adc.w	r2, r2, r2
    b1a2:	bf28      	it	cs
    b1a4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    b1a8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    b1ac:	bf00      	nop
    b1ae:	eb42 0202 	adc.w	r2, r2, r2
    b1b2:	bf28      	it	cs
    b1b4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    b1b8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    b1bc:	bf00      	nop
    b1be:	eb42 0202 	adc.w	r2, r2, r2
    b1c2:	bf28      	it	cs
    b1c4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    b1c8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    b1cc:	bf00      	nop
    b1ce:	eb42 0202 	adc.w	r2, r2, r2
    b1d2:	bf28      	it	cs
    b1d4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    b1d8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    b1dc:	bf00      	nop
    b1de:	eb42 0202 	adc.w	r2, r2, r2
    b1e2:	bf28      	it	cs
    b1e4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    b1e8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    b1ec:	bf00      	nop
    b1ee:	eb42 0202 	adc.w	r2, r2, r2
    b1f2:	bf28      	it	cs
    b1f4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    b1f8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    b1fc:	bf00      	nop
    b1fe:	eb42 0202 	adc.w	r2, r2, r2
    b202:	bf28      	it	cs
    b204:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    b208:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    b20c:	bf00      	nop
    b20e:	eb42 0202 	adc.w	r2, r2, r2
    b212:	bf28      	it	cs
    b214:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    b218:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    b21c:	bf00      	nop
    b21e:	eb42 0202 	adc.w	r2, r2, r2
    b222:	bf28      	it	cs
    b224:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    b228:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    b22c:	bf00      	nop
    b22e:	eb42 0202 	adc.w	r2, r2, r2
    b232:	bf28      	it	cs
    b234:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    b238:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    b23c:	bf00      	nop
    b23e:	eb42 0202 	adc.w	r2, r2, r2
    b242:	bf28      	it	cs
    b244:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    b248:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    b24c:	bf00      	nop
    b24e:	eb42 0202 	adc.w	r2, r2, r2
    b252:	bf28      	it	cs
    b254:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    b258:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    b25c:	bf00      	nop
    b25e:	eb42 0202 	adc.w	r2, r2, r2
    b262:	bf28      	it	cs
    b264:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    b268:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    b26c:	bf00      	nop
    b26e:	eb42 0202 	adc.w	r2, r2, r2
    b272:	bf28      	it	cs
    b274:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    b278:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    b27c:	bf00      	nop
    b27e:	eb42 0202 	adc.w	r2, r2, r2
    b282:	bf28      	it	cs
    b284:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    b288:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    b28c:	bf00      	nop
    b28e:	eb42 0202 	adc.w	r2, r2, r2
    b292:	bf28      	it	cs
    b294:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    b298:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    b29c:	bf00      	nop
    b29e:	eb42 0202 	adc.w	r2, r2, r2
    b2a2:	bf28      	it	cs
    b2a4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    b2a8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    b2ac:	bf00      	nop
    b2ae:	eb42 0202 	adc.w	r2, r2, r2
    b2b2:	bf28      	it	cs
    b2b4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    b2b8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    b2bc:	bf00      	nop
    b2be:	eb42 0202 	adc.w	r2, r2, r2
    b2c2:	bf28      	it	cs
    b2c4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    b2c8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    b2cc:	bf00      	nop
    b2ce:	eb42 0202 	adc.w	r2, r2, r2
    b2d2:	bf28      	it	cs
    b2d4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    b2d8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    b2dc:	bf00      	nop
    b2de:	eb42 0202 	adc.w	r2, r2, r2
    b2e2:	bf28      	it	cs
    b2e4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    b2e8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    b2ec:	bf00      	nop
    b2ee:	eb42 0202 	adc.w	r2, r2, r2
    b2f2:	bf28      	it	cs
    b2f4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    b2f8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    b2fc:	bf00      	nop
    b2fe:	eb42 0202 	adc.w	r2, r2, r2
    b302:	bf28      	it	cs
    b304:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    b308:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    b30c:	bf00      	nop
    b30e:	eb42 0202 	adc.w	r2, r2, r2
    b312:	bf28      	it	cs
    b314:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    b318:	ebb0 0f01 	cmp.w	r0, r1
    b31c:	bf00      	nop
    b31e:	eb42 0202 	adc.w	r2, r2, r2
    b322:	bf28      	it	cs
    b324:	eba0 0001 	subcs.w	r0, r0, r1
    b328:	4610      	mov	r0, r2
    b32a:	4770      	bx	lr
    b32c:	bf0c      	ite	eq
    b32e:	2001      	moveq	r0, #1
    b330:	2000      	movne	r0, #0
    b332:	4770      	bx	lr
    b334:	fab1 f281 	clz	r2, r1
    b338:	f1c2 021f 	rsb	r2, r2, #31
    b33c:	fa20 f002 	lsr.w	r0, r0, r2
    b340:	4770      	bx	lr
    b342:	b108      	cbz	r0, b348 <__aeabi_uidiv+0x258>
    b344:	f04f 30ff 	mov.w	r0, #4294967295
    b348:	f000 b80e 	b.w	b368 <__aeabi_idiv0>

0000b34c <__aeabi_uidivmod>:
    b34c:	2900      	cmp	r1, #0
    b34e:	d0f8      	beq.n	b342 <__aeabi_uidiv+0x252>
    b350:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    b354:	f7ff fecc 	bl	b0f0 <__aeabi_uidiv>
    b358:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    b35c:	fb02 f300 	mul.w	r3, r2, r0
    b360:	eba1 0103 	sub.w	r1, r1, r3
    b364:	4770      	bx	lr
    b366:	bf00      	nop

0000b368 <__aeabi_idiv0>:
    b368:	4770      	bx	lr
    b36a:	bf00      	nop

0000b36c <__gedf2>:
    b36c:	f04f 3cff 	mov.w	ip, #4294967295
    b370:	e006      	b.n	b380 <__cmpdf2+0x4>
    b372:	bf00      	nop

0000b374 <__ledf2>:
    b374:	f04f 0c01 	mov.w	ip, #1
    b378:	e002      	b.n	b380 <__cmpdf2+0x4>
    b37a:	bf00      	nop

0000b37c <__cmpdf2>:
    b37c:	f04f 0c01 	mov.w	ip, #1
    b380:	f84d cd04 	str.w	ip, [sp, #-4]!
    b384:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b388:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b38c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b390:	bf18      	it	ne
    b392:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    b396:	d01b      	beq.n	b3d0 <__cmpdf2+0x54>
    b398:	b001      	add	sp, #4
    b39a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    b39e:	bf0c      	ite	eq
    b3a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    b3a4:	ea91 0f03 	teqne	r1, r3
    b3a8:	bf02      	ittt	eq
    b3aa:	ea90 0f02 	teqeq	r0, r2
    b3ae:	2000      	moveq	r0, #0
    b3b0:	4770      	bxeq	lr
    b3b2:	f110 0f00 	cmn.w	r0, #0
    b3b6:	ea91 0f03 	teq	r1, r3
    b3ba:	bf58      	it	pl
    b3bc:	4299      	cmppl	r1, r3
    b3be:	bf08      	it	eq
    b3c0:	4290      	cmpeq	r0, r2
    b3c2:	bf2c      	ite	cs
    b3c4:	17d8      	asrcs	r0, r3, #31
    b3c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    b3ca:	f040 0001 	orr.w	r0, r0, #1
    b3ce:	4770      	bx	lr
    b3d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b3d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b3d8:	d102      	bne.n	b3e0 <__cmpdf2+0x64>
    b3da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    b3de:	d107      	bne.n	b3f0 <__cmpdf2+0x74>
    b3e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b3e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b3e8:	d1d6      	bne.n	b398 <__cmpdf2+0x1c>
    b3ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    b3ee:	d0d3      	beq.n	b398 <__cmpdf2+0x1c>
    b3f0:	f85d 0b04 	ldr.w	r0, [sp], #4
    b3f4:	4770      	bx	lr
    b3f6:	bf00      	nop

0000b3f8 <__aeabi_cdrcmple>:
    b3f8:	4684      	mov	ip, r0
    b3fa:	4610      	mov	r0, r2
    b3fc:	4662      	mov	r2, ip
    b3fe:	468c      	mov	ip, r1
    b400:	4619      	mov	r1, r3
    b402:	4663      	mov	r3, ip
    b404:	e000      	b.n	b408 <__aeabi_cdcmpeq>
    b406:	bf00      	nop

0000b408 <__aeabi_cdcmpeq>:
    b408:	b501      	push	{r0, lr}
    b40a:	f7ff ffb7 	bl	b37c <__cmpdf2>
    b40e:	2800      	cmp	r0, #0
    b410:	bf48      	it	mi
    b412:	f110 0f00 	cmnmi.w	r0, #0
    b416:	bd01      	pop	{r0, pc}

0000b418 <__aeabi_dcmpeq>:
    b418:	f84d ed08 	str.w	lr, [sp, #-8]!
    b41c:	f7ff fff4 	bl	b408 <__aeabi_cdcmpeq>
    b420:	bf0c      	ite	eq
    b422:	2001      	moveq	r0, #1
    b424:	2000      	movne	r0, #0
    b426:	f85d fb08 	ldr.w	pc, [sp], #8
    b42a:	bf00      	nop

0000b42c <__aeabi_dcmplt>:
    b42c:	f84d ed08 	str.w	lr, [sp, #-8]!
    b430:	f7ff ffea 	bl	b408 <__aeabi_cdcmpeq>
    b434:	bf34      	ite	cc
    b436:	2001      	movcc	r0, #1
    b438:	2000      	movcs	r0, #0
    b43a:	f85d fb08 	ldr.w	pc, [sp], #8
    b43e:	bf00      	nop

0000b440 <__aeabi_dcmple>:
    b440:	f84d ed08 	str.w	lr, [sp, #-8]!
    b444:	f7ff ffe0 	bl	b408 <__aeabi_cdcmpeq>
    b448:	bf94      	ite	ls
    b44a:	2001      	movls	r0, #1
    b44c:	2000      	movhi	r0, #0
    b44e:	f85d fb08 	ldr.w	pc, [sp], #8
    b452:	bf00      	nop

0000b454 <__aeabi_dcmpge>:
    b454:	f84d ed08 	str.w	lr, [sp, #-8]!
    b458:	f7ff ffce 	bl	b3f8 <__aeabi_cdrcmple>
    b45c:	bf94      	ite	ls
    b45e:	2001      	movls	r0, #1
    b460:	2000      	movhi	r0, #0
    b462:	f85d fb08 	ldr.w	pc, [sp], #8
    b466:	bf00      	nop

0000b468 <__aeabi_dcmpgt>:
    b468:	f84d ed08 	str.w	lr, [sp, #-8]!
    b46c:	f7ff ffc4 	bl	b3f8 <__aeabi_cdrcmple>
    b470:	bf34      	ite	cc
    b472:	2001      	movcc	r0, #1
    b474:	2000      	movcs	r0, #0
    b476:	f85d fb08 	ldr.w	pc, [sp], #8
    b47a:	bf00      	nop

0000b47c <__aeabi_d2iz>:
    b47c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    b480:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b484:	d215      	bcs.n	b4b2 <__aeabi_d2iz+0x36>
    b486:	d511      	bpl.n	b4ac <__aeabi_d2iz+0x30>
    b488:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b48c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b490:	d912      	bls.n	b4b8 <__aeabi_d2iz+0x3c>
    b492:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b496:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b49a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b49e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b4a2:	fa23 f002 	lsr.w	r0, r3, r2
    b4a6:	bf18      	it	ne
    b4a8:	4240      	negne	r0, r0
    b4aa:	4770      	bx	lr
    b4ac:	f04f 0000 	mov.w	r0, #0
    b4b0:	4770      	bx	lr
    b4b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b4b6:	d105      	bne.n	b4c4 <__aeabi_d2iz+0x48>
    b4b8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    b4bc:	bf08      	it	eq
    b4be:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    b4c2:	4770      	bx	lr
    b4c4:	f04f 0000 	mov.w	r0, #0
    b4c8:	4770      	bx	lr
    b4ca:	bf00      	nop

0000b4cc <__aeabi_uldivmod>:
    b4cc:	b94b      	cbnz	r3, b4e2 <__aeabi_uldivmod+0x16>
    b4ce:	b942      	cbnz	r2, b4e2 <__aeabi_uldivmod+0x16>
    b4d0:	2900      	cmp	r1, #0
    b4d2:	bf08      	it	eq
    b4d4:	2800      	cmpeq	r0, #0
    b4d6:	d002      	beq.n	b4de <__aeabi_uldivmod+0x12>
    b4d8:	f04f 31ff 	mov.w	r1, #4294967295
    b4dc:	4608      	mov	r0, r1
    b4de:	f7ff bf43 	b.w	b368 <__aeabi_idiv0>
    b4e2:	b082      	sub	sp, #8
    b4e4:	46ec      	mov	ip, sp
    b4e6:	e92d 5000 	stmdb	sp!, {ip, lr}
    b4ea:	f000 f805 	bl	b4f8 <__gnu_uldivmod_helper>
    b4ee:	f8dd e004 	ldr.w	lr, [sp, #4]
    b4f2:	b002      	add	sp, #8
    b4f4:	bc0c      	pop	{r2, r3}
    b4f6:	4770      	bx	lr

0000b4f8 <__gnu_uldivmod_helper>:
    b4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b4fa:	4614      	mov	r4, r2
    b4fc:	461d      	mov	r5, r3
    b4fe:	4606      	mov	r6, r0
    b500:	460f      	mov	r7, r1
    b502:	f000 f9d7 	bl	b8b4 <__udivdi3>
    b506:	fb00 f505 	mul.w	r5, r0, r5
    b50a:	fba0 2304 	umull	r2, r3, r0, r4
    b50e:	fb04 5401 	mla	r4, r4, r1, r5
    b512:	18e3      	adds	r3, r4, r3
    b514:	1ab6      	subs	r6, r6, r2
    b516:	eb67 0703 	sbc.w	r7, r7, r3
    b51a:	9b06      	ldr	r3, [sp, #24]
    b51c:	e9c3 6700 	strd	r6, r7, [r3]
    b520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b522:	bf00      	nop

0000b524 <__gnu_ldivmod_helper>:
    b524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b526:	4614      	mov	r4, r2
    b528:	461d      	mov	r5, r3
    b52a:	4606      	mov	r6, r0
    b52c:	460f      	mov	r7, r1
    b52e:	f000 f80f 	bl	b550 <__divdi3>
    b532:	fb00 f505 	mul.w	r5, r0, r5
    b536:	fba0 2304 	umull	r2, r3, r0, r4
    b53a:	fb04 5401 	mla	r4, r4, r1, r5
    b53e:	18e3      	adds	r3, r4, r3
    b540:	1ab6      	subs	r6, r6, r2
    b542:	eb67 0703 	sbc.w	r7, r7, r3
    b546:	9b06      	ldr	r3, [sp, #24]
    b548:	e9c3 6700 	strd	r6, r7, [r3]
    b54c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b54e:	bf00      	nop

0000b550 <__divdi3>:
    b550:	2900      	cmp	r1, #0
    b552:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b556:	b085      	sub	sp, #20
    b558:	f2c0 80c8 	blt.w	b6ec <__divdi3+0x19c>
    b55c:	2600      	movs	r6, #0
    b55e:	2b00      	cmp	r3, #0
    b560:	f2c0 80bf 	blt.w	b6e2 <__divdi3+0x192>
    b564:	4689      	mov	r9, r1
    b566:	4614      	mov	r4, r2
    b568:	4605      	mov	r5, r0
    b56a:	469b      	mov	fp, r3
    b56c:	2b00      	cmp	r3, #0
    b56e:	d14a      	bne.n	b606 <__divdi3+0xb6>
    b570:	428a      	cmp	r2, r1
    b572:	d957      	bls.n	b624 <__divdi3+0xd4>
    b574:	fab2 f382 	clz	r3, r2
    b578:	b153      	cbz	r3, b590 <__divdi3+0x40>
    b57a:	f1c3 0020 	rsb	r0, r3, #32
    b57e:	fa01 f903 	lsl.w	r9, r1, r3
    b582:	fa25 f800 	lsr.w	r8, r5, r0
    b586:	fa12 f403 	lsls.w	r4, r2, r3
    b58a:	409d      	lsls	r5, r3
    b58c:	ea48 0909 	orr.w	r9, r8, r9
    b590:	0c27      	lsrs	r7, r4, #16
    b592:	4648      	mov	r0, r9
    b594:	4639      	mov	r1, r7
    b596:	fa1f fb84 	uxth.w	fp, r4
    b59a:	f7ff fda9 	bl	b0f0 <__aeabi_uidiv>
    b59e:	4639      	mov	r1, r7
    b5a0:	4682      	mov	sl, r0
    b5a2:	4648      	mov	r0, r9
    b5a4:	f7ff fed2 	bl	b34c <__aeabi_uidivmod>
    b5a8:	0c2a      	lsrs	r2, r5, #16
    b5aa:	fb0b f30a 	mul.w	r3, fp, sl
    b5ae:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    b5b2:	454b      	cmp	r3, r9
    b5b4:	d909      	bls.n	b5ca <__divdi3+0x7a>
    b5b6:	eb19 0904 	adds.w	r9, r9, r4
    b5ba:	f10a 3aff 	add.w	sl, sl, #4294967295
    b5be:	d204      	bcs.n	b5ca <__divdi3+0x7a>
    b5c0:	454b      	cmp	r3, r9
    b5c2:	bf84      	itt	hi
    b5c4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b5c8:	44a1      	addhi	r9, r4
    b5ca:	ebc3 0909 	rsb	r9, r3, r9
    b5ce:	4639      	mov	r1, r7
    b5d0:	4648      	mov	r0, r9
    b5d2:	b2ad      	uxth	r5, r5
    b5d4:	f7ff fd8c 	bl	b0f0 <__aeabi_uidiv>
    b5d8:	4639      	mov	r1, r7
    b5da:	4680      	mov	r8, r0
    b5dc:	4648      	mov	r0, r9
    b5de:	f7ff feb5 	bl	b34c <__aeabi_uidivmod>
    b5e2:	fb0b fb08 	mul.w	fp, fp, r8
    b5e6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b5ea:	45ab      	cmp	fp, r5
    b5ec:	d907      	bls.n	b5fe <__divdi3+0xae>
    b5ee:	192d      	adds	r5, r5, r4
    b5f0:	f108 38ff 	add.w	r8, r8, #4294967295
    b5f4:	d203      	bcs.n	b5fe <__divdi3+0xae>
    b5f6:	45ab      	cmp	fp, r5
    b5f8:	bf88      	it	hi
    b5fa:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b5fe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b602:	2700      	movs	r7, #0
    b604:	e003      	b.n	b60e <__divdi3+0xbe>
    b606:	428b      	cmp	r3, r1
    b608:	d957      	bls.n	b6ba <__divdi3+0x16a>
    b60a:	2700      	movs	r7, #0
    b60c:	46b8      	mov	r8, r7
    b60e:	4642      	mov	r2, r8
    b610:	463b      	mov	r3, r7
    b612:	b116      	cbz	r6, b61a <__divdi3+0xca>
    b614:	4252      	negs	r2, r2
    b616:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b61a:	4619      	mov	r1, r3
    b61c:	4610      	mov	r0, r2
    b61e:	b005      	add	sp, #20
    b620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b624:	b922      	cbnz	r2, b630 <__divdi3+0xe0>
    b626:	4611      	mov	r1, r2
    b628:	2001      	movs	r0, #1
    b62a:	f7ff fd61 	bl	b0f0 <__aeabi_uidiv>
    b62e:	4604      	mov	r4, r0
    b630:	fab4 f884 	clz	r8, r4
    b634:	f1b8 0f00 	cmp.w	r8, #0
    b638:	d15e      	bne.n	b6f8 <__divdi3+0x1a8>
    b63a:	ebc4 0809 	rsb	r8, r4, r9
    b63e:	0c27      	lsrs	r7, r4, #16
    b640:	fa1f f984 	uxth.w	r9, r4
    b644:	2101      	movs	r1, #1
    b646:	9102      	str	r1, [sp, #8]
    b648:	4639      	mov	r1, r7
    b64a:	4640      	mov	r0, r8
    b64c:	f7ff fd50 	bl	b0f0 <__aeabi_uidiv>
    b650:	4639      	mov	r1, r7
    b652:	4682      	mov	sl, r0
    b654:	4640      	mov	r0, r8
    b656:	f7ff fe79 	bl	b34c <__aeabi_uidivmod>
    b65a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    b65e:	fb09 f30a 	mul.w	r3, r9, sl
    b662:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    b666:	455b      	cmp	r3, fp
    b668:	d909      	bls.n	b67e <__divdi3+0x12e>
    b66a:	eb1b 0b04 	adds.w	fp, fp, r4
    b66e:	f10a 3aff 	add.w	sl, sl, #4294967295
    b672:	d204      	bcs.n	b67e <__divdi3+0x12e>
    b674:	455b      	cmp	r3, fp
    b676:	bf84      	itt	hi
    b678:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b67c:	44a3      	addhi	fp, r4
    b67e:	ebc3 0b0b 	rsb	fp, r3, fp
    b682:	4639      	mov	r1, r7
    b684:	4658      	mov	r0, fp
    b686:	b2ad      	uxth	r5, r5
    b688:	f7ff fd32 	bl	b0f0 <__aeabi_uidiv>
    b68c:	4639      	mov	r1, r7
    b68e:	4680      	mov	r8, r0
    b690:	4658      	mov	r0, fp
    b692:	f7ff fe5b 	bl	b34c <__aeabi_uidivmod>
    b696:	fb09 f908 	mul.w	r9, r9, r8
    b69a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b69e:	45a9      	cmp	r9, r5
    b6a0:	d907      	bls.n	b6b2 <__divdi3+0x162>
    b6a2:	192d      	adds	r5, r5, r4
    b6a4:	f108 38ff 	add.w	r8, r8, #4294967295
    b6a8:	d203      	bcs.n	b6b2 <__divdi3+0x162>
    b6aa:	45a9      	cmp	r9, r5
    b6ac:	bf88      	it	hi
    b6ae:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b6b2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b6b6:	9f02      	ldr	r7, [sp, #8]
    b6b8:	e7a9      	b.n	b60e <__divdi3+0xbe>
    b6ba:	fab3 f783 	clz	r7, r3
    b6be:	2f00      	cmp	r7, #0
    b6c0:	d168      	bne.n	b794 <__divdi3+0x244>
    b6c2:	428b      	cmp	r3, r1
    b6c4:	bf2c      	ite	cs
    b6c6:	f04f 0900 	movcs.w	r9, #0
    b6ca:	f04f 0901 	movcc.w	r9, #1
    b6ce:	4282      	cmp	r2, r0
    b6d0:	bf8c      	ite	hi
    b6d2:	464c      	movhi	r4, r9
    b6d4:	f049 0401 	orrls.w	r4, r9, #1
    b6d8:	2c00      	cmp	r4, #0
    b6da:	d096      	beq.n	b60a <__divdi3+0xba>
    b6dc:	f04f 0801 	mov.w	r8, #1
    b6e0:	e795      	b.n	b60e <__divdi3+0xbe>
    b6e2:	4252      	negs	r2, r2
    b6e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b6e8:	43f6      	mvns	r6, r6
    b6ea:	e73b      	b.n	b564 <__divdi3+0x14>
    b6ec:	4240      	negs	r0, r0
    b6ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b6f2:	f04f 36ff 	mov.w	r6, #4294967295
    b6f6:	e732      	b.n	b55e <__divdi3+0xe>
    b6f8:	fa04 f408 	lsl.w	r4, r4, r8
    b6fc:	f1c8 0720 	rsb	r7, r8, #32
    b700:	fa35 f307 	lsrs.w	r3, r5, r7
    b704:	fa29 fa07 	lsr.w	sl, r9, r7
    b708:	0c27      	lsrs	r7, r4, #16
    b70a:	fa09 fb08 	lsl.w	fp, r9, r8
    b70e:	4639      	mov	r1, r7
    b710:	4650      	mov	r0, sl
    b712:	ea43 020b 	orr.w	r2, r3, fp
    b716:	9202      	str	r2, [sp, #8]
    b718:	f7ff fcea 	bl	b0f0 <__aeabi_uidiv>
    b71c:	4639      	mov	r1, r7
    b71e:	fa1f f984 	uxth.w	r9, r4
    b722:	4683      	mov	fp, r0
    b724:	4650      	mov	r0, sl
    b726:	f7ff fe11 	bl	b34c <__aeabi_uidivmod>
    b72a:	9802      	ldr	r0, [sp, #8]
    b72c:	fb09 f20b 	mul.w	r2, r9, fp
    b730:	0c03      	lsrs	r3, r0, #16
    b732:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    b736:	429a      	cmp	r2, r3
    b738:	d904      	bls.n	b744 <__divdi3+0x1f4>
    b73a:	191b      	adds	r3, r3, r4
    b73c:	f10b 3bff 	add.w	fp, fp, #4294967295
    b740:	f0c0 80b1 	bcc.w	b8a6 <__divdi3+0x356>
    b744:	1a9b      	subs	r3, r3, r2
    b746:	4639      	mov	r1, r7
    b748:	4618      	mov	r0, r3
    b74a:	9301      	str	r3, [sp, #4]
    b74c:	f7ff fcd0 	bl	b0f0 <__aeabi_uidiv>
    b750:	9901      	ldr	r1, [sp, #4]
    b752:	4682      	mov	sl, r0
    b754:	4608      	mov	r0, r1
    b756:	4639      	mov	r1, r7
    b758:	f7ff fdf8 	bl	b34c <__aeabi_uidivmod>
    b75c:	f8dd c008 	ldr.w	ip, [sp, #8]
    b760:	fb09 f30a 	mul.w	r3, r9, sl
    b764:	fa1f f08c 	uxth.w	r0, ip
    b768:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    b76c:	4293      	cmp	r3, r2
    b76e:	d908      	bls.n	b782 <__divdi3+0x232>
    b770:	1912      	adds	r2, r2, r4
    b772:	f10a 3aff 	add.w	sl, sl, #4294967295
    b776:	d204      	bcs.n	b782 <__divdi3+0x232>
    b778:	4293      	cmp	r3, r2
    b77a:	bf84      	itt	hi
    b77c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b780:	1912      	addhi	r2, r2, r4
    b782:	fa05 f508 	lsl.w	r5, r5, r8
    b786:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    b78a:	ebc3 0802 	rsb	r8, r3, r2
    b78e:	f8cd e008 	str.w	lr, [sp, #8]
    b792:	e759      	b.n	b648 <__divdi3+0xf8>
    b794:	f1c7 0020 	rsb	r0, r7, #32
    b798:	fa03 fa07 	lsl.w	sl, r3, r7
    b79c:	40c2      	lsrs	r2, r0
    b79e:	fa35 f300 	lsrs.w	r3, r5, r0
    b7a2:	ea42 0b0a 	orr.w	fp, r2, sl
    b7a6:	fa21 f800 	lsr.w	r8, r1, r0
    b7aa:	fa01 f907 	lsl.w	r9, r1, r7
    b7ae:	4640      	mov	r0, r8
    b7b0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    b7b4:	ea43 0109 	orr.w	r1, r3, r9
    b7b8:	9102      	str	r1, [sp, #8]
    b7ba:	4651      	mov	r1, sl
    b7bc:	fa1f f28b 	uxth.w	r2, fp
    b7c0:	9203      	str	r2, [sp, #12]
    b7c2:	f7ff fc95 	bl	b0f0 <__aeabi_uidiv>
    b7c6:	4651      	mov	r1, sl
    b7c8:	4681      	mov	r9, r0
    b7ca:	4640      	mov	r0, r8
    b7cc:	f7ff fdbe 	bl	b34c <__aeabi_uidivmod>
    b7d0:	9b03      	ldr	r3, [sp, #12]
    b7d2:	f8dd c008 	ldr.w	ip, [sp, #8]
    b7d6:	fb03 f209 	mul.w	r2, r3, r9
    b7da:	ea4f 401c 	mov.w	r0, ip, lsr #16
    b7de:	fa14 f307 	lsls.w	r3, r4, r7
    b7e2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    b7e6:	42a2      	cmp	r2, r4
    b7e8:	d904      	bls.n	b7f4 <__divdi3+0x2a4>
    b7ea:	eb14 040b 	adds.w	r4, r4, fp
    b7ee:	f109 39ff 	add.w	r9, r9, #4294967295
    b7f2:	d352      	bcc.n	b89a <__divdi3+0x34a>
    b7f4:	1aa4      	subs	r4, r4, r2
    b7f6:	4651      	mov	r1, sl
    b7f8:	4620      	mov	r0, r4
    b7fa:	9301      	str	r3, [sp, #4]
    b7fc:	f7ff fc78 	bl	b0f0 <__aeabi_uidiv>
    b800:	4651      	mov	r1, sl
    b802:	4680      	mov	r8, r0
    b804:	4620      	mov	r0, r4
    b806:	f7ff fda1 	bl	b34c <__aeabi_uidivmod>
    b80a:	9803      	ldr	r0, [sp, #12]
    b80c:	f8dd c008 	ldr.w	ip, [sp, #8]
    b810:	fb00 f208 	mul.w	r2, r0, r8
    b814:	fa1f f38c 	uxth.w	r3, ip
    b818:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    b81c:	9b01      	ldr	r3, [sp, #4]
    b81e:	4282      	cmp	r2, r0
    b820:	d904      	bls.n	b82c <__divdi3+0x2dc>
    b822:	eb10 000b 	adds.w	r0, r0, fp
    b826:	f108 38ff 	add.w	r8, r8, #4294967295
    b82a:	d330      	bcc.n	b88e <__divdi3+0x33e>
    b82c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    b830:	fa1f fc83 	uxth.w	ip, r3
    b834:	0c1b      	lsrs	r3, r3, #16
    b836:	1a80      	subs	r0, r0, r2
    b838:	fa1f fe88 	uxth.w	lr, r8
    b83c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    b840:	fb0c f90e 	mul.w	r9, ip, lr
    b844:	fb0c fc0a 	mul.w	ip, ip, sl
    b848:	fb03 c10e 	mla	r1, r3, lr, ip
    b84c:	fb03 f20a 	mul.w	r2, r3, sl
    b850:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    b854:	458c      	cmp	ip, r1
    b856:	bf88      	it	hi
    b858:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    b85c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    b860:	4570      	cmp	r0, lr
    b862:	d310      	bcc.n	b886 <__divdi3+0x336>
    b864:	fa1f f989 	uxth.w	r9, r9
    b868:	fa05 f707 	lsl.w	r7, r5, r7
    b86c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    b870:	bf14      	ite	ne
    b872:	2200      	movne	r2, #0
    b874:	2201      	moveq	r2, #1
    b876:	4287      	cmp	r7, r0
    b878:	bf2c      	ite	cs
    b87a:	2700      	movcs	r7, #0
    b87c:	f002 0701 	andcc.w	r7, r2, #1
    b880:	2f00      	cmp	r7, #0
    b882:	f43f aec4 	beq.w	b60e <__divdi3+0xbe>
    b886:	f108 38ff 	add.w	r8, r8, #4294967295
    b88a:	2700      	movs	r7, #0
    b88c:	e6bf      	b.n	b60e <__divdi3+0xbe>
    b88e:	4282      	cmp	r2, r0
    b890:	bf84      	itt	hi
    b892:	4458      	addhi	r0, fp
    b894:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b898:	e7c8      	b.n	b82c <__divdi3+0x2dc>
    b89a:	42a2      	cmp	r2, r4
    b89c:	bf84      	itt	hi
    b89e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b8a2:	445c      	addhi	r4, fp
    b8a4:	e7a6      	b.n	b7f4 <__divdi3+0x2a4>
    b8a6:	429a      	cmp	r2, r3
    b8a8:	bf84      	itt	hi
    b8aa:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b8ae:	191b      	addhi	r3, r3, r4
    b8b0:	e748      	b.n	b744 <__divdi3+0x1f4>
    b8b2:	bf00      	nop

0000b8b4 <__udivdi3>:
    b8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b8b8:	460c      	mov	r4, r1
    b8ba:	b083      	sub	sp, #12
    b8bc:	4680      	mov	r8, r0
    b8be:	4616      	mov	r6, r2
    b8c0:	4689      	mov	r9, r1
    b8c2:	461f      	mov	r7, r3
    b8c4:	4615      	mov	r5, r2
    b8c6:	468a      	mov	sl, r1
    b8c8:	2b00      	cmp	r3, #0
    b8ca:	d14b      	bne.n	b964 <__udivdi3+0xb0>
    b8cc:	428a      	cmp	r2, r1
    b8ce:	d95c      	bls.n	b98a <__udivdi3+0xd6>
    b8d0:	fab2 f382 	clz	r3, r2
    b8d4:	b15b      	cbz	r3, b8ee <__udivdi3+0x3a>
    b8d6:	f1c3 0020 	rsb	r0, r3, #32
    b8da:	fa01 fa03 	lsl.w	sl, r1, r3
    b8de:	fa28 f200 	lsr.w	r2, r8, r0
    b8e2:	fa16 f503 	lsls.w	r5, r6, r3
    b8e6:	fa08 f803 	lsl.w	r8, r8, r3
    b8ea:	ea42 0a0a 	orr.w	sl, r2, sl
    b8ee:	0c2e      	lsrs	r6, r5, #16
    b8f0:	4650      	mov	r0, sl
    b8f2:	4631      	mov	r1, r6
    b8f4:	b2af      	uxth	r7, r5
    b8f6:	f7ff fbfb 	bl	b0f0 <__aeabi_uidiv>
    b8fa:	4631      	mov	r1, r6
    b8fc:	ea4f 4418 	mov.w	r4, r8, lsr #16
    b900:	4681      	mov	r9, r0
    b902:	4650      	mov	r0, sl
    b904:	f7ff fd22 	bl	b34c <__aeabi_uidivmod>
    b908:	fb07 f309 	mul.w	r3, r7, r9
    b90c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    b910:	4553      	cmp	r3, sl
    b912:	d909      	bls.n	b928 <__udivdi3+0x74>
    b914:	eb1a 0a05 	adds.w	sl, sl, r5
    b918:	f109 39ff 	add.w	r9, r9, #4294967295
    b91c:	d204      	bcs.n	b928 <__udivdi3+0x74>
    b91e:	4553      	cmp	r3, sl
    b920:	bf84      	itt	hi
    b922:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b926:	44aa      	addhi	sl, r5
    b928:	ebc3 0a0a 	rsb	sl, r3, sl
    b92c:	4631      	mov	r1, r6
    b92e:	4650      	mov	r0, sl
    b930:	fa1f f888 	uxth.w	r8, r8
    b934:	f7ff fbdc 	bl	b0f0 <__aeabi_uidiv>
    b938:	4631      	mov	r1, r6
    b93a:	4604      	mov	r4, r0
    b93c:	4650      	mov	r0, sl
    b93e:	f7ff fd05 	bl	b34c <__aeabi_uidivmod>
    b942:	fb07 f704 	mul.w	r7, r7, r4
    b946:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b94a:	4547      	cmp	r7, r8
    b94c:	d906      	bls.n	b95c <__udivdi3+0xa8>
    b94e:	3c01      	subs	r4, #1
    b950:	eb18 0805 	adds.w	r8, r8, r5
    b954:	d202      	bcs.n	b95c <__udivdi3+0xa8>
    b956:	4547      	cmp	r7, r8
    b958:	bf88      	it	hi
    b95a:	3c01      	subhi	r4, #1
    b95c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b960:	2600      	movs	r6, #0
    b962:	e05c      	b.n	ba1e <__udivdi3+0x16a>
    b964:	428b      	cmp	r3, r1
    b966:	d858      	bhi.n	ba1a <__udivdi3+0x166>
    b968:	fab3 f683 	clz	r6, r3
    b96c:	2e00      	cmp	r6, #0
    b96e:	d15b      	bne.n	ba28 <__udivdi3+0x174>
    b970:	428b      	cmp	r3, r1
    b972:	bf2c      	ite	cs
    b974:	2200      	movcs	r2, #0
    b976:	2201      	movcc	r2, #1
    b978:	4285      	cmp	r5, r0
    b97a:	bf8c      	ite	hi
    b97c:	4615      	movhi	r5, r2
    b97e:	f042 0501 	orrls.w	r5, r2, #1
    b982:	2d00      	cmp	r5, #0
    b984:	d049      	beq.n	ba1a <__udivdi3+0x166>
    b986:	2401      	movs	r4, #1
    b988:	e049      	b.n	ba1e <__udivdi3+0x16a>
    b98a:	b922      	cbnz	r2, b996 <__udivdi3+0xe2>
    b98c:	4611      	mov	r1, r2
    b98e:	2001      	movs	r0, #1
    b990:	f7ff fbae 	bl	b0f0 <__aeabi_uidiv>
    b994:	4605      	mov	r5, r0
    b996:	fab5 f685 	clz	r6, r5
    b99a:	2e00      	cmp	r6, #0
    b99c:	f040 80ba 	bne.w	bb14 <__udivdi3+0x260>
    b9a0:	1b64      	subs	r4, r4, r5
    b9a2:	0c2f      	lsrs	r7, r5, #16
    b9a4:	fa1f fa85 	uxth.w	sl, r5
    b9a8:	2601      	movs	r6, #1
    b9aa:	4639      	mov	r1, r7
    b9ac:	4620      	mov	r0, r4
    b9ae:	f7ff fb9f 	bl	b0f0 <__aeabi_uidiv>
    b9b2:	4639      	mov	r1, r7
    b9b4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    b9b8:	4681      	mov	r9, r0
    b9ba:	4620      	mov	r0, r4
    b9bc:	f7ff fcc6 	bl	b34c <__aeabi_uidivmod>
    b9c0:	fb0a f309 	mul.w	r3, sl, r9
    b9c4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    b9c8:	455b      	cmp	r3, fp
    b9ca:	d909      	bls.n	b9e0 <__udivdi3+0x12c>
    b9cc:	eb1b 0b05 	adds.w	fp, fp, r5
    b9d0:	f109 39ff 	add.w	r9, r9, #4294967295
    b9d4:	d204      	bcs.n	b9e0 <__udivdi3+0x12c>
    b9d6:	455b      	cmp	r3, fp
    b9d8:	bf84      	itt	hi
    b9da:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b9de:	44ab      	addhi	fp, r5
    b9e0:	ebc3 0b0b 	rsb	fp, r3, fp
    b9e4:	4639      	mov	r1, r7
    b9e6:	4658      	mov	r0, fp
    b9e8:	fa1f f888 	uxth.w	r8, r8
    b9ec:	f7ff fb80 	bl	b0f0 <__aeabi_uidiv>
    b9f0:	4639      	mov	r1, r7
    b9f2:	4604      	mov	r4, r0
    b9f4:	4658      	mov	r0, fp
    b9f6:	f7ff fca9 	bl	b34c <__aeabi_uidivmod>
    b9fa:	fb0a fa04 	mul.w	sl, sl, r4
    b9fe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    ba02:	45c2      	cmp	sl, r8
    ba04:	d906      	bls.n	ba14 <__udivdi3+0x160>
    ba06:	3c01      	subs	r4, #1
    ba08:	eb18 0805 	adds.w	r8, r8, r5
    ba0c:	d202      	bcs.n	ba14 <__udivdi3+0x160>
    ba0e:	45c2      	cmp	sl, r8
    ba10:	bf88      	it	hi
    ba12:	3c01      	subhi	r4, #1
    ba14:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    ba18:	e001      	b.n	ba1e <__udivdi3+0x16a>
    ba1a:	2600      	movs	r6, #0
    ba1c:	4634      	mov	r4, r6
    ba1e:	4631      	mov	r1, r6
    ba20:	4620      	mov	r0, r4
    ba22:	b003      	add	sp, #12
    ba24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ba28:	f1c6 0020 	rsb	r0, r6, #32
    ba2c:	40b3      	lsls	r3, r6
    ba2e:	fa32 f700 	lsrs.w	r7, r2, r0
    ba32:	fa21 fb00 	lsr.w	fp, r1, r0
    ba36:	431f      	orrs	r7, r3
    ba38:	fa14 f206 	lsls.w	r2, r4, r6
    ba3c:	fa28 f100 	lsr.w	r1, r8, r0
    ba40:	4658      	mov	r0, fp
    ba42:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    ba46:	4311      	orrs	r1, r2
    ba48:	9100      	str	r1, [sp, #0]
    ba4a:	4651      	mov	r1, sl
    ba4c:	b2bb      	uxth	r3, r7
    ba4e:	9301      	str	r3, [sp, #4]
    ba50:	f7ff fb4e 	bl	b0f0 <__aeabi_uidiv>
    ba54:	4651      	mov	r1, sl
    ba56:	40b5      	lsls	r5, r6
    ba58:	4681      	mov	r9, r0
    ba5a:	4658      	mov	r0, fp
    ba5c:	f7ff fc76 	bl	b34c <__aeabi_uidivmod>
    ba60:	9c01      	ldr	r4, [sp, #4]
    ba62:	9800      	ldr	r0, [sp, #0]
    ba64:	fb04 f309 	mul.w	r3, r4, r9
    ba68:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    ba6c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    ba70:	455b      	cmp	r3, fp
    ba72:	d905      	bls.n	ba80 <__udivdi3+0x1cc>
    ba74:	eb1b 0b07 	adds.w	fp, fp, r7
    ba78:	f109 39ff 	add.w	r9, r9, #4294967295
    ba7c:	f0c0 808e 	bcc.w	bb9c <__udivdi3+0x2e8>
    ba80:	ebc3 0b0b 	rsb	fp, r3, fp
    ba84:	4651      	mov	r1, sl
    ba86:	4658      	mov	r0, fp
    ba88:	f7ff fb32 	bl	b0f0 <__aeabi_uidiv>
    ba8c:	4651      	mov	r1, sl
    ba8e:	4604      	mov	r4, r0
    ba90:	4658      	mov	r0, fp
    ba92:	f7ff fc5b 	bl	b34c <__aeabi_uidivmod>
    ba96:	9801      	ldr	r0, [sp, #4]
    ba98:	9a00      	ldr	r2, [sp, #0]
    ba9a:	fb00 f304 	mul.w	r3, r0, r4
    ba9e:	fa1f fc82 	uxth.w	ip, r2
    baa2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    baa6:	4293      	cmp	r3, r2
    baa8:	d906      	bls.n	bab8 <__udivdi3+0x204>
    baaa:	3c01      	subs	r4, #1
    baac:	19d2      	adds	r2, r2, r7
    baae:	d203      	bcs.n	bab8 <__udivdi3+0x204>
    bab0:	4293      	cmp	r3, r2
    bab2:	d901      	bls.n	bab8 <__udivdi3+0x204>
    bab4:	19d2      	adds	r2, r2, r7
    bab6:	3c01      	subs	r4, #1
    bab8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    babc:	b2a8      	uxth	r0, r5
    babe:	1ad2      	subs	r2, r2, r3
    bac0:	0c2d      	lsrs	r5, r5, #16
    bac2:	fa1f fc84 	uxth.w	ip, r4
    bac6:	0c23      	lsrs	r3, r4, #16
    bac8:	fb00 f70c 	mul.w	r7, r0, ip
    bacc:	fb00 fe03 	mul.w	lr, r0, r3
    bad0:	fb05 e10c 	mla	r1, r5, ip, lr
    bad4:	fb05 f503 	mul.w	r5, r5, r3
    bad8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    badc:	458e      	cmp	lr, r1
    bade:	bf88      	it	hi
    bae0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    bae4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    bae8:	42aa      	cmp	r2, r5
    baea:	d310      	bcc.n	bb0e <__udivdi3+0x25a>
    baec:	b2bf      	uxth	r7, r7
    baee:	fa08 f606 	lsl.w	r6, r8, r6
    baf2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    baf6:	bf14      	ite	ne
    baf8:	f04f 0e00 	movne.w	lr, #0
    bafc:	f04f 0e01 	moveq.w	lr, #1
    bb00:	4296      	cmp	r6, r2
    bb02:	bf2c      	ite	cs
    bb04:	2600      	movcs	r6, #0
    bb06:	f00e 0601 	andcc.w	r6, lr, #1
    bb0a:	2e00      	cmp	r6, #0
    bb0c:	d087      	beq.n	ba1e <__udivdi3+0x16a>
    bb0e:	3c01      	subs	r4, #1
    bb10:	2600      	movs	r6, #0
    bb12:	e784      	b.n	ba1e <__udivdi3+0x16a>
    bb14:	40b5      	lsls	r5, r6
    bb16:	f1c6 0120 	rsb	r1, r6, #32
    bb1a:	fa24 f901 	lsr.w	r9, r4, r1
    bb1e:	fa28 f201 	lsr.w	r2, r8, r1
    bb22:	0c2f      	lsrs	r7, r5, #16
    bb24:	40b4      	lsls	r4, r6
    bb26:	4639      	mov	r1, r7
    bb28:	4648      	mov	r0, r9
    bb2a:	4322      	orrs	r2, r4
    bb2c:	9200      	str	r2, [sp, #0]
    bb2e:	f7ff fadf 	bl	b0f0 <__aeabi_uidiv>
    bb32:	4639      	mov	r1, r7
    bb34:	fa1f fa85 	uxth.w	sl, r5
    bb38:	4683      	mov	fp, r0
    bb3a:	4648      	mov	r0, r9
    bb3c:	f7ff fc06 	bl	b34c <__aeabi_uidivmod>
    bb40:	9b00      	ldr	r3, [sp, #0]
    bb42:	0c1a      	lsrs	r2, r3, #16
    bb44:	fb0a f30b 	mul.w	r3, sl, fp
    bb48:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    bb4c:	42a3      	cmp	r3, r4
    bb4e:	d903      	bls.n	bb58 <__udivdi3+0x2a4>
    bb50:	1964      	adds	r4, r4, r5
    bb52:	f10b 3bff 	add.w	fp, fp, #4294967295
    bb56:	d327      	bcc.n	bba8 <__udivdi3+0x2f4>
    bb58:	1ae4      	subs	r4, r4, r3
    bb5a:	4639      	mov	r1, r7
    bb5c:	4620      	mov	r0, r4
    bb5e:	f7ff fac7 	bl	b0f0 <__aeabi_uidiv>
    bb62:	4639      	mov	r1, r7
    bb64:	4681      	mov	r9, r0
    bb66:	4620      	mov	r0, r4
    bb68:	f7ff fbf0 	bl	b34c <__aeabi_uidivmod>
    bb6c:	9800      	ldr	r0, [sp, #0]
    bb6e:	fb0a f309 	mul.w	r3, sl, r9
    bb72:	fa1f fc80 	uxth.w	ip, r0
    bb76:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    bb7a:	42a3      	cmp	r3, r4
    bb7c:	d908      	bls.n	bb90 <__udivdi3+0x2dc>
    bb7e:	1964      	adds	r4, r4, r5
    bb80:	f109 39ff 	add.w	r9, r9, #4294967295
    bb84:	d204      	bcs.n	bb90 <__udivdi3+0x2dc>
    bb86:	42a3      	cmp	r3, r4
    bb88:	bf84      	itt	hi
    bb8a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bb8e:	1964      	addhi	r4, r4, r5
    bb90:	fa08 f806 	lsl.w	r8, r8, r6
    bb94:	1ae4      	subs	r4, r4, r3
    bb96:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    bb9a:	e706      	b.n	b9aa <__udivdi3+0xf6>
    bb9c:	455b      	cmp	r3, fp
    bb9e:	bf84      	itt	hi
    bba0:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bba4:	44bb      	addhi	fp, r7
    bba6:	e76b      	b.n	ba80 <__udivdi3+0x1cc>
    bba8:	42a3      	cmp	r3, r4
    bbaa:	bf84      	itt	hi
    bbac:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    bbb0:	1964      	addhi	r4, r4, r5
    bbb2:	e7d1      	b.n	bb58 <__udivdi3+0x2a4>
    bbb4:	6867694c 	.word	0x6867694c
    bbb8:	73207374 	.word	0x73207374
    bbbc:	203a7465 	.word	0x203a7465
    bbc0:	78257830 	.word	0x78257830
    bbc4:	00000a0d 	.word	0x00000a0d
    bbc8:	30746962 	.word	0x30746962
    bbcc:	0964253a 	.word	0x0964253a
    bbd0:	31746962 	.word	0x31746962
    bbd4:	0964253a 	.word	0x0964253a
    bbd8:	32746962 	.word	0x32746962
    bbdc:	0964253a 	.word	0x0964253a
    bbe0:	00000a0d 	.word	0x00000a0d
    bbe4:	474e4144 	.word	0x474e4144
    bbe8:	5a205245 	.word	0x5a205245
    bbec:	3a454e4f 	.word	0x3a454e4f
    bbf0:	76694c20 	.word	0x76694c20
    bbf4:	69662d65 	.word	0x69662d65
    bbf8:	65206572 	.word	0x65206572
    bbfc:	6c62616e 	.word	0x6c62616e
    bc00:	0d2e6465 	.word	0x0d2e6465
    bc04:	00000000 	.word	0x00000000
    bc08:	6576694c 	.word	0x6576694c
    bc0c:	7269662d 	.word	0x7269662d
    bc10:	69642065 	.word	0x69642065
    bc14:	6c626173 	.word	0x6c626173
    bc18:	0d2e6465 	.word	0x0d2e6465
    bc1c:	00000000 	.word	0x00000000
    bc20:	4f525245 	.word	0x4f525245
    bc24:	41203a52 	.word	0x41203a52
    bc28:	6d657474 	.word	0x6d657474
    bc2c:	64657470 	.word	0x64657470
    bc30:	206f7420 	.word	0x206f7420
    bc34:	65726966 	.word	0x65726966
    bc38:	74697720 	.word	0x74697720
    bc3c:	74756f68 	.word	0x74756f68
    bc40:	76696c20 	.word	0x76696c20
    bc44:	69662065 	.word	0x69662065
    bc48:	65206572 	.word	0x65206572
    bc4c:	6c62616e 	.word	0x6c62616e
    bc50:	0d726465 	.word	0x0d726465
    bc54:	00000000 	.word	0x00000000
    bc58:	69676542 	.word	0x69676542
    bc5c:	6e696e6e 	.word	0x6e696e6e
    bc60:	75612067 	.word	0x75612067
    bc64:	616d6f74 	.word	0x616d6f74
    bc68:	20646574 	.word	0x20646574
    bc6c:	6b656573 	.word	0x6b656573
    bc70:	646e612d 	.word	0x646e612d
    bc74:	7365642d 	.word	0x7365642d
    bc78:	796f7274 	.word	0x796f7274
    bc7c:	00000d21 	.word	0x00000d21
    bc80:	25203a78 	.word	0x25203a78
    bc84:	3a790964 	.word	0x3a790964
    bc88:	0d642520 	.word	0x0d642520
    bc8c:	0000000a 	.word	0x0000000a
    bc90:	6e6f2058 	.word	0x6e6f2058
    bc94:	72617420 	.word	0x72617420
    bc98:	21746567 	.word	0x21746567
    bc9c:	0000000d 	.word	0x0000000d
    bca0:	6e6f2059 	.word	0x6e6f2059
    bca4:	72617420 	.word	0x72617420
    bca8:	21746567 	.word	0x21746567
    bcac:	0000000d 	.word	0x0000000d
    bcb0:	67726154 	.word	0x67726154
    bcb4:	61207465 	.word	0x61207465
    bcb8:	69757163 	.word	0x69757163
    bcbc:	2c646572 	.word	0x2c646572
    bcc0:	72696620 	.word	0x72696620
    bcc4:	21676e69 	.word	0x21676e69
    bcc8:	0000000d 	.word	0x0000000d
    bccc:	726f6241 	.word	0x726f6241
    bcd0:	676e6974 	.word	0x676e6974
    bcd4:	65657320 	.word	0x65657320
    bcd8:	6e612d6b 	.word	0x6e612d6b
    bcdc:	65642d64 	.word	0x65642d64
    bce0:	6f727473 	.word	0x6f727473
    bce4:	20262079 	.word	0x20262079
    bce8:	61736964 	.word	0x61736964
    bcec:	6e696c62 	.word	0x6e696c62
    bcf0:	696c2067 	.word	0x696c2067
    bcf4:	662d6576 	.word	0x662d6576
    bcf8:	0d657269 	.word	0x0d657269
    bcfc:	00000000 	.word	0x00000000
    bd00:	7270205a 	.word	0x7270205a
    bd04:	65737365 	.word	0x65737365
    bd08:	61202c64 	.word	0x61202c64
    bd0c:	76697463 	.word	0x76697463
    bd10:	6e697461 	.word	0x6e697461
    bd14:	72742067 	.word	0x72742067
    bd18:	65676769 	.word	0x65676769
    bd1c:	6f732072 	.word	0x6f732072
    bd20:	6f6e656c 	.word	0x6f6e656c
    bd24:	000d6469 	.word	0x000d6469
    bd28:	2e4e2e41 	.word	0x2e4e2e41
    bd2c:	2e532e54 	.word	0x2e532e54
    bd30:	30303320 	.word	0x30303320
    bd34:	72202c30 	.word	0x72202c30
    bd38:	79646165 	.word	0x79646165
    bd3c:	726f6620 	.word	0x726f6620
    bd40:	74636120 	.word	0x74636120
    bd44:	216e6f69 	.word	0x216e6f69
    bd48:	0000000d 	.word	0x0000000d
    bd4c:	6e676973 	.word	0x6e676973
    bd50:	72757461 	.word	0x72757461
    bd54:	25203a65 	.word	0x25203a65
    bd58:	3a780964 	.word	0x3a780964
    bd5c:	09642520 	.word	0x09642520
    bd60:	25203a79 	.word	0x25203a79
    bd64:	3a770964 	.word	0x3a770964
    bd68:	09642520 	.word	0x09642520
    bd6c:	25203a68 	.word	0x25203a68
    bd70:	6e610964 	.word	0x6e610964
    bd74:	3a656c67 	.word	0x3a656c67
    bd78:	0d642520 	.word	0x0d642520
    bd7c:	0000000a 	.word	0x0000000a
    bd80:	63656863 	.word	0x63656863
    bd84:	6d75736b 	.word	0x6d75736b
    bd88:	72726520 	.word	0x72726520
    bd8c:	0021726f 	.word	0x0021726f
    bd90:	4f545541 	.word	0x4f545541
    bd94:	00002020 	.word	0x00002020
    bd98:	4d524f4e 	.word	0x4d524f4e
    bd9c:	00004c41 	.word	0x00004c41
    bda0:	44414f4c 	.word	0x44414f4c
    bda4:	00004445 	.word	0x00004445
    bda8:	41454c43 	.word	0x41454c43
    bdac:	00002052 	.word	0x00002052
    bdb0:	64333025 	.word	0x64333025
    bdb4:	00000000 	.word	0x00000000
    bdb8:	00003a58 	.word	0x00003a58
    bdbc:	00003a59 	.word	0x00003a59
    bdc0:	74736944 	.word	0x74736944
    bdc4:	0000003a 	.word	0x0000003a
    bdc8:	6d616843 	.word	0x6d616843
    bdcc:	3a726562 	.word	0x3a726562
    bdd0:	00000000 	.word	0x00000000
    bdd4:	65646f4d 	.word	0x65646f4d
    bdd8:	0000003a 	.word	0x0000003a
    bddc:	70616548 	.word	0x70616548
    bde0:	646e6120 	.word	0x646e6120
    bde4:	61747320 	.word	0x61747320
    bde8:	63206b63 	.word	0x63206b63
    bdec:	696c6c6f 	.word	0x696c6c6f
    bdf0:	6e6f6973 	.word	0x6e6f6973
    bdf4:	0000000a 	.word	0x0000000a

0000bdf8 <g_config_reg_lut>:
    bdf8:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    be08:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    be18:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    be28:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    be38:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    be48:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    be58:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    be68:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000be78 <g_gpio_irqn_lut>:
    be78:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    be88:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    be98:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    bea8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000beb8 <dac_ctrl_reg_lut>:
    beb8:	40020060 400200a0 400200e0              `..@...@...@

0000bec4 <dac_enable_masks_lut>:
    bec4:	00000010 00000020 00000040              .... ...@...

0000bed0 <dac_byte01_reg_lut>:
    bed0:	40020500 40020504 40020508              ...@...@...@

0000bedc <dac_byte2_reg_lut>:
    bedc:	4002006c 400200ac 400200ec              l..@...@...@

0000bee8 <p_mtd_data>:
    bee8:	60080010                                ...`

0000beec <C.18.3510>:
    beec:	00040200                                ....

0000bef0 <C.18.2576>:
    bef0:	00000001 00000002 00000004 00000001     ................

0000bf00 <g_ace_channel_0_name>:
    bf00:	5f444453 00000030                       SDD_0...

0000bf08 <channel_type_lut>:
    bf08:	01000000 01000002 00000002 00ffff00     ................
    bf18:	01000000 01000002 00000002 00ffff00     ................
    bf28:	01000000 ffffff02 000000ff 00ffff00     ................

0000bf38 <channel_quad_lut>:
    bf38:	000000ff 01010100 ffffff01 ffffffff     ................
    bf48:	020202ff 03030302 ffffff03 ffffffff     ................
    bf58:	040404ff ffffff04 ffffffff ffffffff     ................

0000bf68 <_global_impure_ptr>:
    bf68:	2000dd6c 00000043                       l.. C...

0000bf70 <blanks.3595>:
    bf70:	20202020 20202020 20202020 20202020                     

0000bf80 <zeroes.3596>:
    bf80:	30303030 30303030 30303030 30303030     0000000000000000
    bf90:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    bfa0:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    bfb0:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    bfc0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    bfd0:	00000030                                0...

0000bfd4 <blanks.3577>:
    bfd4:	20202020 20202020 20202020 20202020                     

0000bfe4 <zeroes.3578>:
    bfe4:	30303030 30303030 30303030 30303030     0000000000000000
    bff4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000c004 <__sf_fake_stdin>:
	...

0000c024 <__sf_fake_stdout>:
	...

0000c044 <__sf_fake_stderr>:
	...

0000c064 <charset>:
    c064:	0000c09c                                ....

0000c068 <lconv>:
    c068:	0000c098 0000bc04 0000bc04 0000bc04     ................
    c078:	0000bc04 0000bc04 0000bc04 0000bc04     ................
    c088:	0000bc04 0000bc04 ffffffff ffffffff     ................
    c098:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000c0a8 <__mprec_tens>:
    c0a8:	00000000 3ff00000 00000000 40240000     .......?......$@
    c0b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c0c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c0d8:	00000000 412e8480 00000000 416312d0     .......A......cA
    c0e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    c0f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    c108:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    c118:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    c128:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    c138:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    c148:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    c158:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    c168:	79d99db4 44ea7843                       ...yCx.D

0000c170 <p05.2463>:
    c170:	00000005 00000019 0000007d 00000000     ........}.......

0000c180 <__mprec_bigtens>:
    c180:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    c190:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    c1a0:	7f73bf3c 75154fdd                       <.s..O.u

0000c1a8 <__mprec_tinytens>:
    c1a8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    c1b8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    c1c8:	64ac6f43 0ac80628                       Co.d(...

0000c1d0 <_init>:
    c1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c1d2:	bf00      	nop
    c1d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c1d6:	bc08      	pop	{r3}
    c1d8:	469e      	mov	lr, r3
    c1da:	4770      	bx	lr

0000c1dc <_fini>:
    c1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c1de:	bf00      	nop
    c1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c1e2:	bc08      	pop	{r3}
    c1e4:	469e      	mov	lr, r3
    c1e6:	4770      	bx	lr

0000c1e8 <__frame_dummy_init_array_entry>:
    c1e8:	0485 0000                                   ....

0000c1ec <__do_global_dtors_aux_fini_array_entry>:
    c1ec:	0471 0000                                   q...
