<module name="HSUSBOTG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OTG_REVISION" acronym="OTG_REVISION" offset="0x400" width="32" description="OCP standard USB OTG HS core revision number">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="OTG_SYSCONFIG" acronym="OTG_SYSCONFIG" offset="0x404" width="32" description="OCP standard configuration">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="reserved" range="" rwaccess="R"/>
    <bitfield id="MIDLEMODE" width="2" begin="13" end="12" resetval="0x2" description="Master interface power management control. Standby/wait control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MIDLEMODE_0" description="Force standby mode. Mstandby asserted unconditionally"/>
      <bitenum value="1" id="1" token="MIDLEMODE_1" description="No standby mode. Mstandby never asserted."/>
      <bitenum value="2" id="2" token="MIDLEMODE_2" description="Smart standby mode. Mstandby asserted when no more activity on the USB master."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0x00" description="reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management control. Req/ack control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SIDLEMODE_0" description="Force Idle mode. Sidleack asserted after Midlereq assertion"/>
      <bitenum value="1" id="1" token="SIDLEMODE_1" description="No idle mode. Sidleack never asserted."/>
      <bitenum value="2" id="2" token="SIDLEMODE_2" description="SmartIdle mode. Sidleack asserted after Midlereq assertion when no more activity on the USB. Swakeup is not asserted in this mode."/>
      <bitenum value="3" id="3" token="SIDLEMODE_3" description="SmartIdle - Wakeup mode. Sidleack asserted after Midlereq assertion when no more activity on the USB. Swakeup is asserted in this mode if ENABLEWAKEUP is set."/>
    </bitfield>
    <bitfield id="ENABLEWAKEUP" width="1" begin="2" end="2" resetval="0" description="Enable wakeup capability." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLEWAKEUP_0" description="Wakeup disabled"/>
      <bitenum value="1" id="1" token="ENABLEWAKEUP_1" description="Wakeup enabled"/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset bit" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="SOFTRESET_1" description="Starts softreset sequence."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Autoidle bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOIDLE_0" description="Clock always runnning"/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="When no activity on OCP, clock is cut off."/>
    </bitfield>
  </register>
  <register id="OTG_SYSSTATUS" acronym="OTG_SYSSTATUS" offset="0x408" width="32" description="OCP standard status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Reset done" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RESETDONE_0_r" description="Reset is ongoing"/>
      <bitenum value="1" id="1" token="RESETDONE_1_r" description="Reset is finished."/>
    </bitfield>
  </register>
  <register id="OTG_INTERFSEL" acronym="OTG_INTERFSEL" offset="0x40C" width="32" description="USB OTG HS interface selection. The interface selection has to be done before the PHY is activated and is not allowed to change when the PHY clock is already running.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="reserved" range="" rwaccess="R"/>
    <bitfield id="PHYSEL" width="3" begin="2" end="0" resetval="0x1" description="PHY interface selection" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PHYSEL_0" description="PHY interface is 8-bit, UTMI+ level 3"/>
      <bitenum value="1" id="1" token="PHYSEL_1" description="PHY interface is 12-pin, 8-bit SDR ULPI"/>
      <bitenum value="2" id="2" token="PHYSEL_2" description="PHY interface is 8-pin, 4-bit DDR ULPI (Non-functional mode in current implementation. Do not use.)"/>
    </bitfield>
  </register>
  <register id="OTG_SIMENABLE" acronym="OTG_SIMENABLE" offset="0x410" width="32" description="Enable simulation acceleration features. WARNING: For simulations only, since those features have an impact on USB protocol.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="reserved" range="" rwaccess="R"/>
    <bitfield id="TM1" width="1" begin="0" end="0" resetval="0" description="Test Mode 1 enabling (timer shortcuts)" range="" rwaccess="RW"/>
  </register>
  <register id="OTG_FORCESTDBY" acronym="OTG_FORCESTDBY" offset="0x414" width="32" description="Enabling MSTANDBY in FORCESTANDBY mode. Programming this register will impact SmartStandby functionality.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLEFORCE" width="1" begin="0" end="0" resetval="0" description="Enabling MSTANDBY to go high" range="" rwaccess="RW"/>
  </register>
  <register id="OTG_BIGENDIAN" acronym="OTG_BIGENDIAN" offset="0x418" width="32" description="Enable BIG ENDIANESS for OCP MASTER">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIG_ENDIAN" width="1" begin="0" end="0" resetval="0" description="Enable BIG ENDIAN in OCP MASTER" range="" rwaccess="RW"/>
  </register>
</module>
