$date
	Sun Nov  7 19:12:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder_tb $end
$var wire 1 ! o1 $end
$var wire 1 " o0 $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module test_target $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var wire 1 " o0 $end
$var wire 1 ! o1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#100
1"
1!
1&
#200
0"
0&
1%
#300
1"
1&
#400
1"
0!
0&
0%
1$
#500
1!
1&
#600
0"
0&
1%
#700
1"
1&
#800
0"
0!
0&
0%
0$
1#
#900
1"
1!
1&
#1000
0"
0&
1%
#1100
1"
1&
#1200
1"
0!
0&
0%
1$
#1300
1!
1&
#1400
0"
0&
1%
#1500
1"
1&
