$comment
	File created using the following command:
		vcd file lab2_1.msim.vcd -direction
$end
$date
	Fri Mar 01 13:45:30 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab2_1_vlg_vec_tst $end
$var reg 2 ! key [1:0] $end
$var reg 8 " sw [7:0] $end
$var wire 1 # led [7] $end
$var wire 1 $ led [6] $end
$var wire 1 % led [5] $end
$var wire 1 & led [4] $end
$var wire 1 ' led [3] $end
$var wire 1 ( led [2] $end
$var wire 1 ) led [1] $end
$var wire 1 * led [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 led[0]~output_o $end
$var wire 1 2 led[1]~output_o $end
$var wire 1 3 led[2]~output_o $end
$var wire 1 4 led[3]~output_o $end
$var wire 1 5 led[4]~output_o $end
$var wire 1 6 led[5]~output_o $end
$var wire 1 7 led[6]~output_o $end
$var wire 1 8 led[7]~output_o $end
$var wire 1 9 sw[0]~input_o $end
$var wire 1 : sw[2]~input_o $end
$var wire 1 ; sw[1]~input_o $end
$var wire 1 < sw[3]~input_o $end
$var wire 1 = key[1]~input_o $end
$var wire 1 > key[0]~input_o $end
$var wire 1 ? ShiftRight0~0_combout $end
$var wire 1 @ sw[4]~input_o $end
$var wire 1 A ShiftRight0~1_combout $end
$var wire 1 B sw[5]~input_o $end
$var wire 1 C ShiftRight0~2_combout $end
$var wire 1 D sw[6]~input_o $end
$var wire 1 E ShiftRight0~3_combout $end
$var wire 1 F ShiftRight0~4_combout $end
$var wire 1 G ShiftRight0~5_combout $end
$var wire 1 H ShiftRight0~6_combout $end
$var wire 1 I sw[7]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1111 "
1*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
19
1:
1;
1<
1=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
$end
#40000
b11111 "
1@
1A
12
1)
#80000
b111111 "
b101111 "
0@
1B
1C
0A
02
13
1(
0)
#120000
b111111 "
1@
1A
12
1)
#160000
b1111111 "
b1011111 "
b1001111 "
0@
0B
1D
1E
0C
0A
02
03
14
1'
0(
0)
#200000
b1011111 "
1@
1A
12
1)
#240000
b1111111 "
b1101111 "
0@
1B
1C
0A
02
13
1(
0)
#280000
b1111111 "
1@
1A
12
1)
#320000
b11111111 "
b10111111 "
b10011111 "
b10001111 "
0@
0B
0D
1I
18
1#
0E
0C
0A
02
03
04
0'
0(
0)
#360000
b10011111 "
1@
1A
12
1)
#400000
b10111111 "
b10101111 "
0@
1B
1C
0A
02
13
1(
0)
#440000
b10111111 "
1@
1A
12
1)
#480000
b11111111 "
b11011111 "
b11001111 "
0@
0B
1D
1E
0C
0A
02
03
14
1'
0(
0)
#520000
b11011111 "
1@
1A
12
1)
#560000
b11111111 "
b11101111 "
0@
1B
1C
0A
02
13
1(
0)
#600000
b11111111 "
1@
1A
12
1)
#640000
b1111111 "
b111111 "
b11111 "
b1111 "
0@
0B
0D
0I
08
0#
0E
0C
0A
02
03
04
0'
0(
0)
#680000
b11111 "
1@
1A
12
1)
#720000
b111111 "
b101111 "
0@
1B
1C
0A
02
13
1(
0)
#760000
b111111 "
1@
1A
12
1)
#800000
b1111111 "
b1011111 "
b1001111 "
0@
0B
1D
1E
0C
0A
02
03
14
1'
0(
0)
#840000
b1011111 "
1@
1A
12
1)
#880000
b1111111 "
b1101111 "
0@
1B
1C
0A
02
13
1(
0)
#920000
b1111111 "
1@
1A
12
1)
#960000
b11111111 "
b10111111 "
b10011111 "
b10001111 "
0@
0B
0D
1I
18
1#
0E
0C
0A
02
03
04
0'
0(
0)
#1000000
