
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Tue May 06 10:28:36 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project aes 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top aes 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 37411
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char (*) [4][4])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:122:0)
INFO: [HLS 214-178] Inlining function 'AddRoundKey(unsigned char, unsigned char (*) [4][4], unsigned char const (*) [176])' into 'aes(unsigned char (*) [4][4], unsigned char const (*) [176])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'SubBytes(unsigned char (*) [4][4])' into 'aes(unsigned char (*) [4][4], unsigned char const (*) [176])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows(unsigned char (*) [4][4])' into 'aes(unsigned char (*) [4][4], unsigned char const (*) [176])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'MixColumns(unsigned char (*) [4][4])' into 'aes(unsigned char (*) [4][4], unsigned char const (*) [176])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:144:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.79 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:81) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:145) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_154_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:145) in function 'aes' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_125_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:123) in function 'aes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70) in function 'aes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70) in function 'aes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:81) in function 'aes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:81) in function 'aes' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'aes' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:144)...60 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70:13) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:81:13) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:70:13) in function 'aes'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1_VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1_VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
WARNING: [HLS 200-880] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln114', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:114) of variable 'sbox_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:84 on array 'state' and 'load' operation ('state_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:127) on array 'state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_3_write_ln84', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:84) of variable 'sbox_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:84 on array 'state' and 'load' operation ('state_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:126) on array 'state'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to schedule 'load' operation ('state_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:126) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to schedule 'load' operation ('state_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:127) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to schedule 'store' operation ('state_addr_2_write_ln100', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:100) of variable 'temp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:84 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'aes_Pipeline_VITIS_LOOP_154_1' (loop 'VITIS_LOOP_154_1'): Unable to schedule 'store' operation ('state_addr_1_write_ln109', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:109) of variable 'temp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_aes/aes_slow.cpp:84 on array 'state' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'state'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 14, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2' pipeline 'VITIS_LOOP_71_1_VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' pipeline 'VITIS_LOOP_82_1_VITIS_LOOP_83_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_21' pipeline 'VITIS_LOOP_71_1_VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [RTMG 210-279] Implementing memory 'aes_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.279 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 440.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.39 seconds. CPU system time: 1.78 seconds. Elapsed time: 8.74 seconds; current allocated memory: 85.117 MB.
INFO: [HLS 200-112] Total CPU user time: 8.63 seconds. Total CPU system time: 2.39 seconds. Total elapsed time: 21.63 seconds; peak allocated memory: 1.279 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  6 10:28:57 2025...
