// Seed: 4239512554
module module_0;
  wand id_1 = 1;
  wor  id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7
);
  assign id_3 = 1;
  module_0();
  assign id_2 = id_7;
endmodule
module module_2 (
    input  wand  id_0,
    output logic id_1
);
  always id_1 <= 1;
  module_0();
  wire id_3;
endmodule
