{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1546648699958 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ca6 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ca6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546648699966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546648699993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546648699993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546648700042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546648700055 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546648700371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546648700371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546648700371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546648700371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546648700373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546648700373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546648700373 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546648700373 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546648700375 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 184 " "No exact pin location assignment(s) for 184 pins of 184 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[15\] " "Pin mux1\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[14\] " "Pin mux1\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[13\] " "Pin mux1\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[12\] " "Pin mux1\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[11\] " "Pin mux1\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[10\] " "Pin mux1\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[9\] " "Pin mux1\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[8\] " "Pin mux1\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[7\] " "Pin mux1\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[6\] " "Pin mux1\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[5\] " "Pin mux1\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[4\] " "Pin mux1\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[3\] " "Pin mux1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[2\] " "Pin mux1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[1\] " "Pin mux1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux1\[0\] " "Pin mux1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux1[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 360 1352 1528 376 "mux1" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[15\] " "Pin mux2\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[14\] " "Pin mux2\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[13\] " "Pin mux2\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[12\] " "Pin mux2\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[11\] " "Pin mux2\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[10\] " "Pin mux2\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[9\] " "Pin mux2\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[8\] " "Pin mux2\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[7\] " "Pin mux2\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[6\] " "Pin mux2\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[5\] " "Pin mux2\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[4\] " "Pin mux2\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[3\] " "Pin mux2\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[2\] " "Pin mux2\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[1\] " "Pin mux2\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2\[0\] " "Pin mux2\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux2[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 424 1352 1528 440 "mux2" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[15\] " "Pin mux3\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[14\] " "Pin mux3\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[13\] " "Pin mux3\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[12\] " "Pin mux3\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[11\] " "Pin mux3\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[10\] " "Pin mux3\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[9\] " "Pin mux3\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[8\] " "Pin mux3\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[7\] " "Pin mux3\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[6\] " "Pin mux3\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[5\] " "Pin mux3\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[4\] " "Pin mux3\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[3\] " "Pin mux3\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[2\] " "Pin mux3\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[1\] " "Pin mux3\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux3\[0\] " "Pin mux3\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mux3[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 1352 1528 392 "mux3" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready " "Pin ready not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ready } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 640 704 880 656 "ready" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Pin busy not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { busy } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 656 704 880 672 "busy" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntcout " "Pin cntcout not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cntcout } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 288 1344 1520 304 "cntcout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cntcout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "countinit " "Pin countinit not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { countinit } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 320 752 928 336 "countinit" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { countinit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counten " "Pin counten not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counten } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 336 752 928 352 "counten" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counten } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taninit " "Pin taninit not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { taninit } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 352 752 928 368 "taninit" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { taninit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xselector " "Pin xselector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xselector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 368 752 928 384 "xselector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xselector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romselector " "Pin romselector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romselector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 384 752 928 400 "romselector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romselector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2selector " "Pin x2selector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2selector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 400 752 928 416 "x2selector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2selector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2multiselector " "Pin x2multiselector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2multiselector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 416 752 928 432 "x2multiselector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2multiselector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xloaden " "Pin xloaden not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xloaden } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 464 752 928 480 "xloaden" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xloaden } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tanloaden " "Pin tanloaden not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tanloaden } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 480 752 928 496 "tanloaden" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tanloaden } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termxselector " "Pin termxselector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termxselector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 496 752 928 512 "termxselector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termxselector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termmultselector " "Pin termmultselector not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termmultselector } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 512 752 930 528 "termmultselector" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termmultselector } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termloadenable " "Pin termloadenable not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termloadenable } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 528 752 928 544 "termloadenable" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termloadenable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[15\] " "Pin adderout\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[14\] " "Pin adderout\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[13\] " "Pin adderout\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[12\] " "Pin adderout\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[11\] " "Pin adderout\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[10\] " "Pin adderout\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[9\] " "Pin adderout\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[8\] " "Pin adderout\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[7\] " "Pin adderout\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[6\] " "Pin adderout\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[5\] " "Pin adderout\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[4\] " "Pin adderout\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[3\] " "Pin adderout\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[2\] " "Pin adderout\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[1\] " "Pin adderout\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adderout\[0\] " "Pin adderout\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adderout[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 344 1344 1520 360 "adderout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adderout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[15\] " "Pin multipout\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[14\] " "Pin multipout\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[13\] " "Pin multipout\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[12\] " "Pin multipout\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[11\] " "Pin multipout\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[10\] " "Pin multipout\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[9\] " "Pin multipout\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[8\] " "Pin multipout\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[7\] " "Pin multipout\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[6\] " "Pin multipout\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[5\] " "Pin multipout\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[4\] " "Pin multipout\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[3\] " "Pin multipout\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[2\] " "Pin multipout\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[1\] " "Pin multipout\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "multipout\[0\] " "Pin multipout\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { multipout[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 328 1336 1512 344 "multipout" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multipout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ntst\[2\] " "Pin ntst\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ntst[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 704 704 880 720 "ntst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ntst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ntst\[1\] " "Pin ntst\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ntst[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 704 704 880 720 "ntst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ntst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ntst\[0\] " "Pin ntst\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ntst[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 704 704 880 720 "ntst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ntst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ptst\[2\] " "Pin ptst\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ptst[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 680 704 880 696 "ptst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ptst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ptst\[1\] " "Pin ptst\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ptst[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 680 704 880 696 "ptst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ptst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ptst\[0\] " "Pin ptst\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ptst[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 680 704 880 696 "ptst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ptst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Pin result\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Pin result\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Pin result\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Pin result\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Pin result\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Pin result\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Pin result\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Pin result\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 392 1352 1528 408 "result" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[15\] " "Pin romo\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[14\] " "Pin romo\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[13\] " "Pin romo\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[12\] " "Pin romo\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[11\] " "Pin romo\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[10\] " "Pin romo\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[9\] " "Pin romo\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[8\] " "Pin romo\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[7\] " "Pin romo\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[6\] " "Pin romo\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[5\] " "Pin romo\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[4\] " "Pin romo\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[3\] " "Pin romo\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[2\] " "Pin romo\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[1\] " "Pin romo\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "romo\[0\] " "Pin romo\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { romo[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 312 1352 1528 328 "romo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[15\] " "Pin termo\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[14\] " "Pin termo\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[13\] " "Pin termo\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[12\] " "Pin termo\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[11\] " "Pin termo\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[10\] " "Pin termo\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[9\] " "Pin termo\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[8\] " "Pin termo\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[7\] " "Pin termo\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[6\] " "Pin termo\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[5\] " "Pin termo\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[4\] " "Pin termo\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[3\] " "Pin termo\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[2\] " "Pin termo\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[1\] " "Pin termo\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "termo\[0\] " "Pin termo\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { termo[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 440 1352 1528 456 "termo" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[15\] " "Pin xreg\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[14\] " "Pin xreg\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[13\] " "Pin xreg\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[12\] " "Pin xreg\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[11\] " "Pin xreg\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[10\] " "Pin xreg\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[9\] " "Pin xreg\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[8\] " "Pin xreg\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[7\] " "Pin xreg\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[6\] " "Pin xreg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[5\] " "Pin xreg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[4\] " "Pin xreg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[3\] " "Pin xreg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[2\] " "Pin xreg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[1\] " "Pin xreg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xreg\[0\] " "Pin xreg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 408 1352 1528 424 "xreg" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xreg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 376 296 472 392 "start" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 200 288 464 216 "clk" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 232 304 480 248 "rst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[15\] " "Pin inputx\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[15] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[14\] " "Pin inputx\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[14] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[13\] " "Pin inputx\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[13] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[12\] " "Pin inputx\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[12] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[11\] " "Pin inputx\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[11] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[10\] " "Pin inputx\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[10] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[9\] " "Pin inputx\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[9] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[8\] " "Pin inputx\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[8] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[7\] " "Pin inputx\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[7] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[6\] " "Pin inputx\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[6] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[5\] " "Pin inputx\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[5] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[4\] " "Pin inputx\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[4] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[3\] " "Pin inputx\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[3] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[2\] " "Pin inputx\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[2] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[1\] " "Pin inputx\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[1] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputx\[0\] " "Pin inputx\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inputx[0] } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 600 664 840 616 "inputx" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546648700439 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546648700439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ca6.sdc " "Synopsys Design Constraints File file not found: 'ca6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546648700556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546648700556 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546648700560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546648700575 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 200 288 464 216 "clk" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546648700575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546648700576 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 232 304 480 248 "rst" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546648700576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546648700633 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546648700633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546648700634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546648700635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546648700635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546648700636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546648700648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1546648700649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1546648700649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546648700649 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "182 unused 3.3V 17 165 0 " "Number of I/O pins in group: 182 (unused VREF, 3.3V VCCIO, 17 input, 165 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1546648700652 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1546648700652 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1546648700652 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546648700653 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1546648700653 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1546648700653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546648700712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546648701739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546648701821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546648701828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546648702822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546648702823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546648702891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546648703512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546648703512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546648704703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546648704705 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546648704705 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546648704715 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546648704718 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "165 " "Found 165 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[15\] 0 " "Pin \"mux1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[14\] 0 " "Pin \"mux1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[13\] 0 " "Pin \"mux1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[12\] 0 " "Pin \"mux1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[11\] 0 " "Pin \"mux1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[10\] 0 " "Pin \"mux1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[9\] 0 " "Pin \"mux1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[8\] 0 " "Pin \"mux1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[7\] 0 " "Pin \"mux1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[6\] 0 " "Pin \"mux1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[5\] 0 " "Pin \"mux1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[4\] 0 " "Pin \"mux1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[3\] 0 " "Pin \"mux1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[2\] 0 " "Pin \"mux1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[1\] 0 " "Pin \"mux1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux1\[0\] 0 " "Pin \"mux1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[15\] 0 " "Pin \"mux2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[14\] 0 " "Pin \"mux2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[13\] 0 " "Pin \"mux2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[12\] 0 " "Pin \"mux2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[11\] 0 " "Pin \"mux2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[10\] 0 " "Pin \"mux2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[9\] 0 " "Pin \"mux2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[8\] 0 " "Pin \"mux2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[7\] 0 " "Pin \"mux2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[6\] 0 " "Pin \"mux2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[5\] 0 " "Pin \"mux2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[4\] 0 " "Pin \"mux2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[3\] 0 " "Pin \"mux2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[2\] 0 " "Pin \"mux2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[1\] 0 " "Pin \"mux2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2\[0\] 0 " "Pin \"mux2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[15\] 0 " "Pin \"mux3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[14\] 0 " "Pin \"mux3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[13\] 0 " "Pin \"mux3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[12\] 0 " "Pin \"mux3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[11\] 0 " "Pin \"mux3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[10\] 0 " "Pin \"mux3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[9\] 0 " "Pin \"mux3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[8\] 0 " "Pin \"mux3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[7\] 0 " "Pin \"mux3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[6\] 0 " "Pin \"mux3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[5\] 0 " "Pin \"mux3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[4\] 0 " "Pin \"mux3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[3\] 0 " "Pin \"mux3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[2\] 0 " "Pin \"mux3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[1\] 0 " "Pin \"mux3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux3\[0\] 0 " "Pin \"mux3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready 0 " "Pin \"ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busy 0 " "Pin \"busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cntcout 0 " "Pin \"cntcout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "countinit 0 " "Pin \"countinit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counten 0 " "Pin \"counten\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taninit 0 " "Pin \"taninit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xselector 0 " "Pin \"xselector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romselector 0 " "Pin \"romselector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x2selector 0 " "Pin \"x2selector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x2multiselector 0 " "Pin \"x2multiselector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xloaden 0 " "Pin \"xloaden\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tanloaden 0 " "Pin \"tanloaden\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termxselector 0 " "Pin \"termxselector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termmultselector 0 " "Pin \"termmultselector\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termloadenable 0 " "Pin \"termloadenable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[15\] 0 " "Pin \"adderout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[14\] 0 " "Pin \"adderout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[13\] 0 " "Pin \"adderout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[12\] 0 " "Pin \"adderout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[11\] 0 " "Pin \"adderout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[10\] 0 " "Pin \"adderout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[9\] 0 " "Pin \"adderout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[8\] 0 " "Pin \"adderout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[7\] 0 " "Pin \"adderout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[6\] 0 " "Pin \"adderout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[5\] 0 " "Pin \"adderout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[4\] 0 " "Pin \"adderout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[3\] 0 " "Pin \"adderout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[2\] 0 " "Pin \"adderout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[1\] 0 " "Pin \"adderout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adderout\[0\] 0 " "Pin \"adderout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[15\] 0 " "Pin \"multipout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[14\] 0 " "Pin \"multipout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[13\] 0 " "Pin \"multipout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[12\] 0 " "Pin \"multipout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[11\] 0 " "Pin \"multipout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[10\] 0 " "Pin \"multipout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[9\] 0 " "Pin \"multipout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[8\] 0 " "Pin \"multipout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[7\] 0 " "Pin \"multipout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[6\] 0 " "Pin \"multipout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[5\] 0 " "Pin \"multipout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[4\] 0 " "Pin \"multipout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[3\] 0 " "Pin \"multipout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[2\] 0 " "Pin \"multipout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[1\] 0 " "Pin \"multipout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "multipout\[0\] 0 " "Pin \"multipout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ntst\[2\] 0 " "Pin \"ntst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ntst\[1\] 0 " "Pin \"ntst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ntst\[0\] 0 " "Pin \"ntst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ptst\[2\] 0 " "Pin \"ptst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ptst\[1\] 0 " "Pin \"ptst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ptst\[0\] 0 " "Pin \"ptst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[15\] 0 " "Pin \"result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[14\] 0 " "Pin \"result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[13\] 0 " "Pin \"result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[12\] 0 " "Pin \"result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[11\] 0 " "Pin \"result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[10\] 0 " "Pin \"result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[9\] 0 " "Pin \"result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[8\] 0 " "Pin \"result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[15\] 0 " "Pin \"romo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[14\] 0 " "Pin \"romo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[13\] 0 " "Pin \"romo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[12\] 0 " "Pin \"romo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[11\] 0 " "Pin \"romo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[10\] 0 " "Pin \"romo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[9\] 0 " "Pin \"romo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[8\] 0 " "Pin \"romo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[7\] 0 " "Pin \"romo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[6\] 0 " "Pin \"romo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[5\] 0 " "Pin \"romo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[4\] 0 " "Pin \"romo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[3\] 0 " "Pin \"romo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[2\] 0 " "Pin \"romo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[1\] 0 " "Pin \"romo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "romo\[0\] 0 " "Pin \"romo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[15\] 0 " "Pin \"termo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[14\] 0 " "Pin \"termo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[13\] 0 " "Pin \"termo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[12\] 0 " "Pin \"termo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[11\] 0 " "Pin \"termo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[10\] 0 " "Pin \"termo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[9\] 0 " "Pin \"termo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[8\] 0 " "Pin \"termo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[7\] 0 " "Pin \"termo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[6\] 0 " "Pin \"termo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[5\] 0 " "Pin \"termo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[4\] 0 " "Pin \"termo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[3\] 0 " "Pin \"termo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[2\] 0 " "Pin \"termo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[1\] 0 " "Pin \"termo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "termo\[0\] 0 " "Pin \"termo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[15\] 0 " "Pin \"xreg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[14\] 0 " "Pin \"xreg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[13\] 0 " "Pin \"xreg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[12\] 0 " "Pin \"xreg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[11\] 0 " "Pin \"xreg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[10\] 0 " "Pin \"xreg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[9\] 0 " "Pin \"xreg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[8\] 0 " "Pin \"xreg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[7\] 0 " "Pin \"xreg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[6\] 0 " "Pin \"xreg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[5\] 0 " "Pin \"xreg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[4\] 0 " "Pin \"xreg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[3\] 0 " "Pin \"xreg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[2\] 0 " "Pin \"xreg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[1\] 0 " "Pin \"xreg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xreg\[0\] 0 " "Pin \"xreg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546648704723 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1546648704723 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546648704888 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546648704910 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546648705065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546648705248 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546648705253 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1546648705335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/output_files/ca6.fit.smsg " "Generated suppressed messages file D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/output_files/ca6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546648705437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546648705600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 04:08:25 2019 " "Processing ended: Sat Jan 05 04:08:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546648705600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546648705600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546648705600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546648705600 ""}
