# Microchip Physical design constraints file

# Version: 2024.1 2024.1.0.3

# Design Name: teste 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S005 , Package: 144 TQ , Speed grade: STD 

# Date generated: Mon Jun  2 12:56:01 2025 


#
# I/O constraints
#

set_io MEMADDR\[0\] -DIRECTION OUTPUT -pinname 135 -fixed no
set_io MEMADDR\[1\] -DIRECTION OUTPUT -pinname 136 -fixed no
set_io MEMADDR\[2\] -DIRECTION OUTPUT -pinname 137 -fixed no
set_io MEMADDR\[3\] -DIRECTION OUTPUT -pinname 140 -fixed no
set_io MEMADDR\[4\] -DIRECTION OUTPUT -pinname 142 -fixed no
set_io MEMADDR\[5\] -DIRECTION OUTPUT -pinname 143 -fixed no
set_io MEMADDR\[6\] -DIRECTION OUTPUT -pinname 144 -fixed no
set_io MEMADDR\[7\] -DIRECTION OUTPUT -pinname 23 -fixed no
set_io MEMADDR\[8\] -DIRECTION OUTPUT -pinname 24 -fixed no
set_io MEMADDR\[9\] -DIRECTION OUTPUT -pinname 28 -fixed no
set_io MEMADDR\[10\] -DIRECTION OUTPUT -pinname 29 -fixed no
set_io MEMDATA\[0\] -DIRECTION INOUT -pinname 110 -fixed no
set_io MEMDATA\[1\] -DIRECTION INOUT -pinname 111 -fixed no
set_io MEMDATA\[2\] -DIRECTION INOUT -pinname 112 -fixed no
set_io MEMDATA\[3\] -DIRECTION INOUT -pinname 115 -fixed no
set_io MEMDATA\[4\] -DIRECTION INOUT -pinname 116 -fixed no
set_io MEMDATA\[5\] -DIRECTION INOUT -pinname 117 -fixed no
set_io MEMDATA\[6\] -DIRECTION INOUT -pinname 118 -fixed no
set_io MEMDATA\[7\] -DIRECTION INOUT -pinname 122 -fixed no
set_io MEMDATA\[8\] -DIRECTION INOUT -pinname 123 -fixed no
set_io MEMDATA\[9\] -DIRECTION INOUT -pinname 124 -fixed no
set_io MEMDATA\[10\] -DIRECTION INOUT -pinname 125 -fixed no
set_io MEMDATA\[11\] -DIRECTION INOUT -pinname 128 -fixed no
set_io MEMDATA\[12\] -DIRECTION INOUT -pinname 129 -fixed no
set_io MEMDATA\[13\] -DIRECTION INOUT -pinname 130 -fixed no
set_io MEMDATA\[14\] -DIRECTION INOUT -pinname 131 -fixed no
set_io MEMDATA\[15\] -DIRECTION INOUT -pinname 134 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname 1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname 2 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname 98 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname 99 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname 100 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname 101 -fixed no
set_io SRAMBYTEN\[0\] -DIRECTION OUTPUT -pinname 34 -fixed no
set_io SRAMBYTEN\[1\] -DIRECTION OUTPUT -pinname 35 -fixed no
set_io SRAMCSN\[0\] -DIRECTION OUTPUT -pinname 30 -fixed no
set_io SRAMOEN -DIRECTION OUTPUT -pinname 36 -fixed no
set_io SRAMWEN -DIRECTION OUTPUT -pinname 31 -fixed no
set_io o_LED\[0\] -DIRECTION OUTPUT -pinname 47 -fixed no
set_io o_LED\[1\] -DIRECTION OUTPUT -pinname 43 -fixed no
set_io o_LED\[2\] -DIRECTION OUTPUT -pinname 42 -fixed no
set_io o_LED\[3\] -DIRECTION OUTPUT -pinname 41 -fixed no

#
# Core cell constraints
#

set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i\[0\] -fixed no 302 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_0_sqmuxa_0_a2 -fixed no 289 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[30\] -fixed no 372 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_1\[22\] -fixed no 388 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[9\] -fixed no 312 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNI63ROA_0 -fixed no 358 12
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_3\[1\] -fixed no 311 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un9_next_addr_ac0_5 -fixed no 353 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/N_257_i_1 -fixed no 376 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un13_i_a2\[2\] -fixed no 292 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNI43U7H -fixed no 319 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[27\] -fixed no 335 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[3\] -fixed no 359 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2_RNIN9V2J\[11\] -fixed no 399 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[27\] -fixed no 325 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[8\] -fixed no 348 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_7\[1\] -fixed no 333 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[9\] -fixed no 371 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_ns_i_a2\[0\] -fixed no 369 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m29 -fixed no 361 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SelHaddrReg_RNIG3TFK1 -fixed no 317 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_Z\[0\] -fixed no 367 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE -fixed no 371 16
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[6\] -fixed no 355 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNI0EMVA1\[24\] -fixed no 391 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_12 -fixed no 365 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[5\] -fixed no 358 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o3_RNI9F3SM3\[0\] -fixed no 383 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[27\] -fixed no 388 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_RNICOQ301\[19\] -fixed no 387 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel -fixed no 334 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_next_RNI78SV8\[1\] -fixed no 268 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNIPI37M\[23\] -fixed no 392 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[1\] -fixed no 294 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2cf0\[11\] -fixed no 405 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[11\] -fixed no 404 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[0\] -fixed no 393 27
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIFT43E\[0\] -fixed no 324 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNIFR4901 -fixed no 322 15
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[0\] -fixed no 310 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNI2FO56\[0\] -fixed no 312 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[5\] -fixed no 368 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0\[1\] -fixed no 358 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_HoldHreadyLow -fixed no 300 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2_RNIFLS9R\[4\] -fixed no 393 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_1_iv_RNO_0 -fixed no 277 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iMEMDATAOEN -fixed no 298 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_3_sqmuxa_1_0_a2 -fixed no 298 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[22\] -fixed no 378 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a4_2\[0\] -fixed no 372 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[2\] -fixed no 353 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_2\[0\] -fixed no 293 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[9\] -fixed no 315 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[11\] -fixed no 328 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNIMBD6A1\[8\] -fixed no 382 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[8\] -fixed no 357 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_WSCounterLoadVal_1_sqmuxa -fixed no 295 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[27\] -fixed no 335 13
set_location led_blink_0/reg_counter\[0\] -fixed no 84 7
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[0\] -fixed no 334 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[3\] -fixed no 357 16
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_0\[1\] -fixed no 356 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[18\] -fixed no 369 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[4\] -fixed no 321 12
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 54
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[10\] -fixed no 351 18
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[2\] -fixed no 310 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[6\] -fixed no 347 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[23\] -fixed no 391 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[21\] -fixed no 365 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_10\[1\] -fixed no 338 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[4\] -fixed no 323 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a5_1\[9\] -fixed no 266 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv\[0\] -fixed no 290 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un9_next_addr_ac0_1 -fixed no 336 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNIO8FFR\[16\] -fixed no 375 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/LoadWSCounter_1_sqmuxa_1_RNIUFNKQ -fixed no 280 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_3_sqmuxa_3 -fixed no 296 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o5_i_o2\[7\] -fixed no 308 18
set_location fpga_top_design_0/mcu_fpga_io_1_RNIFU5LM -fixed no 351 21
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIHV43E\[1\] -fixed no 351 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2_0\[0\] -fixed no 391 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[7\] -fixed no 389 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4\[4\] -fixed no 307 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2_0 -fixed no 347 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_2\[1\] -fixed no 342 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_2\[6\] -fixed no 305 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[7\] -fixed no 366 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count\[0\] -fixed no 297 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[30\] -fixed no 382 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[5\] -fixed no 371 24
set_location fpga_top_design_0/mcu_fpga_io_1_RNICR5LM -fixed no 376 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[17\] -fixed no 363 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[2\] -fixed no 325 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIBK5VN\[8\] -fixed no 394 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[4\] -fixed no 344 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_1_iv_4 -fixed no 287 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_4\[0\] -fixed no 288 21
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[6\] -fixed no 309 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[3\] -fixed no 324 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[31\] -fixed no 384 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow26_1 -fixed no 309 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[4\] -fixed no 271 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_RNIKHLDN -fixed no 374 18
set_location led_blink_0/john_counter_RNIOBN55\[1\] -fixed no 106 3
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2_0\[1\] -fixed no 383 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/GATEDHSIZE\[0\] -fixed no 363 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[4\] -fixed no 361 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[16\] -fixed no 378 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[0\] -fixed no 363 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[6\] -fixed no 346 7
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[5\] -fixed no 328 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_1\[14\] -fixed no 336 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNI58T77\[10\] -fixed no 313 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[3\] -fixed no 354 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[15\] -fixed no 355 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_1_iv -fixed no 298 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ACRegEn -fixed no 338 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[23\] -fixed no 391 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_0\[4\] -fixed no 286 18
set_location fpga_top_design_0/modulo_hamming/data_out_right_0_a3\[12\] -fixed no 349 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[1\] -fixed no 337 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux_0_RNI6K6AI\[12\] -fixed no 387 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNI3EGJK -fixed no 335 18
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[7\] -fixed no 339 24
set_location led_blink_0/reg_counter\[20\] -fixed no 105 7
set_location led_blink_0/reg_counter\[1\] -fixed no 86 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a3 -fixed no 380 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_m5\[6\] -fixed no 306 21
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_3_2_0_x4_0_x4\[1\] -fixed no 309 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_0\[6\] -fixed no 300 21
set_location led_blink_0/john_counter_RNIQDN55\[3\] -fixed no 104 3
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIP753E\[5\] -fixed no 333 24
set_location led_blink_0/reg_counter\[13\] -fixed no 97 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[12\] -fixed no 371 19
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[2\] -fixed no 308 24
set_location led_blink_0/john_counter\[2\] -fixed no 105 4
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNITB53E\[7\] -fixed no 350 24
set_location led_blink_0/reg_counter\[3\] -fixed no 87 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[16\] -fixed no 394 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_a2_0\[5\] -fixed no 285 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE -fixed no 272 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3\[2\] -fixed no 364 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a2_3_0_a2\[2\] -fixed no 265 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[14\] -fixed no 379 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_a2_2\[0\] -fixed no 285 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[2\] -fixed no 370 16
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[0\] -fixed no 349 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[1\] -fixed no 341 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[21\] -fixed no 380 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNIVJ2BJ -fixed no 286 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[27\] -fixed no 388 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/next_transaction_done -fixed no 283 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[19\] -fixed no 384 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[3\] -fixed no 355 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HsizeReg_Z\[1\] -fixed no 370 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[4\] -fixed no 374 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3 -fixed no 308 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWRITE -fixed no 371 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterAddrClockEnable6_1 -fixed no 344 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[5\] -fixed no 390 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[5\] -fixed no 356 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a4_3_RNII2Q6J3\[0\] -fixed no 372 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_3\[5\] -fixed no 392 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[1\] -fixed no 344 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_pre_20_iv_i_0_tz_RNI4CQQF -fixed no 347 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[3\] -fixed no 403 21
set_location fpga_top_design_0/mcu_fpga_io_1_RNIM9UDN -fixed no 347 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[26\] -fixed no 395 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNIPRONG1\[8\] -fixed no 386 9
set_location fpga_top_design_0/mcu_fpga_io_1_RNICQRJ01 -fixed no 345 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[8\] -fixed no 265 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[19\] -fixed no 393 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[20\] -fixed no 388 9
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[1\] -fixed no 307 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count_3\[0\] -fixed no 297 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access\[1\] -fixed no 357 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[9\] -fixed no 321 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/pipeline_rd_d1 -fixed no 264 16
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[8\] -fixed no 344 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[4\] -fixed no 356 16
set_location teste_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 325 46
set_location led_blink_0/reg_counter_inferred_clock_RNIH1594\[20\] -fixed no 218 30
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4\[2\] -fixed no 309 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow_3_sqmuxa_0_a2 -fixed no 306 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[6\] -fixed no 380 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNO\[0\] -fixed no 367 15
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[4\] -fixed no 308 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNIM3MVA1\[24\] -fixed no 385 12
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[3\] -fixed no 332 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[7\] -fixed no 357 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNIHCSA84\[8\] -fixed no 381 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNO\[7\] -fixed no 309 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[8\] -fixed no 319 9
set_location led_blink_0/reg_counter\[4\] -fixed no 88 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m4 -fixed no 366 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_8 -fixed no 354 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[6\] -fixed no 358 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[2\] -fixed no 394 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_RNO\[0\] -fixed no 296 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF -fixed no 289 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[12\] -fixed no 392 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_RNI5MD9E\[0\] -fixed no 320 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[1\] -fixed no 333 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[1\] -fixed no 346 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_1\[5\] -fixed no 361 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m5 -fixed no 330 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_a5_0_1\[6\] -fixed no 308 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_RNIIDHS3\[1\] -fixed no 346 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[13\] -fixed no 368 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count_RNICOATB1\[1\] -fixed no 330 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[15\] -fixed no 390 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[12\] -fixed no 352 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[8\] -fixed no 377 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterAddrClockEnable -fixed no 335 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[5\] -fixed no 312 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[4\] -fixed no 352 10
set_location teste_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 314 13
set_location teste_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 328 34
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[5\] -fixed no 360 19
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[0\] -fixed no 347 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNIID2MA -fixed no 319 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNI6DHGH1\[8\] -fixed no 385 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_5 -fixed no 301 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[4\] -fixed no 331 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMemCntlState_5_sqmuxa_1 -fixed no 294 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a4_3\[0\] -fixed no 374 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a4_0\[0\] -fixed no 373 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[0\] -fixed no 314 18
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[6\] -fixed no 307 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_1_tz_0\[0\] -fixed no 303 21
set_location fpga_top_design_0/mcu_fpga_io_1 -fixed no 270 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[14\] -fixed no 379 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[20\] -fixed no 379 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_MEMDATAOut_2_sqmuxa_0_0 -fixed no 333 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[3\] -fixed no 273 19
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[0\] -fixed no 337 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_7_1\[1\] -fixed no 334 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMemCntlState_3_sqmuxa -fixed no 290 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iMEMDATAOEN_RNIO82G33 -fixed no 382 24
set_location led_blink_0/reg_counter\[11\] -fixed no 95 4
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[5\] -fixed no 345 7
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2 -fixed no 341 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/CurrentWait\[0\] -fixed no 301 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[16\] -fixed no 378 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o3\[16\] -fixed no 377 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[9\] -fixed no 318 10
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[4\] -fixed no 306 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_HselFlash -fixed no 293 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_0_3 -fixed no 284 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[10\] -fixed no 361 22
set_location teste_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 326 34
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[12\] -fixed no 371 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[2\] -fixed no 380 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextFLASHCSN_1_iv_i_0_a2 -fixed no 291 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o4_0\[7\] -fixed no 311 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0\[0\] -fixed no 359 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a2_i_o2\[3\] -fixed no 269 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[7\] -fixed no 394 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIEN5VN\[8\] -fixed no 391 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_5 -fixed no 306 15
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1 -fixed no 219 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNO\[1\] -fixed no 363 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[8\] -fixed no 368 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[6\] -fixed no 381 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow_3_i_0_o2 -fixed no 309 15
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[1\] -fixed no 306 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iSRAMOEN -fixed no 264 22
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[3\] -fixed no 355 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[9\] -fixed no 360 15
set_location fpga_top_design_0/modulo_hamming/codificador/parity_bits_3_1_0_x4\[1\] -fixed no 331 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN\[0\] -fixed no 290 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_NextWait_1.CO1_1 -fixed no 307 9
set_location CFG0_GND_INST -fixed no 363 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_11 -fixed no 355 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[7\] -fixed no 317 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk2.un3_HselFlash -fixed no 324 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[19\] -fixed no 393 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE -fixed no 339 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[2\] -fixed no 339 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNIIR6TU\[3\] -fixed no 303 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNIO602T -fixed no 323 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[6\] -fixed no 383 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[24\] -fixed no 362 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_1\[0\] -fixed no 382 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0 -fixed no 357 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[3\] -fixed no 355 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[0\] -fixed no 317 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2\[0\] -fixed no 347 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[11\] -fixed no 351 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_1_iv_RNO_1 -fixed no 279 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[7\] -fixed no 318 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[31\] -fixed no 356 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_a2_1_0\[3\] -fixed no 278 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_reset_n_RNO -fixed no 336 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[3\] -fixed no 343 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[11\] -fixed no 328 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_reset_18_iv_RNO -fixed no 292 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4\[0\] -fixed no 301 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextSRAMCSN34 -fixed no 316 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[5\] -fixed no 366 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNO -fixed no 370 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNI63ROA -fixed no 340 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[28\] -fixed no 376 10
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_mb\[9\] -fixed no 356 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextSRAMOEN_i_a5 -fixed no 266 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_15_a1 -fixed no 300 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[2\] -fixed no 393 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_0_0 -fixed no 282 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0\[16\] -fixed no 373 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[1\] -fixed no 337 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_a2_7\[0\] -fixed no 307 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[0\] -fixed no 336 19
set_location fpga_top_design_0/mcu_fpga_io_1_RNIJ6UDN -fixed no 354 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[11\] -fixed no 392 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNO\[6\] -fixed no 291 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HselSramReg -fixed no 324 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[10\] -fixed no 368 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[3\] -fixed no 340 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMemCntlState_2_sqmuxa_1_0_a2 -fixed no 299 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[1\] -fixed no 327 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o4_0_RNIUD3MP\[7\] -fixed no 306 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow_3_sqmuxa_0_a2_1 -fixed no 307 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[9\] -fixed no 360 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux_0_RNINUBKL\[8\] -fixed no 387 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_1_iv_RNO -fixed no 276 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count\[1\] -fixed no 296 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[12\] -fixed no 392 10
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_4\[2\] -fixed no 305 24
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_2_3\[0\] -fixed no 305 27
set_location fpga_top_design_0/mcu_fpga_io_1_RNI9O5LM -fixed no 343 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HsizeReg_fast\[1\] -fixed no 369 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[29\] -fixed no 393 9
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 324 34
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[7\] -fixed no 355 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextFLASHCSN_1_iv_i_0_o2 -fixed no 302 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[0\] -fixed no 340 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[23\] -fixed no 395 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/LoadWSCounter_1_sqmuxa_1 -fixed no 285 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[5\] -fixed no 342 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[1\] -fixed no 348 19
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_3 -fixed no 345 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/LoadWSCounter_0_sqmuxa_1_0_a2 -fixed no 284 21
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINO5F3 -fixed no 219 30
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[28\] -fixed no 376 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WEN_RNO -fixed no 339 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[17\] -fixed no 393 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[2\] -fixed no 354 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[12\] -fixed no 392 24
set_location fpga_top_design_0/modulo_hamming/data_out_right_0_a3\[15\] -fixed no 355 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[5\] -fixed no 350 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0\[4\] -fixed no 271 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[0\] -fixed no 302 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow_1_sqmuxa_2 -fixed no 293 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[26\] -fixed no 370 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m3 -fixed no 360 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[19\] -fixed no 402 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0\[2\] -fixed no 281 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[31\] -fixed no 384 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[10\] -fixed no 351 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[6\] -fixed no 318 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_RNIIK69G1\[0\] -fixed no 318 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[7\] -fixed no 359 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o4_i_a2\[8\] -fixed no 275 15
set_location teste_sb_0/CORERESETP_0/mss_ready_select6 -fixed no 327 33
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[11\] -fixed no 312 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNIO774P -fixed no 315 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4\[1\] -fixed no 311 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut156 -fixed no 330 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_1_iv_RNO -fixed no 295 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_o2\[0\] -fixed no 287 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[13\] -fixed no 369 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[4\] -fixed no 351 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_NextWait_1.SUM\[2\] -fixed no 304 9
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[6\] -fixed no 327 24
set_location led_blink_0/reg_counter\[10\] -fixed no 94 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_18 -fixed no 379 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11 -fixed no 299 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[27\] -fixed no 407 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[14\] -fixed no 354 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[5\] -fixed no 364 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNI1NMHR\[20\] -fixed no 390 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_0\[3\] -fixed no 293 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[22\] -fixed no 392 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_RNIR1D521\[2\] -fixed no 379 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_4\[6\] -fixed no 301 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o2_3\[7\] -fixed no 310 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[4\] -fixed no 341 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a5_1\[2\] -fixed no 265 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[25\] -fixed no 366 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[29\] -fixed no 370 24
set_location fpga_top_design_0/modulo_hamming/codificador/parity_bits_4_1\[2\] -fixed no 330 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterAddrClockEnable6_1_0 -fixed no 345 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/masterDataInProg\[0\] -fixed no 333 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNICVHJN\[13\] -fixed no 361 15
set_location led_blink_0/reg_counter\[17\] -fixed no 101 4
set_location teste_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 324 46
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_3_0_a2 -fixed no 289 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[25\] -fixed no 362 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNIOIFEB\[4\] -fixed no 312 12
set_location led_blink_0/reg_counter\[9\] -fixed no 93 4
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[2\] -fixed no 342 7
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_a2_2\[4\] -fixed no 266 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNILE37M\[22\] -fixed no 384 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[7\] -fixed no 344 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_2_0_a2_1 -fixed no 284 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[23\] -fixed no 359 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[3\] -fixed no 386 15
set_location led_blink_0/reg_counter\[5\] -fixed no 89 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HselReg -fixed no 330 16
set_location fpga_top_design_0/mcu_fpga_io_1_RNI6L5LM -fixed no 352 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_3_sqmuxa_3_0_0 -fixed no 291 12
set_location led_blink_0/reg_counter\[19\] -fixed no 103 4
set_location led_blink_0/reg_counter\[6\] -fixed no 90 4
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_RNIIDHS3_0\[1\] -fixed no 359 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_6\[1\] -fixed no 337 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/g1_0 -fixed no 381 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[1\] -fixed no 338 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SelHaddrReg_RNI0TPJ22 -fixed no 320 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIUNSNN\[8\] -fixed no 365 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[4\] -fixed no 349 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_Z\[1\] -fixed no 332 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[4\] -fixed no 391 24
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[5\] -fixed no 304 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO\[2\] -fixed no 325 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[0\] -fixed no 318 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_reset_18_iv_1 -fixed no 297 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[6\] -fixed no 319 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2\[10\] -fixed no 391 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[4\] -fixed no 322 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[24\] -fixed no 362 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[3\] -fixed no 326 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_1_RNIOVUNS\[10\] -fixed no 378 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[29\] -fixed no 393 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[9\] -fixed no 267 16
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[5\] -fixed no 353 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0\[10\] -fixed no 346 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/LoadWSCounter_u_1_0 -fixed no 284 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux_0_RNI8M6AI\[13\] -fixed no 362 24
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIJ153E\[2\] -fixed no 329 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/LoadWSCounter_u -fixed no 283 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_NextWait_1.SUM\[3\] -fixed no 303 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_en_iv -fixed no 295 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/Valid_a0 -fixed no 329 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2_RNITUL7R\[0\] -fixed no 379 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_1\[10\] -fixed no 368 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/CurrentWait\[1\] -fixed no 311 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_next\[1\] -fixed no 273 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/masterDataInProg_RNITDI17_0\[0\] -fixed no 380 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a4_3_RNI8JL343\[0\] -fixed no 377 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[6\] -fixed no 291 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_RNO_0\[0\] -fixed no 282 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2_RNIJPS9R\[5\] -fixed no 395 12
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[0\] -fixed no 304 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_1_iv -fixed no 283 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SelHaddrReg -fixed no 314 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/next_transaction_done_RNI841UQ -fixed no 288 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[4\] -fixed no 349 19
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[7\] -fixed no 347 7
set_location teste_sb_0/SYSRESET_POR_RNI89HK7 -fixed no 221 30
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIKT5VN\[8\] -fixed no 373 9
set_location led_blink_0/reg_counter\[18\] -fixed no 102 4
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_0 -fixed no 346 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a2_3_0_a2_0\[2\] -fixed no 311 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_iv_5\[1\] -fixed no 296 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_3_tz\[2\] -fixed no 305 18
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4 -fixed no 324 33
set_location led_blink_0/john_counter\[1\] -fixed no 106 4
set_location fpga_top_design_0/modulo_hamming/codificador/encoded_data_9_1\[7\] -fixed no 337 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HSIZE_fast\[1\] -fixed no 369 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_2 -fixed no 338 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_read_buzy_next_d_RNIFBHUH -fixed no 287 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/g0_1_N_4L6 -fixed no 375 21
set_location teste_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 44
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_13\[1\] -fixed no 359 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[6\] -fixed no 379 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[8\] -fixed no 368 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux_0_RNICQ6AI\[15\] -fixed no 353 24
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[3\] -fixed no 303 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_MEMDATAOut_2_sqmuxa_0_a2_0_0 -fixed no 332 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a5_3_0\[2\] -fixed no 304 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[8\] -fixed no 322 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_RNI7JQ301\[18\] -fixed no 380 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[14\] -fixed no 353 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_sn_m9 -fixed no 331 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[24\] -fixed no 383 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HsizeReg_Z\[0\] -fixed no 363 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HselFlash_d -fixed no 294 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[17\] -fixed no 382 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextFLASHCSN_1_iv_i_0_o2_0 -fixed no 289 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[2\] -fixed no 390 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[18\] -fixed no 381 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[15\] -fixed no 390 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m30 -fixed no 362 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[3\] -fixed no 400 21
set_location led_blink_0/reg_counter\[15\] -fixed no 99 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_RNI07D521\[3\] -fixed no 389 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[7\] -fixed no 323 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4_0\[0\] -fixed no 304 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[20\] -fixed no 388 10
set_location fpga_top_design_0/mcu_fpga_io_1_RNIE5IFE3 -fixed no 374 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a5\[9\] -fixed no 270 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_a2_3_2\[0\] -fixed no 281 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[0\] -fixed no 365 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_15\[1\] -fixed no 336 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_next\[0\] -fixed no 272 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNIK0CUK1\[24\] -fixed no 377 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o3\[0\] -fixed no 376 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_reset_2_sqmuxa_1_0_a2 -fixed no 303 18
set_location led_blink_0/john_counter_RNIPCN55\[2\] -fixed no 105 3
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_3\[4\] -fixed no 387 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow26 -fixed no 301 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[5\] -fixed no 360 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNIOD2Q24\[24\] -fixed no 373 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNIVGEOB1\[24\] -fixed no 378 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_3 -fixed no 351 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMemCntlState_1_sqmuxa_2 -fixed no 282 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNIPLHV3\[5\] -fixed no 315 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[6\] -fixed no 318 13
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[7\] -fixed no 303 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_sn_m9_e_0 -fixed no 334 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[0\] -fixed no 367 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[12\] -fixed no 314 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[1\] -fixed no 379 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[26\] -fixed no 364 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNI7D0F01\[8\] -fixed no 387 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNIR8MVA1\[24\] -fixed no 389 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_REN -fixed no 340 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextSRAMCSN_24 -fixed no 280 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[12\] -fixed no 330 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[18\] -fixed no 369 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_a5_3\[6\] -fixed no 311 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[7\] -fixed no 364 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_reset_18_iv -fixed no 290 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[8\] -fixed no 357 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNO\[8\] -fixed no 265 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data\[6\] -fixed no 343 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2\[0\] -fixed no 375 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_7 -fixed no 305 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNISMFEB\[6\] -fixed no 320 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[2\] -fixed no 354 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/un1_HTRANS_0 -fixed no 333 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2cf1\[10\] -fixed no 389 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_a2 -fixed no 281 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/masterDataInProg_RNITDI17_1\[0\] -fixed no 378 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_8_RNO -fixed no 310 15
set_location led_blink_0/reg_counter\[2\] -fixed no 86 4
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2_RNI1G6KD -fixed no 346 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_RNIDV0J2\[1\] -fixed no 354 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[2\] -fixed no 270 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3_1\[23\] -fixed no 381 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[5\] -fixed no 360 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[22\] -fixed no 375 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[4\] -fixed no 348 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[25\] -fixed no 366 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[26\] -fixed no 364 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_reset_2_sqmuxa_1_0_a2_RNICVVP2 -fixed no 288 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3\[19\] -fixed no 385 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/CurrentWait\[4\] -fixed no 307 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_8\[1\] -fixed no 338 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[1\] -fixed no 336 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[0\] -fixed no 363 19
set_location fpga_top_design_0/modulo_hamming/codificador/encoded_data_3\[0\] -fixed no 328 24
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_mb_N_2L1 -fixed no 350 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28_RNII3J49 -fixed no 329 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[11\] -fixed no 392 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextWait_4\[3\] -fixed no 306 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_0_sqmuxa_3 -fixed no 292 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNI4MEOB1\[24\] -fixed no 391 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2\[8\] -fixed no 383 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_10 -fixed no 369 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/GATEDHTRANS -fixed no 328 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_12 -fixed no 303 12
set_location led_blink_0/john_counter\[0\] -fixed no 107 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_iv\[1\] -fixed no 292 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[2\] -fixed no 329 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_0 -fixed no 278 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count_RNIBD39F\[0\] -fixed no 328 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[0\] -fixed no 345 9
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIN553E\[4\] -fixed no 342 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_RNO\[3\] -fixed no 272 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready -fixed no 308 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[4\] -fixed no 394 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[13\] -fixed no 384 9
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[3\] -fixed no 302 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[7\] -fixed no 320 13
set_location led_blink_0/reg_counter\[12\] -fixed no 96 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNIKR6VH\[12\] -fixed no 314 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[9\] -fixed no 349 7
set_location led_blink_0/reg_counter\[8\] -fixed no 92 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4\[8\] -fixed no 376 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SelHaddrReg_RNI8RSFK1 -fixed no 313 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_1_sqmuxa_0_a2 -fixed no 280 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_a2_2\[5\] -fixed no 267 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[8\] -fixed no 319 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[22\] -fixed no 375 9
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access\[0\] -fixed no 359 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_3_i_0 -fixed no 342 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_a2_1 -fixed no 302 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[11\] -fixed no 350 18
set_location led_blink_0/reg_counter\[7\] -fixed no 91 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk9.MEMADDR_18\[0\] -fixed no 323 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/CurrentWait\[2\] -fixed no 309 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[1\] -fixed no 326 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_8 -fixed no 304 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[2\] -fixed no 362 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_sn_m9_RNI8K8FP2 -fixed no 377 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[2\] -fixed no 351 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_2\[6\] -fixed no 378 27
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINO5F3/U0_RGB1 -fixed no 220 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[1\] -fixed no 350 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_MEMDATAOut_1_sqmuxa_1 -fixed no 327 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access\[2\] -fixed no 358 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_8_RNO_0 -fixed no 308 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS -fixed no 328 16
set_location fpga_top_design_0/modulo_hamming/codificador/parity_bits_3\[1\] -fixed no 326 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[4\] -fixed no 386 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_LoadWSCounter_0_sqmuxa_0_a2_3 -fixed no 279 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_0\[5\] -fixed no 279 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNI58PNG1\[8\] -fixed no 374 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk8.iSRAMWEN -fixed no 271 22
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[10\] -fixed no 338 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_NextWait_1.SUM\[4\] -fixed no 302 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iFLASHCSN -fixed no 321 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[10\] -fixed no 368 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[6\] -fixed no 362 13
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[4\] -fixed no 348 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNICU5FQ1\[8\] -fixed no 381 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_iv_5_RNO\[1\] -fixed no 297 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2cf0\[10\] -fixed no 388 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0\[1\] -fixed no 294 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIBEPNG1\[8\] -fixed no 386 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_read_buzy_next_d -fixed no 287 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[2\] -fixed no 387 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[8\] -fixed no 377 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_0 -fixed no 337 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[18\] -fixed no 386 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux_0_RNIAO6AI\[14\] -fixed no 374 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNI25BNI4\[0\] -fixed no 366 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_4_RNO_0\[0\] -fixed no 298 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[13\] -fixed no 368 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_HoldHreadyLow25 -fixed no 282 15
set_location fpga_top_design_0/mcu_fpga_io_1_RNIO34E3 -fixed no 340 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/next_transaction_done_RNO -fixed no 285 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2 -fixed no 342 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m27 -fixed no 370 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0\[1\] -fixed no 357 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[4\] -fixed no 389 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2\[11\] -fixed no 406 21
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_2\[0\] -fixed no 302 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[10\] -fixed no 361 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3\[18\] -fixed no 372 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[30\] -fixed no 372 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[5\] -fixed no 376 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[3\] -fixed no 352 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[7\] -fixed no 364 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2_RNIL7V2J\[10\] -fixed no 385 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[17\] -fixed no 363 22
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[4\] -fixed no 351 16
set_location fpga_top_design_0/modulo_hamming/data_out_right_0_a3\[13\] -fixed no 341 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WEN -fixed no 339 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[28\] -fixed no 388 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_4_sqmuxa_0_a2 -fixed no 276 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_a2_1_1\[0\] -fixed no 304 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0\[5\] -fixed no 275 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_2 -fixed no 274 15
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[4\] -fixed no 336 24
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[2\] -fixed no 324 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HSIZE\[1\] -fixed no 370 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_i_0\[0\] -fixed no 278 21
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_o4\[5\] -fixed no 301 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_1 -fixed no 305 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HselFlashReg -fixed no 288 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[10\] -fixed no 322 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextSRAMCSN34_RNIUJQIB1 -fixed no 281 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_1\[10\] -fixed no 373 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[15\] -fixed no 356 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL\[0\] -fixed no 340 15
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[1\] -fixed no 325 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[2\] -fixed no 342 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[3\] -fixed no 359 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_0_sqmuxa_2 -fixed no 326 18
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2\[7\] -fixed no 301 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HWRITE_d -fixed no 293 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_2\[8\] -fixed no 339 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[0\] -fixed no 377 12
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIR953E\[6\] -fixed no 375 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNIBU6EA\[5\] -fixed no 286 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNICSHB74\[17\] -fixed no 372 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_sn_m4 -fixed no 325 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNIEANJ7\[6\] -fixed no 277 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_a5_2_0\[2\] -fixed no 277 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0_RNI5RMHR\[21\] -fixed no 386 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState -fixed no 370 19
set_location fpga_top_design_0/modulo_hamming/data_out_left_i_m2_i_m2_RNIL353E\[3\] -fixed no 335 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[5\] -fixed no 350 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_MEMDATAOut_1_sqmuxa_1_RNIH6NV9 -fixed no 376 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o4_0\[0\] -fixed no 310 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[13\] -fixed no 384 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_RNO_0\[0\] -fixed no 312 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_RNICU0J2\[2\] -fixed no 341 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR_3\[2\] -fixed no 331 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0\[24\] -fixed no 383 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAInReg_7_i_m2\[21\] -fixed no 385 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HwriteReg -fixed no 312 16
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[0\] -fixed no 338 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[10\] -fixed no 384 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_2\[2\] -fixed no 268 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_0_RNI5JMVA1\[24\] -fixed no 390 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[3\] -fixed no 398 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[26\] -fixed no 370 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[25\] -fixed no 362 22
set_location teste_sb_0/CCC_0/GL0_INST -fixed no 220 30
set_location led_blink_0/reg_counter\[16\] -fixed no 100 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[3\] -fixed no 397 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0\[3\] -fixed no 273 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_3_0_iv_4_RNO\[0\] -fixed no 286 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[11\] -fixed no 350 19
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[4\] -fixed no 349 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_en_1_sqmuxa_1 -fixed no 264 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[0\] -fixed no 367 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iSRAMOEN_RNO -fixed no 264 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_o4\[2\] -fixed no 301 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk4.iSRAMCSN_RNI99BGJ1\[0\] -fixed no 316 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_pre_20_iv_i_0 -fixed no 341 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2_RNI3D9VL\[6\] -fixed no 394 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[10\] -fixed no 350 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[15\] -fixed no 356 19
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[16\] -fixed no 381 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0\[2\] -fixed no 270 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[2\] -fixed no 348 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_4 -fixed no 366 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[2\] -fixed no 360 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[0\] -fixed no 383 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[7\] -fixed no 352 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o2_RNIV1PNG1\[8\] -fixed no 395 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_tr13_0_a2 -fixed no 283 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_11\[1\] -fixed no 357 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_iv_3_RNO\[1\] -fixed no 290 12
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_1\[3\] -fixed no 300 27
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_reset_n -fixed no 336 10
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg_RNINJHV3\[3\] -fixed no 314 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_REN_RNO -fixed no 340 12
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[1\] -fixed no 363 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[20\] -fixed no 390 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_11_10 -fixed no 300 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[15\] -fixed no 354 24
set_location fpga_top_design_0/modulo_hamming/data_out_right_0_a3\[14\] -fixed no 380 27
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2 -fixed no 352 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_MEMDATAOut_1_sqmuxa_1_RNIPB07I -fixed no 375 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SRAMBYTEN28 -fixed no 315 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[6\] -fixed no 358 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_4\[0\] -fixed no 389 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[9\] -fixed no 352 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_4 -fixed no 311 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[14\] -fixed no 353 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_iv_3\[1\] -fixed no 288 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[7\] -fixed no 358 24
set_location led_blink_0/reg_counter\[14\] -fixed no 98 4
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0\[4\] -fixed no 367 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextFLASHCSN_1_sqmuxa -fixed no 279 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_15_a0_1 -fixed no 302 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter\[13\] -fixed no 353 7
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o3_RNIBVTO7\[0\] -fixed no 382 21
set_location fpga_top_design_0/modulo_hamming/data_out_right_i_m2_cZ\[11\] -fixed no 346 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/Valid_d -fixed no 298 22
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_1_sqmuxa_1 -fixed no 278 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_o4_RNIHQ5VN\[8\] -fixed no 387 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_transaction_done_2_sqmuxa -fixed no 277 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un2_NextWait_1.SUM\[1\] -fixed no 310 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/SelHaddrReg_RNO -fixed no 314 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow21 -fixed no 313 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HoldHreadyLow_1_sqmuxa_2_1 -fixed no 271 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/transaction_done_2_sqmuxa -fixed no 276 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[3\] -fixed no 355 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_2_sqmuxa_1_0_a2 -fixed no 299 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel -fixed no 334 16
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHSIZE\[1\] -fixed no 371 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[13\] -fixed no 361 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg17 -fixed no 321 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_a3\[3\] -fixed no 393 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk8.iSRAMWEN_RNO -fixed no 271 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/NextMEMDATAOEN_1_iv_2 -fixed no 272 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HADDR\[1\] -fixed no 332 12
set_location led_blink_0/reg_counter_inferred_clock_RNIH1594\[20\]/U0_RGB1 -fixed no 220 3
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0\[9\] -fixed no 267 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/state_tpsram_access_RNO\[2\] -fixed no 358 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_i_o4\[7\] -fixed no 305 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_2\[4\] -fixed no 274 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[1\] -fixed no 348 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/un1_transaction_done_2_sqmuxa_1_0_a2 -fixed no 280 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_ns_0_0_RNO_0\[3\] -fixed no 264 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_2_0_a2 -fixed no 294 15
set_location teste_sb_0/CORERESETP_0/mss_ready_select -fixed no 325 34
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/iHready_3_12_RNO -fixed no 310 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_1 -fixed no 342 21
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[5\] -fixed no 358 15
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[8\] -fixed no 316 9
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_cZ\[0\] -fixed no 388 27
set_location fpga_top_design_0/modulo_hamming/decodificador/verify_bit_1_2\[3\] -fixed no 300 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[21\] -fixed no 385 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data\[7\] -fixed no 356 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[9\] -fixed no 352 19
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HsizeReg_fast_RNIGUKB9\[1\] -fixed no 313 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[0\] -fixed no 338 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_2cf1\[11\] -fixed no 396 21
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2_RNI7H9VL\[7\] -fixed no 388 15
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr_6\[5\] -fixed no 350 9
set_location led_blink_0/reg_counter_RNO\[0\] -fixed no 84 6
set_location teste_sb_0/CORERESETP_0/mss_ready_state -fixed no 327 34
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[14\] -fixed no 377 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_en_iv_RNO -fixed no 295 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/genblk21.MEMDATAInReg\[9\] -fixed no 371 22
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_fast\[2\] -fixed no 362 18
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[4\] -fixed no 395 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[5\] -fixed no 275 19
set_location led_blink_0/john_counter\[3\] -fixed no 104 4
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState_RNI7Q6EA\[3\] -fixed no 307 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HaddrReg\[27\] -fixed no 323 16
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/m28 -fixed no 324 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[1\] -fixed no 344 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/CurrentWait\[3\] -fixed no 306 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/masterDataInProg_RNITDI17\[0\] -fixed no 374 24
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_2\[6\] -fixed no 382 12
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/ssram_split_trans_next_RNO\[1\] -fixed no 273 15
set_location led_blink_0/john_counter_RNINAN55\[0\] -fixed no 107 3
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/trans_split_count_3\[1\] -fixed no 296 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMADDR\[6\] -fixed no 316 12
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[2\] -fixed no 353 10
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[8\] -fixed no 392 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HWDATA\[24\] -fixed no 390 27
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HRDATA_3_i_0\[3\] -fixed no 395 18
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/HRDATA_2_i_m2\[24\] -fixed no 383 9
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHSIZE\[0\] -fixed no 364 13
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/g0_1_N_7L12 -fixed no 367 21
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MemCntlState\[7\] -fixed no 309 22
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_addr\[0\] -fixed no 345 10
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_6_0 -fixed no 343 9
set_location teste_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 323 13
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/WSCounterLoadVal_1_sqmuxa_1 -fixed no 291 15
set_location teste_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_pre_20_iv_i_0_tz -fixed no 378 18
set_location teste_sb_0/CCC_0/CCC_INST -fixed no 390 44
set_location Dev_Restart_after_IAP_blk_0/TAMPER_C0_0/TAMPER_C0_0/TAMPER_INST -fixed no 396 8
set_location Dev_Restart_after_IAP_blk_0/TPSRAM_C0_0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0 -fixed no 336 44
set_location teste_sb_0/teste_sb_MSS_0/MSS_ADLIB_INST -fixed no 228 56
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data_s_518 -fixed no 336 18
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data_s_519 -fixed no 348 12
set_location led_blink_0/un1_reg_counter_s_1_520 -fixed no 85 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[14\] -fixed no 372 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[12\] -fixed no 384 24
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter_s_517 -fixed no 339 6
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[13\] -fixed no 360 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[8\] -fixed no 384 27
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[15\] -fixed no 348 24
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/g0_6_0_wmux -fixed no 372 24
set_location led_blink_0/un1_reg_counter_cry_1 -fixed no 84 3
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 218 45
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 218 42
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 218 33
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 218 21
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 218 18
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 218 15
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 218 12
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 218 9
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 218 6
set_location teste_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 218 3
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINO5F3/U0_RGB1_RGB0 -fixed no 220 15
set_location teste_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINO5F3/U0_RGB1_RGB1 -fixed no 220 12
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB0 -fixed no 219 18
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB1 -fixed no 219 15
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB2 -fixed no 219 12
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB3 -fixed no 219 9
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB4 -fixed no 219 6
set_location teste_sb_0/SYSRESET_POR_RNI89HK7/U0_RGB1_RGB5 -fixed no 219 3
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/g0_6_0_wmux_CC_0 -fixed no 372 26
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[12\]_CC_0 -fixed no 384 26
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[13\]_CC_0 -fixed no 360 26
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[14\]_CC_0 -fixed no 372 29
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[15\]_CC_0 -fixed no 348 26
set_location CoreMemCtrl_C0_0/CoreMemCtrl_C0_0/MEMDATAOut_3_1_0_wmux\[8\]_CC_0 -fixed no 384 29
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter_s_517_CC_0 -fixed no 339 8
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/counter_s_517_CC_1 -fixed no 348 8
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/expected_data_s_518_CC_0 -fixed no 336 20
set_location Dev_Restart_after_IAP_blk_0/Ram_intferface_0/next_data_s_519_CC_0 -fixed no 348 14
set_location led_blink_0/un1_reg_counter_cry_1_FCINST1_CC_0 -fixed no 84 5
set_location led_blink_0/un1_reg_counter_cry_1_FCINST1_CC_1 -fixed no 96 5
set_location led_blink_0/un1_reg_counter_s_1_520_CC_0 -fixed no 85 8
set_location led_blink_0/un1_reg_counter_s_1_520_CC_1 -fixed no 96 8
