m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
Eclap_lock_vhdl
Z0 w1605379428
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dD:/Development-Works/Project-Developments/VHDL_Clap_Lock/src
Z4 8D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_VHDL_CMPNT.vhdl
Z5 FD:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_VHDL_CMPNT.vhdl
l0
L4
V0P<UnZjn10Hze4=^QDzjL2
!s100 Db1F_OKzXhREzJDA8edV:1
Z6 OP;C;10.4a;61
33
Z7 !s110 1605410405
!i10b 1
Z8 !s108 1605410405.000000
Z9 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_VHDL_CMPNT.vhdl|
Z10 !s107 D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_VHDL_CMPNT.vhdl|
!i113 1
Z11 o-work work -2008 -explicit -O0
Z12 tExplicit 1
Acl_digital_sim
R1
R2
Z13 DEx4 work 14 clap_lock_vhdl 0 22 0P<UnZjn10Hze4=^QDzjL2
l53
L52
VN[mfQaE5NoAHAEQojVM<R0
!s100 e76A2R=K:;5[Q6U101nam3
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eclap_lock_vhdl_testbench
Z14 w1605379447
R1
R2
R3
Z15 8D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl
Z16 FD:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl
l0
L4
VBO2<<8R>`l66^LS7hjVNN3
!s100 7a_JZiTRnLbLCC7lhA^gW0
R6
33
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl|
Z18 !s107 D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/CL_TESTBENCH.vhdl|
!i113 1
R11
R12
Acl_testbench_siml
R13
R1
R2
Z19 DEx4 work 24 clap_lock_vhdl_testbench 0 22 BO2<<8R>`l66^LS7hjVNN3
l40
L7
Z20 VVLB30zoC?iKcL5GGOi5n_2
Z21 !s100 Q1f2<iXXZ_Qo]Z_iDFJAk2
R6
33
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Et10_stdlogictb
Z22 w1605107605
R1
R2
R3
Z23 8D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/logic.vhd
Z24 FD:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/logic.vhd
l0
L4
VbZW9^`Z_MEQ3:gE3f_`Ib3
!s100 A]DDkXj_;l0IPTW[0iQEa2
R6
32
Z25 !s110 1605107612
!i10b 1
Z26 !s108 1605107612.000000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/logic.vhd|
Z28 !s107 D:/Development-Works/Project-Developments/VHDL_Clap_Lock/src/logic.vhd|
!i113 1
Z29 o-work work -2002 -explicit -O0
R12
Asim
R1
R2
DEx4 work 14 t10_stdlogictb 0 22 bZW9^`Z_MEQ3:gE3f_`Ib3
l13
L7
VIAiM9Vh8SmYbGMAVaGlZV1
!s100 XF1Z9[c0bUPoiL^ZCHT]A0
R6
32
R25
!i10b 1
R26
R27
R28
!i113 1
R29
R12
Et15_portmaptb
Z30 w1605091811
Z31 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
R15
R16
l0
L5
VL2hMSPXmP261eB=[GM:QZ0
!s100 mR^_@OBGChOE>>TO]^N_D0
R6
33
Z32 !s110 1605091824
!i10b 1
Z33 !s108 1605091824.000000
R17
R18
!i113 1
R11
R12
Asim
DEx4 work 14 clap_lock_vhdl 0 22 3cdHnAcN?eczX]P<@dIG30
R31
R1
R2
DEx4 work 13 t15_portmaptb 0 22 L2hMSPXmP261eB=[GM:QZ0
l23
L8
V@oVX;l64G@fa@Y463nTR>2
!s100 0L]QdZ:_[Ikc?f2I^7DKG3
R6
33
R32
!i10b 1
R33
R17
R18
!i113 1
R11
R12
