-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter_reduced\UZ_D_GaN_Inverter_dut.vhd
-- Created: 2021-05-03 16:47:47
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: UZ_D_GaN_Inverter_dut
-- Source Path: UZ_D_GaN_Inverter/UZ_D_GaN_Inverter_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY UZ_D_GaN_Inverter_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        GaN_Temp1                         :   IN    std_logic;  -- ufix1
        GaN_Temp2                         :   IN    std_logic;  -- ufix1
        GaN_Temp3                         :   IN    std_logic;  -- ufix1
        GaN_Temp4                         :   IN    std_logic;  -- ufix1
        GaN_Temp5                         :   IN    std_logic;  -- ufix1
        GaN_Temp6                         :   IN    std_logic;  -- ufix1
        GaN_FAULT_H1                      :   IN    std_logic;  -- ufix1
        GaN_FAULT_L1                      :   IN    std_logic;  -- ufix1
        GaN_FAULT_H2                      :   IN    std_logic;  -- ufix1
        GaN_FAULT_L2                      :   IN    std_logic;  -- ufix1
        GaN_FAULT_H3                      :   IN    std_logic;  -- ufix1
        GaN_FAULT_L3                      :   IN    std_logic;  -- ufix1
        GaN_OC_H1                         :   IN    std_logic;  -- ufix1
        GaN_OC_L1                         :   IN    std_logic;  -- ufix1
        GaN_OC_H2                         :   IN    std_logic;  -- ufix1
        GaN_OC_L2                         :   IN    std_logic;  -- ufix1
        GaN_OC_H3                         :   IN    std_logic;  -- ufix1
        GaN_OC_L3                         :   IN    std_logic;  -- ufix1
        I_DIAG                            :   IN    std_logic;  -- ufix1
        I1_DIAG                           :   IN    std_logic;  -- ufix1
        I2_DIAG                           :   IN    std_logic;  -- ufix1
        I3_DIAG                           :   IN    std_logic;  -- ufix1
        AXI_PWM_Enable                    :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        AXI_Gan_Temp_1_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_GaN_FAULT_H1                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_FAULT_L1                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_FAULT_H2                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_FAULT_L2                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_FAULT_H3                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_FAULT_L3                  :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_H1                     :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_L1                     :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_H2                     :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_L2                     :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_H3                     :   OUT   std_logic;  -- ufix1
        AXI_GaN_OC_L3                     :   OUT   std_logic;  -- ufix1
        AXI_I_DIAG                        :   OUT   std_logic;  -- ufix1
        AXI_I1_DIAG                       :   OUT   std_logic;  -- ufix1
        AXI_I2_DIAG                       :   OUT   std_logic;  -- ufix1
        AXI_I3_DIAG                       :   OUT   std_logic;  -- ufix1
        PWM_EN                            :   OUT   std_logic  -- ufix1
        );
END UZ_D_GaN_Inverter_dut;


ARCHITECTURE rtl OF UZ_D_GaN_Inverter_dut IS

  -- Component Declarations
  COMPONENT UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          GaN_Temp1                       :   IN    std_logic;  -- ufix1
          GaN_Temp2                       :   IN    std_logic;  -- ufix1
          GaN_Temp3                       :   IN    std_logic;  -- ufix1
          GaN_Temp4                       :   IN    std_logic;  -- ufix1
          GaN_Temp5                       :   IN    std_logic;  -- ufix1
          GaN_Temp6                       :   IN    std_logic;  -- ufix1
          GaN_FAULT_H1                    :   IN    std_logic;  -- ufix1
          GaN_FAULT_L1                    :   IN    std_logic;  -- ufix1
          GaN_FAULT_H2                    :   IN    std_logic;  -- ufix1
          GaN_FAULT_L2                    :   IN    std_logic;  -- ufix1
          GaN_FAULT_H3                    :   IN    std_logic;  -- ufix1
          GaN_FAULT_L3                    :   IN    std_logic;  -- ufix1
          GaN_OC_H1                       :   IN    std_logic;  -- ufix1
          GaN_OC_L1                       :   IN    std_logic;  -- ufix1
          GaN_OC_H2                       :   IN    std_logic;  -- ufix1
          GaN_OC_L2                       :   IN    std_logic;  -- ufix1
          GaN_OC_H3                       :   IN    std_logic;  -- ufix1
          GaN_OC_L3                       :   IN    std_logic;  -- ufix1
          I_DIAG                          :   IN    std_logic;  -- ufix1
          I1_DIAG                         :   IN    std_logic;  -- ufix1
          I2_DIAG                         :   IN    std_logic;  -- ufix1
          I3_DIAG                         :   IN    std_logic;  -- ufix1
          AXI_PWM_Enable                  :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          AXI_Gan_Temp_1_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_GaN_FAULT_H1                :   OUT   std_logic;  -- ufix1
          AXI_GaN_FAULT_L1                :   OUT   std_logic;  -- ufix1
          AXI_GaN_FAULT_H2                :   OUT   std_logic;  -- ufix1
          AXI_GaN_FAULT_L2                :   OUT   std_logic;  -- ufix1
          AXI_GaN_FAULT_H3                :   OUT   std_logic;  -- ufix1
          AXI_GaN_FAULT_L3                :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_H1                   :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_L1                   :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_H2                   :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_L2                   :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_H3                   :   OUT   std_logic;  -- ufix1
          AXI_GaN_OC_L3                   :   OUT   std_logic;  -- ufix1
          AXI_I_DIAG                      :   OUT   std_logic;  -- ufix1
          AXI_I1_DIAG                     :   OUT   std_logic;  -- ufix1
          AXI_I2_DIAG                     :   OUT   std_logic;  -- ufix1
          AXI_I3_DIAG                     :   OUT   std_logic;  -- ufix1
          PWM_EN                          :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter
    USE ENTITY work.UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL GaN_Temp1_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp2_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp3_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp4_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp5_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp6_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_H1_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_L1_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_H2_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_L2_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_H3_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_FAULT_L3_sig                 : std_logic;  -- ufix1
  SIGNAL GaN_OC_H1_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_OC_L1_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_OC_H2_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_OC_L2_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_OC_H3_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_OC_L3_sig                    : std_logic;  -- ufix1
  SIGNAL I_DIAG_sig                       : std_logic;  -- ufix1
  SIGNAL I1_DIAG_sig                      : std_logic;  -- ufix1
  SIGNAL I2_DIAG_sig                      : std_logic;  -- ufix1
  SIGNAL I3_DIAG_sig                      : std_logic;  -- ufix1
  SIGNAL AXI_PWM_Enable_sig               : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL AXI_Gan_Temp_1_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_GaN_FAULT_H1_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_FAULT_L1_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_FAULT_H2_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_FAULT_L2_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_FAULT_H3_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_FAULT_L3_sig             : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_H1_sig                : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_L1_sig                : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_H2_sig                : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_L2_sig                : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_H3_sig                : std_logic;  -- ufix1
  SIGNAL AXI_GaN_OC_L3_sig                : std_logic;  -- ufix1
  SIGNAL AXI_I_DIAG_sig                   : std_logic;  -- ufix1
  SIGNAL AXI_I1_DIAG_sig                  : std_logic;  -- ufix1
  SIGNAL AXI_I2_DIAG_sig                  : std_logic;  -- ufix1
  SIGNAL AXI_I3_DIAG_sig                  : std_logic;  -- ufix1
  SIGNAL PWM_EN_sig                       : std_logic;  -- ufix1

BEGIN
  u_UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter : UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              GaN_Temp1 => GaN_Temp1_sig,  -- ufix1
              GaN_Temp2 => GaN_Temp2_sig,  -- ufix1
              GaN_Temp3 => GaN_Temp3_sig,  -- ufix1
              GaN_Temp4 => GaN_Temp4_sig,  -- ufix1
              GaN_Temp5 => GaN_Temp5_sig,  -- ufix1
              GaN_Temp6 => GaN_Temp6_sig,  -- ufix1
              GaN_FAULT_H1 => GaN_FAULT_H1_sig,  -- ufix1
              GaN_FAULT_L1 => GaN_FAULT_L1_sig,  -- ufix1
              GaN_FAULT_H2 => GaN_FAULT_H2_sig,  -- ufix1
              GaN_FAULT_L2 => GaN_FAULT_L2_sig,  -- ufix1
              GaN_FAULT_H3 => GaN_FAULT_H3_sig,  -- ufix1
              GaN_FAULT_L3 => GaN_FAULT_L3_sig,  -- ufix1
              GaN_OC_H1 => GaN_OC_H1_sig,  -- ufix1
              GaN_OC_L1 => GaN_OC_L1_sig,  -- ufix1
              GaN_OC_H2 => GaN_OC_H2_sig,  -- ufix1
              GaN_OC_L2 => GaN_OC_L2_sig,  -- ufix1
              GaN_OC_H3 => GaN_OC_H3_sig,  -- ufix1
              GaN_OC_L3 => GaN_OC_L3_sig,  -- ufix1
              I_DIAG => I_DIAG_sig,  -- ufix1
              I1_DIAG => I1_DIAG_sig,  -- ufix1
              I2_DIAG => I2_DIAG_sig,  -- ufix1
              I3_DIAG => I3_DIAG_sig,  -- ufix1
              AXI_PWM_Enable => AXI_PWM_Enable_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              AXI_Gan_Temp_1_freq => AXI_Gan_Temp_1_freq_sig,  -- ufix32
              AXI_Gan_Temp_1_hightime => AXI_Gan_Temp_1_hightime_sig,  -- ufix32
              AXI_Gan_Temp_1_lowtime => AXI_Gan_Temp_1_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_1_dutycyc => AXI_Gan_Temp_1_dutycyc_sig,  -- sfix32_En24
              AXI_GaN_FAULT_H1 => AXI_GaN_FAULT_H1_sig,  -- ufix1
              AXI_GaN_FAULT_L1 => AXI_GaN_FAULT_L1_sig,  -- ufix1
              AXI_GaN_FAULT_H2 => AXI_GaN_FAULT_H2_sig,  -- ufix1
              AXI_GaN_FAULT_L2 => AXI_GaN_FAULT_L2_sig,  -- ufix1
              AXI_GaN_FAULT_H3 => AXI_GaN_FAULT_H3_sig,  -- ufix1
              AXI_GaN_FAULT_L3 => AXI_GaN_FAULT_L3_sig,  -- ufix1
              AXI_GaN_OC_H1 => AXI_GaN_OC_H1_sig,  -- ufix1
              AXI_GaN_OC_L1 => AXI_GaN_OC_L1_sig,  -- ufix1
              AXI_GaN_OC_H2 => AXI_GaN_OC_H2_sig,  -- ufix1
              AXI_GaN_OC_L2 => AXI_GaN_OC_L2_sig,  -- ufix1
              AXI_GaN_OC_H3 => AXI_GaN_OC_H3_sig,  -- ufix1
              AXI_GaN_OC_L3 => AXI_GaN_OC_L3_sig,  -- ufix1
              AXI_I_DIAG => AXI_I_DIAG_sig,  -- ufix1
              AXI_I1_DIAG => AXI_I1_DIAG_sig,  -- ufix1
              AXI_I2_DIAG => AXI_I2_DIAG_sig,  -- ufix1
              AXI_I3_DIAG => AXI_I3_DIAG_sig,  -- ufix1
              PWM_EN => PWM_EN_sig  -- ufix1
              );

  GaN_Temp1_sig <= GaN_Temp1;

  GaN_Temp2_sig <= GaN_Temp2;

  GaN_Temp3_sig <= GaN_Temp3;

  GaN_Temp4_sig <= GaN_Temp4;

  GaN_Temp5_sig <= GaN_Temp5;

  GaN_Temp6_sig <= GaN_Temp6;

  GaN_FAULT_H1_sig <= GaN_FAULT_H1;

  GaN_FAULT_L1_sig <= GaN_FAULT_L1;

  GaN_FAULT_H2_sig <= GaN_FAULT_H2;

  GaN_FAULT_L2_sig <= GaN_FAULT_L2;

  GaN_FAULT_H3_sig <= GaN_FAULT_H3;

  GaN_FAULT_L3_sig <= GaN_FAULT_L3;

  GaN_OC_H1_sig <= GaN_OC_H1;

  GaN_OC_L1_sig <= GaN_OC_L1;

  GaN_OC_H2_sig <= GaN_OC_H2;

  GaN_OC_L2_sig <= GaN_OC_L2;

  GaN_OC_H3_sig <= GaN_OC_H3;

  GaN_OC_L3_sig <= GaN_OC_L3;

  I_DIAG_sig <= I_DIAG;

  I1_DIAG_sig <= I1_DIAG;

  I2_DIAG_sig <= I2_DIAG;

  I3_DIAG_sig <= I3_DIAG;

  AXI_PWM_Enable_sig <= AXI_PWM_Enable;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  AXI_Gan_Temp_1_freq <= AXI_Gan_Temp_1_freq_sig;

  AXI_Gan_Temp_1_hightime <= AXI_Gan_Temp_1_hightime_sig;

  AXI_Gan_Temp_1_lowtime <= AXI_Gan_Temp_1_lowtime_sig;

  AXI_Gan_Temp_1_dutycyc <= AXI_Gan_Temp_1_dutycyc_sig;

  AXI_GaN_FAULT_H1 <= AXI_GaN_FAULT_H1_sig;

  AXI_GaN_FAULT_L1 <= AXI_GaN_FAULT_L1_sig;

  AXI_GaN_FAULT_H2 <= AXI_GaN_FAULT_H2_sig;

  AXI_GaN_FAULT_L2 <= AXI_GaN_FAULT_L2_sig;

  AXI_GaN_FAULT_H3 <= AXI_GaN_FAULT_H3_sig;

  AXI_GaN_FAULT_L3 <= AXI_GaN_FAULT_L3_sig;

  AXI_GaN_OC_H1 <= AXI_GaN_OC_H1_sig;

  AXI_GaN_OC_L1 <= AXI_GaN_OC_L1_sig;

  AXI_GaN_OC_H2 <= AXI_GaN_OC_H2_sig;

  AXI_GaN_OC_L2 <= AXI_GaN_OC_L2_sig;

  AXI_GaN_OC_H3 <= AXI_GaN_OC_H3_sig;

  AXI_GaN_OC_L3 <= AXI_GaN_OC_L3_sig;

  AXI_I_DIAG <= AXI_I_DIAG_sig;

  AXI_I1_DIAG <= AXI_I1_DIAG_sig;

  AXI_I2_DIAG <= AXI_I2_DIAG_sig;

  AXI_I3_DIAG <= AXI_I3_DIAG_sig;

  PWM_EN <= PWM_EN_sig;

END rtl;

