Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 16:52:13 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.341    -1343.411                    104                 3818        0.055        0.000                      0                 3818        3.500        0.000                       0                  1922  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -14.341    -1343.411                    104                 3818        0.055        0.000                      0                 3818        3.500        0.000                       0                  1922  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          104  Failing Endpoints,  Worst Slack      -14.341ns,  Total Violation    -1343.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.341ns  (required time - arrival time)
  Source:                 main/s/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/s/size_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        24.006ns  (logic 7.591ns (31.622%)  route 16.415ns (68.378%))
  Logic Levels:           40  (CARRY4=25 LUT2=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.617     5.125    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  main/s/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.581 r  main/s/valid_reg[0]/Q
                         net (fo=153, routed)         1.103     6.684    main/s/valid_reg[0]__1
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  main/s/prev_read_ptr[0]_i_37/O
                         net (fo=1, routed)           0.000     6.808    main/s/prev_read_ptr[0]_i_37_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.358 r  main/s/prev_read_ptr_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.009     7.367    main/s/prev_read_ptr_reg[0]_i_22_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  main/s/prev_read_ptr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.481    main/s/prev_read_ptr_reg[0]_i_13_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  main/s/prev_read_ptr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.595    main/s/prev_read_ptr_reg[0]_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  main/s/prev_read_ptr_reg[0]_i_3/CO[3]
                         net (fo=68, routed)          1.116     8.825    main/s/curval2
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124     8.949 f  main/s/valid[2]_i_78/O
                         net (fo=1, routed)           0.573     9.522    main/s/valid[2]_i_78_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I1_O)        0.124     9.646 r  main/s/valid[2]_i_57/O
                         net (fo=1, routed)           0.607    10.252    main/s/valid[2]_i_57_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.650 r  main/s/valid_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.650    main/s/valid_reg[2]_i_35_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.764 r  main/s/valid_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.764    main/s/valid_reg[2]_i_13_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  main/s/valid_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.878    main/s/valid_reg[2]_i_4_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  main/s/valid_reg[2]_i_2/CO[3]
                         net (fo=65, routed)          0.863    11.856    main/s/curval240_in
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.124    11.980 r  main/s/valid[3]_i_4/O
                         net (fo=42, routed)          0.737    12.716    main/s/valid[3]_i_4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124    12.840 r  main/s/valid[4]_i_24/O
                         net (fo=6, routed)           0.685    13.525    main/s/valid[4]_i_24_n_0
    SLICE_X10Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.649 r  main/s/valid[3]_i_11/O
                         net (fo=1, routed)           0.000    13.649    main/s/valid[3]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.025 r  main/s/valid_reg[3]_i_5/CO[3]
                         net (fo=84, routed)          1.047    15.072    main/s/curval243_in
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.196 r  main/s/valid[2]_i_3/O
                         net (fo=52, routed)          0.896    16.093    main/s/valid[2]_i_3_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124    16.217 r  main/s/valid[4]_i_65/O
                         net (fo=1, routed)           0.596    16.812    main/s/valid[4]_i_65_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.210 r  main/s/valid_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.210    main/s/valid_reg[4]_i_39_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  main/s/valid_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.324    main/s/valid_reg[4]_i_14_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  main/s/valid_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.438    main/s/valid_reg[4]_i_5_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  main/s/valid_reg[4]_i_3/CO[3]
                         net (fo=28, routed)          1.004    18.556    main/s/curval246_in
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    18.680 r  main/s/prev_read_ptr[2]_i_34_comp_1/O
                         net (fo=1, routed)           0.467    19.147    main/s/prev_read_ptr[2]_i_34_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.667 r  main/s/prev_read_ptr_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.667    main/s/prev_read_ptr_reg[2]_i_23_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.784 r  main/s/prev_read_ptr_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.784    main/s/prev_read_ptr_reg[2]_i_14_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.901 r  main/s/prev_read_ptr_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.901    main/s/prev_read_ptr_reg[2]_i_5_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.018 r  main/s/prev_read_ptr_reg[2]_i_4/CO[3]
                         net (fo=56, routed)          0.748    20.766    main/s/curval249_in
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.124    20.890 r  main/s/valid[4]_i_4/O
                         net (fo=54, routed)          0.748    21.638    main/s/valid[4]_i_4_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.124    21.762 r  main/s/valid[6]_i_136/O
                         net (fo=1, routed)           0.665    22.427    main/s/valid[6]_i_136_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.831 r  main/s/valid_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.831    main/s/valid_reg[6]_i_86_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.948 r  main/s/valid_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.948    main/s/valid_reg[6]_i_44_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.065 r  main/s/valid_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.065    main/s/valid_reg[6]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.182 r  main/s/valid_reg[6]_i_4/CO[3]
                         net (fo=37, routed)          1.061    24.242    main/s/curval252_in
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124    24.366 r  main/s/prev_read_ptr[2]_i_2__0/O
                         net (fo=41, routed)          0.815    25.182    main/s/prev_read_ptr[2]_i_2__0_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.124    25.306 r  main/s/valid[6]_i_106/O
                         net (fo=1, routed)           0.546    25.851    main/s/valid[6]_i_106_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.401 r  main/s/valid_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    26.401    main/s/valid_reg[6]_i_61_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.518 r  main/s/valid_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.518    main/s/valid_reg[6]_i_23_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.635 r  main/s/valid_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.635    main/s/valid_reg[6]_i_5_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.752 r  main/s/valid_reg[6]_i_3/CO[3]
                         net (fo=12, routed)          0.826    27.578    main/s/read_ptr2
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124    27.702 f  main/s/valid[3]_i_3__0/O
                         net (fo=46, routed)          0.736    28.439    main/s/lru_cache/valid_reg[3]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.124    28.563 r  main/s/lru_cache/size_out[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.568    29.131    main/s/lru_cache_n_4
    SLICE_X15Y32         FDRE                                         r  main/s/size_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.442    14.772    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  main/s/size_out_reg[0]/C
                         clock pessimism              0.259    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X15Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.790    main/s/size_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -29.131    
  -------------------------------------------------------------------
                         slack                                -14.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main/graph/position/queue_reg[9][5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/graph/position/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.267ns (62.536%)  route 0.160ns (37.464%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.596     1.464    main/graph/position/clk_100mhz_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main/graph/position/queue_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  main/graph/position/queue_reg[9][5]/Q
                         net (fo=1, routed)           0.160     1.765    main/graph/position/queue_reg[9]_74[5]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  main/graph/position/data_out[5]_i_6/O
                         net (fo=1, routed)           0.000     1.810    main/graph/position/data_out[5]_i_6_n_0
    SLICE_X4Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.872 r  main/graph/position/data_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.872    main/graph/position/data_out_reg[5]_i_3_n_0
    SLICE_X4Y50          MUXF8 (Prop_muxf8_I1_O)      0.019     1.891 r  main/graph/position/data_out_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    main/graph/position/queue[5]
    SLICE_X4Y50          FDRE                                         r  main/graph/position/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.863     1.976    main/graph/position/clk_100mhz_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  main/graph/position/data_out_reg[5]/C
                         clock pessimism             -0.245     1.731    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.836    main/graph/position/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X15Y6  last_val_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y6  last_val_3_reg[0]/C



