#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x173fb70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x173fd00 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1728d50 .functor NOT 1, L_0x1780330, C4<0>, C4<0>, C4<0>;
L_0x1780180 .functor XOR 10, L_0x177ffb0, L_0x17800e0, C4<0000000000>, C4<0000000000>;
L_0x1780290 .functor XOR 10, L_0x1780180, L_0x17801f0, C4<0000000000>, C4<0000000000>;
v0x177c370_0 .net *"_ivl_10", 9 0, L_0x17801f0;  1 drivers
v0x177c470_0 .net *"_ivl_12", 9 0, L_0x1780290;  1 drivers
v0x177c550_0 .net *"_ivl_2", 9 0, L_0x177ff10;  1 drivers
v0x177c610_0 .net *"_ivl_4", 9 0, L_0x177ffb0;  1 drivers
v0x177c6f0_0 .net *"_ivl_6", 9 0, L_0x17800e0;  1 drivers
v0x177c820_0 .net *"_ivl_8", 9 0, L_0x1780180;  1 drivers
v0x177c900_0 .var "clk", 0 0;
v0x177c9a0_0 .net "in", 3 0, v0x17799f0_0;  1 drivers
v0x177ca40_0 .net "out_any_dut", 3 1, L_0x177ec00;  1 drivers
v0x177cb00_0 .net "out_any_ref", 3 1, L_0x1729310;  1 drivers
v0x177cbd0_0 .net "out_both_dut", 2 0, L_0x177e0c0;  1 drivers
v0x177cca0_0 .net "out_both_ref", 2 0, L_0x1729040;  1 drivers
v0x177cd70_0 .net "out_different_dut", 3 0, L_0x177f510;  1 drivers
v0x177ce40_0 .net "out_different_ref", 3 0, L_0x1729560;  1 drivers
v0x177cf10_0 .var/2u "stats1", 287 0;
v0x177cfd0_0 .var/2u "strobe", 0 0;
v0x177d090_0 .net "tb_match", 0 0, L_0x1780330;  1 drivers
v0x177d160_0 .net "tb_mismatch", 0 0, L_0x1728d50;  1 drivers
v0x177d200_0 .net "wavedrom_enable", 0 0, v0x1779b50_0;  1 drivers
v0x177d2d0_0 .net "wavedrom_title", 511 0, v0x1779bf0_0;  1 drivers
E_0x1739850/0 .event negedge, v0x1779930_0;
E_0x1739850/1 .event posedge, v0x1779930_0;
E_0x1739850 .event/or E_0x1739850/0, E_0x1739850/1;
L_0x177ff10 .concat [ 4 3 3 0], L_0x1729560, L_0x1729310, L_0x1729040;
L_0x177ffb0 .concat [ 4 3 3 0], L_0x1729560, L_0x1729310, L_0x1729040;
L_0x17800e0 .concat [ 4 3 3 0], L_0x177f510, L_0x177ec00, L_0x177e0c0;
L_0x17801f0 .concat [ 4 3 3 0], L_0x1729560, L_0x1729310, L_0x1729040;
L_0x1780330 .cmp/eeq 10, L_0x177ff10, L_0x1780290;
S_0x173fe90 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x173fd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1729040 .functor AND 3, L_0x177d3d0, L_0x177d470, C4<111>, C4<111>;
L_0x1729310 .functor OR 3, L_0x177d600, L_0x177d6a0, C4<000>, C4<000>;
L_0x1729560 .functor XOR 4, v0x17799f0_0, L_0x177daf0, C4<0000>, C4<0000>;
v0x1728540_0 .net *"_ivl_1", 2 0, L_0x177d3d0;  1 drivers
v0x1728880_0 .net *"_ivl_13", 0 0, L_0x177d860;  1 drivers
v0x1728b50_0 .net *"_ivl_15", 2 0, L_0x177da10;  1 drivers
v0x1728e60_0 .net *"_ivl_16", 3 0, L_0x177daf0;  1 drivers
v0x1729150_0 .net *"_ivl_3", 2 0, L_0x177d470;  1 drivers
v0x1729420_0 .net *"_ivl_7", 2 0, L_0x177d600;  1 drivers
v0x1729630_0 .net *"_ivl_9", 2 0, L_0x177d6a0;  1 drivers
v0x1778d00_0 .net "in", 3 0, v0x17799f0_0;  alias, 1 drivers
v0x1778de0_0 .net "out_any", 3 1, L_0x1729310;  alias, 1 drivers
v0x1778f50_0 .net "out_both", 2 0, L_0x1729040;  alias, 1 drivers
v0x1779030_0 .net "out_different", 3 0, L_0x1729560;  alias, 1 drivers
L_0x177d3d0 .part v0x17799f0_0, 0, 3;
L_0x177d470 .part v0x17799f0_0, 1, 3;
L_0x177d600 .part v0x17799f0_0, 0, 3;
L_0x177d6a0 .part v0x17799f0_0, 1, 3;
L_0x177d860 .part v0x17799f0_0, 0, 1;
L_0x177da10 .part v0x17799f0_0, 1, 3;
L_0x177daf0 .concat [ 3 1 0 0], L_0x177da10, L_0x177d860;
S_0x1779190 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x173fd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1779930_0 .net "clk", 0 0, v0x177c900_0;  1 drivers
v0x17799f0_0 .var "in", 3 0;
v0x1779ab0_0 .net "tb_match", 0 0, L_0x1780330;  alias, 1 drivers
v0x1779b50_0 .var "wavedrom_enable", 0 0;
v0x1779bf0_0 .var "wavedrom_title", 511 0;
E_0x17393e0 .event posedge, v0x1779930_0;
E_0x1739cd0 .event negedge, v0x1779930_0;
S_0x1779430 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1779190;
 .timescale -12 -12;
v0x1779630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1779730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1779190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1779dc0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x173fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1740ad0 .functor AND 1, L_0x177dcd0, L_0x177dd70, C4<1>, C4<1>;
L_0x1751890 .functor AND 1, L_0x177deb0, L_0x177df50, C4<1>, C4<1>;
L_0x1751900 .functor AND 1, L_0x177e250, L_0x177e330, C4<1>, C4<1>;
L_0x177e860 .functor OR 1, L_0x177e6d0, L_0x177e7c0, C4<0>, C4<0>;
L_0x177eb40 .functor OR 1, L_0x177e9a0, L_0x177eaa0, C4<0>, C4<0>;
L_0x177ed90 .functor OR 1, L_0x177ee00, L_0x177eea0, C4<0>, C4<0>;
L_0x177f2c0 .functor XOR 1, L_0x177f0f0, L_0x177f190, C4<0>, C4<0>;
L_0x177f5b0 .functor XOR 1, L_0x177f3d0, L_0x177f470, C4<0>, C4<0>;
L_0x177f900 .functor XOR 1, L_0x177f710, L_0x177f7b0, C4<0>, C4<0>;
L_0x177fd50 .functor XOR 1, L_0x177fb50, L_0x177fcb0, C4<0>, C4<0>;
v0x177a030_0 .net *"_ivl_11", 0 0, L_0x177deb0;  1 drivers
v0x177a110_0 .net *"_ivl_13", 0 0, L_0x177df50;  1 drivers
v0x177a1f0_0 .net *"_ivl_14", 0 0, L_0x1751890;  1 drivers
v0x177a2e0_0 .net *"_ivl_20", 0 0, L_0x177e250;  1 drivers
v0x177a3c0_0 .net *"_ivl_22", 0 0, L_0x177e330;  1 drivers
v0x177a4f0_0 .net *"_ivl_23", 0 0, L_0x1751900;  1 drivers
v0x177a5d0_0 .net *"_ivl_28", 0 0, L_0x177e6d0;  1 drivers
v0x177a6b0_0 .net *"_ivl_3", 0 0, L_0x177dcd0;  1 drivers
v0x177a790_0 .net *"_ivl_30", 0 0, L_0x177e7c0;  1 drivers
v0x177a900_0 .net *"_ivl_31", 0 0, L_0x177e860;  1 drivers
v0x177a9e0_0 .net *"_ivl_36", 0 0, L_0x177e9a0;  1 drivers
v0x177aac0_0 .net *"_ivl_38", 0 0, L_0x177eaa0;  1 drivers
v0x177aba0_0 .net *"_ivl_39", 0 0, L_0x177eb40;  1 drivers
v0x177ac80_0 .net *"_ivl_45", 0 0, L_0x177ee00;  1 drivers
v0x177ad60_0 .net *"_ivl_47", 0 0, L_0x177eea0;  1 drivers
v0x177ae40_0 .net *"_ivl_48", 0 0, L_0x177ed90;  1 drivers
v0x177af20_0 .net *"_ivl_5", 0 0, L_0x177dd70;  1 drivers
v0x177b000_0 .net *"_ivl_53", 0 0, L_0x177f0f0;  1 drivers
v0x177b0e0_0 .net *"_ivl_55", 0 0, L_0x177f190;  1 drivers
v0x177b1c0_0 .net *"_ivl_56", 0 0, L_0x177f2c0;  1 drivers
v0x177b2a0_0 .net *"_ivl_6", 0 0, L_0x1740ad0;  1 drivers
v0x177b380_0 .net *"_ivl_61", 0 0, L_0x177f3d0;  1 drivers
v0x177b460_0 .net *"_ivl_63", 0 0, L_0x177f470;  1 drivers
v0x177b540_0 .net *"_ivl_64", 0 0, L_0x177f5b0;  1 drivers
v0x177b620_0 .net *"_ivl_69", 0 0, L_0x177f710;  1 drivers
v0x177b700_0 .net *"_ivl_71", 0 0, L_0x177f7b0;  1 drivers
v0x177b7e0_0 .net *"_ivl_72", 0 0, L_0x177f900;  1 drivers
v0x177b8c0_0 .net *"_ivl_78", 0 0, L_0x177fb50;  1 drivers
v0x177b9a0_0 .net *"_ivl_80", 0 0, L_0x177fcb0;  1 drivers
v0x177ba80_0 .net *"_ivl_81", 0 0, L_0x177fd50;  1 drivers
v0x177bb60_0 .net "in", 3 0, v0x17799f0_0;  alias, 1 drivers
v0x177bc20_0 .net "out_any", 3 1, L_0x177ec00;  alias, 1 drivers
v0x177bd00_0 .net "out_both", 2 0, L_0x177e0c0;  alias, 1 drivers
v0x177bff0_0 .net "out_different", 3 0, L_0x177f510;  alias, 1 drivers
L_0x177dcd0 .part v0x17799f0_0, 2, 1;
L_0x177dd70 .part v0x17799f0_0, 3, 1;
L_0x177deb0 .part v0x17799f0_0, 1, 1;
L_0x177df50 .part v0x17799f0_0, 2, 1;
L_0x177e0c0 .concat8 [ 1 1 1 0], L_0x1751900, L_0x1751890, L_0x1740ad0;
L_0x177e250 .part v0x17799f0_0, 0, 1;
L_0x177e330 .part v0x17799f0_0, 3, 1;
L_0x177e6d0 .part v0x17799f0_0, 2, 1;
L_0x177e7c0 .part v0x17799f0_0, 1, 1;
L_0x177e9a0 .part v0x17799f0_0, 1, 1;
L_0x177eaa0 .part v0x17799f0_0, 0, 1;
L_0x177ec00 .concat8 [ 1 1 1 0], L_0x177eb40, L_0x177e860, L_0x177ed90;
L_0x177ee00 .part v0x17799f0_0, 3, 1;
L_0x177eea0 .part v0x17799f0_0, 2, 1;
L_0x177f0f0 .part v0x17799f0_0, 3, 1;
L_0x177f190 .part v0x17799f0_0, 0, 1;
L_0x177f3d0 .part v0x17799f0_0, 2, 1;
L_0x177f470 .part v0x17799f0_0, 1, 1;
L_0x177f710 .part v0x17799f0_0, 1, 1;
L_0x177f7b0 .part v0x17799f0_0, 0, 1;
L_0x177f510 .concat8 [ 1 1 1 1], L_0x177fd50, L_0x177f900, L_0x177f5b0, L_0x177f2c0;
L_0x177fb50 .part v0x17799f0_0, 0, 1;
L_0x177fcb0 .part v0x17799f0_0, 3, 1;
S_0x177c150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x173fd00;
 .timescale -12 -12;
E_0x1721a20 .event anyedge, v0x177cfd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x177cfd0_0;
    %nor/r;
    %assign/vec4 v0x177cfd0_0, 0;
    %wait E_0x1721a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1779190;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x1739cd0;
    %wait E_0x17393e0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x17393e0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x17393e0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x17393e0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x17393e0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x1739cd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1779730;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17799f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1739cd0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17799f0_0, 0;
    %wait E_0x17393e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17799f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x173fd00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177c900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177cfd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x173fd00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x177c900_0;
    %inv;
    %store/vec4 v0x177c900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x173fd00;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1779930_0, v0x177d160_0, v0x177c9a0_0, v0x177cca0_0, v0x177cbd0_0, v0x177cb00_0, v0x177ca40_0, v0x177ce40_0, v0x177cd70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x173fd00;
T_7 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x173fd00;
T_8 ;
    %wait E_0x1739850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177cf10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
    %load/vec4 v0x177d090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177cf10_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x177cca0_0;
    %load/vec4 v0x177cca0_0;
    %load/vec4 v0x177cbd0_0;
    %xor;
    %load/vec4 v0x177cca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x177cb00_0;
    %load/vec4 v0x177cb00_0;
    %load/vec4 v0x177ca40_0;
    %xor;
    %load/vec4 v0x177cb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x177ce40_0;
    %load/vec4 v0x177ce40_0;
    %load/vec4 v0x177cd70_0;
    %xor;
    %load/vec4 v0x177ce40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x177cf10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cf10_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter4/response0/top_module.sv";
