// Seed: 3440973695
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4
);
  assign id_3 = 1 >> -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    output wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_8,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  logic id_1;
  wire  id_2;
  ;
  wire [1  |  -1 : -1  +  1] id_3;
endmodule
