/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */

/* Generation options: */
#ifndef __mkCore_h__
#define __mkCore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkTagController.h"
#include "mkCPU.h"
#include "mkDebug_Module.h"
#include "mkNear_Mem_IO_AXI4.h"
#include "mkPLIC_16_2_7.h"
#include "mkSoC_Map.h"


/* Class declaration for the mkCore module */
class MOD_mkCore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_1_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_2;
  MOD_Reg<tUInt8> INST_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_1_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_2;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_master_monitor_arMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_master_monitor_awMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_master_monitor_bMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_master_monitor_rMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_master_monitor_wMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_slave_monitor_arMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_slave_monitor_awMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_slave_monitor_bMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_slave_monitor_rMonitor_evt;
  MOD_Wire<tUInt8> INST_axi4_mem_shim_slave_monitor_wMonitor_evt;
  MOD_Reg<tUInt64> INST_axi4_mem_shim_tmp_addrOffset;
  MOD_Fifo<tUWide> INST_axi4_mem_shim_tmp_awreqff;
  MOD_Reg<tUInt8> INST_axi4_mem_shim_tmp_doneSendingAW;
  MOD_MakeReset0 INST_axi4_mem_shim_tmp_newRst;
  MOD_Reg<tUInt8> INST_axi4_mem_shim_tmp_reset_done;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimMaster_arff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimMaster_awff_rv;
  MOD_CReg<tUInt32> INST_axi4_mem_shim_tmp_shimMaster_bff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimMaster_rff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimMaster_wff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimSlave_arff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimSlave_awff_rv;
  MOD_CReg<tUInt8> INST_axi4_mem_shim_tmp_shimSlave_bff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimSlave_rff_rv;
  MOD_CReg<tUWide> INST_axi4_mem_shim_tmp_shimSlave_wff_rv;
  MOD_mkTagController INST_axi4_mem_shim_tmp_tagCon;
  MOD_Reg<tUInt8> INST_axi4_mem_shim_tmp_writeBurst;
  MOD_mkCPU INST_cpu;
  MOD_mkDebug_Module INST_debug_module;
  MOD_Fifo<tUWide> INST_delay_shim_arff;
  MOD_Fifo<tUWide> INST_delay_shim_awff;
  MOD_Fifo<tUInt8> INST_delay_shim_bff;
  MOD_Fifo<tUWide> INST_delay_shim_rff;
  MOD_Fifo<tUWide> INST_delay_shim_wff;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_2;
  MOD_Fifo<tUInt8> INST_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_f_reset_requestor;
  MOD_Fifo<tUInt8> INST_f_reset_rsps;
  MOD_Wire<tUInt8> INST_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_3;
  MOD_Wire<tUInt8> INST_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_3;
  MOD_Wire<tUInt8> INST_inputDest_0;
  MOD_Wire<tUInt8> INST_inputDest_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1;
  MOD_Wire<tUInt8> INST_inputDest_1_0;
  MOD_Wire<tUInt8> INST_inputDest_1_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1_2;
  MOD_Wire<tUInt8> INST_inputDest_1_2;
  MOD_Wire<tUInt8> INST_inputDest_1_3;
  MOD_Wire<tUInt8> INST_inputDest_2;
  MOD_Wire<tUInt8> INST_inputDest_3;
  MOD_Wire<tUWide> INST_inputPeek_0;
  MOD_Wire<tUInt8> INST_inputPeek_0_1;
  MOD_Wire<tUWide> INST_inputPeek_1;
  MOD_Wire<tUWide> INST_inputPeek_1_0;
  MOD_Wire<tUWide> INST_inputPeek_1_0_1;
  MOD_Wire<tUInt8> INST_inputPeek_1_1;
  MOD_Wire<tUWide> INST_inputPeek_1_1_1;
  MOD_Wire<tUWide> INST_inputPeek_1_1_2;
  MOD_Wire<tUWide> INST_inputPeek_1_2;
  MOD_Wire<tUWide> INST_inputPeek_1_3;
  MOD_Wire<tUInt8> INST_inputPeek_2;
  MOD_Wire<tUInt8> INST_inputPeek_3;
  MOD_Fifo<tUWide> INST_merged_0_awff;
  MOD_Wire<tUInt8> INST_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_awug_dropWire;
  MOD_Wire<tUWide> INST_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_merged_0_outflit;
  MOD_Fifo<tUWide> INST_merged_0_wff;
  MOD_Wire<tUInt8> INST_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_merged_0_wug_peekWire;
  MOD_Fifo<tUWide> INST_merged_1_awff;
  MOD_Wire<tUInt8> INST_merged_1_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_1_awug_dropWire;
  MOD_Wire<tUWide> INST_merged_1_awug_peekWire;
  MOD_Wire<tUInt8> INST_merged_1_doDrop;
  MOD_Reg<tUInt8> INST_merged_1_flitLeft;
  MOD_Wire<tUWide> INST_merged_1_outflit;
  MOD_Fifo<tUWide> INST_merged_1_wff;
  MOD_Wire<tUInt8> INST_merged_1_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_1_wug_dropWire;
  MOD_Wire<tUWide> INST_merged_1_wug_peekWire;
  MOD_Reg<tUInt8> INST_moreFlits;
  MOD_Reg<tUInt8> INST_moreFlits_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_2;
  MOD_mkNear_Mem_IO_AXI4 INST_near_mem_io;
  MOD_Reg<tUWide> INST_noRouteSlv_1_currentReq;
  MOD_Reg<tUInt32> INST_noRouteSlv_1_flitCount;
  MOD_Reg<tUInt8> INST_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_outputCanPut_0;
  MOD_Wire<tUInt8> INST_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1_2;
  MOD_Wire<tUInt8> INST_outputCanPut_1_2;
  MOD_Wire<tUInt8> INST_outputCanPut_2;
  MOD_mkPLIC_16_2_7 INST_plic;
  MOD_Wire<tUInt8> INST_selectInput_0;
  MOD_Wire<tUInt8> INST_selectInput_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1;
  MOD_Wire<tUInt8> INST_selectInput_1_0;
  MOD_Wire<tUInt8> INST_selectInput_1_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1_2;
  MOD_Wire<tUInt8> INST_selectInput_1_2;
  MOD_Wire<tUInt8> INST_selectInput_1_3;
  MOD_Wire<tUInt8> INST_selectInput_2;
  MOD_Wire<tUInt8> INST_selectInput_3;
  MOD_mkSoC_Map INST_soc_map;
  MOD_Wire<tUInt8> INST_soc_reset_fired;
  MOD_Wire<tUInt8> INST_split_0_awug_canPutWire;
  MOD_Wire<tUWide> INST_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_split_0_doPut;
  MOD_Reg<tUInt8> INST_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_split_1_awug_canPutWire;
  MOD_Wire<tUWide> INST_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_split_1_doPut;
  MOD_Reg<tUInt8> INST_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_1_wug_putWire;
  MOD_Wire<tUInt8> INST_split_2_awug_canPutWire;
  MOD_Wire<tUWide> INST_split_2_awug_putWire;
  MOD_Wire<tUWide> INST_split_2_doPut;
  MOD_Reg<tUInt8> INST_split_2_flitLeft;
  MOD_Wire<tUInt8> INST_split_2_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_2_wug_putWire;
  MOD_Wire<tUWide> INST_toDfltOutput;
  MOD_Wire<tUInt8> INST_toDfltOutput_1;
  MOD_Wire<tUWide> INST_toDfltOutput_1_1;
  MOD_Wire<tUWide> INST_toDfltOutput_1_2;
  MOD_Wire<tUWide> INST_toOutput_0;
  MOD_Wire<tUInt8> INST_toOutput_0_1;
  MOD_Wire<tUWide> INST_toOutput_1;
  MOD_Wire<tUWide> INST_toOutput_1_0;
  MOD_Wire<tUWide> INST_toOutput_1_0_1;
  MOD_Wire<tUInt8> INST_toOutput_1_1;
  MOD_Wire<tUWide> INST_toOutput_1_1_1;
  MOD_Wire<tUWide> INST_toOutput_1_1_2;
  MOD_Wire<tUWide> INST_toOutput_1_2;
  MOD_Wire<tUWide> INST_toOutput_2;
  MOD_Wire<tUInt8> INST_ug_snk_1_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_1_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_2_canPutWire;
  MOD_Wire<tUInt8> INST_ug_snk_2_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_3_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_3_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_4_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_4_putWire;
  MOD_Wire<tUInt8> INST_ug_snk_canPutWire;
  MOD_Wire<tUWide> INST_ug_snk_putWire;
  MOD_Wire<tUInt8> INST_ug_src_1_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_1_dropWire;
  MOD_Wire<tUWide> INST_ug_src_1_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_2_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_2_dropWire;
  MOD_Wire<tUInt8> INST_ug_src_2_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_3_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_3_dropWire;
  MOD_Wire<tUWide> INST_ug_src_3_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_4_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_4_dropWire;
  MOD_Wire<tUWide> INST_ug_src_4_peekWire;
  MOD_Wire<tUInt8> INST_ug_src_canPeekWire;
  MOD_Wire<tUInt8> INST_ug_src_dropWire;
  MOD_Wire<tUWide> INST_ug_src_peekWire;
 
 /* Constructor */
 public:
  MOD_mkCore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_axi4_mem_shim_tmp_newRst$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpu_imem_master_r_put_val;
  tUWide PORT_core_mem_master_r_put_val;
  tUWide PORT_dma_server_aw_put_val;
  tUWide PORT_dma_server_w_put_val;
  tUWide PORT_dma_server_ar_put_val;
  tUWide PORT_cpu_imem_master_aw_peek;
  tUWide PORT_cpu_imem_master_w_peek;
  tUWide PORT_cpu_imem_master_ar_peek;
  tUWide PORT_core_mem_master_aw_peek;
  tUWide PORT_core_mem_master_w_peek;
  tUWide PORT_core_mem_master_ar_peek;
  tUWide PORT_dma_server_r_peek;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_output_selected_5;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_4;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit;
  tUInt8 DEF_axi4_mem_shim_tmp_shimMaster_arff_rv_port1__re_ETC___d2121;
  tUInt8 DEF_axi4_mem_shim_tmp_shimMaster_wff_rv_port1__rea_ETC___d2113;
  tUInt8 DEF_axi4_mem_shim_tmp_shimMaster_awff_rv_port1__re_ETC___d2111;
  tUInt8 DEF_delay_shim_arff_i_notEmpty____d2108;
  tUInt8 DEF_delay_shim_wff_i_notEmpty____d2107;
  tUInt8 DEF_delay_shim_awff_i_notEmpty____d2105;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_9;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_8;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_11;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_11;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_10;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_10;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_9;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_9;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_8;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_8;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_7;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_6;
  tUInt8 DEF_NOT_axi4_mem_shim_tmp_shimMaster_rff_rv_port0__ETC___d2124;
  tUInt8 DEF_NOT_axi4_mem_shim_tmp_shimMaster_bff_rv_port0__ETC___d2118;
  tUInt8 DEF_axi4_mem_shim_tmp_shimSlave_rff_rv_port1__read_ETC___d1668;
  tUInt8 DEF_NOT_noRouteSlv_1_flitCount_435_EQ_0_436___d1658;
  tUInt8 DEF_axi4_mem_shim_tmp_shimSlave_bff_rv_port1__read_ETC___d1029;
  tUInt8 DEF_IF_inputDest_1_3_whas__746_THEN_inputDest_1_3__ETC___d1753;
  tUInt8 DEF_IF_inputDest_1_3_whas__746_THEN_inputDest_1_3__ETC___d1755;
  tUInt8 DEF_IF_inputDest_1_2_whas__731_THEN_inputDest_1_2__ETC___d1738;
  tUInt8 DEF_IF_inputDest_1_2_whas__731_THEN_inputDest_1_2__ETC___d1740;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__715_THEN_inputDest_1__ETC___d1722;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__715_THEN_inputDest_1__ETC___d1724;
  tUInt8 DEF_moreFlits_1_2_760_BIT_1___d1951;
  tUInt8 DEF_moreFlits_1_2_760_BIT_0___d1948;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__692_THEN_inputDest_1__ETC___d1704;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__692_THEN_inputDest_1__ETC___d1709;
  tUInt8 DEF_inputDest_1_3_wget__747_BIT_0___d1748;
  tUInt8 DEF_inputDest_1_3_wget__747_BIT_1___d1752;
  tUInt8 DEF_inputDest_1_2_wget__732_BIT_0___d1733;
  tUInt8 DEF_inputDest_1_2_wget__732_BIT_1___d1737;
  tUInt8 DEF_inputDest_1_1_2_wget__716_BIT_0___d1717;
  tUInt8 DEF_inputDest_1_1_2_wget__716_BIT_1___d1721;
  tUInt8 DEF_inputDest_1_0_1_wget__693_BIT_0___d1694;
  tUInt8 DEF_inputDest_1_0_1_wget__693_BIT_1___d1703;
  tUInt8 DEF_outputCanPut_1_1_2_wget____d1706;
  tUInt8 DEF_outputCanPut_1_1_2_whas____d1705;
  tUInt8 DEF_inputCanPeek_1_3_wget____d1744;
  tUInt8 DEF_inputCanPeek_1_3_whas____d1743;
  tUInt8 DEF_inputCanPeek_1_2_wget____d1729;
  tUInt8 DEF_inputCanPeek_1_2_whas____d1728;
  tUInt8 DEF_inputCanPeek_1_1_2_wget____d1713;
  tUInt8 DEF_inputCanPeek_1_1_2_whas____d1712;
  tUInt8 DEF_inputCanPeek_1_0_1_wget____d1690;
  tUInt8 DEF_inputCanPeek_1_0_1_whas____d1689;
  tUInt8 DEF_IF_inputDest_1_2_whas__731_THEN_NOT_inputDest__ETC___d1736;
  tUInt8 DEF_IF_inputDest_1_3_whas__746_THEN_NOT_inputDest__ETC___d1751;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__715_THEN_NOT_inputDes_ETC___d1720;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__692_THEN_NOT_inputDes_ETC___d1702;
  tUInt8 DEF_NOT_inputCanPeek_1_3_whas__743_805_OR_NOT_inpu_ETC___d1807;
  tUInt8 DEF_NOT_inputCanPeek_1_2_whas__728_776_OR_NOT_inpu_ETC___d1778;
  tUInt8 DEF_NOT_inputCanPeek_1_1_2_whas__712_787_OR_NOT_in_ETC___d1789;
  tUInt8 DEF_NOT_inputCanPeek_1_0_1_whas__689_796_OR_NOT_in_ETC___d1798;
  tUInt8 DEF_NOT_outputCanPut_1_0_1_whas__697_698_OR_NOT_ou_ETC___d1701;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__486_THEN_inputDest_1__ETC___d1496;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__486_THEN_inputDest_1__ETC___d1492;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__486_THEN_inputDest_1__ETC___d1489;
  tUInt8 DEF_moreFlits_1_1_514_BIT_2___d1589;
  tUInt8 DEF_moreFlits_1_1_514_BIT_1___d1586;
  tUInt8 DEF_moreFlits_1_1_514_BIT_0___d1584;
  tUInt8 DEF_IF_inputDest_1_0_whas__440_THEN_inputDest_1_0__ETC___d1450;
  tUInt8 DEF_IF_inputDest_1_0_whas__440_THEN_inputDest_1_0__ETC___d1446;
  tUInt8 DEF_IF_inputDest_1_0_whas__440_THEN_inputDest_1_0__ETC___d1443;
  tUInt8 DEF_dfltOutputCanPut_1_1_wget____d1456;
  tUInt8 DEF_dfltOutputCanPut_1_1_whas____d1455;
  tUInt8 DEF_outputCanPut_1_2_wget____d1476;
  tUInt8 DEF_outputCanPut_1_2_whas____d1475;
  tUInt8 DEF_inputCanPeek_1_1_1_wget____d1484;
  tUInt8 DEF_inputCanPeek_1_1_1_whas____d1483;
  tUInt8 DEF_inputCanPeek_1_0_wget____d1438;
  tUInt8 DEF_inputCanPeek_1_0_whas____d1437;
  tUInt8 DEF_IF_inputDest_1_0_whas__440_THEN_NOT_inputDest__ETC___d1474;
  tUInt8 DEF_IF_inputDest_1_0_whas__440_THEN_NOT_inputDest__ETC___d1466;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__486_THEN_NOT_inputDes_ETC___d1504;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__486_THEN_NOT_inputDes_ETC___d1507;
  tUInt8 DEF_NOT_inputCanPeek_1_1_1_whas__483_539_OR_NOT_in_ETC___d1541;
  tUInt8 DEF_NOT_inputCanPeek_1_0_whas__437_522_OR_NOT_inpu_ETC___d1524;
  tUInt8 DEF_NOT_outputCanPut_1_0_whas__461_462_OR_NOT_outp_ETC___d1465;
  tUInt8 DEF_NOT_outputCanPut_1_1_1_whas__469_470_OR_NOT_ou_ETC___d1473;
  tUInt8 DEF_IF_inputDest_3_whas__107_THEN_inputDest_3_wget_ETC___d1114;
  tUInt8 DEF_IF_inputDest_3_whas__107_THEN_inputDest_3_wget_ETC___d1116;
  tUInt8 DEF_IF_inputDest_2_whas__092_THEN_inputDest_2_wget_ETC___d1099;
  tUInt8 DEF_IF_inputDest_2_whas__092_THEN_inputDest_2_wget_ETC___d1101;
  tUInt8 DEF_IF_inputDest_1_1_whas__076_THEN_inputDest_1_1__ETC___d1083;
  tUInt8 DEF_IF_inputDest_1_1_whas__076_THEN_inputDest_1_1__ETC___d1085;
  tUInt8 DEF_moreFlits_1_121_BIT_1___d1309;
  tUInt8 DEF_moreFlits_1_121_BIT_0___d1306;
  tUInt8 DEF_IF_inputDest_0_1_whas__053_THEN_inputDest_0_1__ETC___d1065;
  tUInt8 DEF_IF_inputDest_0_1_whas__053_THEN_inputDest_0_1__ETC___d1070;
  tUInt8 DEF_inputDest_3_wget__108_BIT_0___d1109;
  tUInt8 DEF_inputDest_3_wget__108_BIT_1___d1113;
  tUInt8 DEF_inputDest_2_wget__093_BIT_0___d1094;
  tUInt8 DEF_inputDest_2_wget__093_BIT_1___d1098;
  tUInt8 DEF_inputDest_1_1_wget__077_BIT_0___d1078;
  tUInt8 DEF_inputDest_1_1_wget__077_BIT_1___d1082;
  tUInt8 DEF_inputDest_0_1_wget__054_BIT_0___d1055;
  tUInt8 DEF_inputDest_0_1_wget__054_BIT_1___d1064;
  tUInt8 DEF_outputCanPut_1_1_wget____d1067;
  tUInt8 DEF_outputCanPut_1_1_whas____d1066;
  tUInt8 DEF_inputCanPeek_3_wget____d1105;
  tUInt8 DEF_inputCanPeek_3_whas____d1104;
  tUInt8 DEF_inputCanPeek_2_wget____d1090;
  tUInt8 DEF_inputCanPeek_2_whas____d1089;
  tUInt8 DEF_inputCanPeek_1_1_wget____d1074;
  tUInt8 DEF_inputCanPeek_1_1_whas____d1073;
  tUInt8 DEF_inputCanPeek_0_1_wget____d1051;
  tUInt8 DEF_inputCanPeek_0_1_whas____d1050;
  tUInt8 DEF_IF_inputDest_2_whas__092_THEN_NOT_inputDest_2__ETC___d1097;
  tUInt8 DEF_IF_inputDest_3_whas__107_THEN_NOT_inputDest_3__ETC___d1112;
  tUInt8 DEF_IF_inputDest_1_1_whas__076_THEN_NOT_inputDest__ETC___d1081;
  tUInt8 DEF_IF_inputDest_0_1_whas__053_THEN_NOT_inputDest__ETC___d1063;
  tUInt8 DEF_NOT_inputCanPeek_3_whas__104_166_OR_NOT_inputC_ETC___d1168;
  tUInt8 DEF_NOT_inputCanPeek_2_whas__089_137_OR_NOT_inputC_ETC___d1139;
  tUInt8 DEF_NOT_inputCanPeek_1_1_whas__073_148_OR_NOT_inpu_ETC___d1150;
  tUInt8 DEF_NOT_inputCanPeek_0_1_whas__050_157_OR_NOT_inpu_ETC___d1159;
  tUInt8 DEF_NOT_outputCanPut_0_1_whas__058_059_OR_NOT_outp_ETC___d1062;
  tUInt8 DEF_IF_inputDest_1_whas__22_THEN_inputDest_1_wget__ETC___d832;
  tUInt8 DEF_IF_inputDest_1_whas__22_THEN_inputDest_1_wget__ETC___d828;
  tUInt8 DEF_IF_inputDest_1_whas__22_THEN_inputDest_1_wget__ETC___d825;
  tUInt8 DEF_moreFlits_50_BIT_2___d930;
  tUInt8 DEF_moreFlits_50_BIT_1___d927;
  tUInt8 DEF_moreFlits_50_BIT_0___d925;
  tUInt8 DEF_IF_inputDest_0_whas__76_THEN_inputDest_0_wget__ETC___d786;
  tUInt8 DEF_IF_inputDest_0_whas__76_THEN_inputDest_0_wget__ETC___d782;
  tUInt8 DEF_IF_inputDest_0_whas__76_THEN_inputDest_0_wget__ETC___d779;
  tUInt8 DEF_outputCanPut_2_wget____d812;
  tUInt8 DEF_outputCanPut_2_whas____d811;
  tUInt8 DEF_inputCanPeek_1_wget____d820;
  tUInt8 DEF_inputCanPeek_1_whas____d819;
  tUInt8 DEF_dfltOutputCanPut_wget____d792;
  tUInt8 DEF_dfltOutputCanPut_whas____d791;
  tUInt8 DEF_inputCanPeek_0_wget____d774;
  tUInt8 DEF_inputCanPeek_0_whas____d773;
  tUInt8 DEF_IF_inputDest_0_whas__76_THEN_NOT_inputDest_0_w_ETC___d810;
  tUInt8 DEF_IF_inputDest_0_whas__76_THEN_NOT_inputDest_0_w_ETC___d802;
  tUInt8 DEF_IF_inputDest_1_whas__22_THEN_NOT_inputDest_1_w_ETC___d840;
  tUInt8 DEF_IF_inputDest_1_whas__22_THEN_NOT_inputDest_1_w_ETC___d843;
  tUInt8 DEF_NOT_inputCanPeek_0_whas__73_58_OR_NOT_inputCan_ETC___d860;
  tUInt8 DEF_NOT_inputCanPeek_1_whas__19_75_OR_NOT_inputCan_ETC___d877;
  tUInt8 DEF_NOT_outputCanPut_0_whas__97_98_OR_NOT_outputCa_ETC___d801;
  tUInt8 DEF_NOT_outputCanPut_1_whas__05_06_OR_NOT_outputCa_ETC___d809;
  tUInt8 DEF_x__h27503;
  tUInt8 DEF_x__h25236;
  tUWide DEF_toDfltOutput_wget____d1005;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_arff_rv_port1__read____d2120;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_arff_rv_port0__read____d230;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_awff_rv_port1__read____d2110;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_awff_rv_port0__read____d225;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_arff_rv_port1__read____d182;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_arff_rv_port0__read____d1430;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_awff_rv_port1__read____d147;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_awff_rv_port0__read____d539;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_wff_rv_port1__read____d152;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_wff_rv_port0__read____d547;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_rff_rv_port1__read____d323;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_rff_rv_port0__read____d2122;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_wff_rv_port1__read____d2112;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_wff_rv_port0__read____d221;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_rff_rv_port1__read____d1667;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_rff_rv_port0__read____d201;
  tUInt32 DEF_x__h111604;
  tUInt32 DEF_axi4_mem_shim_tmp_shimMaster_bff_rv_port1__read____d316;
  tUInt8 DEF_x__h33531;
  tUInt8 DEF_x__h31626;
  tUInt8 DEF_x__h29721;
  tUInt8 DEF_axi4_mem_shim_tmp_shimSlave_bff_rv_port1__read____d1028;
  tUInt8 DEF_moreFlits_1_2___d1760;
  tUInt8 DEF_moreFlits_1___d1121;
  tUInt8 DEF_moreFlits_1_1___d1514;
  tUInt8 DEF_moreFlits___d850;
  tUInt8 DEF_inputDest_1_1_1_wget____d1487;
  tUInt8 DEF_inputDest_1_0_wget____d1441;
  tUInt8 DEF_inputDest_1_wget____d823;
  tUInt8 DEF_inputDest_0_wget____d777;
  tUInt8 DEF_inputDest_1_3_wget____d1747;
  tUInt8 DEF_inputDest_1_2_wget____d1732;
  tUInt8 DEF_inputDest_1_1_2_wget____d1716;
  tUInt8 DEF_inputDest_1_0_1_wget____d1693;
  tUInt8 DEF_inputDest_3_wget____d1108;
  tUInt8 DEF_inputDest_2_wget____d1093;
  tUInt8 DEF_inputDest_1_1_wget____d1077;
  tUInt8 DEF_inputDest_0_1_wget____d1054;
  tUInt8 DEF_outputCanPut_1_0_1_whas____d1697;
  tUInt8 DEF_outputCanPut_1_0_1_wget____d1699;
  tUInt8 DEF_outputCanPut_1_1_1_whas____d1469;
  tUInt8 DEF_outputCanPut_1_1_1_wget____d1471;
  tUInt8 DEF_outputCanPut_1_0_whas____d1461;
  tUInt8 DEF_outputCanPut_1_0_wget____d1463;
  tUInt8 DEF_outputCanPut_0_1_whas____d1058;
  tUInt8 DEF_outputCanPut_0_1_wget____d1060;
  tUInt8 DEF_outputCanPut_1_whas____d805;
  tUInt8 DEF_outputCanPut_1_wget____d807;
  tUInt8 DEF_outputCanPut_0_whas____d797;
  tUInt8 DEF_outputCanPut_0_wget____d799;
  tUInt8 DEF_noRouteSlv_rspFF_notFull____d772;
  tUInt8 DEF_merged_1_outflit_whas____d727;
  tUInt8 DEF_merged_1_wff_notEmpty____d724;
  tUInt8 DEF_merged_0_outflit_whas____d684;
  tUInt8 DEF_merged_0_wff_notEmpty____d681;
  tUInt8 DEF_axi4_mem_shim_tmp_doneSendingAW__h11868;
  tUInt8 DEF_delay_shim_arff_notFull____d98;
  tUInt8 DEF_delay_shim_wff_notFull____d43;
  tUInt8 DEF_delay_shim_awff_notFull____d15;
  tUInt8 DEF_f_reset_requestor_first____d359;
  tUInt8 DEF_plic_axi4_slave_aw_canPut____d634;
  tUInt8 DEF_plic_axi4_slave_w_canPut____d641;
  tUInt8 DEF_near_mem_io_axi4_slave_aw_canPut____d588;
  tUInt8 DEF_near_mem_io_axi4_slave_w_canPut____d595;
  tUInt8 DEF_cpu_imem_master_b_canPut____d70;
  tUInt8 DEF_cpu_imem_master_r_canPut____d125;
  tUInt8 DEF_toDfltOutput_wget__005_BIT_2___d1006;
  tUInt8 DEF_axi4_mem_shim_tmp_shimSlave_awff_rv_port0__rea_ETC___d540;
  tUInt8 DEF_axi4_mem_shim_tmp_shimSlave_wff_rv_port0__read_ETC___d548;
  tUInt8 DEF_inputDest_1_1_1_wget__487_BIT_2___d1495;
  tUInt8 DEF_inputDest_1_1_1_wget__487_BIT_1___d1491;
  tUInt8 DEF_inputDest_1_1_1_wget__487_BIT_0___d1488;
  tUInt8 DEF_inputDest_1_0_wget__441_BIT_2___d1449;
  tUInt8 DEF_inputDest_1_0_wget__441_BIT_1___d1445;
  tUInt8 DEF_inputDest_1_0_wget__441_BIT_0___d1442;
  tUInt8 DEF_inputDest_1_wget__23_BIT_2___d831;
  tUInt8 DEF_inputDest_1_wget__23_BIT_1___d827;
  tUInt8 DEF_inputDest_1_wget__23_BIT_0___d824;
  tUInt8 DEF_inputDest_0_wget__77_BIT_2___d785;
  tUInt8 DEF_inputDest_0_wget__77_BIT_1___d781;
  tUInt8 DEF_inputDest_0_wget__77_BIT_0___d778;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__689_AND_inputCanPeek__ETC___d1711;
  tUInt8 DEF_inputCanPeek_1_1_2_whas__712_AND_inputCanPeek__ETC___d1726;
  tUInt8 DEF_inputCanPeek_1_2_whas__728_AND_inputCanPeek_1__ETC___d1742;
  tUInt8 DEF_inputCanPeek_1_3_whas__743_AND_inputCanPeek_1__ETC___d1757;
  tUInt8 DEF_NOT_inputDest_1_3_wget__747_BIT_0_748___d1749;
  tUInt8 DEF_NOT_inputDest_1_2_wget__732_BIT_0_733___d1734;
  tUInt8 DEF_NOT_inputDest_1_1_2_wget__716_BIT_0_717___d1718;
  tUInt8 DEF_NOT_inputDest_1_0_1_wget__693_BIT_0_694___d1695;
  tUInt8 DEF_inputCanPeek_1_1_1_whas__483_AND_inputCanPeek__ETC___d1512;
  tUInt8 DEF_inputCanPeek_1_0_whas__437_AND_inputCanPeek_1__ETC___d1482;
  tUInt8 DEF_inputCanPeek_0_1_whas__050_AND_inputCanPeek_0__ETC___d1072;
  tUInt8 DEF_inputCanPeek_1_1_whas__073_AND_inputCanPeek_1__ETC___d1087;
  tUInt8 DEF_inputCanPeek_2_whas__089_AND_inputCanPeek_2_wg_ETC___d1103;
  tUInt8 DEF_inputCanPeek_3_whas__104_AND_inputCanPeek_3_wg_ETC___d1118;
  tUInt8 DEF_NOT_inputDest_3_wget__108_BIT_0_109___d1110;
  tUInt8 DEF_NOT_inputDest_2_wget__093_BIT_0_094___d1095;
  tUInt8 DEF_NOT_inputDest_1_1_wget__077_BIT_0_078___d1079;
  tUInt8 DEF_NOT_inputDest_0_1_wget__054_BIT_0_055___d1056;
  tUInt8 DEF_inputCanPeek_1_whas__19_AND_inputCanPeek_1_wge_ETC___d848;
  tUInt8 DEF_inputCanPeek_0_whas__73_AND_inputCanPeek_0_wge_ETC___d818;
  tUInt8 DEF_IF_split_2_flitLeft_50_EQ_0_51_THEN_split_2_aw_ETC___d771;
  tUInt8 DEF_split_2_flitLeft_50_EQ_0___d651;
  tUInt8 DEF_split_2_wug_canPutWire_whas__56_AND_split_2_wu_ETC___d658;
  tUInt8 DEF_IF_split_1_flitLeft_04_EQ_0_05_THEN_split_1_aw_ETC___d769;
  tUInt8 DEF_split_1_flitLeft_04_EQ_0___d605;
  tUInt8 DEF_split_1_wug_canPutWire_whas__10_AND_split_1_wu_ETC___d612;
  tUInt8 DEF_IF_split_0_flitLeft_58_EQ_0_59_THEN_split_0_aw_ETC___d767;
  tUInt8 DEF_split_0_flitLeft_58_EQ_0___d559;
  tUInt8 DEF_split_0_wug_canPutWire_whas__64_AND_split_0_wu_ETC___d566;
  tUInt8 DEF_IF_merged_1_flitLeft_18_EQ_0_19_THEN_merged_1__ETC___d726;
  tUInt8 DEF_merged_1_flitLeft_18_EQ_0___d519;
  tUInt8 DEF_IF_merged_0_flitLeft_56_EQ_0_57_THEN_merged_0__ETC___d683;
  tUInt8 DEF_merged_0_flitLeft_56_EQ_0___d457;
  tUInt8 DEF_noRouteSlv_1_flitCount_435_EQ_0___d1436;
  tUInt8 DEF_IF_IF_inputDest_1_3_whas__746_THEN_inputDest_1_ETC___d1923;
  tUInt8 DEF_IF_IF_inputDest_1_2_whas__731_THEN_inputDest_1_ETC___d1905;
  tUInt8 DEF_IF_IF_inputDest_1_1_2_whas__715_THEN_inputDest_ETC___d1887;
  tUInt8 DEF_IF_IF_inputDest_1_0_1_whas__692_THEN_inputDest_ETC___d1869;
  tUInt8 DEF_IF_moreFlits_1_1_514_BIT_0_584_THEN_1_ELSE_0_5_ETC___d1592;
  tUInt8 DEF_IF_IF_inputDest_1_1_1_whas__486_THEN_inputDest_ETC___d1499;
  tUInt8 DEF_IF_IF_inputDest_1_0_whas__440_THEN_inputDest_1_ETC___d1453;
  tUInt8 DEF_IF_IF_inputDest_3_whas__107_THEN_inputDest_3_w_ETC___d1286;
  tUInt8 DEF_IF_IF_inputDest_2_whas__092_THEN_inputDest_2_w_ETC___d1267;
  tUInt8 DEF_IF_IF_inputDest_1_1_whas__076_THEN_inputDest_1_ETC___d1248;
  tUInt8 DEF_IF_IF_inputDest_0_1_whas__053_THEN_inputDest_0_ETC___d1230;
  tUInt8 DEF_IF_moreFlits_50_BIT_0_25_THEN_1_ELSE_0_26_PLUS_ETC___d933;
  tUInt8 DEF_IF_IF_inputDest_1_whas__22_THEN_inputDest_1_wg_ETC___d835;
  tUInt8 DEF_IF_IF_inputDest_0_whas__76_THEN_inputDest_0_wg_ETC___d789;
  tUInt8 DEF_NOT_f_reset_requestor_first__59___d362;
  tUInt8 DEF_outputCanPut_1_1_2_whas__705_AND_outputCanPut__ETC___d1707;
  tUInt8 DEF_inputCanPeek_1_3_whas__743_AND_inputCanPeek_1__ETC___d1745;
  tUInt8 DEF_inputCanPeek_1_2_whas__728_AND_inputCanPeek_1__ETC___d1730;
  tUInt8 DEF_inputCanPeek_1_1_2_whas__712_AND_inputCanPeek__ETC___d1714;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__689_AND_inputCanPeek__ETC___d1691;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_3_whas__746_THEN_inputDe_ETC___d1924;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_2_whas__731_THEN_inputDe_ETC___d1906;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_2_whas__715_THEN_input_ETC___d1888;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_0_1_whas__692_THEN_input_ETC___d1870;
  tUInt8 DEF_dfltOutputCanPut_1_1_whas__455_AND_dfltOutputC_ETC___d1457;
  tUInt8 DEF_outputCanPut_1_2_whas__475_AND_outputCanPut_1__ETC___d1477;
  tUInt8 DEF_NOT_axi4_mem_shim_tmp_shimSlave_arff_rv_port0__ETC___d1432;
  tUInt8 DEF_inputCanPeek_1_1_1_whas__483_AND_inputCanPeek__ETC___d1485;
  tUInt8 DEF_NOT_IF_moreFlits_1_1_514_BIT_0_584_THEN_1_ELSE_ETC___d1593;
  tUInt8 DEF_inputCanPeek_1_0_whas__437_AND_inputCanPeek_1__ETC___d1439;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_1_whas__486_THEN_input_ETC___d1500;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_0_whas__440_THEN_inputDe_ETC___d1454;
  tUInt8 DEF_outputCanPut_1_1_whas__066_AND_outputCanPut_1__ETC___d1068;
  tUInt8 DEF_inputCanPeek_3_whas__104_AND_inputCanPeek_3_wg_ETC___d1106;
  tUInt8 DEF_inputCanPeek_2_whas__089_AND_inputCanPeek_2_wg_ETC___d1091;
  tUInt8 DEF_inputCanPeek_1_1_whas__073_AND_inputCanPeek_1__ETC___d1075;
  tUInt8 DEF_inputCanPeek_0_1_whas__050_AND_inputCanPeek_0__ETC___d1052;
  tUInt8 DEF_NOT_IF_IF_inputDest_3_whas__107_THEN_inputDest_ETC___d1287;
  tUInt8 DEF_NOT_IF_IF_inputDest_2_whas__092_THEN_inputDest_ETC___d1268;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_whas__076_THEN_inputDe_ETC___d1249;
  tUInt8 DEF_NOT_IF_IF_inputDest_0_1_whas__053_THEN_inputDe_ETC___d1231;
  tUInt8 DEF_dfltOutputCanPut_whas__91_AND_dfltOutputCanPut_ETC___d793;
  tUInt8 DEF_outputCanPut_2_whas__11_AND_outputCanPut_2_wge_ETC___d813;
  tUInt8 DEF_inputCanPeek_1_whas__19_AND_inputCanPeek_1_wge_ETC___d821;
  tUInt8 DEF_NOT_IF_moreFlits_50_BIT_0_25_THEN_1_ELSE_0_26__ETC___d934;
  tUInt8 DEF_inputCanPeek_0_whas__73_AND_inputCanPeek_0_wge_ETC___d775;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_whas__22_THEN_inputDest__ETC___d836;
  tUInt8 DEF_NOT_IF_IF_inputDest_0_whas__76_THEN_inputDest__ETC___d790;
  tUInt8 DEF_split_2_awug_canPutWire_whas__52_AND_split_2_a_ETC___d654;
  tUInt8 DEF_split_1_awug_canPutWire_whas__06_AND_split_1_a_ETC___d608;
  tUInt8 DEF_split_0_awug_canPutWire_whas__60_AND_split_0_a_ETC___d562;
  tUInt8 DEF_NOT_axi4_mem_shim_tmp_shimSlave_wff_rv_port0___ETC___d549;
  tUInt8 DEF_NOT_axi4_mem_shim_tmp_shimSlave_awff_rv_port0__ETC___d541;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h111238;
  tUInt64 DEF_v__h110976;
  tUInt64 DEF_v__h110692;
  tUInt64 DEF_v__h110430;
  tUInt64 DEF_v__h110146;
  tUInt64 DEF_v__h109884;
  tUInt64 DEF_v__h109600;
  tUInt64 DEF_v__h109338;
  tUInt64 DEF_v__h91025;
  tUInt64 DEF_v__h90620;
  tUInt64 DEF_v__h72954;
  tUInt64 DEF_v__h72692;
  tUInt64 DEF_v__h72408;
  tUInt64 DEF_v__h72146;
  tUInt64 DEF_v__h71862;
  tUInt64 DEF_v__h71600;
  tUInt64 DEF_v__h71316;
  tUInt64 DEF_v__h71054;
  tUInt64 DEF_v__h42594;
  tUInt64 DEF_v__h42187;
  tUInt32 DEF_v__h22666;
  tUInt32 DEF_v__h22356;
  tUInt32 DEF_v__h22202;
  tUInt32 DEF_signed_3___d1281;
  tUInt32 DEF_signed_2___d1262;
  tUInt32 DEF_signed_1___d908;
  tUInt32 DEF_signed_0___d902;
  tUWide DEF_axi4_mem_shim_tmp_tagCon_memory_request_get___d235;
  tUWide DEF_axi4_mem_shim_tmp_tagCon_cache_response_get___d206;
  tUWide DEF_debug_module_hart0_csr_mem_client_request_get___d410;
  tUWide DEF_debug_module_hart0_fpr_mem_client_request_get___d402;
  tUWide DEF_debug_module_hart0_gpr_mem_client_request_get___d394;
  tUWide DEF_cpu_hart0_gpr_mem_server_response_get___d398;
  tUWide DEF_cpu_hart0_fpr_mem_server_response_get___d406;
  tUWide DEF_cpu_hart0_csr_mem_server_response_get___d414;
  tUWide DEF_toOutput_2_wget____d997;
  tUWide DEF_toOutput_1_wget____d986;
  tUWide DEF_toOutput_0_wget____d974;
  tUWide DEF_inputPeek_1_wget____d956;
  tUWide DEF_inputPeek_0_wget____d914;
  tUWide DEF_split_2_doPut_wget____d661;
  tUWide DEF_split_1_doPut_wget____d615;
  tUWide DEF_split_0_doPut_wget____d569;
  tUWide DEF_merged_1_outflit_wget____d731;
  tUWide DEF_merged_0_outflit_wget____d688;
  tUWide DEF_soc_map_m_near_mem_io_addr_range____d370;
  tUWide DEF_soc_map_m_plic_addr_range____d374;
  tUWide DEF_toDfltOutput_1_1_wget____d1651;
  tUWide DEF_toOutput_1_2_wget____d1644;
  tUWide DEF_toOutput_1_1_1_wget____d1636;
  tUWide DEF_toOutput_1_0_wget____d1627;
  tUWide DEF_inputPeek_1_1_1_wget____d1614;
  tUWide DEF_inputPeek_1_0_wget____d1577;
  tUWide DEF_noRouteSlv_1_currentReq___d1659;
  tUWide DEF_split_2_awug_putWire_wget____d640;
  tUWide DEF_split_1_awug_putWire_wget____d594;
  tUWide DEF_split_0_awug_putWire_wget____d545;
  tUWide DEF_axi4_mem_shim_tmp_awreqff_first____d161;
  tUWide DEF_ug_snk_3_putWire_wget____d104;
  tUWide DEF_ug_src_3_peekWire_wget____d110;
  tUWide DEF_ug_snk_putWire_wget____d21;
  tUWide DEF_ug_src_peekWire_wget____d27;
  tUWide DEF_cpu_imem_master_aw_peek____d3;
  tUWide DEF_cpu_imem_master_ar_peek____d86;
  tUWide DEF_merged_1_awff_first____d521;
  tUWide DEF_merged_1_awug_peekWire_wget____d508;
  tUWide DEF_merged_0_awff_first____d459;
  tUWide DEF_merged_0_awug_peekWire_wget____d446;
  tUWide DEF_debug_module_master_ar_peek____d1405;
  tUWide DEF_debug_module_master_aw_peek____d479;
  tUWide DEF_cpu_mem_master_aw_peek____d417;
  tUWide DEF_cpu_mem_master_ar_peek____d1378;
  tUWide DEF_split_2_wug_putWire_wget____d647;
  tUWide DEF_split_1_wug_putWire_wget____d601;
  tUWide DEF_split_0_wug_putWire_wget____d553;
  tUWide DEF_merged_1_wff_first____d522;
  tUWide DEF_merged_1_wug_peekWire_wget____d513;
  tUWide DEF_merged_0_wff_first____d460;
  tUWide DEF_merged_0_wug_peekWire_wget____d451;
  tUWide DEF_ug_snk_1_putWire_wget____d49;
  tUWide DEF_ug_src_1_peekWire_wget____d55;
  tUWide DEF_delay_shim_wff_first____d2106;
  tUWide DEF_debug_module_master_w_peek____d493;
  tUWide DEF_cpu_imem_master_w_peek____d31;
  tUWide DEF_cpu_mem_master_w_peek____d431;
  tUWide DEF_toOutput_1_1_2_wget____d2033;
  tUWide DEF_toOutput_1_0_1_wget____d2027;
  tUWide DEF_inputPeek_1_3_wget____d2009;
  tUWide DEF_inputPeek_1_2_wget____d1990;
  tUWide DEF_inputPeek_1_1_2_wget____d1971;
  tUWide DEF_inputPeek_1_0_1_wget____d1938;
  tUWide DEF_ug_snk_4_putWire_wget____d131;
  tUWide DEF_ug_src_4_peekWire_wget____d137;
  tUWide DEF_delay_shim_rff_first____d114;
  tUWide DEF_plic_axi4_slave_r_peek____d1682;
  tUWide DEF_near_mem_io_axi4_slave_r_peek____d1675;
  tUWide DEF_toOutput_2_wget__97_BITS_172_TO_1___d999;
  tUWide DEF_toOutput_1_wget__86_BITS_172_TO_1___d988;
  tUWide DEF_toOutput_0_wget__74_BITS_172_TO_1___d976;
  tUWide DEF_toOutput_2_wget__97_BITS_171_TO_1___d1001;
  tUWide DEF_toOutput_1_wget__86_BITS_171_TO_1___d990;
  tUWide DEF_toOutput_0_wget__74_BITS_171_TO_1___d978;
  tUWide DEF_merged_1_outflit_wget__31_BITS_170_TO_0___d736;
  tUWide DEF_merged_0_outflit_wget__88_BITS_170_TO_0___d693;
  tUWide DEF_split_2_doPut_wget__61_BITS_171_TO_74___d664;
  tUWide DEF_split_1_doPut_wget__15_BITS_171_TO_74___d618;
  tUWide DEF_split_0_doPut_wget__69_BITS_171_TO_74___d572;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_awff_rv_port1__rea_ETC___d151;
  tUWide DEF_toDfltOutput_1_1_wget__651_BITS_97_TO_1___d1653;
  tUWide DEF_toOutput_1_2_wget__644_BITS_97_TO_1___d1646;
  tUWide DEF_toOutput_1_0_wget__627_BITS_97_TO_1___d1629;
  tUWide DEF_toOutput_1_1_1_wget__636_BITS_97_TO_1___d1638;
  tUWide DEF_split_2_doPut_wget__61_BITS_73_TO_0___d665;
  tUWide DEF_split_1_doPut_wget__15_BITS_73_TO_0___d619;
  tUWide DEF_split_0_doPut_wget__69_BITS_73_TO_0___d573;
  tUWide DEF_merged_1_outflit_wget__31_BITS_73_TO_0___d737;
  tUWide DEF_merged_0_outflit_wget__88_BITS_73_TO_0___d694;
  tUWide DEF_split_1_wug_putWire_wget__01_BITS_73_TO_1___d602;
  tUWide DEF_split_2_wug_putWire_wget__47_BITS_73_TO_1___d648;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_rff_rv_port1__read_ETC___d1669;
  tUWide DEF_toOutput_1_0_1_wget__027_BITS_72_TO_1___d2028;
  tUWide DEF_toOutput_1_1_2_wget__033_BITS_72_TO_1___d2034;
  tUWide DEF_plic_axi4_slave_r_peek__682_BITS_70_TO_0___d1683;
  tUWide DEF_near_mem_io_axi4_slave_r_peek__675_BITS_70_TO_0___d1676;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_rff_rv_port1__rea_ETC___d329;
  tUInt64 DEF_x_m_plic_addr_range_base__h22516;
  tUInt64 DEF_x_m_plic_addr_range_size__h22517;
  tUInt64 DEF_x_m_near_mem_io_addr_range_base__h22480;
  tUInt64 DEF_x_m_near_mem_io_addr_range_size__h22481;
  tUInt8 DEF_inputPeek_1_wget__56_BIT_2___d960;
  tUInt8 DEF_inputPeek_0_wget__14_BIT_2___d918;
  tUInt8 DEF_split_2_doPut_wget__61_BIT_172___d662;
  tUInt8 DEF_split_1_doPut_wget__15_BIT_172___d616;
  tUInt8 DEF_split_0_doPut_wget__69_BIT_172___d570;
  tUInt8 DEF_inputPeek_1_3_wget__009_BIT_2___d2012;
  tUInt8 DEF_inputPeek_1_2_wget__990_BIT_2___d1993;
  tUInt8 DEF_inputPeek_1_1_2_wget__971_BIT_2___d1974;
  tUInt8 DEF_inputPeek_1_0_1_wget__938_BIT_2___d1941;
  tUWide DEF_IF_inputPeek_1_whas__55_THEN_inputPeek_1_wget__ETC___d957;
  tUWide DEF_IF_inputPeek_0_whas__13_THEN_inputPeek_0_wget__ETC___d915;
  tUWide DEF_IF_toOutput_2_wget__97_BIT_172_98_THEN_toOutpu_ETC___d1003;
  tUWide DEF_toOutput_2_wget__97_BIT_0_000_CONCAT_toOutput__ETC___d1002;
  tUWide DEF_IF_toOutput_1_wget__86_BIT_172_87_THEN_toOutpu_ETC___d992;
  tUWide DEF_toOutput_1_wget__86_BIT_0_89_CONCAT_toOutput_1_ETC___d991;
  tUWide DEF_IF_toOutput_0_wget__74_BIT_172_75_THEN_toOutpu_ETC___d980;
  tUWide DEF_toOutput_0_wget__74_BIT_0_77_CONCAT_toOutput_0_ETC___d979;
  tUWide DEF_IF_merged_1_outflit_whas__27_AND_NOT_merged_1__ETC___d740;
  tUWide DEF_DONTCARE_CONCAT_IF_merged_1_outflit_whas__27_T_ETC___d739;
  tUWide DEF_IF_merged_0_outflit_whas__84_AND_NOT_merged_0__ETC___d697;
  tUWide DEF_DONTCARE_CONCAT_IF_merged_0_outflit_whas__84_T_ETC___d696;
  tUWide DEF_IF_inputPeek_1_1_1_whas__613_THEN_inputPeek_1__ETC___d1615;
  tUWide DEF_IF_inputPeek_1_0_whas__576_THEN_inputPeek_1_0__ETC___d1578;
  tUWide DEF_IF_ug_src_peekWire_whas__6_THEN_ug_src_peekWir_ETC___d28;
  tUWide DEF_IF_ug_src_3_peekWire_whas__09_THEN_ug_src_3_pe_ETC___d111;
  tUWide DEF_IF_merged_0_awug_peekWire_whas__45_THEN_merged_ETC___d447;
  tUWide DEF_IF_merged_1_awug_peekWire_whas__07_THEN_merged_ETC___d509;
  tUWide DEF_IF_merged_1_outflit_whas__27_THEN_merged_1_out_ETC___d738;
  tUWide DEF_IF_merged_0_outflit_whas__84_THEN_merged_0_out_ETC___d695;
  tUWide DEF_IF_merged_1_wug_peekWire_whas__12_THEN_merged__ETC___d514;
  tUWide DEF_IF_ug_src_1_peekWire_whas__4_THEN_ug_src_1_pee_ETC___d56;
  tUWide DEF_IF_merged_0_wug_peekWire_whas__50_THEN_merged__ETC___d452;
  tUWide DEF_IF_inputPeek_1_3_whas__008_THEN_inputPeek_1_3__ETC___d2010;
  tUWide DEF_IF_inputPeek_1_2_whas__989_THEN_inputPeek_1_2__ETC___d1991;
  tUWide DEF_IF_inputPeek_1_1_2_whas__970_THEN_inputPeek_1__ETC___d1972;
  tUWide DEF_IF_ug_src_4_peekWire_whas__36_THEN_ug_src_4_pe_ETC___d138;
  tUWide DEF_IF_inputPeek_1_0_1_whas__937_THEN_inputPeek_1__ETC___d1939;
  tUInt8 DEF_IF_inputPeek_3_whas__354_THEN_inputPeek_3_wget_ETC___d1356;
  tUInt8 DEF_IF_inputPeek_2_whas__340_THEN_inputPeek_2_wget_ETC___d1342;
  tUInt8 DEF_IF_inputPeek_1_1_whas__326_THEN_inputPeek_1_1__ETC___d1328;
  tUInt8 DEF_IF_inputPeek_0_1_whas__299_THEN_inputPeek_0_1__ETC___d1301;
  tUInt8 DEF_NOT_inputDest_1_3_wget__747_BIT_1_752___d1808;
  tUInt8 DEF_NOT_inputDest_1_2_wget__732_BIT_1_737___d1779;
  tUInt8 DEF_NOT_inputDest_1_1_2_wget__716_BIT_1_721___d1790;
  tUInt8 DEF_NOT_inputDest_1_0_1_wget__693_BIT_1_703___d1799;
  tUInt8 DEF_NOT_inputDest_3_wget__108_BIT_1_113___d1169;
  tUInt8 DEF_NOT_inputDest_2_wget__093_BIT_1_098___d1140;
  tUInt8 DEF_NOT_inputDest_1_1_wget__077_BIT_1_082___d1151;
  tUInt8 DEF_NOT_inputDest_0_1_wget__054_BIT_1_064___d1160;
  tUInt8 DEF_IF_moreFlits_1_2_760_BIT_0_948_THEN_1_ELSE_0_9_ETC___d1959;
  tUInt8 DEF_IF_moreFlits_1_121_BIT_0_306_THEN_1_ELSE_0_314_ETC___d1317;
  tUInt8 DEF_IF_moreFlits_1_2_760_BIT_0_948_THEN_1_ELSE_0_9_ETC___d1961;
  tUInt8 DEF_IF_moreFlits_1_2_760_BIT_0_948_THEN_1_ELSE_0_9_ETC___d1960;
  tUInt8 DEF_IF_moreFlits_1_1_514_BIT_0_584_THEN_1_ELSE_0_5_ETC___d1607;
  tUInt8 DEF_IF_moreFlits_1_1_514_BIT_0_584_THEN_1_ELSE_0_5_ETC___d1606;
  tUInt8 DEF_IF_moreFlits_1_1_514_BIT_0_584_THEN_1_ELSE_0_5_ETC___d1605;
  tUInt8 DEF_IF_moreFlits_1_121_BIT_0_306_THEN_1_ELSE_0_314_ETC___d1319;
  tUInt8 DEF_IF_moreFlits_1_121_BIT_0_306_THEN_1_ELSE_0_314_ETC___d1318;
  tUInt8 DEF_IF_moreFlits_50_BIT_0_25_THEN_1_ELSE_0_26_PLUS_ETC___d948;
  tUInt8 DEF_IF_moreFlits_50_BIT_0_25_THEN_1_ELSE_0_26_PLUS_ETC___d947;
  tUInt8 DEF_IF_moreFlits_50_BIT_0_25_THEN_1_ELSE_0_26_PLUS_ETC___d946;
  tUInt8 DEF_NOT_IF_moreFlits_1_2_760_BIT_0_948_THEN_1_ELSE_ETC___d1962;
  tUInt8 DEF_NOT_IF_moreFlits_1_121_BIT_0_306_THEN_1_ELSE_0_ETC___d1320;
  tUInt8 DEF_NOT_split_2_doPut_wget__61_BIT_172_62___d663;
  tUInt8 DEF_NOT_split_1_doPut_wget__15_BIT_172_16___d617;
  tUInt8 DEF_NOT_split_0_doPut_wget__69_BIT_172_70___d571;
  tUInt32 DEF_x__h111609;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_tagCon_events__091__ETC___d2104;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_tagCon_events__091__ETC___d2103;
  tUWide DEF__0_CONCAT_axi4_mem_shim_slave_monitor_awMonitor_ETC___d2065;
  tUWide DEF__0_CONCAT_axi4_mem_shim_slave_monitor_wMonitor__ETC___d2064;
  tUWide DEF__0_CONCAT_axi4_mem_shim_master_monitor_awMonito_ETC___d2090;
  tUWide DEF__0_CONCAT_axi4_mem_shim_master_monitor_wMonitor_ETC___d2089;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_tagCon_events__091__ETC___d2102;
  tUWide DEF__0_CONCAT_axi4_mem_shim_slave_monitor_arMonitor_ETC___d2063;
  tUWide DEF__0_CONCAT_axi4_mem_shim_master_monitor_arMonito_ETC___d2088;
  tUWide DEF_toOutput_2_wget__97_BIT_172_98_CONCAT_IF_toOut_ETC___d1004;
  tUWide DEF_toOutput_1_wget__86_BIT_172_87_CONCAT_IF_toOut_ETC___d993;
  tUWide DEF_toOutput_0_wget__74_BIT_172_75_CONCAT_IF_toOut_ETC___d981;
  tUWide DEF_NOT_merged_0_outflit_whas__84_87_OR_merged_0_o_ETC___d698;
  tUWide DEF_NOT_merged_1_outflit_whas__27_30_OR_merged_1_o_ETC___d741;
  tUWide DEF__0_CONCAT_merged_0_awff_first__59_CONCAT_merged_ETC___d461;
  tUWide DEF__0_CONCAT_merged_1_awff_first__21_CONCAT_merged_ETC___d523;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_arff_rv_port1__rea_ETC___d196;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_arff_rv_port1__rea_ETC___d195;
  tUWide DEF_axi4_mem_shim_tmp_awreqff_first__61_BITS_92_TO_ETC___d181;
  tUWide DEF_axi4_mem_shim_tmp_awreqff_first__61_BITS_97_TO_ETC___d180;
  tUWide DEF__1_CONCAT_IF_axi4_mem_shim_tmp_tagCon_memory_re_ETC___d315;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_tagCon_memory_reque_ETC___d314;
  tUWide DEF__1_CONCAT_axi4_mem_shim_tmp_tagCon_memory_reque_ETC___d291;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_tagCon_memory_reque_ETC___d290;
  tUWide DEF__0_CONCAT_DONTCARE___d145;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_wff_rv_port1__read_ETC___d179;
  tUWide DEF_DONTCARE_CONCAT_axi4_mem_shim_tmp_shimSlave_ar_ETC___d194;
  tUWide DEF__1_CONCAT_split_0_awug_putWire_wget__45___d546;
  tUWide DEF__1_CONCAT_toOutput_1_0_wget__627_BIT_0_628_CONC_ETC___d1630;
  tUWide DEF__0_CONCAT_DONTCARE___d141;
  tUWide DEF_debug_module_master_ar_peek__405_CONCAT_1___d1406;
  tUWide DEF_cpu_mem_master_ar_peek__378_CONCAT_0___d1379;
  tUWide DEF_toDfltOutput_1_1_wget__651_BIT_0_652_CONCAT_to_ETC___d1654;
  tUWide DEF_toOutput_1_1_1_wget__636_BIT_0_637_CONCAT_toOu_ETC___d1639;
  tUWide DEF_toOutput_1_2_wget__644_BIT_0_645_CONCAT_toOutp_ETC___d1647;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_shimSlave_wff_rv_po_ETC___d178;
  tUWide DEF__255_CONCAT_axi4_mem_shim_tmp_shimSlave_wff_rv__ETC___d177;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_wff_rv_port1__read_ETC___d175;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_bff_rv_port1__rea_ETC___d322;
  tUWide DEF__1_CONCAT_DONTCARE_CONCAT_DONTCARE___d321;
  tUWide DEF_axi4_mem_shim_tmp_shimMaster_rff_rv_port1__rea_ETC___d331;
  tUWide DEF__0_CONCAT_axi4_mem_shim_tmp_shimMaster_rff_rv_p_ETC___d330;
  tUWide DEF__1_CONCAT_split_0_wug_putWire_wget__53___d554;
  tUWide DEF__0_CONCAT_DONTCARE___d142;
  tUWide DEF__1_CONCAT_axi4_mem_shim_tmp_tagCon_memory_reque_ETC___d296;
  tUWide DEF_axi4_mem_shim_tmp_tagCon_memory_request_get_35_ETC___d294;
  tUWide DEF__1_CONCAT_axi4_mem_shim_tmp_tagCon_cache_respon_ETC___d215;
  tUWide DEF_axi4_mem_shim_tmp_tagCon_cache_response_get_06_ETC___d211;
  tUWide DEF__1_CONCAT_core_mem_master_r_put_val___d2125;
  tUWide DEF__0_CONCAT_DONTCARE___d144;
  tUWide DEF_axi4_mem_shim_tmp_shimSlave_rff_rv_port1__read_ETC___d1671;
  tUWide DEF_near_mem_io_axi4_slave_r_peek__675_BITS_70_TO__ETC___d1678;
  tUWide DEF_plic_axi4_slave_r_peek__682_BITS_70_TO_0_683_C_ETC___d1685;
  tUWide DEF_noRouteSlv_1_currentReq_659_BITS_96_TO_93_660__ETC___d1665;
  tUWide DEF_DONTCARE_CONCAT_3_CONCAT_noRouteSlv_1_flitCoun_ETC___d1663;
  tUWide DEF_cpu_imem_master_r_put_val_CONCAT_0___d2109;
  tUInt32 DEF__0_CONCAT_DONTCARE___d146;
  tUInt8 DEF__0_CONCAT_DONTCARE___d143;
  tUInt8 DEF__0_CONCAT_DONTCARE___d1321;
  tUInt8 DEF__0_CONCAT_DONTCARE___d950;
  tUInt8 DEF__1_CONCAT_axi4_mem_shim_tmp_shimSlave_rff_rv_po_ETC___d1968;
 
 /* Rules */
 public:
  void RL_ug_src_setCanPeek();
  void RL_ug_src_setPeek();
  void RL_ug_src_warnDoDrop();
  void RL_ug_src_doDrop();
  void RL_ug_snk_setCanPut();
  void RL_ug_snk_warnDoPut();
  void RL_ug_snk_doPut();
  void RL_connect();
  void RL_ug_src_1_setCanPeek();
  void RL_ug_src_1_setPeek();
  void RL_ug_src_1_warnDoDrop();
  void RL_ug_src_1_doDrop();
  void RL_ug_snk_1_setCanPut();
  void RL_ug_snk_1_warnDoPut();
  void RL_ug_snk_1_doPut();
  void RL_connect_1();
  void RL_ug_src_2_setCanPeek();
  void RL_ug_src_2_setPeek();
  void RL_ug_src_2_warnDoDrop();
  void RL_ug_src_2_doDrop();
  void RL_ug_snk_2_setCanPut();
  void RL_ug_snk_2_warnDoPut();
  void RL_ug_snk_2_doPut();
  void RL_connect_2();
  void RL_ug_src_3_setCanPeek();
  void RL_ug_src_3_setPeek();
  void RL_ug_src_3_warnDoDrop();
  void RL_ug_src_3_doDrop();
  void RL_ug_snk_3_setCanPut();
  void RL_ug_snk_3_warnDoPut();
  void RL_ug_snk_3_doPut();
  void RL_connect_3();
  void RL_ug_src_4_setCanPeek();
  void RL_ug_src_4_setPeek();
  void RL_ug_src_4_warnDoDrop();
  void RL_ug_src_4_doDrop();
  void RL_ug_snk_4_setCanPut();
  void RL_ug_snk_4_warnDoPut();
  void RL_ug_snk_4_doPut();
  void RL_connect_4();
  void RL_axi4_mem_shim_tmp_propagateReset();
  void RL_axi4_mem_shim_tmp_getCacheAW();
  void RL_axi4_mem_shim_tmp_passCacheWrite();
  void RL_axi4_mem_shim_tmp_passCacheRead();
  void RL_axi4_mem_shim_tmp_passCacheResponse();
  void RL_axi4_mem_shim_tmp_passMemoryRequest();
  void RL_axi4_mem_shim_tmp_passMemoryResponseWrite();
  void RL_axi4_mem_shim_tmp_passMemoryResponseRead();
  void RL_rl_cpu_hart0_reset_from_soc_start();
  void RL_rl_cpu_hart0_reset_from_dm_start();
  void RL_rl_cpu_hart0_reset_complete();
  void RL_ClientServerRequest();
  void RL_ClientServerResponse();
  void RL_mkConnectionGetPut();
  void RL_ClientServerRequest_1();
  void RL_ClientServerResponse_1();
  void RL_ClientServerRequest_2();
  void RL_ClientServerResponse_2();
  void RL_ClientServerRequest_3();
  void RL_ClientServerResponse_3();
  void RL_merged_0_awug_setCanPeek();
  void RL_merged_0_awug_setPeek();
  void RL_merged_0_awug_warnDoDrop();
  void RL_merged_0_awug_doDrop();
  void RL_merged_0_wug_setCanPeek();
  void RL_merged_0_wug_setPeek();
  void RL_merged_0_wug_warnDoDrop();
  void RL_merged_0_wug_doDrop();
  void RL_merged_0_awFlit();
  void RL_merged_0_wFlit();
  void RL_merged_0_passFlit();
  void RL_merged_0_genFirst();
  void RL_merged_0_genOther();
  void RL_merged_1_awug_setCanPeek();
  void RL_merged_1_awug_setPeek();
  void RL_merged_1_awug_warnDoDrop();
  void RL_merged_1_awug_doDrop();
  void RL_merged_1_wug_setCanPeek();
  void RL_merged_1_wug_setPeek();
  void RL_merged_1_wug_warnDoDrop();
  void RL_merged_1_wug_doDrop();
  void RL_merged_1_awFlit();
  void RL_merged_1_wFlit();
  void RL_merged_1_passFlit();
  void RL_merged_1_genFirst();
  void RL_merged_1_genOther();
  void RL_split_0_awug_setCanPut();
  void RL_split_0_awug_warnDoPut();
  void RL_split_0_awug_doPut();
  void RL_split_0_wug_setCanPut();
  void RL_split_0_wug_warnDoPut();
  void RL_split_0_wug_doPut();
  void RL_split_0_putFirst();
  void RL_split_0_putOther();
  void RL_split_1_awug_setCanPut();
  void RL_split_1_awug_warnDoPut();
  void RL_split_1_awug_doPut();
  void RL_split_1_wug_setCanPut();
  void RL_split_1_wug_warnDoPut();
  void RL_split_1_wug_doPut();
  void RL_split_1_putFirst();
  void RL_split_1_putOther();
  void RL_split_2_awug_setCanPut();
  void RL_split_2_awug_warnDoPut();
  void RL_split_2_awug_doPut();
  void RL_split_2_wug_setCanPut();
  void RL_split_2_wug_warnDoPut();
  void RL_split_2_wug_doPut();
  void RL_split_2_putFirst();
  void RL_split_2_putOther();
  void RL_set_input_canPeek_wire();
  void RL_set_input_peek_wires();
  void RL_set_input_canPeek_wire_1();
  void RL_set_input_peek_wires_1();
  void RL_set_output_canPut_wire();
  void RL_set_output_canPut_wire_1();
  void RL_set_output_canPut_wire_2();
  void RL_set_dflt_output_canPut_wire();
  void RL_arbitrate();
  void RL_arbitration_fail();
  void RL_arbitration_fail_1();
  void RL_input_first_flit();
  void RL_input_follow_flit();
  void RL_input_first_flit_1();
  void RL_input_follow_flit_1();
  void RL_output_selected();
  void RL_output_selected_1();
  void RL_output_selected_2();
  void RL_dflt_output_selected();
  void RL_set_input_canPeek_wire_2();
  void RL_set_input_peek_wires_2();
  void RL_set_input_canPeek_wire_3();
  void RL_set_input_peek_wires_3();
  void RL_set_input_canPeek_wire_4();
  void RL_set_input_peek_wires_4();
  void RL_set_input_canPeek_wire_5();
  void RL_set_input_peek_wires_5();
  void RL_set_output_canPut_wire_3();
  void RL_set_output_canPut_wire_4();
  void RL_arbitrate_1();
  void RL_arbitration_fail_2();
  void RL_legal_destination_fail_2();
  void RL_arbitration_fail_3();
  void RL_legal_destination_fail_3();
  void RL_arbitration_fail_4();
  void RL_legal_destination_fail_4();
  void RL_arbitration_fail_5();
  void RL_legal_destination_fail_5();
  void RL_input_first_flit_2();
  void RL_input_follow_flit_2();
  void RL_input_first_flit_3();
  void RL_input_follow_flit_3();
  void RL_input_first_flit_4();
  void RL_input_follow_flit_4();
  void RL_input_first_flit_5();
  void RL_input_follow_flit_5();
  void RL_output_selected_3();
  void RL_output_selected_4();
  void RL_set_input_canPeek_wire_6();
  void RL_set_input_peek_wires_6();
  void RL_set_input_canPeek_wire_7();
  void RL_set_input_peek_wires_7();
  void RL_set_output_canPut_wire_5();
  void RL_set_output_canPut_wire_6();
  void RL_set_output_canPut_wire_7();
  void RL_set_dflt_output_canPut_wire_1();
  void RL_arbitrate_2();
  void RL_arbitration_fail_6();
  void RL_arbitration_fail_7();
  void RL_input_first_flit_6();
  void RL_input_follow_flit_6();
  void RL_input_first_flit_7();
  void RL_input_follow_flit_7();
  void RL_output_selected_5();
  void RL_output_selected_6();
  void RL_output_selected_7();
  void RL_dflt_output_selected_1();
  void RL_set_input_canPeek_wire_8();
  void RL_set_input_peek_wires_8();
  void RL_set_input_canPeek_wire_9();
  void RL_set_input_peek_wires_9();
  void RL_set_input_canPeek_wire_10();
  void RL_set_input_peek_wires_10();
  void RL_set_input_canPeek_wire_11();
  void RL_set_input_peek_wires_11();
  void RL_set_output_canPut_wire_8();
  void RL_set_output_canPut_wire_9();
  void RL_arbitrate_3();
  void RL_arbitration_fail_8();
  void RL_legal_destination_fail_8();
  void RL_arbitration_fail_9();
  void RL_legal_destination_fail_9();
  void RL_arbitration_fail_10();
  void RL_legal_destination_fail_10();
  void RL_arbitration_fail_11();
  void RL_legal_destination_fail_11();
  void RL_input_first_flit_8();
  void RL_input_follow_flit_8();
  void RL_input_first_flit_9();
  void RL_input_follow_flit_9();
  void RL_input_first_flit_10();
  void RL_input_follow_flit_10();
  void RL_input_first_flit_11();
  void RL_input_follow_flit_11();
  void RL_output_selected_8();
  void RL_output_selected_9();
  void RL_rl_relay_sw_interrupts();
  void RL_rl_relay_timer_interrupts();
  void RL_rl_relay_external_interrupts();
  void RL_rl_relay_external_events();
  void __me_check_121();
  void __me_check_123();
  void __me_check_125();
  void __me_check_148();
  void __me_check_150();
  void __me_check_152();
  void __me_check_154();
  void __me_check_156();
  void __me_check_169();
  void __me_check_171();
  void __me_check_173();
  void __me_check_196();
  void __me_check_198();
  void __me_check_200();
  void __me_check_202();
  void __me_check_204();
 
 /* Methods */
 public:
  tUInt8 METH_dma_server_aw_canPut();
  tUInt8 METH_RDY_dma_server_aw_canPut();
  tUInt8 METH_dma_server_w_canPut();
  tUInt8 METH_RDY_dma_server_w_canPut();
  tUInt8 METH_dma_server_b_canPeek();
  tUInt8 METH_RDY_dma_server_b_canPeek();
  tUInt8 METH_dma_server_b_peek();
  tUInt8 METH_RDY_dma_server_b_peek();
  tUInt8 METH_dma_server_ar_canPut();
  tUInt8 METH_RDY_dma_server_ar_canPut();
  tUInt8 METH_dma_server_r_canPeek();
  tUInt8 METH_RDY_dma_server_r_canPeek();
  tUWide METH_dma_server_r_peek();
  tUInt8 METH_RDY_dma_server_r_peek();
  void METH_cpu_reset_server_request_put(tUInt8 ARG_cpu_reset_server_request_put);
  tUInt8 METH_RDY_cpu_reset_server_request_put();
  tUInt8 METH_cpu_reset_server_response_get();
  tUInt8 METH_RDY_cpu_reset_server_response_get();
  tUInt8 METH_cpu_imem_master_aw_canPeek();
  tUInt8 METH_RDY_cpu_imem_master_aw_canPeek();
  tUWide METH_cpu_imem_master_aw_peek();
  tUInt8 METH_RDY_cpu_imem_master_aw_peek();
  void METH_cpu_imem_master_aw_drop();
  tUInt8 METH_RDY_cpu_imem_master_aw_drop();
  tUInt8 METH_cpu_imem_master_w_canPeek();
  tUInt8 METH_RDY_cpu_imem_master_w_canPeek();
  tUWide METH_cpu_imem_master_w_peek();
  tUInt8 METH_RDY_cpu_imem_master_w_peek();
  void METH_cpu_imem_master_w_drop();
  tUInt8 METH_RDY_cpu_imem_master_w_drop();
  tUInt8 METH_cpu_imem_master_b_canPut();
  tUInt8 METH_RDY_cpu_imem_master_b_canPut();
  void METH_cpu_imem_master_b_put(tUInt8 ARG_cpu_imem_master_b_put_val);
  tUInt8 METH_RDY_cpu_imem_master_b_put();
  tUInt8 METH_cpu_imem_master_ar_canPeek();
  tUInt8 METH_RDY_cpu_imem_master_ar_canPeek();
  tUWide METH_cpu_imem_master_ar_peek();
  tUInt8 METH_RDY_cpu_imem_master_ar_peek();
  void METH_cpu_imem_master_ar_drop();
  tUInt8 METH_RDY_cpu_imem_master_ar_drop();
  tUInt8 METH_cpu_imem_master_r_canPut();
  tUInt8 METH_RDY_cpu_imem_master_r_canPut();
  void METH_cpu_imem_master_r_put(tUWide ARG_cpu_imem_master_r_put_val);
  tUInt8 METH_RDY_cpu_imem_master_r_put();
  tUInt8 METH_core_mem_master_aw_canPeek();
  tUInt8 METH_RDY_core_mem_master_aw_canPeek();
  tUWide METH_core_mem_master_aw_peek();
  tUInt8 METH_RDY_core_mem_master_aw_peek();
  void METH_core_mem_master_aw_drop();
  tUInt8 METH_RDY_core_mem_master_aw_drop();
  tUInt8 METH_core_mem_master_w_canPeek();
  tUInt8 METH_RDY_core_mem_master_w_canPeek();
  tUWide METH_core_mem_master_w_peek();
  tUInt8 METH_RDY_core_mem_master_w_peek();
  void METH_core_mem_master_w_drop();
  tUInt8 METH_RDY_core_mem_master_w_drop();
  tUInt8 METH_core_mem_master_b_canPut();
  tUInt8 METH_RDY_core_mem_master_b_canPut();
  void METH_core_mem_master_b_put(tUInt8 ARG_core_mem_master_b_put_val);
  tUInt8 METH_RDY_core_mem_master_b_put();
  tUInt8 METH_core_mem_master_ar_canPeek();
  tUInt8 METH_RDY_core_mem_master_ar_canPeek();
  tUWide METH_core_mem_master_ar_peek();
  tUInt8 METH_RDY_core_mem_master_ar_peek();
  void METH_core_mem_master_ar_drop();
  tUInt8 METH_RDY_core_mem_master_ar_drop();
  tUInt8 METH_core_mem_master_r_canPut();
  tUInt8 METH_RDY_core_mem_master_r_canPut();
  void METH_core_mem_master_r_put(tUWide ARG_core_mem_master_r_put_val);
  tUInt8 METH_RDY_core_mem_master_r_put();
  void METH_dma_server_aw_put(tUWide ARG_dma_server_aw_put_val);
  tUInt8 METH_RDY_dma_server_aw_put();
  void METH_dma_server_w_put(tUWide ARG_dma_server_w_put_val);
  tUInt8 METH_RDY_dma_server_w_put();
  void METH_dma_server_b_drop();
  tUInt8 METH_RDY_dma_server_b_drop();
  void METH_dma_server_ar_put(tUWide ARG_dma_server_ar_put_val);
  tUInt8 METH_RDY_dma_server_ar_put();
  void METH_dma_server_r_drop();
  tUInt8 METH_RDY_dma_server_r_drop();
  void METH_nmi_req(tUInt8 ARG_nmi_req_set_not_clear);
  tUInt8 METH_RDY_nmi_req();
  void METH_dm_dmi_read_addr(tUInt8 ARG_dm_dmi_read_addr_dm_addr);
  tUInt8 METH_RDY_dm_dmi_read_addr();
  tUInt32 METH_dm_dmi_read_data();
  tUInt8 METH_RDY_dm_dmi_read_data();
  void METH_dm_dmi_write(tUInt8 ARG_dm_dmi_write_dm_addr, tUInt32 ARG_dm_dmi_write_dm_word);
  tUInt8 METH_RDY_dm_dmi_write();
  tUInt8 METH_ndm_reset_client_request_get();
  tUInt8 METH_RDY_ndm_reset_client_request_get();
  void METH_ndm_reset_client_response_put(tUInt8 ARG_ndm_reset_client_response_put);
  tUInt8 METH_RDY_ndm_reset_client_response_put();
  void METH_set_verbosity(tUInt8 ARG_set_verbosity_verbosity, tUInt64 ARG_set_verbosity_logdelay);
  tUInt8 METH_RDY_set_verbosity();
  void METH_ma_ddr4_ready();
  tUInt8 METH_RDY_ma_ddr4_ready();
  tUInt8 METH_mv_status();
  tUInt8 METH_RDY_mv_status();
 
 /* Reset routines */
 public:
  void reset_axi4_mem_shim_tmp_newRst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_axi4_mem_shim_tmp_newRst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkCore &backing);
};

#endif /* ifndef __mkCore_h__ */
