Arizona State University. 2011. PTM Interconnect Model. Available at http://ptm.asu.edu/.
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Daniel U. Becker. 2012. Efficient Microarchitecture for Network-on-Chip Routers. Ph.D. Dissertation. Stanford University, Stanford, CA.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Shailender Chaudhry , Robert Cypher , Magnus Ekman , Martin Karlsson , Anders Landin , Sherman Yip , Håkan Zeffer , Marc Tremblay, Rock: A High-Performance Sparc CMT Processor, IEEE Micro, v.29 n.2, p.6-16, March 2009[doi>10.1109/MM.2009.34]
Yunho Choi , Timothy Mark Pinkston, Evaluation of Queue Designs for True Fully Adaptive Routers, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, p.1746-1752, June 24-27, 2002
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
William J. Dally, Virtual-channel flow control, Proceedings of the 17th annual international symposium on Computer Architecture, p.60-68, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325115]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
Duato, Deadlock-free adaptive routing algorithms for multicomputers: evaluation of a new algorithm, Proceedings of the 1991 Third IEEE Symposium on Parallel and Distributed Processing, p.840-847, December 02-05, 1991[doi>10.1109/SPDP.1991.218233]
Fabrizio Fazzino, Maurizio Palesi, and Davide Patti. 2005. Noxim: The NoC Simulator. Retrieve March 12, 2015, from http://noxim.sourceforge.net.
Mike Galles, Spider: A High-Speed Network Interconnect, IEEE Micro, v.17 n.1, p.34-39, January 1997[doi>10.1109/40.566196]
Lance Hammond , Basem A. Nayfeh , Kunle Olukotun, A Single-Chip Multiprocessor, Computer, v.30 n.9, p.79-85, September 1997[doi>10.1109/2.612253]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Taeho Kgil , Shaun D'Souza , Ali Saidi , Nathan Binkert , Ronald Dreslinski , Trevor Mudge , Steven Reinhardt , Krisztian Flautner, PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168873]
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd annual international symposium on Computer Architecture, p.4-15, June 17-21, 2006[doi>10.1109/ISCA.2006.6]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Avinash Karanth Kodi , Ashwini Sarathy , Ahmed Louri, iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.241-250, June 21-25, 2008[doi>10.1109/ISCA.2008.14]
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]
Amit Kumar, Partha Kundu, Arvind P. Singh, Li-Shiuan Peh, and Niraj K. Jha. 2007a. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In Proceedings of the 25th International Conference on Computer Design (ICCD’07). 63--70.
George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]
George Michelogiannakis, James Balfour, and William J. Dally. 2009. Elastic-buffer flow control for on-chip networks. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA’09). 151--162.
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555781]
Shubhendu S. Mukherjee , Peter Bannon , Steven Lang , Aaron Spink , David Webb, The Alpha 21364 Network Architecture, Proceedings of the The Ninth Symposium on High Performance Interconnects, p.113, August 22-24, 2001
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Circular Buffered Switch Design with Wormhole Routing and Virtual Channels, Proceedings of the International Conference on Computer Design, p.466, October 05-05, 1998
Chrysostomos A. Nicopoulos , Dongkook Park , Jongman Kim , N. Vijaykrishnan , Mazin S. Yousif , Chita R. Das, ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.333-346, December 09-13, 2006[doi>10.1109/MICRO.2006.50]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
J. Park , B. W. O'Krafka , S. Vassiliadis , J. Delgado-Frias, Design and evaluation of a DAMQ multiprocessor network with self-compacting buffers, Proceedings of the 1994 ACM/IEEE conference on Supercomputing, November 14-18, 1994, Washington, D.C.
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
Li-Shiuan Peh , William J. Dally, A Delay Model for Router Microarchitectures, IEEE Micro, v.21 n.1, p.26-34, January 2001[doi>10.1109/40.903059]
Y. Tamir , G. L. Frazier, High-performance multi-queue buffers for VLSI communications switches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.343-354, May 30-June 02, 1988, Honolulu, Hawaii, USA
Sriram Vangal, Jason, Gregory Ruhl, Saurabh Dighe, Howard Wilson, James Tschanz, David Finan, Priya Iyer, Arvind Singh, Tiju Jacob, Shailendra Jain, Sriram Venkataraman, Yatin Hoskote, and Nitin Borkar. 2007a. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07). Digest of Technical Papers. 98--589.
Sriram Vangal, Arvind Singh, James Howard, Saurabh Dighe, Nitin Borkar, and Atila Alvandpour. 2007b. A 5.1GHz 0.34mm2 router for network-on-chip applications. In Proceedings of the IEEE Symposium on VLSI Circuits. 42--43.
Hangsheng Wang , Li-Shiuan Peh , Sharad Malik, Power-driven Design of Router Microarchitectures in On-chip Networks, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.105, December 03-05, 2003
Yi Xu, Bo Zhao, Youtao Zhang, and Jun Yang. 2010. Simple virtual channel allocation for high throughput and high frequency on-chip routers. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA’10). 1--11.
