<stg><name>Crypto_Pipeline_VITIS_LOOP_61_1</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_8, i32 0, i32 0, void @empty_27, i32 1, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:1 %icmp_ln61 = icmp_eq  i13 %j_7, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:2 %add_ln61 = add i13 %j_7, i13 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln61 = br i1 %icmp_ln61, void %for.inc.split, void %for.inc.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="13">
<![CDATA[
for.inc.split:1 %trunc_ln61 = trunc i13 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:9 %zext_ln63 = zext i12 %trunc_ln61

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="DataIn_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:11 %DataIn_load = load i14 %DataIn_addr

]]></Node>
<StgValue><ssdm name="DataIn_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split:12 %switch_ln63 = switch i2 %RAMSel_cast_read, void %arrayidx6567.case.3, i2 0, void %arrayidx6567.case.0, i2 1, void %arrayidx6567.case.1, i2 2, void %arrayidx6567.case.2

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6567.exit:0 %store_ln61 = store i13 %add_ln61, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.exit:1 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:11 %DataIn_load = load i14 %DataIn_addr

]]></Node>
<StgValue><ssdm name="DataIn_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc.1.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:0 %zext_ln61 = zext i13 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.case.2:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.case.2:1 %br_ln63 = br void %arrayidx6567.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.case.1:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.case.1:1 %br_ln63 = br void %arrayidx6567.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.case.0:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.case.0:1 %br_ln63 = br void %arrayidx6567.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.case.3:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.case.3:1 %br_ln63 = br void %arrayidx6567.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
