
ProjectLasaros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b144  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008b144  0008b144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000aac  20070000  0008b14c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a3e8  20070ab0  0008bc00  00018ab0  2**3
                  ALLOC
  4 .stack        00002000  2007ae98  00095fe8  00018ab0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018aac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018ad5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001bad8  00000000  00000000  00018b30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004b9f  00000000  00000000  00034608  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a9b7  00000000  00000000  000391a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000012c0  00000000  00000000  00043b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000011c0  00000000  00000000  00044e1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001e017  00000000  00000000  00045fde  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b843  00000000  00000000  00063ff5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006cc63  00000000  00000000  0007f838  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003d1c  00000000  00000000  000ec49c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ce98 	.word	0x2007ce98
   80004:	00083579 	.word	0x00083579
   80008:	00083575 	.word	0x00083575
   8000c:	00083575 	.word	0x00083575
   80010:	00083575 	.word	0x00083575
   80014:	00083575 	.word	0x00083575
   80018:	00083575 	.word	0x00083575
	...
   8002c:	00081ad5 	.word	0x00081ad5
   80030:	00083575 	.word	0x00083575
   80034:	00000000 	.word	0x00000000
   80038:	00081b51 	.word	0x00081b51
   8003c:	00081b8d 	.word	0x00081b8d
   80040:	00083575 	.word	0x00083575
   80044:	00083575 	.word	0x00083575
   80048:	00083575 	.word	0x00083575
   8004c:	00083575 	.word	0x00083575
   80050:	00083575 	.word	0x00083575
   80054:	00083575 	.word	0x00083575
   80058:	00083575 	.word	0x00083575
   8005c:	00083575 	.word	0x00083575
   80060:	00083575 	.word	0x00083575
   80064:	00083575 	.word	0x00083575
   80068:	00000000 	.word	0x00000000
   8006c:	000833c1 	.word	0x000833c1
   80070:	000833d5 	.word	0x000833d5
   80074:	000833e9 	.word	0x000833e9
   80078:	000833fd 	.word	0x000833fd
	...
   80084:	000817fd 	.word	0x000817fd
   80088:	00083575 	.word	0x00083575
   8008c:	00083575 	.word	0x00083575
   80090:	00083575 	.word	0x00083575
   80094:	00083575 	.word	0x00083575
   80098:	00083575 	.word	0x00083575
   8009c:	00083575 	.word	0x00083575
   800a0:	00083575 	.word	0x00083575
   800a4:	00000000 	.word	0x00000000
   800a8:	00083575 	.word	0x00083575
   800ac:	00080f4d 	.word	0x00080f4d
   800b0:	00080f19 	.word	0x00080f19
   800b4:	00083575 	.word	0x00083575
   800b8:	00083575 	.word	0x00083575
   800bc:	00083575 	.word	0x00083575
   800c0:	00083575 	.word	0x00083575
   800c4:	00083575 	.word	0x00083575
   800c8:	00083575 	.word	0x00083575
   800cc:	00083575 	.word	0x00083575
   800d0:	00083575 	.word	0x00083575
   800d4:	00083575 	.word	0x00083575
   800d8:	00083575 	.word	0x00083575
   800dc:	00083575 	.word	0x00083575
   800e0:	00083575 	.word	0x00083575
   800e4:	00083575 	.word	0x00083575
   800e8:	00083575 	.word	0x00083575
   800ec:	00083575 	.word	0x00083575
   800f0:	00083575 	.word	0x00083575

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ab0 	.word	0x20070ab0
   80110:	00000000 	.word	0x00000000
   80114:	0008b14c 	.word	0x0008b14c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008b14c 	.word	0x0008b14c
   8013c:	20070ab4 	.word	0x20070ab4
   80140:	0008b14c 	.word	0x0008b14c
   80144:	00000000 	.word	0x00000000

00080148 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80148:	4b0f      	ldr	r3, [pc, #60]	; (80188 <twi_set_speed+0x40>)
   8014a:	4299      	cmp	r1, r3
   8014c:	d819      	bhi.n	80182 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8014e:	0049      	lsls	r1, r1, #1
   80150:	fbb2 f2f1 	udiv	r2, r2, r1
   80154:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80156:	2aff      	cmp	r2, #255	; 0xff
   80158:	d907      	bls.n	8016a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8015a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   8015c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8015e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80160:	2aff      	cmp	r2, #255	; 0xff
   80162:	d903      	bls.n	8016c <twi_set_speed+0x24>
   80164:	2b07      	cmp	r3, #7
   80166:	d1f9      	bne.n	8015c <twi_set_speed+0x14>
   80168:	e000      	b.n	8016c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8016a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8016c:	0211      	lsls	r1, r2, #8
   8016e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80170:	041b      	lsls	r3, r3, #16
   80172:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80176:	430b      	orrs	r3, r1
   80178:	b2d2      	uxtb	r2, r2
   8017a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   8017c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8017e:	2000      	movs	r0, #0
   80180:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   80182:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   80184:	4770      	bx	lr
   80186:	bf00      	nop
   80188:	00061a80 	.word	0x00061a80

0008018c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   8018c:	b538      	push	{r3, r4, r5, lr}
   8018e:	4604      	mov	r4, r0
   80190:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80192:	f04f 33ff 	mov.w	r3, #4294967295
   80196:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80198:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8019a:	2380      	movs	r3, #128	; 0x80
   8019c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8019e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   801a0:	2308      	movs	r3, #8
   801a2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   801a4:	2320      	movs	r3, #32
   801a6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   801a8:	2304      	movs	r3, #4
   801aa:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   801ac:	6849      	ldr	r1, [r1, #4]
   801ae:	682a      	ldr	r2, [r5, #0]
   801b0:	4b05      	ldr	r3, [pc, #20]	; (801c8 <twi_master_init+0x3c>)
   801b2:	4798      	blx	r3
   801b4:	2801      	cmp	r0, #1
   801b6:	bf14      	ite	ne
   801b8:	2000      	movne	r0, #0
   801ba:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   801bc:	7a6b      	ldrb	r3, [r5, #9]
   801be:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   801c0:	bf04      	itt	eq
   801c2:	2340      	moveq	r3, #64	; 0x40
   801c4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   801c6:	bd38      	pop	{r3, r4, r5, pc}
   801c8:	00080149 	.word	0x00080149

000801cc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   801cc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   801d0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   801d2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   801d4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   801d6:	2b00      	cmp	r3, #0
   801d8:	d049      	beq.n	8026e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   801da:	2200      	movs	r2, #0
   801dc:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   801de:	6848      	ldr	r0, [r1, #4]
   801e0:	0200      	lsls	r0, r0, #8
   801e2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   801e6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   801ea:	7c0d      	ldrb	r5, [r1, #16]
   801ec:	042d      	lsls	r5, r5, #16
   801ee:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   801f2:	4328      	orrs	r0, r5
   801f4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   801f6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   801f8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   801fa:	b15a      	cbz	r2, 80214 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   801fc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   801fe:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80200:	bfc4      	itt	gt
   80202:	784d      	ldrbgt	r5, [r1, #1]
   80204:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80208:	2a02      	cmp	r2, #2
   8020a:	dd04      	ble.n	80216 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8020c:	788a      	ldrb	r2, [r1, #2]
   8020e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80212:	e000      	b.n	80216 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80214:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80216:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80218:	2b01      	cmp	r3, #1
   8021a:	d104      	bne.n	80226 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8021c:	2203      	movs	r2, #3
   8021e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80220:	f04f 0c01 	mov.w	ip, #1
   80224:	e02b      	b.n	8027e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80226:	2201      	movs	r2, #1
   80228:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8022a:	f04f 0c00 	mov.w	ip, #0
   8022e:	e026      	b.n	8027e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80230:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80232:	f411 7f80 	tst.w	r1, #256	; 0x100
   80236:	d11c      	bne.n	80272 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80238:	1e55      	subs	r5, r2, #1
   8023a:	b1e2      	cbz	r2, 80276 <twi_master_read+0xaa>
   8023c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8023e:	2b01      	cmp	r3, #1
   80240:	d105      	bne.n	8024e <twi_master_read+0x82>
   80242:	f1bc 0f00 	cmp.w	ip, #0
   80246:	d102      	bne.n	8024e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80248:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   8024c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8024e:	f011 0f02 	tst.w	r1, #2
   80252:	d004      	beq.n	8025e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80254:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80256:	7032      	strb	r2, [r6, #0]

		cnt--;
   80258:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8025a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8025c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8025e:	2b00      	cmp	r3, #0
   80260:	d1e6      	bne.n	80230 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80262:	6a23      	ldr	r3, [r4, #32]
   80264:	f013 0f01 	tst.w	r3, #1
   80268:	d0fb      	beq.n	80262 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   8026a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   8026c:	e014      	b.n	80298 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8026e:	2001      	movs	r0, #1
   80270:	e012      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80272:	2005      	movs	r0, #5
   80274:	e010      	b.n	80298 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80276:	2009      	movs	r0, #9
   80278:	e00e      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8027a:	2005      	movs	r0, #5
   8027c:	e00c      	b.n	80298 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8027e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80280:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   80284:	d1f9      	bne.n	8027a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80286:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   8028a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   8028e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   80292:	f643 2798 	movw	r7, #15000	; 0x3a98
   80296:	e7d2      	b.n	8023e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   80298:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   8029c:	4770      	bx	lr
   8029e:	bf00      	nop

000802a0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   802a0:	b470      	push	{r4, r5, r6}
   802a2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   802a4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   802a6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   802a8:	2a00      	cmp	r2, #0
   802aa:	d03f      	beq.n	8032c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   802ac:	2400      	movs	r4, #0
   802ae:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802b0:	7c0e      	ldrb	r6, [r1, #16]
   802b2:	0436      	lsls	r6, r6, #16
   802b4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   802b8:	684d      	ldr	r5, [r1, #4]
   802ba:	022d      	lsls	r5, r5, #8
   802bc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802c0:	4335      	orrs	r5, r6
   802c2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   802c4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802c6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   802c8:	b15c      	cbz	r4, 802e2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   802ca:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   802cc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   802ce:	bfc4      	itt	gt
   802d0:	784e      	ldrbgt	r6, [r1, #1]
   802d2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   802d6:	2c02      	cmp	r4, #2
   802d8:	dd04      	ble.n	802e4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   802da:	7889      	ldrb	r1, [r1, #2]
   802dc:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   802e0:	e000      	b.n	802e4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   802e2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802e4:	60dd      	str	r5, [r3, #12]
   802e6:	e00b      	b.n	80300 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   802e8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   802ea:	f411 7f80 	tst.w	r1, #256	; 0x100
   802ee:	d11f      	bne.n	80330 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   802f0:	f011 0f04 	tst.w	r1, #4
   802f4:	d0f8      	beq.n	802e8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   802f6:	f810 1b01 	ldrb.w	r1, [r0], #1
   802fa:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   802fc:	3a01      	subs	r2, #1
   802fe:	d007      	beq.n	80310 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80300:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80302:	f411 7f80 	tst.w	r1, #256	; 0x100
   80306:	d115      	bne.n	80334 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80308:	f011 0f04 	tst.w	r1, #4
   8030c:	d1f3      	bne.n	802f6 <twi_master_write+0x56>
   8030e:	e7eb      	b.n	802e8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80310:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80312:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80316:	d10f      	bne.n	80338 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80318:	f012 0f04 	tst.w	r2, #4
   8031c:	d0f8      	beq.n	80310 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8031e:	2202      	movs	r2, #2
   80320:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80322:	6a1a      	ldr	r2, [r3, #32]
   80324:	f012 0f01 	tst.w	r2, #1
   80328:	d0fb      	beq.n	80322 <twi_master_write+0x82>
   8032a:	e006      	b.n	8033a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8032c:	2001      	movs	r0, #1
   8032e:	e004      	b.n	8033a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80330:	2005      	movs	r0, #5
   80332:	e002      	b.n	8033a <twi_master_write+0x9a>
   80334:	2005      	movs	r0, #5
   80336:	e000      	b.n	8033a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80338:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8033a:	bc70      	pop	{r4, r5, r6}
   8033c:	4770      	bx	lr
   8033e:	bf00      	nop

00080340 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
   80340:	b500      	push	{lr}
   80342:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
   80344:	2300      	movs	r3, #0
   80346:	aa06      	add	r2, sp, #24
   80348:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
   8034c:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
   8034e:	2201      	movs	r2, #1
   80350:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
   80352:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
   80356:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
   8035a:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
   8035c:	a901      	add	r1, sp, #4
   8035e:	4b02      	ldr	r3, [pc, #8]	; (80368 <twi_probe+0x28>)
   80360:	4798      	blx	r3
}
   80362:	b007      	add	sp, #28
   80364:	f85d fb04 	ldr.w	pc, [sp], #4
   80368:	000802a1 	.word	0x000802a1

0008036c <stop>:
}

/*
	Stops both of the motors
*/
void stop(){
   8036c:	b510      	push	{r4, lr}
	pulse(1500);
	delay_us(motorSwitch);
	pulse(1500);
	delay_ms(timeOut);
	*/
	pulse_set_period(pulseh_ch, 1500);
   8036e:	2000      	movs	r0, #0
   80370:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80374:	4c05      	ldr	r4, [pc, #20]	; (8038c <stop+0x20>)
   80376:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500);
   80378:	2001      	movs	r0, #1
   8037a:	f240 51dc 	movw	r1, #1500	; 0x5dc
   8037e:	47a0      	blx	r4
	
	pulse_start(pulseh_ch);
   80380:	2000      	movs	r0, #0
   80382:	4c03      	ldr	r4, [pc, #12]	; (80390 <stop+0x24>)
   80384:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   80386:	2001      	movs	r0, #1
   80388:	47a0      	blx	r4
   8038a:	bd10      	pop	{r4, pc}
   8038c:	00080fd5 	.word	0x00080fd5
   80390:	00080fa1 	.word	0x00080fa1
   80394:	00000000 	.word	0x00000000

00080398 <forwardDrive>:

/*
	Sets both motors to forward direction until the desired
	distance has been covered
*/
void forwardDrive(int distance){
   80398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8039c:	4604      	mov	r4, r0
	stop();
   8039e:	4b22      	ldr	r3, [pc, #136]	; (80428 <forwardDrive+0x90>)
   803a0:	4798      	blx	r3
	
	distanceToMove = distance/1.355;
   803a2:	4d22      	ldr	r5, [pc, #136]	; (8042c <forwardDrive+0x94>)
   803a4:	4e22      	ldr	r6, [pc, #136]	; (80430 <forwardDrive+0x98>)
   803a6:	4620      	mov	r0, r4
   803a8:	47b0      	blx	r6
   803aa:	a31d      	add	r3, pc, #116	; (adr r3, 80420 <forwardDrive+0x88>)
   803ac:	e9d3 2300 	ldrd	r2, r3, [r3]
   803b0:	4c20      	ldr	r4, [pc, #128]	; (80434 <forwardDrive+0x9c>)
   803b2:	47a0      	blx	r4
   803b4:	e9c5 0100 	strd	r0, r1, [r5]
	counterA = 0;
   803b8:	4f1f      	ldr	r7, [pc, #124]	; (80438 <forwardDrive+0xa0>)
   803ba:	2400      	movs	r4, #0
   803bc:	603c      	str	r4, [r7, #0]
	counterB = 0;
   803be:	4b1f      	ldr	r3, [pc, #124]	; (8043c <forwardDrive+0xa4>)
   803c0:	601c      	str	r4, [r3, #0]
	delay_ms(8);
	pulse(1600);
	delay_us(motorSwitch);
	pulse(1560);
	*/
	pulse_set_period(pulseh_ch, 1600);
   803c2:	4620      	mov	r0, r4
   803c4:	f44f 61c8 	mov.w	r1, #1600	; 0x640
   803c8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8044c <forwardDrive+0xb4>
   803cc:	47c0      	blx	r8
	pulse_set_period(pulsev_ch, 1560);
   803ce:	2001      	movs	r0, #1
   803d0:	f44f 61c3 	mov.w	r1, #1560	; 0x618
   803d4:	47c0      	blx	r8
	
	pulse_start(pulseh_ch);
   803d6:	4620      	mov	r0, r4
   803d8:	4c19      	ldr	r4, [pc, #100]	; (80440 <forwardDrive+0xa8>)
   803da:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   803dc:	2001      	movs	r0, #1
   803de:	47a0      	blx	r4
	
	while (counterA<distanceToMove)
   803e0:	6838      	ldr	r0, [r7, #0]
   803e2:	47b0      	blx	r6
   803e4:	e9d5 2300 	ldrd	r2, r3, [r5]
   803e8:	4c16      	ldr	r4, [pc, #88]	; (80444 <forwardDrive+0xac>)
   803ea:	47a0      	blx	r4
   803ec:	b170      	cbz	r0, 8040c <forwardDrive+0x74>
	{
		delay_ms(1);
   803ee:	4f16      	ldr	r7, [pc, #88]	; (80448 <forwardDrive+0xb0>)
	pulse_set_period(pulsev_ch, 1560);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   803f0:	4e11      	ldr	r6, [pc, #68]	; (80438 <forwardDrive+0xa0>)
   803f2:	4d0f      	ldr	r5, [pc, #60]	; (80430 <forwardDrive+0x98>)
	{
		delay_ms(1);
   803f4:	f241 7070 	movw	r0, #6000	; 0x1770
   803f8:	47b8      	blx	r7
	pulse_set_period(pulsev_ch, 1560);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   803fa:	6830      	ldr	r0, [r6, #0]
   803fc:	47a8      	blx	r5
   803fe:	4b0b      	ldr	r3, [pc, #44]	; (8042c <forwardDrive+0x94>)
   80400:	e9d3 2300 	ldrd	r2, r3, [r3]
   80404:	4c0f      	ldr	r4, [pc, #60]	; (80444 <forwardDrive+0xac>)
   80406:	47a0      	blx	r4
   80408:	2800      	cmp	r0, #0
   8040a:	d1f3      	bne.n	803f4 <forwardDrive+0x5c>
	{
		delay_ms(1);
	}
	stop();
   8040c:	4b06      	ldr	r3, [pc, #24]	; (80428 <forwardDrive+0x90>)
   8040e:	4798      	blx	r3
	counterA = 0;
   80410:	2300      	movs	r3, #0
   80412:	4a09      	ldr	r2, [pc, #36]	; (80438 <forwardDrive+0xa0>)
   80414:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80416:	4a09      	ldr	r2, [pc, #36]	; (8043c <forwardDrive+0xa4>)
   80418:	6013      	str	r3, [r2, #0]
   8041a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8041e:	bf00      	nop
   80420:	7ae147ae 	.word	0x7ae147ae
   80424:	3ff5ae14 	.word	0x3ff5ae14
   80428:	0008036d 	.word	0x0008036d
   8042c:	2007ada0 	.word	0x2007ada0
   80430:	00085c79 	.word	0x00085c79
   80434:	00085f99 	.word	0x00085f99
   80438:	20070af4 	.word	0x20070af4
   8043c:	20070af8 	.word	0x20070af8
   80440:	00080fa1 	.word	0x00080fa1
   80444:	00086229 	.word	0x00086229
   80448:	20070001 	.word	0x20070001
   8044c:	00080fd5 	.word	0x00080fd5

00080450 <rotateRightByDegrees>:

/*
	Rotates the platform to the right (clockwise) for
	desired amount of degrees
*/
void rotateRightByDegrees(int degree){
   80450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80452:	4604      	mov	r4, r0
	stop();
   80454:	4b20      	ldr	r3, [pc, #128]	; (804d8 <rotateRightByDegrees+0x88>)
   80456:	4798      	blx	r3
	degree=degree*1.1;
   80458:	4620      	mov	r0, r4
   8045a:	4b20      	ldr	r3, [pc, #128]	; (804dc <rotateRightByDegrees+0x8c>)
   8045c:	4798      	blx	r3
   8045e:	a31c      	add	r3, pc, #112	; (adr r3, 804d0 <rotateRightByDegrees+0x80>)
   80460:	e9d3 2300 	ldrd	r2, r3, [r3]
   80464:	4c1e      	ldr	r4, [pc, #120]	; (804e0 <rotateRightByDegrees+0x90>)
   80466:	47a0      	blx	r4
   80468:	4b1e      	ldr	r3, [pc, #120]	; (804e4 <rotateRightByDegrees+0x94>)
   8046a:	4798      	blx	r3
	degree=(degree/4)-1;
   8046c:	2800      	cmp	r0, #0
   8046e:	bfb8      	it	lt
   80470:	3003      	addlt	r0, #3
   80472:	1084      	asrs	r4, r0, #2
   80474:	3c01      	subs	r4, #1
	degree = max(degree,0);
   80476:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   8047a:	2c00      	cmp	r4, #0
   8047c:	dd0d      	ble.n	8049a <rotateRightByDegrees+0x4a>
		/*
		pulse(reverseBaseSpeed);
		delay_us(motorSwitch);
		pulse(baseSpeedLeft);
		*/
		pulse_set_period(pulseh_ch, reverseBaseSpeed);
   8047e:	2000      	movs	r0, #0
   80480:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   80484:	4d18      	ldr	r5, [pc, #96]	; (804e8 <rotateRightByDegrees+0x98>)
   80486:	47a8      	blx	r5
		pulse_set_period(pulsev_ch, baseSpeedLeft);
   80488:	2001      	movs	r0, #1
   8048a:	f240 617c 	movw	r1, #1660	; 0x67c
   8048e:	47a8      	blx	r5
		
		pulse_start(pulseh_ch);
   80490:	2000      	movs	r0, #0
   80492:	4d16      	ldr	r5, [pc, #88]	; (804ec <rotateRightByDegrees+0x9c>)
   80494:	47a8      	blx	r5
		pulse_start(pulsev_ch);
   80496:	2001      	movs	r0, #1
   80498:	47a8      	blx	r5
	}
	
	
	counterA = 0;
   8049a:	2300      	movs	r3, #0
   8049c:	4a14      	ldr	r2, [pc, #80]	; (804f0 <rotateRightByDegrees+0xa0>)
   8049e:	6013      	str	r3, [r2, #0]
	counterB = 0;
   804a0:	4a14      	ldr	r2, [pc, #80]	; (804f4 <rotateRightByDegrees+0xa4>)
   804a2:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   804a4:	429c      	cmp	r4, r3
   804a6:	dd08      	ble.n	804ba <rotateRightByDegrees+0x6a>
		delay_ms(1);
   804a8:	f241 7770 	movw	r7, #6000	; 0x1770
   804ac:	4e12      	ldr	r6, [pc, #72]	; (804f8 <rotateRightByDegrees+0xa8>)
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   804ae:	4d10      	ldr	r5, [pc, #64]	; (804f0 <rotateRightByDegrees+0xa0>)
		delay_ms(1);
   804b0:	4638      	mov	r0, r7
   804b2:	47b0      	blx	r6
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   804b4:	682b      	ldr	r3, [r5, #0]
   804b6:	429c      	cmp	r4, r3
   804b8:	dcfa      	bgt.n	804b0 <rotateRightByDegrees+0x60>
		delay_ms(1);
	}
	
	stop();
   804ba:	4b07      	ldr	r3, [pc, #28]	; (804d8 <rotateRightByDegrees+0x88>)
   804bc:	4798      	blx	r3
	counterA = 0;
   804be:	2300      	movs	r3, #0
   804c0:	4a0b      	ldr	r2, [pc, #44]	; (804f0 <rotateRightByDegrees+0xa0>)
   804c2:	6013      	str	r3, [r2, #0]
	counterB = 0;
   804c4:	4a0b      	ldr	r2, [pc, #44]	; (804f4 <rotateRightByDegrees+0xa4>)
   804c6:	6013      	str	r3, [r2, #0]
   804c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   804ca:	bf00      	nop
   804cc:	f3af 8000 	nop.w
   804d0:	9999999a 	.word	0x9999999a
   804d4:	3ff19999 	.word	0x3ff19999
   804d8:	0008036d 	.word	0x0008036d
   804dc:	00085c79 	.word	0x00085c79
   804e0:	00085d45 	.word	0x00085d45
   804e4:	00086279 	.word	0x00086279
   804e8:	00080fd5 	.word	0x00080fd5
   804ec:	00080fa1 	.word	0x00080fa1
   804f0:	20070af4 	.word	0x20070af4
   804f4:	20070af8 	.word	0x20070af8
   804f8:	20070001 	.word	0x20070001
   804fc:	f3af 8000 	nop.w

00080500 <rotateRight>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
   80500:	b570      	push	{r4, r5, r6, lr}
   80502:	4604      	mov	r4, r0
	while(degree>45)
   80504:	282d      	cmp	r0, #45	; 0x2d
   80506:	dd06      	ble.n	80516 <rotateRight+0x16>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
   80508:	262d      	movs	r6, #45	; 0x2d
   8050a:	4d05      	ldr	r5, [pc, #20]	; (80520 <rotateRight+0x20>)
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
	{
		degree = degree-45;
   8050c:	3c2d      	subs	r4, #45	; 0x2d
		rotateRightByDegrees(45);
   8050e:	4630      	mov	r0, r6
   80510:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
   80512:	2c2d      	cmp	r4, #45	; 0x2d
   80514:	dcfa      	bgt.n	8050c <rotateRight+0xc>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
	}
	rotateRightByDegrees(degree);
   80516:	4620      	mov	r0, r4
   80518:	4b01      	ldr	r3, [pc, #4]	; (80520 <rotateRight+0x20>)
   8051a:	4798      	blx	r3
   8051c:	bd70      	pop	{r4, r5, r6, pc}
   8051e:	bf00      	nop
   80520:	00080451 	.word	0x00080451
   80524:	00000000 	.word	0x00000000

00080528 <rotateLeftByDegrees>:

/*
	Rotates the platform to the left (anti-clockwise) for
	desired amount of degrees
*/
void rotateLeftByDegrees(int degree){
   80528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8052a:	4604      	mov	r4, r0
	
	stop();
   8052c:	4b20      	ldr	r3, [pc, #128]	; (805b0 <rotateLeftByDegrees+0x88>)
   8052e:	4798      	blx	r3
	degree = degree*1.05;
   80530:	4620      	mov	r0, r4
   80532:	4b20      	ldr	r3, [pc, #128]	; (805b4 <rotateLeftByDegrees+0x8c>)
   80534:	4798      	blx	r3
   80536:	a31c      	add	r3, pc, #112	; (adr r3, 805a8 <rotateLeftByDegrees+0x80>)
   80538:	e9d3 2300 	ldrd	r2, r3, [r3]
   8053c:	4c1e      	ldr	r4, [pc, #120]	; (805b8 <rotateLeftByDegrees+0x90>)
   8053e:	47a0      	blx	r4
   80540:	4b1e      	ldr	r3, [pc, #120]	; (805bc <rotateLeftByDegrees+0x94>)
   80542:	4798      	blx	r3
	degree=(degree/4)-1;
   80544:	2800      	cmp	r0, #0
   80546:	bfb8      	it	lt
   80548:	3003      	addlt	r0, #3
   8054a:	1084      	asrs	r4, r0, #2
   8054c:	3c01      	subs	r4, #1
	
	degree = max(degree,0);
   8054e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   80552:	2c00      	cmp	r4, #0
   80554:	dd0d      	ble.n	80572 <rotateLeftByDegrees+0x4a>
		/*
		pulse(baseSpeed);
		delay_us(motorSwitch);
		pulse(reverseBaseSpeed);
		*/
		pulse_set_period(pulseh_ch, baseSpeed);
   80556:	2000      	movs	r0, #0
   80558:	f240 61a4 	movw	r1, #1700	; 0x6a4
   8055c:	4d18      	ldr	r5, [pc, #96]	; (805c0 <rotateLeftByDegrees+0x98>)
   8055e:	47a8      	blx	r5
		pulse_set_period(pulsev_ch, reverseBaseSpeed);
   80560:	2001      	movs	r0, #1
   80562:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   80566:	47a8      	blx	r5
		
		pulse_start(pulseh_ch);
   80568:	2000      	movs	r0, #0
   8056a:	4d16      	ldr	r5, [pc, #88]	; (805c4 <rotateLeftByDegrees+0x9c>)
   8056c:	47a8      	blx	r5
		pulse_start(pulsev_ch);
   8056e:	2001      	movs	r0, #1
   80570:	47a8      	blx	r5
	}
	counterA = 0;
   80572:	2300      	movs	r3, #0
   80574:	4a14      	ldr	r2, [pc, #80]	; (805c8 <rotateLeftByDegrees+0xa0>)
   80576:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80578:	4a14      	ldr	r2, [pc, #80]	; (805cc <rotateLeftByDegrees+0xa4>)
   8057a:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   8057c:	429c      	cmp	r4, r3
   8057e:	dd08      	ble.n	80592 <rotateLeftByDegrees+0x6a>
		delay_ms(1);
   80580:	f241 7770 	movw	r7, #6000	; 0x1770
   80584:	4e12      	ldr	r6, [pc, #72]	; (805d0 <rotateLeftByDegrees+0xa8>)
		pulse_start(pulsev_ch);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80586:	4d10      	ldr	r5, [pc, #64]	; (805c8 <rotateLeftByDegrees+0xa0>)
		delay_ms(1);
   80588:	4638      	mov	r0, r7
   8058a:	47b0      	blx	r6
		pulse_start(pulsev_ch);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   8058c:	682b      	ldr	r3, [r5, #0]
   8058e:	429c      	cmp	r4, r3
   80590:	dcfa      	bgt.n	80588 <rotateLeftByDegrees+0x60>
		delay_ms(1);
	}
	stop();
   80592:	4b07      	ldr	r3, [pc, #28]	; (805b0 <rotateLeftByDegrees+0x88>)
   80594:	4798      	blx	r3
	counterA = 0;
   80596:	2300      	movs	r3, #0
   80598:	4a0b      	ldr	r2, [pc, #44]	; (805c8 <rotateLeftByDegrees+0xa0>)
   8059a:	6013      	str	r3, [r2, #0]
	counterB = 0;
   8059c:	4a0b      	ldr	r2, [pc, #44]	; (805cc <rotateLeftByDegrees+0xa4>)
   8059e:	6013      	str	r3, [r2, #0]
   805a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   805a2:	bf00      	nop
   805a4:	f3af 8000 	nop.w
   805a8:	cccccccd 	.word	0xcccccccd
   805ac:	3ff0cccc 	.word	0x3ff0cccc
   805b0:	0008036d 	.word	0x0008036d
   805b4:	00085c79 	.word	0x00085c79
   805b8:	00085d45 	.word	0x00085d45
   805bc:	00086279 	.word	0x00086279
   805c0:	00080fd5 	.word	0x00080fd5
   805c4:	00080fa1 	.word	0x00080fa1
   805c8:	20070af4 	.word	0x20070af4
   805cc:	20070af8 	.word	0x20070af8
   805d0:	20070001 	.word	0x20070001
   805d4:	f3af 8000 	nop.w

000805d8 <rotateLeft>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
   805d8:	b570      	push	{r4, r5, r6, lr}
   805da:	4604      	mov	r4, r0
	while(degree>45)
   805dc:	282d      	cmp	r0, #45	; 0x2d
   805de:	dd06      	ble.n	805ee <rotateLeft+0x16>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
   805e0:	262d      	movs	r6, #45	; 0x2d
   805e2:	4d05      	ldr	r5, [pc, #20]	; (805f8 <rotateLeft+0x20>)
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
	{
		degree = degree-45;
   805e4:	3c2d      	subs	r4, #45	; 0x2d
		rotateLeftByDegrees(45);
   805e6:	4630      	mov	r0, r6
   805e8:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
   805ea:	2c2d      	cmp	r4, #45	; 0x2d
   805ec:	dcfa      	bgt.n	805e4 <rotateLeft+0xc>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
	}
	rotateLeftByDegrees(degree);
   805ee:	4620      	mov	r0, r4
   805f0:	4b01      	ldr	r3, [pc, #4]	; (805f8 <rotateLeft+0x20>)
   805f2:	4798      	blx	r3
   805f4:	bd70      	pop	{r4, r5, r6, pc}
   805f6:	bf00      	nop
   805f8:	00080529 	.word	0x00080529

000805fc <wheelControl>:
	Controls the two motors so that they keep the same speed
	This is done by checking the difference of the two counters
	on the wheels, and then adding the difference to the left
	wheel.
*/
void wheelControl(int ek){
   805fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80600:	4681      	mov	r9, r0
	//Resets the counters
	counterA = 0;
   80602:	2600      	movs	r6, #0
   80604:	4b15      	ldr	r3, [pc, #84]	; (8065c <wheelControl+0x60>)
   80606:	601e      	str	r6, [r3, #0]
	counterB = 0;
   80608:	4b15      	ldr	r3, [pc, #84]	; (80660 <wheelControl+0x64>)
   8060a:	601e      	str	r6, [r3, #0]
	
	//Updates the left wheels speed
	bSL = bSL+(ek*kP);
   8060c:	4f15      	ldr	r7, [pc, #84]	; (80664 <wheelControl+0x68>)
   8060e:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80680 <wheelControl+0x84>
   80612:	8838      	ldrh	r0, [r7, #0]
   80614:	47c0      	blx	r8
   80616:	4604      	mov	r4, r0
   80618:	460d      	mov	r5, r1
   8061a:	4648      	mov	r0, r9
   8061c:	47c0      	blx	r8
   8061e:	4b12      	ldr	r3, [pc, #72]	; (80668 <wheelControl+0x6c>)
   80620:	e9d3 2300 	ldrd	r2, r3, [r3]
   80624:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80684 <wheelControl+0x88>
   80628:	47e0      	blx	ip
   8062a:	4602      	mov	r2, r0
   8062c:	460b      	mov	r3, r1
   8062e:	4620      	mov	r0, r4
   80630:	4629      	mov	r1, r5
   80632:	4c0e      	ldr	r4, [pc, #56]	; (8066c <wheelControl+0x70>)
   80634:	47a0      	blx	r4
   80636:	4b0e      	ldr	r3, [pc, #56]	; (80670 <wheelControl+0x74>)
   80638:	4798      	blx	r3
   8063a:	8038      	strh	r0, [r7, #0]
	/*
	pulse(bS);
	delay_us(motorSwitch);
	pulse(bSL);
	*/
	pulse_set_period(pulseh_ch, bS);
   8063c:	4630      	mov	r0, r6
   8063e:	4b0d      	ldr	r3, [pc, #52]	; (80674 <wheelControl+0x78>)
   80640:	8819      	ldrh	r1, [r3, #0]
   80642:	4c0d      	ldr	r4, [pc, #52]	; (80678 <wheelControl+0x7c>)
   80644:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, bSL);
   80646:	2001      	movs	r0, #1
   80648:	8839      	ldrh	r1, [r7, #0]
   8064a:	47a0      	blx	r4
	
	pulse_start(pulseh_ch);
   8064c:	4630      	mov	r0, r6
   8064e:	4c0b      	ldr	r4, [pc, #44]	; (8067c <wheelControl+0x80>)
   80650:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   80652:	2001      	movs	r0, #1
   80654:	47a0      	blx	r4
   80656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8065a:	bf00      	nop
   8065c:	20070af4 	.word	0x20070af4
   80660:	20070af8 	.word	0x20070af8
   80664:	20070138 	.word	0x20070138
   80668:	20070140 	.word	0x20070140
   8066c:	000859e1 	.word	0x000859e1
   80670:	000862c9 	.word	0x000862c9
   80674:	20070148 	.word	0x20070148
   80678:	00080fd5 	.word	0x00080fd5
   8067c:	00080fa1 	.word	0x00080fa1
   80680:	00085c79 	.word	0x00085c79
   80684:	00085d45 	.word	0x00085d45

00080688 <setObject>:
void setObjectSimple(objectinfo_t theObj){
	setObject(theObj.theObject, theObj.xpos, theObj.ypos);
}

void setObject(Object obj, int x, int y){
	switch(obj){
   80688:	2803      	cmp	r0, #3
   8068a:	d00a      	beq.n	806a2 <setObject+0x1a>
   8068c:	2804      	cmp	r0, #4
   8068e:	d00f      	beq.n	806b0 <setObject+0x28>
   80690:	2802      	cmp	r0, #2
   80692:	d113      	bne.n	806bc <setObject+0x34>
		case SOCK:
		objects[2].x_pos = x;
   80694:	4b0d      	ldr	r3, [pc, #52]	; (806cc <setObject+0x44>)
   80696:	6199      	str	r1, [r3, #24]
		objects[2].y_pos = y;
   80698:	61da      	str	r2, [r3, #28]
		objects[2].name = obj;
   8069a:	2202      	movs	r2, #2
   8069c:	f883 2020 	strb.w	r2, [r3, #32]
		break;
   806a0:	e00c      	b.n	806bc <setObject+0x34>
		case SQUARE:
		objects[3].x_pos = x;
   806a2:	4b0a      	ldr	r3, [pc, #40]	; (806cc <setObject+0x44>)
   806a4:	6259      	str	r1, [r3, #36]	; 0x24
		objects[3].y_pos = y;
   806a6:	629a      	str	r2, [r3, #40]	; 0x28
		objects[3].name = obj;
   806a8:	2203      	movs	r2, #3
   806aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
   806ae:	e005      	b.n	806bc <setObject+0x34>
		case GLASS:
		objects[4].x_pos = x;
   806b0:	4b06      	ldr	r3, [pc, #24]	; (806cc <setObject+0x44>)
   806b2:	6319      	str	r1, [r3, #48]	; 0x30
		objects[4].y_pos = y;
   806b4:	635a      	str	r2, [r3, #52]	; 0x34
		objects[4].name = obj;
   806b6:	2204      	movs	r2, #4
   806b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		break;
		default:
		break;
	}
	objects[0].x_pos  = 50;
   806bc:	4b03      	ldr	r3, [pc, #12]	; (806cc <setObject+0x44>)
   806be:	2232      	movs	r2, #50	; 0x32
   806c0:	601a      	str	r2, [r3, #0]
	objects[0].y_pos = 0;
   806c2:	2200      	movs	r2, #0
   806c4:	605a      	str	r2, [r3, #4]
	objects[0].name = 0;
   806c6:	721a      	strb	r2, [r3, #8]
   806c8:	4770      	bx	lr
   806ca:	bf00      	nop
   806cc:	2007add0 	.word	0x2007add0

000806d0 <setCollectAll>:
}

void setCollectAll(uint8_t getAll){
	getAllObj = getAll;
   806d0:	4b01      	ldr	r3, [pc, #4]	; (806d8 <setCollectAll+0x8>)
   806d2:	7018      	strb	r0, [r3, #0]
   806d4:	4770      	bx	lr
   806d6:	bf00      	nop
   806d8:	20070adc 	.word	0x20070adc

000806dc <setDonePickup>:
}

void setDonePickup(){
	suspendNav = false;
   806dc:	2200      	movs	r2, #0
   806de:	4b01      	ldr	r3, [pc, #4]	; (806e4 <setDonePickup+0x8>)
   806e0:	701a      	strb	r2, [r3, #0]
   806e2:	4770      	bx	lr
   806e4:	20070ad5 	.word	0x20070ad5

000806e8 <setDropoffDone>:
}

void setDropoffDone(){
	suspendNav = false;
   806e8:	2200      	movs	r2, #0
   806ea:	4b01      	ldr	r3, [pc, #4]	; (806f0 <setDropoffDone+0x8>)
   806ec:	701a      	strb	r2, [r3, #0]
   806ee:	4770      	bx	lr
   806f0:	20070ad5 	.word	0x20070ad5

000806f4 <calcMidPos>:
	/*	This part is used if 2 sets of coordinates are given
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	//Use this part if only 1 set of coordinates are given.
	mid_x = x1_pos;
   806f4:	4b04      	ldr	r3, [pc, #16]	; (80708 <calcMidPos+0x14>)
   806f6:	681a      	ldr	r2, [r3, #0]
   806f8:	4b04      	ldr	r3, [pc, #16]	; (8070c <calcMidPos+0x18>)
   806fa:	601a      	str	r2, [r3, #0]
	mid_y = y1_pos;
   806fc:	4b04      	ldr	r3, [pc, #16]	; (80710 <calcMidPos+0x1c>)
   806fe:	681a      	ldr	r2, [r3, #0]
   80700:	4b04      	ldr	r3, [pc, #16]	; (80714 <calcMidPos+0x20>)
   80702:	601a      	str	r2, [r3, #0]
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	20070ae0 	.word	0x20070ae0
   8070c:	2007adc4 	.word	0x2007adc4
   80710:	20070ad8 	.word	0x20070ad8
   80714:	2007adac 	.word	0x2007adac

00080718 <angleToPos>:
	Calculate the angle from the platform to the given position/object.
	Returns a negative number if the angle is closer clockwise than anti-clockwise
*/
int angleToPos(){
	//Sets the current angle into a temp variable
	platformAngle = currentAngle;
   80718:	4b14      	ldr	r3, [pc, #80]	; (8076c <angleToPos+0x54>)
   8071a:	681a      	ldr	r2, [r3, #0]
   8071c:	4b14      	ldr	r3, [pc, #80]	; (80770 <angleToPos+0x58>)
   8071e:	601a      	str	r2, [r3, #0]
	//Transforms the angle to the objective to a usable value(0-360)
	objectAngle = 180 - angle;
   80720:	4b14      	ldr	r3, [pc, #80]	; (80774 <angleToPos+0x5c>)
   80722:	681b      	ldr	r3, [r3, #0]
   80724:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   80728:	4913      	ldr	r1, [pc, #76]	; (80778 <angleToPos+0x60>)
   8072a:	600b      	str	r3, [r1, #0]
	//Calculates the angle-difference between the platform and the objective
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   8072c:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   80730:	2900      	cmp	r1, #0
   80732:	bfb8      	it	lt
   80734:	4249      	neglt	r1, r1
   80736:	4419      	add	r1, r3
   80738:	4a10      	ldr	r2, [pc, #64]	; (8077c <angleToPos+0x64>)
   8073a:	fb81 2302 	smull	r2, r3, r1, r2
   8073e:	18ca      	adds	r2, r1, r3
   80740:	17cb      	asrs	r3, r1, #31
   80742:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80746:	f44f 72b4 	mov.w	r2, #360	; 0x168
   8074a:	fb02 1113 	mls	r1, r2, r3, r1
   8074e:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   80752:	2900      	cmp	r1, #0
   80754:	bfb8      	it	lt
   80756:	4249      	neglt	r1, r1
	//If the angle-difference is greater than 180, make it negative
	(angleVal > 180) ? (angleVal -= 360) : (0);
   80758:	29b4      	cmp	r1, #180	; 0xb4
   8075a:	bfc8      	it	gt
   8075c:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   80760:	4b07      	ldr	r3, [pc, #28]	; (80780 <angleToPos+0x68>)
   80762:	6019      	str	r1, [r3, #0]
	//Negative value = turn right, positive = turn left
	return angleVal;
}
   80764:	4b06      	ldr	r3, [pc, #24]	; (80780 <angleToPos+0x68>)
   80766:	6818      	ldr	r0, [r3, #0]
   80768:	4770      	bx	lr
   8076a:	bf00      	nop
   8076c:	2007014c 	.word	0x2007014c
   80770:	2007ae68 	.word	0x2007ae68
   80774:	2007ae38 	.word	0x2007ae38
   80778:	2007ae58 	.word	0x2007ae58
   8077c:	b60b60b7 	.word	0xb60b60b7
   80780:	2007ae6c 	.word	0x2007ae6c
   80784:	00000000 	.word	0x00000000

00080788 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   80788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8078a:	4604      	mov	r4, r0
	//Calculates the position of the platform
	calcMidPos();
   8078c:	4b1a      	ldr	r3, [pc, #104]	; (807f8 <valuesCalc+0x70>)
   8078e:	4798      	blx	r3
	
	//Calculates the X/Y difference
	deltaX = objects[obj].x_pos - mid_x;
   80790:	4b1a      	ldr	r3, [pc, #104]	; (807fc <valuesCalc+0x74>)
   80792:	0062      	lsls	r2, r4, #1
   80794:	1911      	adds	r1, r2, r4
   80796:	f853 7021 	ldr.w	r7, [r3, r1, lsl #2]
   8079a:	4919      	ldr	r1, [pc, #100]	; (80800 <valuesCalc+0x78>)
   8079c:	6809      	ldr	r1, [r1, #0]
   8079e:	1a7f      	subs	r7, r7, r1
   807a0:	4918      	ldr	r1, [pc, #96]	; (80804 <valuesCalc+0x7c>)
   807a2:	600f      	str	r7, [r1, #0]
	deltaY = objects[obj].y_pos - mid_y;
   807a4:	4414      	add	r4, r2
   807a6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   807aa:	6858      	ldr	r0, [r3, #4]
   807ac:	4b16      	ldr	r3, [pc, #88]	; (80808 <valuesCalc+0x80>)
   807ae:	681b      	ldr	r3, [r3, #0]
   807b0:	1ac0      	subs	r0, r0, r3
   807b2:	4b16      	ldr	r3, [pc, #88]	; (8080c <valuesCalc+0x84>)
   807b4:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle between the platform and object in radians
	angleRad = atan2(deltaY,deltaX);
   807b6:	4e16      	ldr	r6, [pc, #88]	; (80810 <valuesCalc+0x88>)
   807b8:	47b0      	blx	r6
   807ba:	4604      	mov	r4, r0
   807bc:	460d      	mov	r5, r1
   807be:	4638      	mov	r0, r7
   807c0:	47b0      	blx	r6
   807c2:	4602      	mov	r2, r0
   807c4:	460b      	mov	r3, r1
   807c6:	4620      	mov	r0, r4
   807c8:	4629      	mov	r1, r5
   807ca:	4c12      	ldr	r4, [pc, #72]	; (80814 <valuesCalc+0x8c>)
   807cc:	47a0      	blx	r4
   807ce:	4b12      	ldr	r3, [pc, #72]	; (80818 <valuesCalc+0x90>)
   807d0:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Converts the angle from radians to degrees
	angle = (angleRad*180)/PI;
   807d4:	2200      	movs	r2, #0
   807d6:	4b11      	ldr	r3, [pc, #68]	; (8081c <valuesCalc+0x94>)
   807d8:	4c11      	ldr	r4, [pc, #68]	; (80820 <valuesCalc+0x98>)
   807da:	47a0      	blx	r4
   807dc:	a304      	add	r3, pc, #16	; (adr r3, 807f0 <valuesCalc+0x68>)
   807de:	e9d3 2300 	ldrd	r2, r3, [r3]
   807e2:	4c10      	ldr	r4, [pc, #64]	; (80824 <valuesCalc+0x9c>)
   807e4:	47a0      	blx	r4
   807e6:	4b10      	ldr	r3, [pc, #64]	; (80828 <valuesCalc+0xa0>)
   807e8:	4798      	blx	r3
   807ea:	4b10      	ldr	r3, [pc, #64]	; (8082c <valuesCalc+0xa4>)
   807ec:	6018      	str	r0, [r3, #0]
   807ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   807f0:	fc8b007a 	.word	0xfc8b007a
   807f4:	400921fa 	.word	0x400921fa
   807f8:	000806f5 	.word	0x000806f5
   807fc:	2007add0 	.word	0x2007add0
   80800:	2007adc4 	.word	0x2007adc4
   80804:	2007ae60 	.word	0x2007ae60
   80808:	2007adac 	.word	0x2007adac
   8080c:	2007ada8 	.word	0x2007ada8
   80810:	00085c79 	.word	0x00085c79
   80814:	00084019 	.word	0x00084019
   80818:	2007ae50 	.word	0x2007ae50
   8081c:	40668000 	.word	0x40668000
   80820:	00085d45 	.word	0x00085d45
   80824:	00085f99 	.word	0x00085f99
   80828:	00086279 	.word	0x00086279
   8082c:	2007ae38 	.word	0x2007ae38

00080830 <distanceToPosition>:
}

/*
	Calculates the distance from the platform to a given object
*/
double distanceToPosition(uint8_t obj){
   80830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	//Call that calculates angle of the object and X/Y differences
	valuesCalc(obj);
   80834:	4b14      	ldr	r3, [pc, #80]	; (80888 <distanceToPosition+0x58>)
   80836:	4798      	blx	r3
	//Calculates the hypotenuse 
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80838:	4e14      	ldr	r6, [pc, #80]	; (8088c <distanceToPosition+0x5c>)
   8083a:	4b15      	ldr	r3, [pc, #84]	; (80890 <distanceToPosition+0x60>)
   8083c:	6818      	ldr	r0, [r3, #0]
   8083e:	47b0      	blx	r6
   80840:	4604      	mov	r4, r0
   80842:	460d      	mov	r5, r1
   80844:	4b13      	ldr	r3, [pc, #76]	; (80894 <distanceToPosition+0x64>)
   80846:	6818      	ldr	r0, [r3, #0]
   80848:	47b0      	blx	r6
   8084a:	4680      	mov	r8, r0
   8084c:	4689      	mov	r9, r1
   8084e:	f8df a050 	ldr.w	sl, [pc, #80]	; 808a0 <distanceToPosition+0x70>
   80852:	f8df b050 	ldr.w	fp, [pc, #80]	; 808a4 <distanceToPosition+0x74>
   80856:	4640      	mov	r0, r8
   80858:	4649      	mov	r1, r9
   8085a:	4642      	mov	r2, r8
   8085c:	464b      	mov	r3, r9
   8085e:	47d0      	blx	sl
   80860:	4606      	mov	r6, r0
   80862:	460f      	mov	r7, r1
   80864:	4620      	mov	r0, r4
   80866:	4629      	mov	r1, r5
   80868:	4622      	mov	r2, r4
   8086a:	462b      	mov	r3, r5
   8086c:	47d0      	blx	sl
   8086e:	4602      	mov	r2, r0
   80870:	460b      	mov	r3, r1
   80872:	4630      	mov	r0, r6
   80874:	4639      	mov	r1, r7
   80876:	47d8      	blx	fp
   80878:	4b07      	ldr	r3, [pc, #28]	; (80898 <distanceToPosition+0x68>)
   8087a:	4798      	blx	r3
   8087c:	4b07      	ldr	r3, [pc, #28]	; (8089c <distanceToPosition+0x6c>)
   8087e:	e9c3 0100 	strd	r0, r1, [r3]
	//Returns the distance/hypotenuse
	return distanceLeft;
}
   80882:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80886:	bf00      	nop
   80888:	00080789 	.word	0x00080789
   8088c:	00085c79 	.word	0x00085c79
   80890:	2007ae60 	.word	0x2007ae60
   80894:	2007ada8 	.word	0x2007ada8
   80898:	0008401d 	.word	0x0008401d
   8089c:	2007adc8 	.word	0x2007adc8
   808a0:	00085d45 	.word	0x00085d45
   808a4:	000859e1 	.word	0x000859e1

000808a8 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   808a8:	4809      	ldr	r0, [pc, #36]	; (808d0 <updateAngle+0x28>)
   808aa:	6803      	ldr	r3, [r0, #0]
   808ac:	4a09      	ldr	r2, [pc, #36]	; (808d4 <updateAngle+0x2c>)
   808ae:	6811      	ldr	r1, [r2, #0]
   808b0:	1a59      	subs	r1, r3, r1
   808b2:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   808b6:	4a08      	ldr	r2, [pc, #32]	; (808d8 <updateAngle+0x30>)
   808b8:	fb81 2302 	smull	r2, r3, r1, r2
   808bc:	18ca      	adds	r2, r1, r3
   808be:	17cb      	asrs	r3, r1, #31
   808c0:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   808c4:	f44f 72b4 	mov.w	r2, #360	; 0x168
   808c8:	fb02 1113 	mls	r1, r2, r3, r1
   808cc:	6001      	str	r1, [r0, #0]
   808ce:	4770      	bx	lr
   808d0:	2007014c 	.word	0x2007014c
   808d4:	2007ae6c 	.word	0x2007ae6c
   808d8:	b60b60b7 	.word	0xb60b60b7
   808dc:	00000000 	.word	0x00000000

000808e0 <updatePos>:
	
	This function is only used when Dead Reckoning is being used.
	When fetching the location data from an external source instead 
	use "callForData" and update the position!
*/
void updatePos(double hyp){
   808e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   808e4:	b087      	sub	sp, #28
   808e6:	e9cd 0100 	strd	r0, r1, [sp]
	angleRad = currentAngle * PI / 180;
   808ea:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 809d8 <updatePos+0xf8>
   808ee:	4b2c      	ldr	r3, [pc, #176]	; (809a0 <updatePos+0xc0>)
   808f0:	6818      	ldr	r0, [r3, #0]
   808f2:	47c8      	blx	r9
   808f4:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 809dc <updatePos+0xfc>
   808f8:	a327      	add	r3, pc, #156	; (adr r3, 80998 <updatePos+0xb8>)
   808fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   808fe:	47c0      	blx	r8
   80900:	2200      	movs	r2, #0
   80902:	4b28      	ldr	r3, [pc, #160]	; (809a4 <updatePos+0xc4>)
   80904:	4c28      	ldr	r4, [pc, #160]	; (809a8 <updatePos+0xc8>)
   80906:	47a0      	blx	r4
   80908:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8090c:	4b27      	ldr	r3, [pc, #156]	; (809ac <updatePos+0xcc>)
   8090e:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Testing
	last_x = mid_x;
   80912:	4e27      	ldr	r6, [pc, #156]	; (809b0 <updatePos+0xd0>)
   80914:	6837      	ldr	r7, [r6, #0]
   80916:	4b27      	ldr	r3, [pc, #156]	; (809b4 <updatePos+0xd4>)
   80918:	601f      	str	r7, [r3, #0]
	last_y = mid_y;
   8091a:	4b27      	ldr	r3, [pc, #156]	; (809b8 <updatePos+0xd8>)
   8091c:	681d      	ldr	r5, [r3, #0]
   8091e:	4b27      	ldr	r3, [pc, #156]	; (809bc <updatePos+0xdc>)
   80920:	601d      	str	r5, [r3, #0]
	
	
	mid_x = mid_x+(-(cos(angleRad) * hyp));
   80922:	4b27      	ldr	r3, [pc, #156]	; (809c0 <updatePos+0xe0>)
   80924:	4798      	blx	r3
   80926:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8092a:	4638      	mov	r0, r7
   8092c:	47c8      	blx	r9
   8092e:	4682      	mov	sl, r0
   80930:	468b      	mov	fp, r1
   80932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   80936:	e9dd 2300 	ldrd	r2, r3, [sp]
   8093a:	47c0      	blx	r8
   8093c:	4602      	mov	r2, r0
   8093e:	460b      	mov	r3, r1
   80940:	4650      	mov	r0, sl
   80942:	4659      	mov	r1, fp
   80944:	4c1f      	ldr	r4, [pc, #124]	; (809c4 <updatePos+0xe4>)
   80946:	47a0      	blx	r4
   80948:	f8df b094 	ldr.w	fp, [pc, #148]	; 809e0 <updatePos+0x100>
   8094c:	47d8      	blx	fp
   8094e:	4682      	mov	sl, r0
   80950:	6030      	str	r0, [r6, #0]
	mid_y = mid_y+(sin(angleRad) * hyp);
   80952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   80956:	4b1c      	ldr	r3, [pc, #112]	; (809c8 <updatePos+0xe8>)
   80958:	4798      	blx	r3
   8095a:	4606      	mov	r6, r0
   8095c:	460f      	mov	r7, r1
   8095e:	4628      	mov	r0, r5
   80960:	47c8      	blx	r9
   80962:	4604      	mov	r4, r0
   80964:	460d      	mov	r5, r1
   80966:	4630      	mov	r0, r6
   80968:	4639      	mov	r1, r7
   8096a:	e9dd 2300 	ldrd	r2, r3, [sp]
   8096e:	47c0      	blx	r8
   80970:	4602      	mov	r2, r0
   80972:	460b      	mov	r3, r1
   80974:	4620      	mov	r0, r4
   80976:	4629      	mov	r1, r5
   80978:	4c14      	ldr	r4, [pc, #80]	; (809cc <updatePos+0xec>)
   8097a:	47a0      	blx	r4
   8097c:	47d8      	blx	fp
   8097e:	4c0e      	ldr	r4, [pc, #56]	; (809b8 <updatePos+0xd8>)
   80980:	6020      	str	r0, [r4, #0]
	x1_pos = mid_x;
   80982:	4b13      	ldr	r3, [pc, #76]	; (809d0 <updatePos+0xf0>)
   80984:	f8c3 a000 	str.w	sl, [r3]
	y1_pos = mid_y;
   80988:	4b12      	ldr	r3, [pc, #72]	; (809d4 <updatePos+0xf4>)
   8098a:	6018      	str	r0, [r3, #0]
}
   8098c:	b007      	add	sp, #28
   8098e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80992:	bf00      	nop
   80994:	f3af 8000 	nop.w
   80998:	fc8b007a 	.word	0xfc8b007a
   8099c:	400921fa 	.word	0x400921fa
   809a0:	2007014c 	.word	0x2007014c
   809a4:	40668000 	.word	0x40668000
   809a8:	00085f99 	.word	0x00085f99
   809ac:	2007ae50 	.word	0x2007ae50
   809b0:	2007adc4 	.word	0x2007adc4
   809b4:	2007ae48 	.word	0x2007ae48
   809b8:	2007adac 	.word	0x2007adac
   809bc:	2007adb4 	.word	0x2007adb4
   809c0:	00083ef9 	.word	0x00083ef9
   809c4:	000859dd 	.word	0x000859dd
   809c8:	00083f85 	.word	0x00083f85
   809cc:	000859e1 	.word	0x000859e1
   809d0:	20070ae0 	.word	0x20070ae0
   809d4:	20070ad8 	.word	0x20070ad8
   809d8:	00085c79 	.word	0x00085c79
   809dc:	00085d45 	.word	0x00085d45
   809e0:	00086279 	.word	0x00086279
   809e4:	f3af 8000 	nop.w

000809e8 <rotationChooser>:
}

/*
	Choose the direction of the rotation depending on the value of input
*/
void rotationChooser(int degreesToPos){
   809e8:	b508      	push	{r3, lr}
	//If the value is negative rotate right, else left
	if (degreesToPos<0){
   809ea:	2800      	cmp	r0, #0
   809ec:	da07      	bge.n	809fe <rotationChooser+0x16>
		degreesToPos = abs(degreesToPos);
		//Rotates the platform clockwise by the input value
		//rotateRightByDegrees(degreesToPos);
		rotateRight(degreesToPos);
   809ee:	2800      	cmp	r0, #0
   809f0:	bfb8      	it	lt
   809f2:	4240      	neglt	r0, r0
   809f4:	4b04      	ldr	r3, [pc, #16]	; (80a08 <rotationChooser+0x20>)
   809f6:	4798      	blx	r3
		//Update the angle
		updateAngle();
   809f8:	4b04      	ldr	r3, [pc, #16]	; (80a0c <rotationChooser+0x24>)
   809fa:	4798      	blx	r3
   809fc:	bd08      	pop	{r3, pc}
	} else{
		//Makes the value into a positive value
		//Rotates the platform anti-clockwise by the input value
		//rotateLeftByDegrees(degreesToPos);
		rotateLeft(degreesToPos);
   809fe:	4b04      	ldr	r3, [pc, #16]	; (80a10 <rotationChooser+0x28>)
   80a00:	4798      	blx	r3
		//Update the angle
		updateAngle();
   80a02:	4b02      	ldr	r3, [pc, #8]	; (80a0c <rotationChooser+0x24>)
   80a04:	4798      	blx	r3
   80a06:	bd08      	pop	{r3, pc}
   80a08:	00080501 	.word	0x00080501
   80a0c:	000808a9 	.word	0x000808a9
   80a10:	000805d9 	.word	0x000805d9
   80a14:	00000000 	.word	0x00000000

00080a18 <angleCheck>:
	Checks if the angle that the platform actually travels in is the same as the believed one.
	If they differ to much, the platform will stop and recalibrate to fix this.
	
	Still not tested! 
*/
void angleCheck(){
   80a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Saves the last position
	//last_x = mid_x;
	//6last_y = mid_y;
	
	//Calculates the new position of the platform
	calcMidPos();
   80a1a:	4b23      	ldr	r3, [pc, #140]	; (80aa8 <angleCheck+0x90>)
   80a1c:	4798      	blx	r3
	
	//Calculates the X/Y-difference of the platform and the object
	deltaX = mid_x - last_x;
   80a1e:	4b23      	ldr	r3, [pc, #140]	; (80aac <angleCheck+0x94>)
   80a20:	681f      	ldr	r7, [r3, #0]
   80a22:	4b23      	ldr	r3, [pc, #140]	; (80ab0 <angleCheck+0x98>)
   80a24:	681b      	ldr	r3, [r3, #0]
   80a26:	1aff      	subs	r7, r7, r3
   80a28:	4b22      	ldr	r3, [pc, #136]	; (80ab4 <angleCheck+0x9c>)
   80a2a:	601f      	str	r7, [r3, #0]
	deltaY = mid_y - last_y;
   80a2c:	4b22      	ldr	r3, [pc, #136]	; (80ab8 <angleCheck+0xa0>)
   80a2e:	6818      	ldr	r0, [r3, #0]
   80a30:	4b22      	ldr	r3, [pc, #136]	; (80abc <angleCheck+0xa4>)
   80a32:	681b      	ldr	r3, [r3, #0]
   80a34:	1ac0      	subs	r0, r0, r3
   80a36:	4b22      	ldr	r3, [pc, #136]	; (80ac0 <angleCheck+0xa8>)
   80a38:	6018      	str	r0, [r3, #0]
	//Calculates the angle to the object from the platform
	angleRad = atan2(deltaY,deltaX);
   80a3a:	4e22      	ldr	r6, [pc, #136]	; (80ac4 <angleCheck+0xac>)
   80a3c:	47b0      	blx	r6
   80a3e:	4604      	mov	r4, r0
   80a40:	460d      	mov	r5, r1
   80a42:	4638      	mov	r0, r7
   80a44:	47b0      	blx	r6
   80a46:	4602      	mov	r2, r0
   80a48:	460b      	mov	r3, r1
   80a4a:	4620      	mov	r0, r4
   80a4c:	4629      	mov	r1, r5
   80a4e:	4c1e      	ldr	r4, [pc, #120]	; (80ac8 <angleCheck+0xb0>)
   80a50:	47a0      	blx	r4
   80a52:	4b1e      	ldr	r3, [pc, #120]	; (80acc <angleCheck+0xb4>)
   80a54:	e9c3 0100 	strd	r0, r1, [r3]
	angleTemp = (angleRad*180)/PI;
   80a58:	2200      	movs	r2, #0
   80a5a:	4b1d      	ldr	r3, [pc, #116]	; (80ad0 <angleCheck+0xb8>)
   80a5c:	4c1d      	ldr	r4, [pc, #116]	; (80ad4 <angleCheck+0xbc>)
   80a5e:	47a0      	blx	r4
   80a60:	a30f      	add	r3, pc, #60	; (adr r3, 80aa0 <angleCheck+0x88>)
   80a62:	e9d3 2300 	ldrd	r2, r3, [r3]
   80a66:	4c1c      	ldr	r4, [pc, #112]	; (80ad8 <angleCheck+0xc0>)
   80a68:	47a0      	blx	r4
   80a6a:	4b1c      	ldr	r3, [pc, #112]	; (80adc <angleCheck+0xc4>)
   80a6c:	4798      	blx	r3
	angleTemp = 180 - angleTemp;
   80a6e:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   80a72:	4b1b      	ldr	r3, [pc, #108]	; (80ae0 <angleCheck+0xc8>)
   80a74:	6018      	str	r0, [r3, #0]
	//If the angle-difference of the current travel-angle and the angle to the object is bigger than 4
	//then fix the positioning so that the angle is equal.
	if (angleTemp!=currentAngle)
   80a76:	4b1b      	ldr	r3, [pc, #108]	; (80ae4 <angleCheck+0xcc>)
   80a78:	681b      	ldr	r3, [r3, #0]
   80a7a:	4298      	cmp	r0, r3
   80a7c:	d00c      	beq.n	80a98 <angleCheck+0x80>
	{
		printf("Fixing angle\n");
   80a7e:	481a      	ldr	r0, [pc, #104]	; (80ae8 <angleCheck+0xd0>)
   80a80:	4b1a      	ldr	r3, [pc, #104]	; (80aec <angleCheck+0xd4>)
   80a82:	4798      	blx	r3
		//Stops the movement
		stop();
   80a84:	4b1a      	ldr	r3, [pc, #104]	; (80af0 <angleCheck+0xd8>)
   80a86:	4798      	blx	r3
		//Sets currentAngle to the actual angle of the platform
		currentAngle = angleTemp;
   80a88:	4b15      	ldr	r3, [pc, #84]	; (80ae0 <angleCheck+0xc8>)
   80a8a:	681a      	ldr	r2, [r3, #0]
   80a8c:	4b15      	ldr	r3, [pc, #84]	; (80ae4 <angleCheck+0xcc>)
   80a8e:	601a      	str	r2, [r3, #0]
		//Rotates the platform the needed amount in the correct direction.
		rotationChooser(angleToPos());
   80a90:	4b18      	ldr	r3, [pc, #96]	; (80af4 <angleCheck+0xdc>)
   80a92:	4798      	blx	r3
   80a94:	4b18      	ldr	r3, [pc, #96]	; (80af8 <angleCheck+0xe0>)
   80a96:	4798      	blx	r3
   80a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80a9a:	bf00      	nop
   80a9c:	f3af 8000 	nop.w
   80aa0:	fc8b007a 	.word	0xfc8b007a
   80aa4:	400921fa 	.word	0x400921fa
   80aa8:	000806f5 	.word	0x000806f5
   80aac:	2007adc4 	.word	0x2007adc4
   80ab0:	2007ae48 	.word	0x2007ae48
   80ab4:	2007ae60 	.word	0x2007ae60
   80ab8:	2007adac 	.word	0x2007adac
   80abc:	2007adb4 	.word	0x2007adb4
   80ac0:	2007ada8 	.word	0x2007ada8
   80ac4:	00085c79 	.word	0x00085c79
   80ac8:	00084019 	.word	0x00084019
   80acc:	2007ae50 	.word	0x2007ae50
   80ad0:	40668000 	.word	0x40668000
   80ad4:	00085d45 	.word	0x00085d45
   80ad8:	00085f99 	.word	0x00085f99
   80adc:	00086279 	.word	0x00086279
   80ae0:	2007ae64 	.word	0x2007ae64
   80ae4:	2007014c 	.word	0x2007014c
   80ae8:	0008a838 	.word	0x0008a838
   80aec:	00086925 	.word	0x00086925
   80af0:	0008036d 	.word	0x0008036d
   80af4:	00080719 	.word	0x00080719
   80af8:	000809e9 	.word	0x000809e9
   80afc:	f3af 8000 	nop.w

00080b00 <setPath>:
	}
	
	
}

void setPath(){
   80b00:	b510      	push	{r4, lr}
   80b02:	b084      	sub	sp, #16
	if (getAllObj){
   80b04:	4b11      	ldr	r3, [pc, #68]	; (80b4c <setPath+0x4c>)
   80b06:	781b      	ldrb	r3, [r3, #0]
   80b08:	b16b      	cbz	r3, 80b26 <setPath+0x26>
		travelPath[0] = SQUARE;
   80b0a:	4811      	ldr	r0, [pc, #68]	; (80b50 <setPath+0x50>)
   80b0c:	2103      	movs	r1, #3
   80b0e:	7001      	strb	r1, [r0, #0]
		travelPath[1] = SOCK;
   80b10:	2202      	movs	r2, #2
   80b12:	7042      	strb	r2, [r0, #1]
		travelPath[2] = GLASS;
   80b14:	2304      	movs	r3, #4
   80b16:	7083      	strb	r3, [r0, #2]
		travelPath[3] = 0;
   80b18:	2400      	movs	r4, #0
   80b1a:	70c4      	strb	r4, [r0, #3]
		printf(" %d %d %d %d", travelPath[0],travelPath[1],travelPath[2],travelPath[3]);
   80b1c:	9400      	str	r4, [sp, #0]
   80b1e:	480d      	ldr	r0, [pc, #52]	; (80b54 <setPath+0x54>)
   80b20:	4c0d      	ldr	r4, [pc, #52]	; (80b58 <setPath+0x58>)
   80b22:	47a0      	blx	r4
   80b24:	e010      	b.n	80b48 <setPath+0x48>
	} 
	else{
		travelPath[0] = SQUARE;
   80b26:	480a      	ldr	r0, [pc, #40]	; (80b50 <setPath+0x50>)
   80b28:	2103      	movs	r1, #3
   80b2a:	7001      	strb	r1, [r0, #0]
		travelPath[1] = 0;
   80b2c:	2200      	movs	r2, #0
   80b2e:	7042      	strb	r2, [r0, #1]
		travelPath[2] = SOCK;
   80b30:	2302      	movs	r3, #2
   80b32:	7083      	strb	r3, [r0, #2]
		travelPath[3] = 0;
   80b34:	70c2      	strb	r2, [r0, #3]
		travelPath[4] = GLASS;
   80b36:	2404      	movs	r4, #4
   80b38:	7104      	strb	r4, [r0, #4]
		travelPath[5] = 0;
   80b3a:	7142      	strb	r2, [r0, #5]
		printf(" %d %d %d %d %d %d\n", travelPath[0],travelPath[1],travelPath[2],travelPath[3],travelPath[4],travelPath[5]);
   80b3c:	9200      	str	r2, [sp, #0]
   80b3e:	9401      	str	r4, [sp, #4]
   80b40:	9202      	str	r2, [sp, #8]
   80b42:	4806      	ldr	r0, [pc, #24]	; (80b5c <setPath+0x5c>)
   80b44:	4c04      	ldr	r4, [pc, #16]	; (80b58 <setPath+0x58>)
   80b46:	47a0      	blx	r4
	}
}
   80b48:	b004      	add	sp, #16
   80b4a:	bd10      	pop	{r4, pc}
   80b4c:	20070adc 	.word	0x20070adc
   80b50:	2007ae30 	.word	0x2007ae30
   80b54:	0008a848 	.word	0x0008a848
   80b58:	00086925 	.word	0x00086925
   80b5c:	0008a858 	.word	0x0008a858

00080b60 <goToNext>:
	Turns the platform towards its destination
	Moves the platform towards the destination
	Stops when has approached the destination
	Repeats until all destinations has been reached
*/
uint8_t goToNext(){
   80b60:	b570      	push	{r4, r5, r6, lr}
	printf("currentAngle, objAngle: %d %d\n", currentAngle, objectAngle);
   80b62:	4857      	ldr	r0, [pc, #348]	; (80cc0 <goToNext+0x160>)
   80b64:	4b57      	ldr	r3, [pc, #348]	; (80cc4 <goToNext+0x164>)
   80b66:	6819      	ldr	r1, [r3, #0]
   80b68:	4b57      	ldr	r3, [pc, #348]	; (80cc8 <goToNext+0x168>)
   80b6a:	681a      	ldr	r2, [r3, #0]
   80b6c:	4b57      	ldr	r3, [pc, #348]	; (80ccc <goToNext+0x16c>)
   80b6e:	4798      	blx	r3
	if (!travelPath[0]){
   80b70:	4b57      	ldr	r3, [pc, #348]	; (80cd0 <goToNext+0x170>)
   80b72:	781b      	ldrb	r3, [r3, #0]
   80b74:	b943      	cbnz	r3, 80b88 <goToNext+0x28>
		//printf("path: ");
		setPath();
   80b76:	4b57      	ldr	r3, [pc, #348]	; (80cd4 <goToNext+0x174>)
   80b78:	4798      	blx	r3
		objIndex = 0;
   80b7a:	2200      	movs	r2, #0
   80b7c:	4b56      	ldr	r3, [pc, #344]	; (80cd8 <goToNext+0x178>)
   80b7e:	701a      	strb	r2, [r3, #0]
		status = 6;
   80b80:	2206      	movs	r2, #6
   80b82:	4b56      	ldr	r3, [pc, #344]	; (80cdc <goToNext+0x17c>)
   80b84:	701a      	strb	r2, [r3, #0]
   80b86:	e002      	b.n	80b8e <goToNext+0x2e>
	}
	if (status){
   80b88:	4b54      	ldr	r3, [pc, #336]	; (80cdc <goToNext+0x17c>)
   80b8a:	781b      	ldrb	r3, [r3, #0]
   80b8c:	b1ab      	cbz	r3, 80bba <goToNext+0x5a>
		valuesCalc(travelPath[objIndex]);
   80b8e:	4c50      	ldr	r4, [pc, #320]	; (80cd0 <goToNext+0x170>)
   80b90:	4d51      	ldr	r5, [pc, #324]	; (80cd8 <goToNext+0x178>)
   80b92:	782b      	ldrb	r3, [r5, #0]
   80b94:	5ce0      	ldrb	r0, [r4, r3]
   80b96:	4b52      	ldr	r3, [pc, #328]	; (80ce0 <goToNext+0x180>)
   80b98:	4798      	blx	r3
		degreesToPos = angleToPos();
   80b9a:	4b52      	ldr	r3, [pc, #328]	; (80ce4 <goToNext+0x184>)
   80b9c:	4798      	blx	r3
   80b9e:	4b52      	ldr	r3, [pc, #328]	; (80ce8 <goToNext+0x188>)
   80ba0:	6018      	str	r0, [r3, #0]
		rotationChooser(degreesToPos);
   80ba2:	4b52      	ldr	r3, [pc, #328]	; (80cec <goToNext+0x18c>)
   80ba4:	4798      	blx	r3
		totalLength = distanceToPosition(travelPath[objIndex]);
   80ba6:	782b      	ldrb	r3, [r5, #0]
   80ba8:	5ce0      	ldrb	r0, [r4, r3]
   80baa:	4b51      	ldr	r3, [pc, #324]	; (80cf0 <goToNext+0x190>)
   80bac:	4798      	blx	r3
   80bae:	4b51      	ldr	r3, [pc, #324]	; (80cf4 <goToNext+0x194>)
   80bb0:	e9c3 0100 	strd	r0, r1, [r3]
		status = 0;
   80bb4:	2200      	movs	r2, #0
   80bb6:	4b49      	ldr	r3, [pc, #292]	; (80cdc <goToNext+0x17c>)
   80bb8:	701a      	strb	r2, [r3, #0]
	}
	//printf("distance left: %d\n",(int)distanceToPosition(travelPath[objIndex]) );
	if (distanceToPosition(travelPath[objIndex])>radius){
   80bba:	4b47      	ldr	r3, [pc, #284]	; (80cd8 <goToNext+0x178>)
   80bbc:	781b      	ldrb	r3, [r3, #0]
   80bbe:	4a44      	ldr	r2, [pc, #272]	; (80cd0 <goToNext+0x170>)
   80bc0:	5cd0      	ldrb	r0, [r2, r3]
   80bc2:	4b4b      	ldr	r3, [pc, #300]	; (80cf0 <goToNext+0x190>)
   80bc4:	4798      	blx	r3
   80bc6:	4604      	mov	r4, r0
   80bc8:	460d      	mov	r5, r1
   80bca:	4b4b      	ldr	r3, [pc, #300]	; (80cf8 <goToNext+0x198>)
   80bcc:	6818      	ldr	r0, [r3, #0]
   80bce:	4b4b      	ldr	r3, [pc, #300]	; (80cfc <goToNext+0x19c>)
   80bd0:	4798      	blx	r3
   80bd2:	4602      	mov	r2, r0
   80bd4:	460b      	mov	r3, r1
   80bd6:	4620      	mov	r0, r4
   80bd8:	4629      	mov	r1, r5
   80bda:	4c49      	ldr	r4, [pc, #292]	; (80d00 <goToNext+0x1a0>)
   80bdc:	47a0      	blx	r4
   80bde:	2800      	cmp	r0, #0
   80be0:	d03c      	beq.n	80c5c <goToNext+0xfc>
		if (distanceToPosition(travelPath[objIndex])<(totalLength/2)){
   80be2:	4b3d      	ldr	r3, [pc, #244]	; (80cd8 <goToNext+0x178>)
   80be4:	781b      	ldrb	r3, [r3, #0]
   80be6:	4a3a      	ldr	r2, [pc, #232]	; (80cd0 <goToNext+0x170>)
   80be8:	5cd0      	ldrb	r0, [r2, r3]
   80bea:	4b41      	ldr	r3, [pc, #260]	; (80cf0 <goToNext+0x190>)
   80bec:	4798      	blx	r3
   80bee:	4604      	mov	r4, r0
   80bf0:	460d      	mov	r5, r1
   80bf2:	4b40      	ldr	r3, [pc, #256]	; (80cf4 <goToNext+0x194>)
   80bf4:	e9d3 0100 	ldrd	r0, r1, [r3]
   80bf8:	2200      	movs	r2, #0
   80bfa:	4b42      	ldr	r3, [pc, #264]	; (80d04 <goToNext+0x1a4>)
   80bfc:	4e42      	ldr	r6, [pc, #264]	; (80d08 <goToNext+0x1a8>)
   80bfe:	47b0      	blx	r6
   80c00:	4602      	mov	r2, r0
   80c02:	460b      	mov	r3, r1
   80c04:	4620      	mov	r0, r4
   80c06:	4629      	mov	r1, r5
   80c08:	4c40      	ldr	r4, [pc, #256]	; (80d0c <goToNext+0x1ac>)
   80c0a:	47a0      	blx	r4
   80c0c:	b130      	cbz	r0, 80c1c <goToNext+0xbc>
			angleCheck();
   80c0e:	4b40      	ldr	r3, [pc, #256]	; (80d10 <goToNext+0x1b0>)
   80c10:	4798      	blx	r3
			totalLength = 0;
   80c12:	2200      	movs	r2, #0
   80c14:	2300      	movs	r3, #0
   80c16:	4937      	ldr	r1, [pc, #220]	; (80cf4 <goToNext+0x194>)
   80c18:	e9c1 2300 	strd	r2, r3, [r1]
		}
		ek = counterA - counterB;
   80c1c:	4b3d      	ldr	r3, [pc, #244]	; (80d14 <goToNext+0x1b4>)
   80c1e:	6818      	ldr	r0, [r3, #0]
   80c20:	4b3d      	ldr	r3, [pc, #244]	; (80d18 <goToNext+0x1b8>)
   80c22:	681d      	ldr	r5, [r3, #0]
   80c24:	1b45      	subs	r5, r0, r5
   80c26:	4b3d      	ldr	r3, [pc, #244]	; (80d1c <goToNext+0x1bc>)
   80c28:	601d      	str	r5, [r3, #0]
		tempVariabel = counterA*1.355;
   80c2a:	4c3d      	ldr	r4, [pc, #244]	; (80d20 <goToNext+0x1c0>)
   80c2c:	4b33      	ldr	r3, [pc, #204]	; (80cfc <goToNext+0x19c>)
   80c2e:	4798      	blx	r3
   80c30:	a321      	add	r3, pc, #132	; (adr r3, 80cb8 <goToNext+0x158>)
   80c32:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c36:	4e34      	ldr	r6, [pc, #208]	; (80d08 <goToNext+0x1a8>)
   80c38:	47b0      	blx	r6
   80c3a:	e9c4 0100 	strd	r0, r1, [r4]
		wheelControl(ek);
   80c3e:	4628      	mov	r0, r5
   80c40:	4b38      	ldr	r3, [pc, #224]	; (80d24 <goToNext+0x1c4>)
   80c42:	4798      	blx	r3
		//Hmta nya koordinater
 		updatePos(tempVariabel);
   80c44:	e9d4 0100 	ldrd	r0, r1, [r4]
   80c48:	4b37      	ldr	r3, [pc, #220]	; (80d28 <goToNext+0x1c8>)
   80c4a:	4798      	blx	r3
 		tempVariabel = 0;
   80c4c:	2200      	movs	r2, #0
   80c4e:	2300      	movs	r3, #0
   80c50:	e9c4 2300 	strd	r2, r3, [r4]

		/*
		twi_navGetXY(XY1,&x1_pos,&y1_pos);
		twi_navGetXY(XY2,&x2_pos,&y2_pos);
		*/
		status = 0;
   80c54:	2000      	movs	r0, #0
   80c56:	4b21      	ldr	r3, [pc, #132]	; (80cdc <goToNext+0x17c>)
   80c58:	7018      	strb	r0, [r3, #0]
		return status;
   80c5a:	bd70      	pop	{r4, r5, r6, pc}
	}
	if (travelPath[objIndex]){
   80c5c:	4b1e      	ldr	r3, [pc, #120]	; (80cd8 <goToNext+0x178>)
   80c5e:	781b      	ldrb	r3, [r3, #0]
   80c60:	4a1b      	ldr	r2, [pc, #108]	; (80cd0 <goToNext+0x170>)
   80c62:	5cd2      	ldrb	r2, [r2, r3]
   80c64:	b15a      	cbz	r2, 80c7e <goToNext+0x11e>
		suspendNav = true;
   80c66:	2201      	movs	r2, #1
   80c68:	4930      	ldr	r1, [pc, #192]	; (80d2c <goToNext+0x1cc>)
   80c6a:	700a      	strb	r2, [r1, #0]
		status = 1;
   80c6c:	4c1b      	ldr	r4, [pc, #108]	; (80cdc <goToNext+0x17c>)
   80c6e:	7022      	strb	r2, [r4, #0]
		objIndex++;
   80c70:	4413      	add	r3, r2
   80c72:	4a19      	ldr	r2, [pc, #100]	; (80cd8 <goToNext+0x178>)
   80c74:	7013      	strb	r3, [r2, #0]
		stop();
   80c76:	4b2e      	ldr	r3, [pc, #184]	; (80d30 <goToNext+0x1d0>)
   80c78:	4798      	blx	r3
		return status;
   80c7a:	7820      	ldrb	r0, [r4, #0]
   80c7c:	bd70      	pop	{r4, r5, r6, pc}
	}
	stop();
   80c7e:	4b2c      	ldr	r3, [pc, #176]	; (80d30 <goToNext+0x1d0>)
   80c80:	4798      	blx	r3
	suspendNav = true;
   80c82:	2201      	movs	r2, #1
   80c84:	4b29      	ldr	r3, [pc, #164]	; (80d2c <goToNext+0x1cc>)
   80c86:	701a      	strb	r2, [r3, #0]
	status = 2;
   80c88:	2202      	movs	r2, #2
   80c8a:	4b14      	ldr	r3, [pc, #80]	; (80cdc <goToNext+0x17c>)
   80c8c:	701a      	strb	r2, [r3, #0]
	if(getAllObj)
   80c8e:	4b29      	ldr	r3, [pc, #164]	; (80d34 <goToNext+0x1d4>)
   80c90:	781b      	ldrb	r3, [r3, #0]
   80c92:	b963      	cbnz	r3, 80cae <goToNext+0x14e>
		//IS alla done!!
		return 2;
	}
	else
	{
		dropoffAmount++;
   80c94:	4a28      	ldr	r2, [pc, #160]	; (80d38 <goToNext+0x1d8>)
   80c96:	7813      	ldrb	r3, [r2, #0]
   80c98:	3301      	adds	r3, #1
   80c9a:	b2db      	uxtb	r3, r3
   80c9c:	7013      	strb	r3, [r2, #0]
		if(dropoffAmount >=3)
   80c9e:	2b02      	cmp	r3, #2
   80ca0:	d807      	bhi.n	80cb2 <goToNext+0x152>
			return 3;
	}
	objIndex++;
   80ca2:	4b0d      	ldr	r3, [pc, #52]	; (80cd8 <goToNext+0x178>)
   80ca4:	781a      	ldrb	r2, [r3, #0]
   80ca6:	3201      	adds	r2, #1
   80ca8:	701a      	strb	r2, [r3, #0]
	return status;
   80caa:	2002      	movs	r0, #2
   80cac:	bd70      	pop	{r4, r5, r6, pc}
	suspendNav = true;
	status = 2;
	if(getAllObj)
	{
		//IS alla done!!
		return 2;
   80cae:	2002      	movs	r0, #2
   80cb0:	bd70      	pop	{r4, r5, r6, pc}
	}
	else
	{
		dropoffAmount++;
		if(dropoffAmount >=3)
			return 3;
   80cb2:	2003      	movs	r0, #3
	}
	objIndex++;
	return status;
   80cb4:	bd70      	pop	{r4, r5, r6, pc}
   80cb6:	bf00      	nop
   80cb8:	7ae147ae 	.word	0x7ae147ae
   80cbc:	3ff5ae14 	.word	0x3ff5ae14
   80cc0:	0008a86c 	.word	0x0008a86c
   80cc4:	2007014c 	.word	0x2007014c
   80cc8:	2007ae58 	.word	0x2007ae58
   80ccc:	00086925 	.word	0x00086925
   80cd0:	2007ae30 	.word	0x2007ae30
   80cd4:	00080b01 	.word	0x00080b01
   80cd8:	20070ad4 	.word	0x20070ad4
   80cdc:	20070af0 	.word	0x20070af0
   80ce0:	00080789 	.word	0x00080789
   80ce4:	00080719 	.word	0x00080719
   80ce8:	2007adb0 	.word	0x2007adb0
   80cec:	000809e9 	.word	0x000809e9
   80cf0:	00080831 	.word	0x00080831
   80cf4:	20070ae8 	.word	0x20070ae8
   80cf8:	20070150 	.word	0x20070150
   80cfc:	00085c79 	.word	0x00085c79
   80d00:	00086265 	.word	0x00086265
   80d04:	3fe00000 	.word	0x3fe00000
   80d08:	00085d45 	.word	0x00085d45
   80d0c:	00086229 	.word	0x00086229
   80d10:	00080a19 	.word	0x00080a19
   80d14:	20070af4 	.word	0x20070af4
   80d18:	20070af8 	.word	0x20070af8
   80d1c:	2007ae3c 	.word	0x2007ae3c
   80d20:	2007adb8 	.word	0x2007adb8
   80d24:	000805fd 	.word	0x000805fd
   80d28:	000808e1 	.word	0x000808e1
   80d2c:	20070ad5 	.word	0x20070ad5
   80d30:	0008036d 	.word	0x0008036d
   80d34:	20070adc 	.word	0x20070adc
   80d38:	20070add 	.word	0x20070add
   80d3c:	f3af 8000 	nop.w

00080d40 <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   80d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80d44:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   80d46:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   80d4a:	4b3b      	ldr	r3, [pc, #236]	; (80e38 <pulse_timer_init_channel+0xf8>)
   80d4c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   80d50:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80d52:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80d54:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80d58:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80d5c:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80d5e:	f004 041f 	and.w	r4, r4, #31
   80d62:	2201      	movs	r2, #1
   80d64:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80d68:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80d6a:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   80d6e:	6943      	ldr	r3, [r0, #20]
   80d70:	69c4      	ldr	r4, [r0, #28]
   80d72:	6981      	ldr	r1, [r0, #24]
   80d74:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80d76:	f003 001f 	and.w	r0, r3, #31
   80d7a:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80d7c:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80d7e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80d82:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80d86:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   80d88:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   80d8c:	bf14      	ite	ne
   80d8e:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   80d90:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   80d92:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   80d96:	bf14      	ite	ne
   80d98:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   80d9a:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   80d9c:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   80da0:	bf14      	ite	ne
   80da2:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   80da4:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   80da6:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   80daa:	bf14      	ite	ne
   80dac:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80db0:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80db4:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   80db8:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80dba:	bf14      	ite	ne
   80dbc:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   80dbe:	ea21 0202 	biceq.w	r2, r1, r2
   80dc2:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   80dc4:	4d1c      	ldr	r5, [pc, #112]	; (80e38 <pulse_timer_init_channel+0xf8>)
   80dc6:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   80dca:	eb09 0706 	add.w	r7, r9, r6
   80dce:	00bf      	lsls	r7, r7, #2
   80dd0:	19ec      	adds	r4, r5, r7
   80dd2:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80dd4:	f003 021f 	and.w	r2, r3, #31
   80dd8:	f04f 0801 	mov.w	r8, #1
   80ddc:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80de0:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80de2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80de6:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80dea:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80dec:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   80dee:	2000      	movs	r0, #0
   80df0:	4b12      	ldr	r3, [pc, #72]	; (80e3c <pulse_timer_init_channel+0xfc>)
   80df2:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   80df4:	68a0      	ldr	r0, [r4, #8]
   80df6:	4b12      	ldr	r3, [pc, #72]	; (80e40 <pulse_timer_init_channel+0x100>)
   80df8:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   80dfa:	59e8      	ldr	r0, [r5, r7]
   80dfc:	6861      	ldr	r1, [r4, #4]
   80dfe:	6922      	ldr	r2, [r4, #16]
   80e00:	4b10      	ldr	r3, [pc, #64]	; (80e44 <pulse_timer_init_channel+0x104>)
   80e02:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   80e04:	59e8      	ldr	r0, [r5, r7]
   80e06:	6861      	ldr	r1, [r4, #4]
   80e08:	4b0f      	ldr	r3, [pc, #60]	; (80e48 <pulse_timer_init_channel+0x108>)
   80e0a:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   80e0c:	59e8      	ldr	r0, [r5, r7]
   80e0e:	6861      	ldr	r1, [r4, #4]
   80e10:	2240      	movs	r2, #64	; 0x40
   80e12:	4b0e      	ldr	r3, [pc, #56]	; (80e4c <pulse_timer_init_channel+0x10c>)
   80e14:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   80e16:	444e      	add	r6, r9
   80e18:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   80e1c:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   80e1e:	b259      	sxtb	r1, r3
   80e20:	0949      	lsrs	r1, r1, #5
   80e22:	f003 031f 	and.w	r3, r3, #31
   80e26:	fa08 f303 	lsl.w	r3, r8, r3
   80e2a:	3120      	adds	r1, #32
   80e2c:	4a08      	ldr	r2, [pc, #32]	; (80e50 <pulse_timer_init_channel+0x110>)
   80e2e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   80e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80e36:	bf00      	nop
   80e38:	200701cc 	.word	0x200701cc
   80e3c:	00083551 	.word	0x00083551
   80e40:	000834f9 	.word	0x000834f9
   80e44:	00081975 	.word	0x00081975
   80e48:	00081991 	.word	0x00081991
   80e4c:	00081999 	.word	0x00081999
   80e50:	e000e100 	.word	0xe000e100

00080e54 <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   80e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80e58:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   80e5a:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   80e5e:	4b29      	ldr	r3, [pc, #164]	; (80f04 <pulse_init_channel+0xb0>)
   80e60:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   80e64:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80e66:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80e68:	f003 021f 	and.w	r2, r3, #31
   80e6c:	2001      	movs	r0, #1
   80e6e:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80e72:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80e74:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e78:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e7c:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   80e7e:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   80e82:	bf14      	ite	ne
   80e84:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   80e86:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   80e88:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   80e8c:	bf14      	ite	ne
   80e8e:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   80e90:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   80e92:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   80e96:	bf14      	ite	ne
   80e98:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   80e9a:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   80e9c:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   80ea0:	bf14      	ite	ne
   80ea2:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80ea6:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80eaa:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   80eae:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80eb0:	bf14      	ite	ne
   80eb2:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   80eb4:	ea21 0202 	biceq.w	r2, r1, r2
   80eb8:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   80eba:	4d12      	ldr	r5, [pc, #72]	; (80f04 <pulse_init_channel+0xb0>)
   80ebc:	0127      	lsls	r7, r4, #4
   80ebe:	ebc4 0807 	rsb	r8, r4, r7
   80ec2:	ea4f 0888 	mov.w	r8, r8, lsl #2
   80ec6:	eb05 0608 	add.w	r6, r5, r8
   80eca:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80ecc:	f003 021f 	and.w	r2, r3, #31
   80ed0:	2101      	movs	r1, #1
   80ed2:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80ed6:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80ed8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80edc:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80ee0:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80ee2:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   80ee4:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   80ee6:	4b08      	ldr	r3, [pc, #32]	; (80f08 <pulse_init_channel+0xb4>)
   80ee8:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   80eea:	f855 0008 	ldr.w	r0, [r5, r8]
   80eee:	6871      	ldr	r1, [r6, #4]
   80ef0:	4b06      	ldr	r3, [pc, #24]	; (80f0c <pulse_init_channel+0xb8>)
   80ef2:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   80ef4:	1b3c      	subs	r4, r7, r4
   80ef6:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   80efa:	4905      	ldr	r1, [pc, #20]	; (80f10 <pulse_init_channel+0xbc>)
   80efc:	4b05      	ldr	r3, [pc, #20]	; (80f14 <pulse_init_channel+0xc0>)
   80efe:	4798      	blx	r3
   80f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f04:	20070154 	.word	0x20070154
   80f08:	000834f9 	.word	0x000834f9
   80f0c:	00081331 	.word	0x00081331
   80f10:	20070214 	.word	0x20070214
   80f14:	000811bd 	.word	0x000811bd

00080f18 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   80f18:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   80f1a:	4c09      	ldr	r4, [pc, #36]	; (80f40 <TC1_Handler+0x28>)
   80f1c:	6820      	ldr	r0, [r4, #0]
   80f1e:	6861      	ldr	r1, [r4, #4]
   80f20:	4b08      	ldr	r3, [pc, #32]	; (80f44 <TC1_Handler+0x2c>)
   80f22:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   80f24:	7b23      	ldrb	r3, [r4, #12]
   80f26:	b259      	sxtb	r1, r3
   80f28:	0949      	lsrs	r1, r1, #5
   80f2a:	f003 031f 	and.w	r3, r3, #31
   80f2e:	2201      	movs	r2, #1
   80f30:	fa02 f303 	lsl.w	r3, r2, r3
   80f34:	3120      	adds	r1, #32
   80f36:	4a04      	ldr	r2, [pc, #16]	; (80f48 <TC1_Handler+0x30>)
   80f38:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   80f3c:	bd10      	pop	{r4, pc}
   80f3e:	bf00      	nop
   80f40:	200701cc 	.word	0x200701cc
   80f44:	000819a1 	.word	0x000819a1
   80f48:	e000e100 	.word	0xe000e100

00080f4c <TC0_Handler>:
}

void TC0_Handler(void) {
   80f4c:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   80f4e:	4c09      	ldr	r4, [pc, #36]	; (80f74 <TC0_Handler+0x28>)
   80f50:	6a60      	ldr	r0, [r4, #36]	; 0x24
   80f52:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   80f54:	4b08      	ldr	r3, [pc, #32]	; (80f78 <TC0_Handler+0x2c>)
   80f56:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   80f58:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   80f5c:	b259      	sxtb	r1, r3
   80f5e:	0949      	lsrs	r1, r1, #5
   80f60:	f003 031f 	and.w	r3, r3, #31
   80f64:	2201      	movs	r2, #1
   80f66:	fa02 f303 	lsl.w	r3, r2, r3
   80f6a:	3120      	adds	r1, #32
   80f6c:	4a03      	ldr	r2, [pc, #12]	; (80f7c <TC0_Handler+0x30>)
   80f6e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   80f72:	bd10      	pop	{r4, pc}
   80f74:	200701cc 	.word	0x200701cc
   80f78:	000819a1 	.word	0x000819a1
   80f7c:	e000e100 	.word	0xe000e100

00080f80 <pulse_init>:
}


void pulse_init() {
   80f80:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   80f82:	2000      	movs	r0, #0
   80f84:	4c04      	ldr	r4, [pc, #16]	; (80f98 <pulse_init+0x18>)
   80f86:	47a0      	blx	r4
    pulse_init_channel(1);
   80f88:	2001      	movs	r0, #1
   80f8a:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   80f8c:	2000      	movs	r0, #0
   80f8e:	4c03      	ldr	r4, [pc, #12]	; (80f9c <pulse_init+0x1c>)
   80f90:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   80f92:	2001      	movs	r0, #1
   80f94:	47a0      	blx	r4
   80f96:	bd10      	pop	{r4, pc}
   80f98:	00080e55 	.word	0x00080e55
   80f9c:	00080d41 	.word	0x00080d41

00080fa0 <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   80fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80fa2:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   80fa4:	4c08      	ldr	r4, [pc, #32]	; (80fc8 <pulse_start+0x28>)
   80fa6:	0107      	lsls	r7, r0, #4
   80fa8:	1a3d      	subs	r5, r7, r0
   80faa:	00ad      	lsls	r5, r5, #2
   80fac:	1961      	adds	r1, r4, r5
   80fae:	5960      	ldr	r0, [r4, r5]
   80fb0:	3104      	adds	r1, #4
   80fb2:	4b06      	ldr	r3, [pc, #24]	; (80fcc <pulse_start+0x2c>)
   80fb4:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   80fb6:	1bbe      	subs	r6, r7, r6
   80fb8:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   80fbc:	5960      	ldr	r0, [r4, r5]
   80fbe:	6871      	ldr	r1, [r6, #4]
   80fc0:	4b03      	ldr	r3, [pc, #12]	; (80fd0 <pulse_start+0x30>)
   80fc2:	4798      	blx	r3
   80fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80fc6:	bf00      	nop
   80fc8:	20070154 	.word	0x20070154
   80fcc:	000811fd 	.word	0x000811fd
   80fd0:	00081325 	.word	0x00081325

00080fd4 <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   80fd4:	b510      	push	{r4, lr}
   80fd6:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   80fd8:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   80fdc:	4b09      	ldr	r3, [pc, #36]	; (81004 <pulse_set_period+0x30>)
   80fde:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   80fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80fe4:	4293      	cmp	r3, r2
   80fe6:	d30b      	bcc.n	81000 <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   80fe8:	4b06      	ldr	r3, [pc, #24]	; (81004 <pulse_set_period+0x30>)
   80fea:	0101      	lsls	r1, r0, #4
   80fec:	1a0c      	subs	r4, r1, r0
   80fee:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   80ff2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   80ff6:	3104      	adds	r1, #4
   80ff8:	4b03      	ldr	r3, [pc, #12]	; (81008 <pulse_set_period+0x34>)
   80ffa:	4798      	blx	r3
    return 0;
   80ffc:	2000      	movs	r0, #0
   80ffe:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   81000:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   81002:	bd10      	pop	{r4, pc}
   81004:	20070154 	.word	0x20070154
   81008:	00081301 	.word	0x00081301

0008100c <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8100c:	4b04      	ldr	r3, [pc, #16]	; (81020 <pulseCounter_handlerA+0x14>)
   8100e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
/* Initialization of extern variables goes only with definition */
int counterA = 0;
int counterB = 0;

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   81010:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   81014:	d003      	beq.n	8101e <pulseCounter_handlerA+0x12>
	{
		counterA++;
   81016:	4b03      	ldr	r3, [pc, #12]	; (81024 <pulseCounter_handlerA+0x18>)
   81018:	681a      	ldr	r2, [r3, #0]
   8101a:	3201      	adds	r2, #1
   8101c:	601a      	str	r2, [r3, #0]
   8101e:	4770      	bx	lr
   81020:	400e1200 	.word	0x400e1200
   81024:	20070af4 	.word	0x20070af4

00081028 <pulseCounter_handlerB>:
   81028:	4b04      	ldr	r3, [pc, #16]	; (8103c <pulseCounter_handlerB+0x14>)
   8102a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   8102c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   81030:	d003      	beq.n	8103a <pulseCounter_handlerB+0x12>
	{
		counterB++;
   81032:	4b03      	ldr	r3, [pc, #12]	; (81040 <pulseCounter_handlerB+0x18>)
   81034:	681a      	ldr	r2, [r3, #0]
   81036:	3201      	adds	r2, #1
   81038:	601a      	str	r2, [r3, #0]
   8103a:	4770      	bx	lr
   8103c:	400e1200 	.word	0x400e1200
   81040:	20070af8 	.word	0x20070af8

00081044 <pulseCounter_configA>:
	}
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   81044:	b570      	push	{r4, r5, r6, lr}
   81046:	b082      	sub	sp, #8
   81048:	4606      	mov	r6, r0
   8104a:	460d      	mov	r5, r1
   8104c:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8104e:	2000      	movs	r0, #0
   81050:	4b0d      	ldr	r3, [pc, #52]	; (81088 <pulseCounter_configA+0x44>)
   81052:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   81054:	4630      	mov	r0, r6
   81056:	4b0d      	ldr	r3, [pc, #52]	; (8108c <pulseCounter_configA+0x48>)
   81058:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8105a:	4628      	mov	r0, r5
   8105c:	4621      	mov	r1, r4
   8105e:	2201      	movs	r2, #1
   81060:	4b0b      	ldr	r3, [pc, #44]	; (81090 <pulseCounter_configA+0x4c>)
   81062:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   81064:	4b0b      	ldr	r3, [pc, #44]	; (81094 <pulseCounter_configA+0x50>)
   81066:	9300      	str	r3, [sp, #0]
   81068:	4628      	mov	r0, r5
   8106a:	4631      	mov	r1, r6
   8106c:	4622      	mov	r2, r4
   8106e:	2340      	movs	r3, #64	; 0x40
   81070:	4e09      	ldr	r6, [pc, #36]	; (81098 <pulseCounter_configA+0x54>)
   81072:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   81074:	4628      	mov	r0, r5
   81076:	4621      	mov	r1, r4
   81078:	4b08      	ldr	r3, [pc, #32]	; (8109c <pulseCounter_configA+0x58>)
   8107a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8107c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81080:	4b07      	ldr	r3, [pc, #28]	; (810a0 <pulseCounter_configA+0x5c>)
   81082:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   81084:	b002      	add	sp, #8
   81086:	bd70      	pop	{r4, r5, r6, pc}
   81088:	00083551 	.word	0x00083551
   8108c:	000834f9 	.word	0x000834f9
   81090:	0008311d 	.word	0x0008311d
   81094:	0008100d 	.word	0x0008100d
   81098:	00083385 	.word	0x00083385
   8109c:	000831a9 	.word	0x000831a9
   810a0:	e000e100 	.word	0xe000e100

000810a4 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   810a4:	b570      	push	{r4, r5, r6, lr}
   810a6:	b082      	sub	sp, #8
   810a8:	4606      	mov	r6, r0
   810aa:	460d      	mov	r5, r1
   810ac:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   810ae:	2000      	movs	r0, #0
   810b0:	4b0d      	ldr	r3, [pc, #52]	; (810e8 <pulseCounter_configB+0x44>)
   810b2:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   810b4:	4630      	mov	r0, r6
   810b6:	4b0d      	ldr	r3, [pc, #52]	; (810ec <pulseCounter_configB+0x48>)
   810b8:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   810ba:	4628      	mov	r0, r5
   810bc:	4621      	mov	r1, r4
   810be:	2201      	movs	r2, #1
   810c0:	4b0b      	ldr	r3, [pc, #44]	; (810f0 <pulseCounter_configB+0x4c>)
   810c2:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   810c4:	4b0b      	ldr	r3, [pc, #44]	; (810f4 <pulseCounter_configB+0x50>)
   810c6:	9300      	str	r3, [sp, #0]
   810c8:	4628      	mov	r0, r5
   810ca:	4631      	mov	r1, r6
   810cc:	4622      	mov	r2, r4
   810ce:	2340      	movs	r3, #64	; 0x40
   810d0:	4e09      	ldr	r6, [pc, #36]	; (810f8 <pulseCounter_configB+0x54>)
   810d2:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   810d4:	4628      	mov	r0, r5
   810d6:	4621      	mov	r1, r4
   810d8:	4b08      	ldr	r3, [pc, #32]	; (810fc <pulseCounter_configB+0x58>)
   810da:	4798      	blx	r3
   810dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   810e0:	4b07      	ldr	r3, [pc, #28]	; (81100 <pulseCounter_configB+0x5c>)
   810e2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   810e4:	b002      	add	sp, #8
   810e6:	bd70      	pop	{r4, r5, r6, pc}
   810e8:	00083551 	.word	0x00083551
   810ec:	000834f9 	.word	0x000834f9
   810f0:	0008311d 	.word	0x0008311d
   810f4:	00081029 	.word	0x00081029
   810f8:	00083385 	.word	0x00083385
   810fc:	000831a9 	.word	0x000831a9
   81100:	e000e100 	.word	0xe000e100

00081104 <TC0_init>:
static uint32_t disable_write_protect(uint32_t key){
	if(key == WPKEY_WPMR_PMC)
	{
		*p_PMC_WPMR &= 0;               // clear entire register just to be safe
		*p_PMC_WPMR |= WPKEY_WPMR_PMC;  // first write WPKEY = 0x504D43 to register
		*p_PMC_WPMR &= 0x11111100;      // then clear WPEN bit, mask upper bytes
   81104:	4b11      	ldr	r3, [pc, #68]	; (8114c <TC0_init+0x48>)
   81106:	4a12      	ldr	r2, [pc, #72]	; (81150 <TC0_init+0x4c>)
   81108:	6013      	str	r3, [r2, #0]
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   8110a:	4a12      	ldr	r2, [pc, #72]	; (81154 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   8110c:	6811      	ldr	r1, [r2, #0]
   8110e:	f021 0102 	bic.w	r1, r1, #2
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   81112:	f041 0101 	orr.w	r1, r1, #1
   81116:	6011      	str	r1, [r2, #0]
	else if (key == WPKEY_WPMR_TC)
	{
		enable_clock_TC0CH0();    /* in order to access TC_WPMR, the Timer Counter clock of the first channel must be enabled */	
		*p_TC_WPMR &= 0;
		*p_TC_WPMR |= WPKEY_WPMR_TC;
		*p_TC_WPMR &= 0x11111100; // disable Write Protect by clearing WPEN bit, mask upper bytes
   81118:	32e4      	adds	r2, #228	; 0xe4
   8111a:	6013      	str	r3, [r2, #0]

static void enable_periph_clk(uint32_t periph_id){
	//disable_write_protect(WPKEY_WPMR_PMC);
	if(periph_id == PERIPH_ID_TCC0)
	{
		if((*p_PMC_PCSR0 & (1<<PERIPH_ID_TCC0)) != (1<<PERIPH_ID_TCC0)){  /* check status of peripheral clock corresponding to Timer Counter Channel 0 (if enabled) */
   8111c:	4b0e      	ldr	r3, [pc, #56]	; (81158 <TC0_init+0x54>)
   8111e:	681b      	ldr	r3, [r3, #0]
   81120:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   81124:	d103      	bne.n	8112e <TC0_init+0x2a>
			*p_PMC_PCER0 = (1 << PERIPH_ID_TCC0);                         /* enable peripheral clock corresponding to Timer Counter Channel 0 */
   81126:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8112a:	4b0c      	ldr	r3, [pc, #48]	; (8115c <TC0_init+0x58>)
   8112c:	601a      	str	r2, [r3, #0]
	*p_TC_CMR0 &= ~(1 << WAVE);
}

/* Set TCCLKS bits in TC_CMR (clock selected MCK/2 clock signal (from PMC)) */
static void select_clock(void){
	*p_TC_CMR0 &= 0x11111110;
   8112e:	4a0c      	ldr	r2, [pc, #48]	; (81160 <TC0_init+0x5c>)
   81130:	6813      	ldr	r3, [r2, #0]
   81132:	f003 3311 	and.w	r3, r3, #286331153	; 0x11111111
   81136:	f023 0301 	bic.w	r3, r3, #1
   8113a:	6013      	str	r3, [r2, #0]
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   8113c:	4b05      	ldr	r3, [pc, #20]	; (81154 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   8113e:	681a      	ldr	r2, [r3, #0]
   81140:	f022 0202 	bic.w	r2, r2, #2
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   81144:	f042 0205 	orr.w	r2, r2, #5
   81148:	601a      	str	r2, [r3, #0]
   8114a:	4770      	bx	lr
   8114c:	00100100 	.word	0x00100100
   81150:	400e06e4 	.word	0x400e06e4
   81154:	40080000 	.word	0x40080000
   81158:	400e0618 	.word	0x400e0618
   8115c:	400e0610 	.word	0x400e0610
   81160:	40080004 	.word	0x40080004

00081164 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81164:	b4f0      	push	{r4, r5, r6, r7}
   81166:	b08c      	sub	sp, #48	; 0x30
   81168:	4607      	mov	r7, r0
   8116a:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   8116c:	ac01      	add	r4, sp, #4
   8116e:	4d12      	ldr	r5, [pc, #72]	; (811b8 <pwm_clocks_generate+0x54>)
   81170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81178:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   8117c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81180:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81182:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81184:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81188:	fbb6 f4f4 	udiv	r4, r6, r4
   8118c:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81190:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81194:	d903      	bls.n	8119e <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81196:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81198:	2b0b      	cmp	r3, #11
   8119a:	d1f3      	bne.n	81184 <pwm_clocks_generate+0x20>
   8119c:	e004      	b.n	811a8 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   8119e:	2b0a      	cmp	r3, #10
   811a0:	d805      	bhi.n	811ae <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   811a2:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   811a6:	e004      	b.n	811b2 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   811a8:	f64f 70ff 	movw	r0, #65535	; 0xffff
   811ac:	e001      	b.n	811b2 <pwm_clocks_generate+0x4e>
   811ae:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   811b2:	b00c      	add	sp, #48	; 0x30
   811b4:	bcf0      	pop	{r4, r5, r6, r7}
   811b6:	4770      	bx	lr
   811b8:	0008a88c 	.word	0x0008a88c

000811bc <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   811bc:	b570      	push	{r4, r5, r6, lr}
   811be:	4606      	mov	r6, r0
   811c0:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   811c2:	6808      	ldr	r0, [r1, #0]
   811c4:	b140      	cbz	r0, 811d8 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   811c6:	6889      	ldr	r1, [r1, #8]
   811c8:	4b0b      	ldr	r3, [pc, #44]	; (811f8 <pwm_init+0x3c>)
   811ca:	4798      	blx	r3
   811cc:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   811ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
   811d2:	4298      	cmp	r0, r3
   811d4:	d101      	bne.n	811da <pwm_init+0x1e>
   811d6:	e00e      	b.n	811f6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   811d8:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   811da:	6860      	ldr	r0, [r4, #4]
   811dc:	b140      	cbz	r0, 811f0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   811de:	68a1      	ldr	r1, [r4, #8]
   811e0:	4b05      	ldr	r3, [pc, #20]	; (811f8 <pwm_init+0x3c>)
   811e2:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   811e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   811e8:	4298      	cmp	r0, r3
   811ea:	d004      	beq.n	811f6 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   811ec:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   811f0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   811f2:	2000      	movs	r0, #0
   811f4:	bd70      	pop	{r4, r5, r6, pc}
}
   811f6:	bd70      	pop	{r4, r5, r6, pc}
   811f8:	00081165 	.word	0x00081165

000811fc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   811fc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   811fe:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81200:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81202:	684a      	ldr	r2, [r1, #4]
   81204:	f002 020f 	and.w	r2, r2, #15
   81208:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8120a:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8120c:	432c      	orrs	r4, r5
   8120e:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   81210:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81214:	7d8a      	ldrb	r2, [r1, #22]
   81216:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8121a:	7dca      	ldrb	r2, [r1, #23]
   8121c:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81220:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81222:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81226:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8122a:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8122e:	68cc      	ldr	r4, [r1, #12]
   81230:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81234:	690c      	ldr	r4, [r1, #16]
   81236:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8123a:	7d8a      	ldrb	r2, [r1, #22]
   8123c:	b13a      	cbz	r2, 8124e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8123e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81240:	8b4a      	ldrh	r2, [r1, #26]
   81242:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81246:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8124a:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8124e:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81250:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81254:	409a      	lsls	r2, r3
   81256:	43d2      	mvns	r2, r2
   81258:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8125a:	7fce      	ldrb	r6, [r1, #31]
   8125c:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8125e:	7f8c      	ldrb	r4, [r1, #30]
   81260:	409c      	lsls	r4, r3
   81262:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81266:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81268:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8126a:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8126c:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8126e:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81272:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81274:	f891 4020 	ldrb.w	r4, [r1, #32]
   81278:	409c      	lsls	r4, r3
   8127a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8127e:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81280:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81282:	2201      	movs	r2, #1
   81284:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81286:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8128a:	b11c      	cbz	r4, 81294 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   8128c:	6a04      	ldr	r4, [r0, #32]
   8128e:	4314      	orrs	r4, r2
   81290:	6204      	str	r4, [r0, #32]
   81292:	e003      	b.n	8129c <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81294:	6a04      	ldr	r4, [r0, #32]
   81296:	ea24 0402 	bic.w	r4, r4, r2
   8129a:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   8129c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   812a0:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   812a2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   812a4:	bf0c      	ite	eq
   812a6:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   812a8:	4394      	bicne	r4, r2
   812aa:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   812ac:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   812b0:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   812b2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   812b4:	bf0c      	ite	eq
   812b6:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   812ba:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   812be:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   812c0:	2b03      	cmp	r3, #3
   812c2:	d80c      	bhi.n	812de <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   812c4:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   812c6:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   812c8:	22ff      	movs	r2, #255	; 0xff
   812ca:	409a      	lsls	r2, r3
   812cc:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   812d0:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   812d4:	fa01 f303 	lsl.w	r3, r1, r3
   812d8:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   812da:	66c3      	str	r3, [r0, #108]	; 0x6c
   812dc:	e00c      	b.n	812f8 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   812de:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   812e0:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   812e2:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   812e4:	22ff      	movs	r2, #255	; 0xff
   812e6:	409a      	lsls	r2, r3
   812e8:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   812ec:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   812f0:	fa01 f303 	lsl.w	r3, r1, r3
   812f4:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   812f6:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   812f8:	2000      	movs	r0, #0
   812fa:	bc70      	pop	{r4, r5, r6}
   812fc:	4770      	bx	lr
   812fe:	bf00      	nop

00081300 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81300:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81302:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81304:	690b      	ldr	r3, [r1, #16]
   81306:	4293      	cmp	r3, r2
   81308:	d306      	bcc.n	81318 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8130a:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   8130c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81310:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81314:	2000      	movs	r0, #0
   81316:	e001      	b.n	8131c <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81318:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   8131c:	f85d 4b04 	ldr.w	r4, [sp], #4
   81320:	4770      	bx	lr
   81322:	bf00      	nop

00081324 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   81324:	2301      	movs	r3, #1
   81326:	fa03 f101 	lsl.w	r1, r3, r1
   8132a:	6041      	str	r1, [r0, #4]
   8132c:	4770      	bx	lr
   8132e:	bf00      	nop

00081330 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81330:	2301      	movs	r3, #1
   81332:	fa03 f101 	lsl.w	r1, r3, r1
   81336:	6081      	str	r1, [r0, #8]
   81338:	4770      	bx	lr
   8133a:	bf00      	nop

0008133c <twi_comInit>:

void buildObject(uint8_t data[5], objectinfo_t *ptr_object);

void buildXY(uint8_t data[5], uint16_t *pInt, uint16_t *ypos_1);

void twi_comInit(void) {
   8133c:	b500      	push	{lr}
   8133e:	b085      	sub	sp, #20
	// TWI master initialization options.
	//set that there is no data;
	theArm.hasData = 0;
   81340:	2300      	movs	r3, #0
   81342:	4a0b      	ldr	r2, [pc, #44]	; (81370 <twi_comInit+0x34>)
   81344:	7153      	strb	r3, [r2, #5]
	SLAVE_ADDR = SLAVE_ADDR_ARM;//twi slave address for arm
   81346:	2202      	movs	r2, #2
   81348:	490a      	ldr	r1, [pc, #40]	; (81374 <twi_comInit+0x38>)
   8134a:	600a      	str	r2, [r1, #0]

	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   8134c:	490a      	ldr	r1, [pc, #40]	; (81378 <twi_comInit+0x3c>)
   8134e:	9102      	str	r1, [sp, #8]
	opt.chip = SLAVE_ADDR;
   81350:	f88d 200c 	strb.w	r2, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   81354:	4a09      	ldr	r2, [pc, #36]	; (8137c <twi_comInit+0x40>)
   81356:	9201      	str	r2, [sp, #4]
	p_opt->smbus      = 0;
   81358:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8135c:	2017      	movs	r0, #23
   8135e:	4b08      	ldr	r3, [pc, #32]	; (81380 <twi_comInit+0x44>)
   81360:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   81362:	4808      	ldr	r0, [pc, #32]	; (81384 <twi_comInit+0x48>)
   81364:	a901      	add	r1, sp, #4
   81366:	4b08      	ldr	r3, [pc, #32]	; (81388 <twi_comInit+0x4c>)
   81368:	4798      	blx	r3

	// Initialize the TWI master driver.
	twi_master_setup(TWI_PORT, &opt);
}
   8136a:	b005      	add	sp, #20
   8136c:	f85d fb04 	ldr.w	pc, [sp], #4
   81370:	2007ae70 	.word	0x2007ae70
   81374:	2007ae5c 	.word	0x2007ae5c
   81378:	000186a0 	.word	0x000186a0
   8137c:	0501bd00 	.word	0x0501bd00
   81380:	000834f9 	.word	0x000834f9
   81384:	40090000 	.word	0x40090000
   81388:	0008018d 	.word	0x0008018d

0008138c <twiSendData>:
	//}
}

//Send data to Arm with TWI
//data holds the data, dataLength is how many bytes the data is.
uint8_t twiSendData(uint8_t *data, int dataLength) {
   8138c:	b530      	push	{r4, r5, lr}
   8138e:	b087      	sub	sp, #28

	twi_package_t packet = {
   81390:	2300      	movs	r3, #0
   81392:	9301      	str	r3, [sp, #4]
   81394:	9302      	str	r3, [sp, #8]
   81396:	9305      	str	r3, [sp, #20]
   81398:	9003      	str	r0, [sp, #12]
   8139a:	9104      	str	r1, [sp, #16]
   8139c:	4b0a      	ldr	r3, [pc, #40]	; (813c8 <twiSendData+0x3c>)
   8139e:	7819      	ldrb	r1, [r3, #0]
   813a0:	f88d 1014 	strb.w	r1, [sp, #20]
			.buffer       = data, // transfer data source buffer
			.length       = dataLength   // transfer data size (bytes)
	};


	if (twi_probe(TWI_PORT, SLAVE_ADDR) == TWI_SUCCESS) {
   813a4:	4809      	ldr	r0, [pc, #36]	; (813cc <twiSendData+0x40>)
   813a6:	4b0a      	ldr	r3, [pc, #40]	; (813d0 <twiSendData+0x44>)
   813a8:	4798      	blx	r3
   813aa:	b938      	cbnz	r0, 813bc <twiSendData+0x30>
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
   813ac:	4d07      	ldr	r5, [pc, #28]	; (813cc <twiSendData+0x40>)
   813ae:	4c09      	ldr	r4, [pc, #36]	; (813d4 <twiSendData+0x48>)
   813b0:	4628      	mov	r0, r5
   813b2:	a901      	add	r1, sp, #4
   813b4:	47a0      	blx	r4
   813b6:	2800      	cmp	r0, #0
   813b8:	d1fa      	bne.n	813b0 <twiSendData+0x24>
   813ba:	e001      	b.n	813c0 <twiSendData+0x34>
		return 1;
	} else {
		return 0;
   813bc:	2000      	movs	r0, #0
   813be:	e000      	b.n	813c2 <twiSendData+0x36>
	};


	if (twi_probe(TWI_PORT, SLAVE_ADDR) == TWI_SUCCESS) {
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
		return 1;
   813c0:	2001      	movs	r0, #1
	} else {
		return 0;
	}
}
   813c2:	b007      	add	sp, #28
   813c4:	bd30      	pop	{r4, r5, pc}
   813c6:	bf00      	nop
   813c8:	2007ae5c 	.word	0x2007ae5c
   813cc:	40090000 	.word	0x40090000
   813d0:	00080341 	.word	0x00080341
   813d4:	000802a1 	.word	0x000802a1

000813d8 <twiReciveData>:

//Recive data from ARM with TWI
//recives and prints the data out on Uart.
//packageSize how many bytes expected to recive
//returns the data recived as array.
uint8_t twiReciveData(uint8_t *recv, uint8_t packageSize) {
   813d8:	b530      	push	{r4, r5, lr}
   813da:	b087      	sub	sp, #28
	//package recived
	twi_package_t pkt_rcv = {
   813dc:	2300      	movs	r3, #0
   813de:	9301      	str	r3, [sp, #4]
   813e0:	9302      	str	r3, [sp, #8]
   813e2:	9305      	str	r3, [sp, #20]
   813e4:	9003      	str	r0, [sp, #12]
   813e6:	9104      	str	r1, [sp, #16]
   813e8:	4b06      	ldr	r3, [pc, #24]	; (81404 <twiReciveData+0x2c>)
   813ea:	681b      	ldr	r3, [r3, #0]
   813ec:	f88d 3014 	strb.w	r3, [sp, #20]
			.length       = packageSize   // transfer data size (bytes)
	};

// 	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
// 	{
	while (twi_master_read(TWI_PORT, &pkt_rcv) != TWI_SUCCESS);
   813f0:	4d05      	ldr	r5, [pc, #20]	; (81408 <twiReciveData+0x30>)
   813f2:	4c06      	ldr	r4, [pc, #24]	; (8140c <twiReciveData+0x34>)
   813f4:	4628      	mov	r0, r5
   813f6:	a901      	add	r1, sp, #4
   813f8:	47a0      	blx	r4
   813fa:	2800      	cmp	r0, #0
   813fc:	d1fa      	bne.n	813f4 <twiReciveData+0x1c>
// 	}
// 	else{
// 		return 0;
// 	}

}
   813fe:	2001      	movs	r0, #1
   81400:	b007      	add	sp, #28
   81402:	bd30      	pop	{r4, r5, pc}
   81404:	2007ae5c 	.word	0x2007ae5c
   81408:	40090000 	.word	0x40090000
   8140c:	000801cd 	.word	0x000801cd

00081410 <handleCmd>:


void handleCmd(uint8_t cmd) {
   81410:	b508      	push	{r3, lr}

	switch (cmd) {
   81412:	3802      	subs	r0, #2
   81414:	2823      	cmp	r0, #35	; 0x23
   81416:	d837      	bhi.n	81488 <handleCmd+0x78>
   81418:	e8df f000 	tbb	[pc, r0]
   8141c:	361e1a16 	.word	0x361e1a16
   81420:	36363636 	.word	0x36363636
   81424:	36363636 	.word	0x36363636
   81428:	36363636 	.word	0x36363636
   8142c:	36363636 	.word	0x36363636
   81430:	36363636 	.word	0x36363636
   81434:	36363636 	.word	0x36363636
   81438:	2a123636 	.word	0x2a123636
   8143c:	32262e22 	.word	0x32262e22
		case TWI_CMD_ARM_INIT:
			printf("TWI_CMD_ARM_INIT\n");
   81440:	4813      	ldr	r0, [pc, #76]	; (81490 <handleCmd+0x80>)
   81442:	4b14      	ldr	r3, [pc, #80]	; (81494 <handleCmd+0x84>)
   81444:	4798      	blx	r3
			break;
   81446:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_BOX_INFO:
			printf("TWI_CMD_ARM_REQ_BOX_INFO\n");
   81448:	4813      	ldr	r0, [pc, #76]	; (81498 <handleCmd+0x88>)
   8144a:	4b12      	ldr	r3, [pc, #72]	; (81494 <handleCmd+0x84>)
   8144c:	4798      	blx	r3
			break;
   8144e:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_OBJ_INFO:
			printf("TWI_CMD_ARM_REQ_OBJ_INFO\n");
   81450:	4812      	ldr	r0, [pc, #72]	; (8149c <handleCmd+0x8c>)
   81452:	4b10      	ldr	r3, [pc, #64]	; (81494 <handleCmd+0x84>)
   81454:	4798      	blx	r3
			break;
   81456:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_COLLECT_INFO:
			printf("TWI_CMD_ARM_REQ_COLLECT_INFO\n");
   81458:	4811      	ldr	r0, [pc, #68]	; (814a0 <handleCmd+0x90>)
   8145a:	4b0e      	ldr	r3, [pc, #56]	; (81494 <handleCmd+0x84>)
   8145c:	4798      	blx	r3
			break;
   8145e:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_START:
			printf("TWI_CMD_PICKUP_START\n");
   81460:	4810      	ldr	r0, [pc, #64]	; (814a4 <handleCmd+0x94>)
   81462:	4b0c      	ldr	r3, [pc, #48]	; (81494 <handleCmd+0x84>)
   81464:	4798      	blx	r3
			break;
   81466:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_STATUS:
			printf("TWI_CMD_PICKUP_STATUS\n");
   81468:	480f      	ldr	r0, [pc, #60]	; (814a8 <handleCmd+0x98>)
   8146a:	4b0a      	ldr	r3, [pc, #40]	; (81494 <handleCmd+0x84>)
   8146c:	4798      	blx	r3
			break;
   8146e:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_START:
			printf("TWI_CMD_DROPOFF_START\n");
   81470:	480e      	ldr	r0, [pc, #56]	; (814ac <handleCmd+0x9c>)
   81472:	4b08      	ldr	r3, [pc, #32]	; (81494 <handleCmd+0x84>)
   81474:	4798      	blx	r3
			break;
   81476:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_STATUS:
			printf("TWI_CMD_DROPOFF_STATUS\n");
   81478:	480d      	ldr	r0, [pc, #52]	; (814b0 <handleCmd+0xa0>)
   8147a:	4b06      	ldr	r3, [pc, #24]	; (81494 <handleCmd+0x84>)
   8147c:	4798      	blx	r3
			break;
   8147e:	bd08      	pop	{r3, pc}
		case TWI_CMD_ERROR:
			printf("TWI_CMD_ERROR\n");
   81480:	480c      	ldr	r0, [pc, #48]	; (814b4 <handleCmd+0xa4>)
   81482:	4b04      	ldr	r3, [pc, #16]	; (81494 <handleCmd+0x84>)
   81484:	4798      	blx	r3
			break;
   81486:	bd08      	pop	{r3, pc}
		default:
			printf("error\n");
   81488:	480b      	ldr	r0, [pc, #44]	; (814b8 <handleCmd+0xa8>)
   8148a:	4b02      	ldr	r3, [pc, #8]	; (81494 <handleCmd+0x84>)
   8148c:	4798      	blx	r3
   8148e:	bd08      	pop	{r3, pc}
   81490:	0008a8bc 	.word	0x0008a8bc
   81494:	00086925 	.word	0x00086925
   81498:	0008a8d0 	.word	0x0008a8d0
   8149c:	0008a8ec 	.word	0x0008a8ec
   814a0:	0008a908 	.word	0x0008a908
   814a4:	0008a928 	.word	0x0008a928
   814a8:	0008a940 	.word	0x0008a940
   814ac:	0008a958 	.word	0x0008a958
   814b0:	0008a970 	.word	0x0008a970
   814b4:	0008a988 	.word	0x0008a988
   814b8:	0008a998 	.word	0x0008a998

000814bc <twi_getArmInfo>:
	}
}

arminfo_t twi_getArmInfo() {
   814bc:	b510      	push	{r4, lr}
   814be:	b082      	sub	sp, #8
   814c0:	4604      	mov	r4, r0
// 	if(theArm.hasData)
// 	{
// 		return theArm;
// 	}

	uint8_t data[3] = {0};
   814c2:	2300      	movs	r3, #0
   814c4:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   814c8:	f8ad 3000 	strh.w	r3, [sp]
   814cc:	f88d 3002 	strb.w	r3, [sp, #2]
	uint8_t result;


	data[0] = TWI_CMD_ARM_INIT;
   814d0:	2320      	movs	r3, #32
   814d2:	f88d 3004 	strb.w	r3, [sp, #4]
	data[1] = TWI_CMD_ARM_REQ_BOX_INFO;
   814d6:	2302      	movs	r3, #2
   814d8:	f88d 3005 	strb.w	r3, [sp, #5]

	//TWI_CMD_ARM_REQ_COLLECT_INFO;
	//TWI_CMD_ARM_REQ_OBJ_INFO

	result = twiSendData(data, 3);
   814dc:	a801      	add	r0, sp, #4
   814de:	2103      	movs	r1, #3
   814e0:	4b38      	ldr	r3, [pc, #224]	; (815c4 <twi_getArmInfo+0x108>)
   814e2:	4798      	blx	r3
	if (result) {
   814e4:	b1f0      	cbz	r0, 81524 <twi_getArmInfo+0x68>

//		vTaskDelay(pdMSTOTICKS(20));
		twiReciveData(recv, 3);
   814e6:	4668      	mov	r0, sp
   814e8:	2103      	movs	r1, #3
   814ea:	4b37      	ldr	r3, [pc, #220]	; (815c8 <twi_getArmInfo+0x10c>)
   814ec:	4798      	blx	r3
		//printf("111 Receive successful: %u, %u, %u\n", recv[0], recv[1], recv[2]);
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.boxDistance = recv[1];
   814ee:	4b37      	ldr	r3, [pc, #220]	; (815cc <twi_getArmInfo+0x110>)
   814f0:	f89d 2001 	ldrb.w	r2, [sp, #1]
   814f4:	701a      	strb	r2, [r3, #0]
		theArm.boxAngle = recv[2];
   814f6:	f89d 2002 	ldrb.w	r2, [sp, #2]
   814fa:	705a      	strb	r2, [r3, #1]

		//todo remove
		theArm.hasData = 1;
   814fc:	2201      	movs	r2, #1
   814fe:	715a      	strb	r2, [r3, #5]
	}

	//vTaskDelay(pdMSTOTICKS(60));

	//setup for next send
	data[0] = TWI_CMD_ARM_INIT;
   81500:	2320      	movs	r3, #32
   81502:	f88d 3004 	strb.w	r3, [sp, #4]
	data[1] = TWI_CMD_ARM_REQ_OBJ_INFO;
   81506:	2103      	movs	r1, #3
   81508:	f88d 1005 	strb.w	r1, [sp, #5]
	recv[0] = 0;
   8150c:	2300      	movs	r3, #0
   8150e:	f88d 3000 	strb.w	r3, [sp]
	recv[1] = 0;
   81512:	f88d 3001 	strb.w	r3, [sp, #1]
	recv[2] = 0;
   81516:	f88d 3002 	strb.w	r3, [sp, #2]

	result = twiSendData(data, 3);
   8151a:	a801      	add	r0, sp, #4
   8151c:	4b29      	ldr	r3, [pc, #164]	; (815c4 <twi_getArmInfo+0x108>)
   8151e:	4798      	blx	r3
	if (result) {
   81520:	b958      	cbnz	r0, 8153a <twi_getArmInfo+0x7e>
   81522:	e027      	b.n	81574 <twi_getArmInfo+0xb8>
		theArm.boxAngle = recv[2];

		//todo remove
		theArm.hasData = 1;
	} else {
		puts("Fail 111");
   81524:	482a      	ldr	r0, [pc, #168]	; (815d0 <twi_getArmInfo+0x114>)
   81526:	4b2b      	ldr	r3, [pc, #172]	; (815d4 <twi_getArmInfo+0x118>)
   81528:	4798      	blx	r3
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.hasData = 0;
   8152a:	4b28      	ldr	r3, [pc, #160]	; (815cc <twi_getArmInfo+0x110>)
   8152c:	2200      	movs	r2, #0
   8152e:	715a      	strb	r2, [r3, #5]
		return theArm;
   81530:	6818      	ldr	r0, [r3, #0]
   81532:	6020      	str	r0, [r4, #0]
   81534:	889b      	ldrh	r3, [r3, #4]
   81536:	80a3      	strh	r3, [r4, #4]
   81538:	e040      	b.n	815bc <twi_getArmInfo+0x100>
	recv[2] = 0;

	result = twiSendData(data, 3);
	if (result) {
		//vTaskDelay(pdMSTOTICKS(20));
		twiReciveData(recv, 3);
   8153a:	4668      	mov	r0, sp
   8153c:	2103      	movs	r1, #3
   8153e:	4b22      	ldr	r3, [pc, #136]	; (815c8 <twi_getArmInfo+0x10c>)
   81540:	4798      	blx	r3
// 			//printf("222 Receive successful: %u, %u, %u\n", recv[0], recv[1], recv[2]);
// 			//vTaskDelay(pdMSTOTICKS(10));
		theArm.objectDistance = recv[1];
   81542:	4b22      	ldr	r3, [pc, #136]	; (815cc <twi_getArmInfo+0x110>)
   81544:	f89d 2001 	ldrb.w	r2, [sp, #1]
   81548:	709a      	strb	r2, [r3, #2]
		theArm.objectAngle = recv[2];
   8154a:	f89d 2002 	ldrb.w	r2, [sp, #2]
   8154e:	70da      	strb	r2, [r3, #3]
		theArm.hasData = 1;
   81550:	2201      	movs	r2, #1
   81552:	715a      	strb	r2, [r3, #5]
		return theArm;
	}


	//data[0] = TWI_CMD_ARM_INIT;
	data[1] = TWI_CMD_ARM_REQ_COLLECT_INFO;
   81554:	2304      	movs	r3, #4
   81556:	f88d 3005 	strb.w	r3, [sp, #5]
	recv[0] = 0;
   8155a:	2300      	movs	r3, #0
   8155c:	f88d 3000 	strb.w	r3, [sp]
	recv[1] = 0;
   81560:	f88d 3001 	strb.w	r3, [sp, #1]
	recv[2] = 0;
   81564:	f88d 3002 	strb.w	r3, [sp, #2]


	result = twiSendData(data, 3);
   81568:	a801      	add	r0, sp, #4
   8156a:	2103      	movs	r1, #3
   8156c:	4b15      	ldr	r3, [pc, #84]	; (815c4 <twi_getArmInfo+0x108>)
   8156e:	4798      	blx	r3
	if (result) {
   81570:	b1d0      	cbz	r0, 815a8 <twi_getArmInfo+0xec>
   81572:	e00a      	b.n	8158a <twi_getArmInfo+0xce>
// 			//vTaskDelay(pdMSTOTICKS(10));
		theArm.objectDistance = recv[1];
		theArm.objectAngle = recv[2];
		theArm.hasData = 1;
	} else {
		puts("Fail 222");
   81574:	4818      	ldr	r0, [pc, #96]	; (815d8 <twi_getArmInfo+0x11c>)
   81576:	4b17      	ldr	r3, [pc, #92]	; (815d4 <twi_getArmInfo+0x118>)
   81578:	4798      	blx	r3
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.hasData = 0;
   8157a:	4b14      	ldr	r3, [pc, #80]	; (815cc <twi_getArmInfo+0x110>)
   8157c:	2200      	movs	r2, #0
   8157e:	715a      	strb	r2, [r3, #5]
		return theArm;
   81580:	6818      	ldr	r0, [r3, #0]
   81582:	6020      	str	r0, [r4, #0]
   81584:	889b      	ldrh	r3, [r3, #4]
   81586:	80a3      	strh	r3, [r4, #4]
   81588:	e018      	b.n	815bc <twi_getArmInfo+0x100>
	result = twiSendData(data, 3);
	if (result) {

		//delay_ms(20);

		twiReciveData(recv, 3);
   8158a:	4668      	mov	r0, sp
   8158c:	2103      	movs	r1, #3
   8158e:	4b0e      	ldr	r3, [pc, #56]	; (815c8 <twi_getArmInfo+0x10c>)
   81590:	4798      	blx	r3
		//printf("333 Receive successful: %u, %u, %u\n", recv[0], recv[1], recv[2]);
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.collectAll = recv[1];
   81592:	4b0e      	ldr	r3, [pc, #56]	; (815cc <twi_getArmInfo+0x110>)
   81594:	f89d 2001 	ldrb.w	r2, [sp, #1]
   81598:	711a      	strb	r2, [r3, #4]
		theArm.hasData = 1;
   8159a:	2201      	movs	r2, #1
   8159c:	715a      	strb	r2, [r3, #5]
		theArm.hasData = 0;
		return theArm;
	}

	//return the armInfo
	return theArm;
   8159e:	6818      	ldr	r0, [r3, #0]
   815a0:	6020      	str	r0, [r4, #0]
   815a2:	889b      	ldrh	r3, [r3, #4]
   815a4:	80a3      	strh	r3, [r4, #4]
   815a6:	e009      	b.n	815bc <twi_getArmInfo+0x100>
		//printf("333 Receive successful: %u, %u, %u\n", recv[0], recv[1], recv[2]);
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.collectAll = recv[1];
		theArm.hasData = 1;
	} else {
		puts("Fail 333");
   815a8:	480c      	ldr	r0, [pc, #48]	; (815dc <twi_getArmInfo+0x120>)
   815aa:	4b0a      	ldr	r3, [pc, #40]	; (815d4 <twi_getArmInfo+0x118>)
   815ac:	4798      	blx	r3
		//vTaskDelay(pdMSTOTICKS(10));
		theArm.hasData = 0;
   815ae:	4b07      	ldr	r3, [pc, #28]	; (815cc <twi_getArmInfo+0x110>)
   815b0:	2200      	movs	r2, #0
   815b2:	715a      	strb	r2, [r3, #5]
		return theArm;
   815b4:	6818      	ldr	r0, [r3, #0]
   815b6:	6020      	str	r0, [r4, #0]
   815b8:	889b      	ldrh	r3, [r3, #4]
   815ba:	80a3      	strh	r3, [r4, #4]
	}

	//return the armInfo
	return theArm;
}
   815bc:	4620      	mov	r0, r4
   815be:	b002      	add	sp, #8
   815c0:	bd10      	pop	{r4, pc}
   815c2:	bf00      	nop
   815c4:	0008138d 	.word	0x0008138d
   815c8:	000813d9 	.word	0x000813d9
   815cc:	2007ae70 	.word	0x2007ae70
   815d0:	0008a9a0 	.word	0x0008a9a0
   815d4:	00086b55 	.word	0x00086b55
   815d8:	0008a9ac 	.word	0x0008a9ac
   815dc:	0008a9b8 	.word	0x0008a9b8

000815e0 <twi_pickupStart>:
	twi_set_slave_addr(TWI_PORT, SLAVE_ADDR);

}

//send command for arm to start pickup
uint8_t twi_pickupStart() {
   815e0:	b500      	push	{lr}
   815e2:	b083      	sub	sp, #12

	uint8_t data[3] = {TWI_CMD_PICKUP_START, 0, 0};
   815e4:	2322      	movs	r3, #34	; 0x22
   815e6:	f88d 3004 	strb.w	r3, [sp, #4]
   815ea:	2300      	movs	r3, #0
   815ec:	f88d 3005 	strb.w	r3, [sp, #5]
   815f0:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);
   815f4:	a801      	add	r0, sp, #4
   815f6:	2103      	movs	r1, #3
   815f8:	4b02      	ldr	r3, [pc, #8]	; (81604 <twi_pickupStart+0x24>)
   815fa:	4798      	blx	r3
}
   815fc:	b003      	add	sp, #12
   815fe:	f85d fb04 	ldr.w	pc, [sp], #4
   81602:	bf00      	nop
   81604:	0008138d 	.word	0x0008138d

00081608 <twi_pickupGetStatus>:
void twi_pickupSetCm(uint8_t cm) {
	twi_move_cm = cm;
}

//set arm in send pickup status
PickupStatus twi_pickupGetStatus() {
   81608:	b500      	push	{lr}
   8160a:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_PICKUP_STATUS, 0, 0};
   8160c:	2324      	movs	r3, #36	; 0x24
   8160e:	f88d 3004 	strb.w	r3, [sp, #4]
   81612:	2300      	movs	r3, #0
   81614:	f88d 3005 	strb.w	r3, [sp, #5]
   81618:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   8161c:	f8ad 3000 	strh.w	r3, [sp]
   81620:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   81624:	a801      	add	r0, sp, #4
   81626:	2103      	movs	r1, #3
   81628:	4b15      	ldr	r3, [pc, #84]	; (81680 <twi_pickupGetStatus+0x78>)
   8162a:	4798      	blx	r3
   8162c:	b310      	cbz	r0, 81674 <twi_pickupGetStatus+0x6c>
		//get status
		twiReciveData(recv, 3);
   8162e:	4668      	mov	r0, sp
   81630:	2103      	movs	r1, #3
   81632:	4b14      	ldr	r3, [pc, #80]	; (81684 <twi_pickupGetStatus+0x7c>)
   81634:	4798      	blx	r3
		if (recv[0] == TWI_CMD_PICKUP_STATUS) {
   81636:	f89d 3000 	ldrb.w	r3, [sp]
   8163a:	2b24      	cmp	r3, #36	; 0x24
   8163c:	d10c      	bne.n	81658 <twi_pickupGetStatus+0x50>
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));

			//when slave want to move
			if (recv[1] == PICKUP_FORWARD || recv[1] == PICKUP_BACKWARD) {
   8163e:	f89d 0001 	ldrb.w	r0, [sp, #1]
   81642:	1ec3      	subs	r3, r0, #3
   81644:	b2db      	uxtb	r3, r3
   81646:	2b01      	cmp	r3, #1
   81648:	d817      	bhi.n	8167a <twi_pickupGetStatus+0x72>
	}
}

//set pickup status. when done driving
void twi_pickupSetMasterStatus(PickupStatus newStatus) {
	twi_masterPickupStatus = newStatus;
   8164a:	4b0f      	ldr	r3, [pc, #60]	; (81688 <twi_pickupGetStatus+0x80>)
   8164c:	7018      	strb	r0, [r3, #0]
	return twiSendData(data, 3);
}


void twi_pickupSetCm(uint8_t cm) {
	twi_move_cm = cm;
   8164e:	f89d 2002 	ldrb.w	r2, [sp, #2]
   81652:	4b0e      	ldr	r3, [pc, #56]	; (8168c <twi_pickupGetStatus+0x84>)
   81654:	701a      	strb	r2, [r3, #0]
   81656:	e010      	b.n	8167a <twi_pickupGetStatus+0x72>
				twi_pickupSetMasterStatus(recv[1]);
				twi_pickupSetCm(recv[2]);
			}
			return recv[1];
		} else {
			puts("ERROR pickup status");
   81658:	480d      	ldr	r0, [pc, #52]	; (81690 <twi_pickupGetStatus+0x88>)
   8165a:	4b0e      	ldr	r3, [pc, #56]	; (81694 <twi_pickupGetStatus+0x8c>)
   8165c:	4798      	blx	r3
			printf("got: %x %u\n", recv[0], recv[0]);
   8165e:	f89d 2000 	ldrb.w	r2, [sp]
   81662:	480d      	ldr	r0, [pc, #52]	; (81698 <twi_pickupGetStatus+0x90>)
   81664:	4611      	mov	r1, r2
   81666:	4b0d      	ldr	r3, [pc, #52]	; (8169c <twi_pickupGetStatus+0x94>)
   81668:	4798      	blx	r3
			//vTaskDelay(pdMSTOTICKS(10));
			handleCmd(recv[0]);
   8166a:	f89d 0000 	ldrb.w	r0, [sp]
   8166e:	4b0c      	ldr	r3, [pc, #48]	; (816a0 <twi_pickupGetStatus+0x98>)
   81670:	4798      	blx	r3
   81672:	e002      	b.n	8167a <twi_pickupGetStatus+0x72>
			//vTaskDelay(pdMSTOTICKS(10));
		}

	} else {
		puts("Error on send status pickup");
   81674:	480b      	ldr	r0, [pc, #44]	; (816a4 <twi_pickupGetStatus+0x9c>)
   81676:	4b07      	ldr	r3, [pc, #28]	; (81694 <twi_pickupGetStatus+0x8c>)
   81678:	4798      	blx	r3
	}

}
   8167a:	b003      	add	sp, #12
   8167c:	f85d fb04 	ldr.w	pc, [sp], #4
   81680:	0008138d 	.word	0x0008138d
   81684:	000813d9 	.word	0x000813d9
   81688:	20070220 	.word	0x20070220
   8168c:	20070afc 	.word	0x20070afc
   81690:	0008a9c4 	.word	0x0008a9c4
   81694:	00086b55 	.word	0x00086b55
   81698:	0008a9d8 	.word	0x0008a9d8
   8169c:	00086925 	.word	0x00086925
   816a0:	00081411 	.word	0x00081411
   816a4:	0008a9e4 	.word	0x0008a9e4

000816a8 <twi_pickupSendMovementDone>:

//send done driving
uint8_t twi_pickupSendMovementDone() {
   816a8:	b500      	push	{lr}
   816aa:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_PICKUP_STATUS, PICKUP_DONE_DRIVE, 0};
   816ac:	4b0a      	ldr	r3, [pc, #40]	; (816d8 <twi_pickupSendMovementDone+0x30>)
   816ae:	881a      	ldrh	r2, [r3, #0]
   816b0:	789b      	ldrb	r3, [r3, #2]
   816b2:	f8ad 2004 	strh.w	r2, [sp, #4]
   816b6:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   816ba:	a801      	add	r0, sp, #4
   816bc:	2103      	movs	r1, #3
   816be:	4b07      	ldr	r3, [pc, #28]	; (816dc <twi_pickupSendMovementDone+0x34>)
   816c0:	4798      	blx	r3
   816c2:	4603      	mov	r3, r0
   816c4:	b118      	cbz	r0, 816ce <twi_pickupSendMovementDone+0x26>
		twi_masterPickupStatus = PICKUP_RUNNING;
   816c6:	2205      	movs	r2, #5
   816c8:	4b05      	ldr	r3, [pc, #20]	; (816e0 <twi_pickupSendMovementDone+0x38>)
   816ca:	701a      	strb	r2, [r3, #0]
		//success
		return 1;
   816cc:	2301      	movs	r3, #1
	} else {
		//failed
		return 0;
	}

}
   816ce:	4618      	mov	r0, r3
   816d0:	b003      	add	sp, #12
   816d2:	f85d fb04 	ldr.w	pc, [sp], #4
   816d6:	bf00      	nop
   816d8:	0008a8b8 	.word	0x0008a8b8
   816dc:	0008138d 	.word	0x0008138d
   816e0:	20070220 	.word	0x20070220

000816e4 <twi_dropoffStart>:

//start dropoff
uint8_t twi_dropoffStart(void) {
   816e4:	b500      	push	{lr}
   816e6:	b083      	sub	sp, #12

	uint8_t data[3] = {TWI_CMD_DROPOFF_START, 0, 0};
   816e8:	2321      	movs	r3, #33	; 0x21
   816ea:	f88d 3004 	strb.w	r3, [sp, #4]
   816ee:	2300      	movs	r3, #0
   816f0:	f88d 3005 	strb.w	r3, [sp, #5]
   816f4:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);
   816f8:	a801      	add	r0, sp, #4
   816fa:	2103      	movs	r1, #3
   816fc:	4b02      	ldr	r3, [pc, #8]	; (81708 <twi_dropoffStart+0x24>)
   816fe:	4798      	blx	r3
}
   81700:	b003      	add	sp, #12
   81702:	f85d fb04 	ldr.w	pc, [sp], #4
   81706:	bf00      	nop
   81708:	0008138d 	.word	0x0008138d

0008170c <twi_dropoffGetStatus>:

//get the dropoff status
DropoffStatus twi_dropoffGetStatus(void) {
   8170c:	b500      	push	{lr}
   8170e:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_DROPOFF_STATUS, 0, 0};
   81710:	2323      	movs	r3, #35	; 0x23
   81712:	f88d 3004 	strb.w	r3, [sp, #4]
   81716:	2300      	movs	r3, #0
   81718:	f88d 3005 	strb.w	r3, [sp, #5]
   8171c:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   81720:	f8ad 3000 	strh.w	r3, [sp]
   81724:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   81728:	a801      	add	r0, sp, #4
   8172a:	2103      	movs	r1, #3
   8172c:	4b10      	ldr	r3, [pc, #64]	; (81770 <twi_dropoffGetStatus+0x64>)
   8172e:	4798      	blx	r3
   81730:	b1c0      	cbz	r0, 81764 <twi_dropoffGetStatus+0x58>
		//get status
		twiReciveData(recv, 3);
   81732:	4668      	mov	r0, sp
   81734:	2103      	movs	r1, #3
   81736:	4b0f      	ldr	r3, [pc, #60]	; (81774 <twi_dropoffGetStatus+0x68>)
   81738:	4798      	blx	r3
		if (recv[0] == TWI_CMD_DROPOFF_STATUS) {
   8173a:	f89d 3000 	ldrb.w	r3, [sp]
   8173e:	2b23      	cmp	r3, #35	; 0x23
   81740:	d102      	bne.n	81748 <twi_dropoffGetStatus+0x3c>
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));
			//wait here for arm to finish..

			return recv[1];
   81742:	f89d 0001 	ldrb.w	r0, [sp, #1]
   81746:	e010      	b.n	8176a <twi_dropoffGetStatus+0x5e>
		} else {
			puts("ERROR pickup status");
   81748:	480b      	ldr	r0, [pc, #44]	; (81778 <twi_dropoffGetStatus+0x6c>)
   8174a:	4b0c      	ldr	r3, [pc, #48]	; (8177c <twi_dropoffGetStatus+0x70>)
   8174c:	4798      	blx	r3
			printf("got: %x %u\n", recv[0], recv[0]);
   8174e:	f89d 2000 	ldrb.w	r2, [sp]
   81752:	480b      	ldr	r0, [pc, #44]	; (81780 <twi_dropoffGetStatus+0x74>)
   81754:	4611      	mov	r1, r2
   81756:	4b0b      	ldr	r3, [pc, #44]	; (81784 <twi_dropoffGetStatus+0x78>)
   81758:	4798      	blx	r3
			//vTaskDelay(pdMSTOTICKS(10));
			handleCmd(recv[0]);
   8175a:	f89d 0000 	ldrb.w	r0, [sp]
   8175e:	4b0a      	ldr	r3, [pc, #40]	; (81788 <twi_dropoffGetStatus+0x7c>)
   81760:	4798      	blx	r3
   81762:	e002      	b.n	8176a <twi_dropoffGetStatus+0x5e>
			//vTaskDelay(pdMSTOTICKS(10));
		}

	} else {
		puts("Error on send status pickup");
   81764:	4809      	ldr	r0, [pc, #36]	; (8178c <twi_dropoffGetStatus+0x80>)
   81766:	4b05      	ldr	r3, [pc, #20]	; (8177c <twi_dropoffGetStatus+0x70>)
   81768:	4798      	blx	r3
	}
}
   8176a:	b003      	add	sp, #12
   8176c:	f85d fb04 	ldr.w	pc, [sp], #4
   81770:	0008138d 	.word	0x0008138d
   81774:	000813d9 	.word	0x000813d9
   81778:	0008a9c4 	.word	0x0008a9c4
   8177c:	00086b55 	.word	0x00086b55
   81780:	0008a9d8 	.word	0x0008a9d8
   81784:	00086925 	.word	0x00086925
   81788:	00081411 	.word	0x00081411
   8178c:	0008a9e4 	.word	0x0008a9e4

00081790 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   81790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81794:	460c      	mov	r4, r1
   81796:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   81798:	b960      	cbnz	r0, 817b4 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8179a:	2a00      	cmp	r2, #0
   8179c:	dd0e      	ble.n	817bc <_read+0x2c>
   8179e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   817a0:	4e09      	ldr	r6, [pc, #36]	; (817c8 <_read+0x38>)
   817a2:	4d0a      	ldr	r5, [pc, #40]	; (817cc <_read+0x3c>)
   817a4:	6830      	ldr	r0, [r6, #0]
   817a6:	4621      	mov	r1, r4
   817a8:	682b      	ldr	r3, [r5, #0]
   817aa:	4798      	blx	r3
		ptr++;
   817ac:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   817ae:	42bc      	cmp	r4, r7
   817b0:	d1f8      	bne.n	817a4 <_read+0x14>
   817b2:	e006      	b.n	817c2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   817b4:	f04f 30ff 	mov.w	r0, #4294967295
   817b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   817bc:	2000      	movs	r0, #0
   817be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   817c2:	4640      	mov	r0, r8
	}
	return nChars;
}
   817c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   817c8:	2007ae80 	.word	0x2007ae80
   817cc:	2007ae78 	.word	0x2007ae78

000817d0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   817d0:	6943      	ldr	r3, [r0, #20]
   817d2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   817d6:	bf1d      	ittte	ne
   817d8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   817dc:	61c1      	strne	r1, [r0, #28]
	return 0;
   817de:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   817e0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   817e2:	4770      	bx	lr

000817e4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   817e4:	6943      	ldr	r3, [r0, #20]
   817e6:	f013 0f01 	tst.w	r3, #1
   817ea:	d005      	beq.n	817f8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   817ec:	6983      	ldr	r3, [r0, #24]
   817ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
   817f2:	600b      	str	r3, [r1, #0]

	return 0;
   817f4:	2000      	movs	r0, #0
   817f6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   817f8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   817fa:	4770      	bx	lr

000817fc <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   817fc:	b500      	push	{lr}
   817fe:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   81800:	4811      	ldr	r0, [pc, #68]	; (81848 <USART0_Handler+0x4c>)
   81802:	f10d 0107 	add.w	r1, sp, #7
   81806:	2201      	movs	r2, #1
   81808:	4b10      	ldr	r3, [pc, #64]	; (8184c <USART0_Handler+0x50>)
   8180a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   8180c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8180e:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   81812:	2200      	movs	r2, #0
   81814:	4b0e      	ldr	r3, [pc, #56]	; (81850 <USART0_Handler+0x54>)
   81816:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   81818:	4b0e      	ldr	r3, [pc, #56]	; (81854 <USART0_Handler+0x58>)
   8181a:	781b      	ldrb	r3, [r3, #0]
   8181c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   81820:	4a0d      	ldr	r2, [pc, #52]	; (81858 <USART0_Handler+0x5c>)
   81822:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   81824:	2b9b      	cmp	r3, #155	; 0x9b
   81826:	d103      	bne.n	81830 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   81828:	2200      	movs	r2, #0
   8182a:	4b0a      	ldr	r3, [pc, #40]	; (81854 <USART0_Handler+0x58>)
   8182c:	701a      	strb	r2, [r3, #0]
   8182e:	e002      	b.n	81836 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   81830:	3301      	adds	r3, #1
   81832:	4a08      	ldr	r2, [pc, #32]	; (81854 <USART0_Handler+0x58>)
   81834:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   81836:	2201      	movs	r2, #1
   81838:	4b05      	ldr	r3, [pc, #20]	; (81850 <USART0_Handler+0x54>)
   8183a:	701a      	strb	r2, [r3, #0]
   8183c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81840:	b662      	cpsie	i
}
   81842:	b003      	add	sp, #12
   81844:	f85d fb04 	ldr.w	pc, [sp], #4
   81848:	40098000 	.word	0x40098000
   8184c:	000818b1 	.word	0x000818b1
   81850:	20070230 	.word	0x20070230
   81854:	20070b9c 	.word	0x20070b9c
   81858:	20070b00 	.word	0x20070b00

0008185c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8185c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81860:	460e      	mov	r6, r1
   81862:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81864:	3801      	subs	r0, #1
   81866:	2802      	cmp	r0, #2
   81868:	d80f      	bhi.n	8188a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8186a:	b192      	cbz	r2, 81892 <_write+0x36>
   8186c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8186e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 818ac <_write+0x50>
   81872:	4f0d      	ldr	r7, [pc, #52]	; (818a8 <_write+0x4c>)
   81874:	f8d8 0000 	ldr.w	r0, [r8]
   81878:	5d31      	ldrb	r1, [r6, r4]
   8187a:	683b      	ldr	r3, [r7, #0]
   8187c:	4798      	blx	r3
   8187e:	2800      	cmp	r0, #0
   81880:	db0a      	blt.n	81898 <_write+0x3c>
			return -1;
		}
		++nChars;
   81882:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81884:	42a5      	cmp	r5, r4
   81886:	d1f5      	bne.n	81874 <_write+0x18>
   81888:	e00a      	b.n	818a0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8188a:	f04f 30ff 	mov.w	r0, #4294967295
   8188e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81892:	2000      	movs	r0, #0
   81894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81898:	f04f 30ff 	mov.w	r0, #4294967295
   8189c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   818a0:	4620      	mov	r0, r4
	}
	return nChars;
}
   818a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   818a6:	bf00      	nop
   818a8:	2007ae7c 	.word	0x2007ae7c
   818ac:	2007ae80 	.word	0x2007ae80

000818b0 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   818b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   818b4:	b083      	sub	sp, #12
   818b6:	4605      	mov	r5, r0
	while (len) {
   818b8:	4690      	mov	r8, r2
   818ba:	2a00      	cmp	r2, #0
   818bc:	d047      	beq.n	8194e <usart_serial_read_packet+0x9e>
   818be:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   818c0:	4f25      	ldr	r7, [pc, #148]	; (81958 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   818c2:	4c26      	ldr	r4, [pc, #152]	; (8195c <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   818c4:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 81970 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   818c8:	f8df b094 	ldr.w	fp, [pc, #148]	; 81960 <usart_serial_read_packet+0xb0>
   818cc:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   818d0:	2300      	movs	r3, #0
   818d2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   818d4:	4b22      	ldr	r3, [pc, #136]	; (81960 <usart_serial_read_packet+0xb0>)
   818d6:	429d      	cmp	r5, r3
   818d8:	d106      	bne.n	818e8 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   818da:	4658      	mov	r0, fp
   818dc:	4649      	mov	r1, r9
   818de:	4b21      	ldr	r3, [pc, #132]	; (81964 <usart_serial_read_packet+0xb4>)
   818e0:	4798      	blx	r3
   818e2:	2800      	cmp	r0, #0
   818e4:	d1f9      	bne.n	818da <usart_serial_read_packet+0x2a>
   818e6:	e019      	b.n	8191c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   818e8:	4b1f      	ldr	r3, [pc, #124]	; (81968 <usart_serial_read_packet+0xb8>)
   818ea:	429d      	cmp	r5, r3
   818ec:	d109      	bne.n	81902 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   818ee:	4699      	mov	r9, r3
   818f0:	4648      	mov	r0, r9
   818f2:	a901      	add	r1, sp, #4
   818f4:	47a0      	blx	r4
   818f6:	2800      	cmp	r0, #0
   818f8:	d1fa      	bne.n	818f0 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   818fa:	9b01      	ldr	r3, [sp, #4]
   818fc:	f806 3c01 	strb.w	r3, [r6, #-1]
   81900:	e017      	b.n	81932 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81902:	4b1a      	ldr	r3, [pc, #104]	; (8196c <usart_serial_read_packet+0xbc>)
   81904:	429d      	cmp	r5, r3
   81906:	d109      	bne.n	8191c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81908:	4699      	mov	r9, r3
   8190a:	4648      	mov	r0, r9
   8190c:	a901      	add	r1, sp, #4
   8190e:	47a0      	blx	r4
   81910:	2800      	cmp	r0, #0
   81912:	d1fa      	bne.n	8190a <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81914:	9b01      	ldr	r3, [sp, #4]
   81916:	f806 3c01 	strb.w	r3, [r6, #-1]
   8191a:	e014      	b.n	81946 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8191c:	4555      	cmp	r5, sl
   8191e:	d108      	bne.n	81932 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   81920:	4650      	mov	r0, sl
   81922:	a901      	add	r1, sp, #4
   81924:	47a0      	blx	r4
   81926:	2800      	cmp	r0, #0
   81928:	d1fa      	bne.n	81920 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   8192a:	9b01      	ldr	r3, [sp, #4]
   8192c:	f806 3c01 	strb.w	r3, [r6, #-1]
   81930:	e009      	b.n	81946 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81932:	42bd      	cmp	r5, r7
   81934:	d107      	bne.n	81946 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   81936:	4638      	mov	r0, r7
   81938:	a901      	add	r1, sp, #4
   8193a:	47a0      	blx	r4
   8193c:	2800      	cmp	r0, #0
   8193e:	d1fa      	bne.n	81936 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   81940:	9b01      	ldr	r3, [sp, #4]
   81942:	f806 3c01 	strb.w	r3, [r6, #-1]
   81946:	3601      	adds	r6, #1
   81948:	f1b8 0801 	subs.w	r8, r8, #1
   8194c:	d1be      	bne.n	818cc <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8194e:	2000      	movs	r0, #0
   81950:	b003      	add	sp, #12
   81952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81956:	bf00      	nop
   81958:	400a4000 	.word	0x400a4000
   8195c:	000817e5 	.word	0x000817e5
   81960:	400e0800 	.word	0x400e0800
   81964:	000819f1 	.word	0x000819f1
   81968:	40098000 	.word	0x40098000
   8196c:	4009c000 	.word	0x4009c000
   81970:	400a0000 	.word	0x400a0000

00081974 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   81974:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81976:	0189      	lsls	r1, r1, #6
   81978:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8197a:	2402      	movs	r4, #2
   8197c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8197e:	f04f 31ff 	mov.w	r1, #4294967295
   81982:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   81984:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   81986:	605a      	str	r2, [r3, #4]
}
   81988:	f85d 4b04 	ldr.w	r4, [sp], #4
   8198c:	4770      	bx	lr
   8198e:	bf00      	nop

00081990 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   81990:	0189      	lsls	r1, r1, #6
   81992:	2305      	movs	r3, #5
   81994:	5043      	str	r3, [r0, r1]
   81996:	4770      	bx	lr

00081998 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81998:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   8199c:	624a      	str	r2, [r1, #36]	; 0x24
   8199e:	4770      	bx	lr

000819a0 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   819a0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   819a4:	6a08      	ldr	r0, [r1, #32]
}
   819a6:	4770      	bx	lr

000819a8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   819a8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   819aa:	23ac      	movs	r3, #172	; 0xac
   819ac:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   819ae:	680a      	ldr	r2, [r1, #0]
   819b0:	684b      	ldr	r3, [r1, #4]
   819b2:	fbb2 f3f3 	udiv	r3, r2, r3
   819b6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   819b8:	1e5c      	subs	r4, r3, #1
   819ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   819be:	4294      	cmp	r4, r2
   819c0:	d80a      	bhi.n	819d8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   819c2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   819c4:	688b      	ldr	r3, [r1, #8]
   819c6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   819c8:	f240 2302 	movw	r3, #514	; 0x202
   819cc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   819d0:	2350      	movs	r3, #80	; 0x50
   819d2:	6003      	str	r3, [r0, #0]

	return 0;
   819d4:	2000      	movs	r0, #0
   819d6:	e000      	b.n	819da <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   819d8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   819da:	f85d 4b04 	ldr.w	r4, [sp], #4
   819de:	4770      	bx	lr

000819e0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   819e0:	6943      	ldr	r3, [r0, #20]
   819e2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   819e6:	bf1a      	itte	ne
   819e8:	61c1      	strne	r1, [r0, #28]
	return 0;
   819ea:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   819ec:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   819ee:	4770      	bx	lr

000819f0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   819f0:	6943      	ldr	r3, [r0, #20]
   819f2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   819f6:	bf1d      	ittte	ne
   819f8:	6983      	ldrne	r3, [r0, #24]
   819fa:	700b      	strbne	r3, [r1, #0]
	return 0;
   819fc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   819fe:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81a00:	4770      	bx	lr
   81a02:	bf00      	nop

00081a04 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81a04:	f100 0308 	add.w	r3, r0, #8
   81a08:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81a0a:	f04f 32ff 	mov.w	r2, #4294967295
   81a0e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81a10:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81a12:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81a14:	2300      	movs	r3, #0
   81a16:	6003      	str	r3, [r0, #0]
   81a18:	4770      	bx	lr
   81a1a:	bf00      	nop

00081a1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81a1c:	2300      	movs	r3, #0
   81a1e:	6103      	str	r3, [r0, #16]
   81a20:	4770      	bx	lr
   81a22:	bf00      	nop

00081a24 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81a24:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81a26:	685a      	ldr	r2, [r3, #4]
   81a28:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81a2a:	6842      	ldr	r2, [r0, #4]
   81a2c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81a2e:	685a      	ldr	r2, [r3, #4]
   81a30:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81a32:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81a34:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81a36:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81a38:	6803      	ldr	r3, [r0, #0]
   81a3a:	3301      	adds	r3, #1
   81a3c:	6003      	str	r3, [r0, #0]
   81a3e:	4770      	bx	lr

00081a40 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81a40:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81a42:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81a44:	f1b4 3fff 	cmp.w	r4, #4294967295
   81a48:	d101      	bne.n	81a4e <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81a4a:	6903      	ldr	r3, [r0, #16]
   81a4c:	e00a      	b.n	81a64 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81a4e:	f100 0308 	add.w	r3, r0, #8
   81a52:	68c2      	ldr	r2, [r0, #12]
   81a54:	6812      	ldr	r2, [r2, #0]
   81a56:	4294      	cmp	r4, r2
   81a58:	d304      	bcc.n	81a64 <vListInsert+0x24>
   81a5a:	685b      	ldr	r3, [r3, #4]
   81a5c:	685a      	ldr	r2, [r3, #4]
   81a5e:	6812      	ldr	r2, [r2, #0]
   81a60:	4294      	cmp	r4, r2
   81a62:	d2fa      	bcs.n	81a5a <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81a64:	685a      	ldr	r2, [r3, #4]
   81a66:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81a68:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81a6a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81a6c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81a6e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81a70:	6803      	ldr	r3, [r0, #0]
   81a72:	3301      	adds	r3, #1
   81a74:	6003      	str	r3, [r0, #0]
}
   81a76:	f85d 4b04 	ldr.w	r4, [sp], #4
   81a7a:	4770      	bx	lr

00081a7c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81a7c:	6843      	ldr	r3, [r0, #4]
   81a7e:	6882      	ldr	r2, [r0, #8]
   81a80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81a82:	6883      	ldr	r3, [r0, #8]
   81a84:	6842      	ldr	r2, [r0, #4]
   81a86:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81a88:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81a8a:	685a      	ldr	r2, [r3, #4]
   81a8c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81a8e:	bf04      	itt	eq
   81a90:	6882      	ldreq	r2, [r0, #8]
   81a92:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81a94:	2200      	movs	r2, #0
   81a96:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81a98:	681a      	ldr	r2, [r3, #0]
   81a9a:	3a01      	subs	r2, #1
   81a9c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81a9e:	6818      	ldr	r0, [r3, #0]
}
   81aa0:	4770      	bx	lr
   81aa2:	bf00      	nop

00081aa4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81aa4:	4803      	ldr	r0, [pc, #12]	; (81ab4 <prvPortStartFirstTask+0x10>)
   81aa6:	6800      	ldr	r0, [r0, #0]
   81aa8:	6800      	ldr	r0, [r0, #0]
   81aaa:	f380 8808 	msr	MSP, r0
   81aae:	b662      	cpsie	i
   81ab0:	df00      	svc	0
   81ab2:	bf00      	nop
   81ab4:	e000ed08 	.word	0xe000ed08

00081ab8 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81ab8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81abc:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81ac0:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81ac4:	2300      	movs	r3, #0
   81ac6:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81aca:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81ace:	3840      	subs	r0, #64	; 0x40
   81ad0:	4770      	bx	lr
   81ad2:	bf00      	nop

00081ad4 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81ad4:	4b06      	ldr	r3, [pc, #24]	; (81af0 <pxCurrentTCBConst2>)
   81ad6:	6819      	ldr	r1, [r3, #0]
   81ad8:	6808      	ldr	r0, [r1, #0]
   81ada:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81ade:	f380 8809 	msr	PSP, r0
   81ae2:	f04f 0000 	mov.w	r0, #0
   81ae6:	f380 8811 	msr	BASEPRI, r0
   81aea:	f04e 0e0d 	orr.w	lr, lr, #13
   81aee:	4770      	bx	lr

00081af0 <pxCurrentTCBConst2>:
   81af0:	2007ac64 	.word	0x2007ac64

00081af4 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81af4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81af8:	4b01      	ldr	r3, [pc, #4]	; (81b00 <vPortYieldFromISR+0xc>)
   81afa:	601a      	str	r2, [r3, #0]
   81afc:	4770      	bx	lr
   81afe:	bf00      	nop
   81b00:	e000ed04 	.word	0xe000ed04

00081b04 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81b04:	f3ef 8011 	mrs	r0, BASEPRI
   81b08:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81b0c:	f381 8811 	msr	BASEPRI, r1
   81b10:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81b12:	2000      	movs	r0, #0

00081b14 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81b14:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81b16:	4b03      	ldr	r3, [pc, #12]	; (81b24 <vPortEnterCritical+0x10>)
   81b18:	4798      	blx	r3
	uxCriticalNesting++;
   81b1a:	4b03      	ldr	r3, [pc, #12]	; (81b28 <vPortEnterCritical+0x14>)
   81b1c:	681a      	ldr	r2, [r3, #0]
   81b1e:	3201      	adds	r2, #1
   81b20:	601a      	str	r2, [r3, #0]
   81b22:	bd08      	pop	{r3, pc}
   81b24:	00081b05 	.word	0x00081b05
   81b28:	20070224 	.word	0x20070224

00081b2c <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81b2c:	f380 8811 	msr	BASEPRI, r0
   81b30:	4770      	bx	lr
   81b32:	bf00      	nop

00081b34 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81b34:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81b36:	4a04      	ldr	r2, [pc, #16]	; (81b48 <vPortExitCritical+0x14>)
   81b38:	6813      	ldr	r3, [r2, #0]
   81b3a:	3b01      	subs	r3, #1
   81b3c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81b3e:	b913      	cbnz	r3, 81b46 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81b40:	2000      	movs	r0, #0
   81b42:	4b02      	ldr	r3, [pc, #8]	; (81b4c <vPortExitCritical+0x18>)
   81b44:	4798      	blx	r3
   81b46:	bd08      	pop	{r3, pc}
   81b48:	20070224 	.word	0x20070224
   81b4c:	00081b2d 	.word	0x00081b2d

00081b50 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   81b50:	f3ef 8009 	mrs	r0, PSP
   81b54:	4b0c      	ldr	r3, [pc, #48]	; (81b88 <pxCurrentTCBConst>)
   81b56:	681a      	ldr	r2, [r3, #0]
   81b58:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b5c:	6010      	str	r0, [r2, #0]
   81b5e:	e92d 4008 	stmdb	sp!, {r3, lr}
   81b62:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81b66:	f380 8811 	msr	BASEPRI, r0
   81b6a:	f000 fed3 	bl	82914 <vTaskSwitchContext>
   81b6e:	f04f 0000 	mov.w	r0, #0
   81b72:	f380 8811 	msr	BASEPRI, r0
   81b76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81b7a:	6819      	ldr	r1, [r3, #0]
   81b7c:	6808      	ldr	r0, [r1, #0]
   81b7e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b82:	f380 8809 	msr	PSP, r0
   81b86:	4770      	bx	lr

00081b88 <pxCurrentTCBConst>:
   81b88:	2007ac64 	.word	0x2007ac64

00081b8c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81b8c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81b92:	4b05      	ldr	r3, [pc, #20]	; (81ba8 <SysTick_Handler+0x1c>)
   81b94:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81b96:	4b05      	ldr	r3, [pc, #20]	; (81bac <SysTick_Handler+0x20>)
   81b98:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81b9a:	4b05      	ldr	r3, [pc, #20]	; (81bb0 <SysTick_Handler+0x24>)
   81b9c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81b9e:	2000      	movs	r0, #0
   81ba0:	4b04      	ldr	r3, [pc, #16]	; (81bb4 <SysTick_Handler+0x28>)
   81ba2:	4798      	blx	r3
   81ba4:	bd08      	pop	{r3, pc}
   81ba6:	bf00      	nop
   81ba8:	e000ed04 	.word	0xe000ed04
   81bac:	00081b05 	.word	0x00081b05
   81bb0:	00082591 	.word	0x00082591
   81bb4:	00081b2d 	.word	0x00081b2d

00081bb8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81bb8:	4a03      	ldr	r2, [pc, #12]	; (81bc8 <vPortSetupTimerInterrupt+0x10>)
   81bba:	4b04      	ldr	r3, [pc, #16]	; (81bcc <vPortSetupTimerInterrupt+0x14>)
   81bbc:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   81bbe:	2207      	movs	r2, #7
   81bc0:	3b04      	subs	r3, #4
   81bc2:	601a      	str	r2, [r3, #0]
   81bc4:	4770      	bx	lr
   81bc6:	bf00      	nop
   81bc8:	0001481f 	.word	0x0001481f
   81bcc:	e000e014 	.word	0xe000e014

00081bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   81bd0:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81bd2:	4b09      	ldr	r3, [pc, #36]	; (81bf8 <xPortStartScheduler+0x28>)
   81bd4:	681a      	ldr	r2, [r3, #0]
   81bd6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81bda:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81bdc:	681a      	ldr	r2, [r3, #0]
   81bde:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81be2:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81be4:	4b05      	ldr	r3, [pc, #20]	; (81bfc <xPortStartScheduler+0x2c>)
   81be6:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81be8:	2400      	movs	r4, #0
   81bea:	4b05      	ldr	r3, [pc, #20]	; (81c00 <xPortStartScheduler+0x30>)
   81bec:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81bee:	4b05      	ldr	r3, [pc, #20]	; (81c04 <xPortStartScheduler+0x34>)
   81bf0:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   81bf2:	4620      	mov	r0, r4
   81bf4:	bd10      	pop	{r4, pc}
   81bf6:	bf00      	nop
   81bf8:	e000ed20 	.word	0xe000ed20
   81bfc:	00081bb9 	.word	0x00081bb9
   81c00:	20070224 	.word	0x20070224
   81c04:	00081aa5 	.word	0x00081aa5

00081c08 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   81c08:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81c0a:	4a13      	ldr	r2, [pc, #76]	; (81c58 <prvInsertBlockIntoFreeList+0x50>)
   81c0c:	6813      	ldr	r3, [r2, #0]
   81c0e:	4283      	cmp	r3, r0
   81c10:	d201      	bcs.n	81c16 <prvInsertBlockIntoFreeList+0xe>
   81c12:	461a      	mov	r2, r3
   81c14:	e7fa      	b.n	81c0c <prvInsertBlockIntoFreeList+0x4>
   81c16:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   81c18:	6854      	ldr	r4, [r2, #4]
   81c1a:	1915      	adds	r5, r2, r4
   81c1c:	4285      	cmp	r5, r0
   81c1e:	d103      	bne.n	81c28 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81c20:	6868      	ldr	r0, [r5, #4]
   81c22:	4404      	add	r4, r0
   81c24:	6054      	str	r4, [r2, #4]
   81c26:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81c28:	6842      	ldr	r2, [r0, #4]
   81c2a:	1884      	adds	r4, r0, r2
   81c2c:	42a3      	cmp	r3, r4
   81c2e:	d10c      	bne.n	81c4a <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81c30:	4c0a      	ldr	r4, [pc, #40]	; (81c5c <prvInsertBlockIntoFreeList+0x54>)
   81c32:	6824      	ldr	r4, [r4, #0]
   81c34:	429c      	cmp	r4, r3
   81c36:	d006      	beq.n	81c46 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81c38:	685b      	ldr	r3, [r3, #4]
   81c3a:	441a      	add	r2, r3
   81c3c:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81c3e:	680b      	ldr	r3, [r1, #0]
   81c40:	681b      	ldr	r3, [r3, #0]
   81c42:	6003      	str	r3, [r0, #0]
   81c44:	e002      	b.n	81c4c <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81c46:	6003      	str	r3, [r0, #0]
   81c48:	e000      	b.n	81c4c <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81c4a:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81c4c:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81c4e:	bf18      	it	ne
   81c50:	6008      	strne	r0, [r1, #0]
	}
}
   81c52:	bc30      	pop	{r4, r5}
   81c54:	4770      	bx	lr
   81c56:	bf00      	nop
   81c58:	2007aba4 	.word	0x2007aba4
   81c5c:	2007aba0 	.word	0x2007aba0

00081c60 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81c60:	b538      	push	{r3, r4, r5, lr}
   81c62:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81c64:	4b28      	ldr	r3, [pc, #160]	; (81d08 <pvPortMalloc+0xa8>)
   81c66:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81c68:	4b28      	ldr	r3, [pc, #160]	; (81d0c <pvPortMalloc+0xac>)
   81c6a:	681b      	ldr	r3, [r3, #0]
   81c6c:	b99b      	cbnz	r3, 81c96 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81c6e:	4a28      	ldr	r2, [pc, #160]	; (81d10 <pvPortMalloc+0xb0>)
   81c70:	4b28      	ldr	r3, [pc, #160]	; (81d14 <pvPortMalloc+0xb4>)
   81c72:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81c74:	2100      	movs	r1, #0
   81c76:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81c78:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   81c7c:	1898      	adds	r0, r3, r2
   81c7e:	4d23      	ldr	r5, [pc, #140]	; (81d0c <pvPortMalloc+0xac>)
   81c80:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81c82:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   81c86:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81c88:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81c8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81c8c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81c8e:	4b22      	ldr	r3, [pc, #136]	; (81d18 <pvPortMalloc+0xb8>)
   81c90:	681a      	ldr	r2, [r3, #0]
   81c92:	3a10      	subs	r2, #16
   81c94:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81c96:	2c00      	cmp	r4, #0
   81c98:	d02d      	beq.n	81cf6 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81c9a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81c9e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81ca2:	bf1c      	itt	ne
   81ca4:	f022 0207 	bicne.w	r2, r2, #7
   81ca8:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81caa:	1e51      	subs	r1, r2, #1
   81cac:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   81cb0:	4299      	cmp	r1, r3
   81cb2:	d822      	bhi.n	81cfa <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81cb4:	4916      	ldr	r1, [pc, #88]	; (81d10 <pvPortMalloc+0xb0>)
   81cb6:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81cb8:	6863      	ldr	r3, [r4, #4]
   81cba:	429a      	cmp	r2, r3
   81cbc:	d904      	bls.n	81cc8 <pvPortMalloc+0x68>
   81cbe:	6823      	ldr	r3, [r4, #0]
   81cc0:	b113      	cbz	r3, 81cc8 <pvPortMalloc+0x68>
   81cc2:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81cc4:	461c      	mov	r4, r3
   81cc6:	e7f7      	b.n	81cb8 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81cc8:	4b10      	ldr	r3, [pc, #64]	; (81d0c <pvPortMalloc+0xac>)
   81cca:	681b      	ldr	r3, [r3, #0]
   81ccc:	429c      	cmp	r4, r3
   81cce:	d016      	beq.n	81cfe <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81cd0:	680d      	ldr	r5, [r1, #0]
   81cd2:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81cd4:	6823      	ldr	r3, [r4, #0]
   81cd6:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81cd8:	6863      	ldr	r3, [r4, #4]
   81cda:	1a9b      	subs	r3, r3, r2
   81cdc:	2b20      	cmp	r3, #32
   81cde:	d904      	bls.n	81cea <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81ce0:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81ce2:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81ce4:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81ce6:	4b0d      	ldr	r3, [pc, #52]	; (81d1c <pvPortMalloc+0xbc>)
   81ce8:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   81cea:	4b0b      	ldr	r3, [pc, #44]	; (81d18 <pvPortMalloc+0xb8>)
   81cec:	681a      	ldr	r2, [r3, #0]
   81cee:	6861      	ldr	r1, [r4, #4]
   81cf0:	1a52      	subs	r2, r2, r1
   81cf2:	601a      	str	r2, [r3, #0]
   81cf4:	e004      	b.n	81d00 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81cf6:	2500      	movs	r5, #0
   81cf8:	e002      	b.n	81d00 <pvPortMalloc+0xa0>
   81cfa:	2500      	movs	r5, #0
   81cfc:	e000      	b.n	81d00 <pvPortMalloc+0xa0>
   81cfe:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81d00:	4b07      	ldr	r3, [pc, #28]	; (81d20 <pvPortMalloc+0xc0>)
   81d02:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81d04:	4628      	mov	r0, r5
   81d06:	bd38      	pop	{r3, r4, r5, pc}
   81d08:	00082561 	.word	0x00082561
   81d0c:	2007aba0 	.word	0x2007aba0
   81d10:	2007aba4 	.word	0x2007aba4
   81d14:	20070ba0 	.word	0x20070ba0
   81d18:	20070228 	.word	0x20070228
   81d1c:	00081c09 	.word	0x00081c09
   81d20:	000826b1 	.word	0x000826b1

00081d24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81d24:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81d26:	4604      	mov	r4, r0
   81d28:	b168      	cbz	r0, 81d46 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81d2a:	4b07      	ldr	r3, [pc, #28]	; (81d48 <vPortFree+0x24>)
   81d2c:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81d2e:	4b07      	ldr	r3, [pc, #28]	; (81d4c <vPortFree+0x28>)
   81d30:	6819      	ldr	r1, [r3, #0]
   81d32:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81d36:	440a      	add	r2, r1
   81d38:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81d3a:	f1a4 0010 	sub.w	r0, r4, #16
   81d3e:	4b04      	ldr	r3, [pc, #16]	; (81d50 <vPortFree+0x2c>)
   81d40:	4798      	blx	r3
		}
		xTaskResumeAll();
   81d42:	4b04      	ldr	r3, [pc, #16]	; (81d54 <vPortFree+0x30>)
   81d44:	4798      	blx	r3
   81d46:	bd10      	pop	{r4, pc}
   81d48:	00082561 	.word	0x00082561
   81d4c:	20070228 	.word	0x20070228
   81d50:	00081c09 	.word	0x00081c09
   81d54:	000826b1 	.word	0x000826b1

00081d58 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81d58:	b510      	push	{r4, lr}
   81d5a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81d5c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81d5e:	b93b      	cbnz	r3, 81d70 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81d60:	6803      	ldr	r3, [r0, #0]
   81d62:	bb1b      	cbnz	r3, 81dac <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81d64:	6840      	ldr	r0, [r0, #4]
   81d66:	4b13      	ldr	r3, [pc, #76]	; (81db4 <prvCopyDataToQueue+0x5c>)
   81d68:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81d6a:	2300      	movs	r3, #0
   81d6c:	6063      	str	r3, [r4, #4]
   81d6e:	e01d      	b.n	81dac <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81d70:	b96a      	cbnz	r2, 81d8e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81d72:	6880      	ldr	r0, [r0, #8]
   81d74:	461a      	mov	r2, r3
   81d76:	4b10      	ldr	r3, [pc, #64]	; (81db8 <prvCopyDataToQueue+0x60>)
   81d78:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81d7a:	68a2      	ldr	r2, [r4, #8]
   81d7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81d7e:	4413      	add	r3, r2
   81d80:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81d82:	6862      	ldr	r2, [r4, #4]
   81d84:	4293      	cmp	r3, r2
   81d86:	d311      	bcc.n	81dac <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81d88:	6823      	ldr	r3, [r4, #0]
   81d8a:	60a3      	str	r3, [r4, #8]
   81d8c:	e00e      	b.n	81dac <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81d8e:	68c0      	ldr	r0, [r0, #12]
   81d90:	461a      	mov	r2, r3
   81d92:	4b09      	ldr	r3, [pc, #36]	; (81db8 <prvCopyDataToQueue+0x60>)
   81d94:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81d96:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81d98:	4252      	negs	r2, r2
   81d9a:	68e3      	ldr	r3, [r4, #12]
   81d9c:	4413      	add	r3, r2
   81d9e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81da0:	6821      	ldr	r1, [r4, #0]
   81da2:	428b      	cmp	r3, r1
   81da4:	d202      	bcs.n	81dac <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81da6:	6863      	ldr	r3, [r4, #4]
   81da8:	441a      	add	r2, r3
   81daa:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81dac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81dae:	3301      	adds	r3, #1
   81db0:	63a3      	str	r3, [r4, #56]	; 0x38
   81db2:	bd10      	pop	{r4, pc}
   81db4:	00082c2d 	.word	0x00082c2d
   81db8:	00086975 	.word	0x00086975

00081dbc <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81dbc:	b538      	push	{r3, r4, r5, lr}
   81dbe:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81dc0:	6805      	ldr	r5, [r0, #0]
   81dc2:	b15d      	cbz	r5, 81ddc <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81dc4:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81dc6:	68c4      	ldr	r4, [r0, #12]
   81dc8:	4414      	add	r4, r2
   81dca:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81dcc:	6840      	ldr	r0, [r0, #4]
   81dce:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81dd0:	bf28      	it	cs
   81dd2:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81dd4:	4608      	mov	r0, r1
   81dd6:	68d9      	ldr	r1, [r3, #12]
   81dd8:	4b01      	ldr	r3, [pc, #4]	; (81de0 <prvCopyDataFromQueue+0x24>)
   81dda:	4798      	blx	r3
   81ddc:	bd38      	pop	{r3, r4, r5, pc}
   81dde:	bf00      	nop
   81de0:	00086975 	.word	0x00086975

00081de4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81de6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   81de8:	4b1d      	ldr	r3, [pc, #116]	; (81e60 <prvUnlockQueue+0x7c>)
   81dea:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81dec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81dee:	2b00      	cmp	r3, #0
   81df0:	dd12      	ble.n	81e18 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81df4:	b183      	cbz	r3, 81e18 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81df6:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81dfa:	4d1a      	ldr	r5, [pc, #104]	; (81e64 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81dfc:	4f1a      	ldr	r7, [pc, #104]	; (81e68 <prvUnlockQueue+0x84>)
   81dfe:	e001      	b.n	81e04 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81e00:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e02:	b14b      	cbz	r3, 81e18 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81e04:	4630      	mov	r0, r6
   81e06:	47a8      	blx	r5
   81e08:	b100      	cbz	r0, 81e0c <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81e0a:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81e0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e0e:	3b01      	subs	r3, #1
   81e10:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81e12:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e14:	2b00      	cmp	r3, #0
   81e16:	dcf3      	bgt.n	81e00 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   81e18:	f04f 33ff 	mov.w	r3, #4294967295
   81e1c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81e1e:	4b13      	ldr	r3, [pc, #76]	; (81e6c <prvUnlockQueue+0x88>)
   81e20:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81e22:	4b0f      	ldr	r3, [pc, #60]	; (81e60 <prvUnlockQueue+0x7c>)
   81e24:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81e26:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81e28:	2b00      	cmp	r3, #0
   81e2a:	dd12      	ble.n	81e52 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81e2c:	6923      	ldr	r3, [r4, #16]
   81e2e:	b183      	cbz	r3, 81e52 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81e30:	f104 0610 	add.w	r6, r4, #16
   81e34:	4d0b      	ldr	r5, [pc, #44]	; (81e64 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81e36:	4f0c      	ldr	r7, [pc, #48]	; (81e68 <prvUnlockQueue+0x84>)
   81e38:	e001      	b.n	81e3e <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81e3a:	6923      	ldr	r3, [r4, #16]
   81e3c:	b14b      	cbz	r3, 81e52 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81e3e:	4630      	mov	r0, r6
   81e40:	47a8      	blx	r5
   81e42:	b100      	cbz	r0, 81e46 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81e44:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81e46:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81e48:	3b01      	subs	r3, #1
   81e4a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81e4c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81e4e:	2b00      	cmp	r3, #0
   81e50:	dcf3      	bgt.n	81e3a <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81e52:	f04f 33ff 	mov.w	r3, #4294967295
   81e56:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81e58:	4b04      	ldr	r3, [pc, #16]	; (81e6c <prvUnlockQueue+0x88>)
   81e5a:	4798      	blx	r3
   81e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81e5e:	bf00      	nop
   81e60:	00081b15 	.word	0x00081b15
   81e64:	00082a49 	.word	0x00082a49
   81e68:	00082b79 	.word	0x00082b79
   81e6c:	00081b35 	.word	0x00081b35

00081e70 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81e70:	b538      	push	{r3, r4, r5, lr}
   81e72:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81e74:	4604      	mov	r4, r0
   81e76:	b918      	cbnz	r0, 81e80 <xQueueGenericReset+0x10>
   81e78:	4b16      	ldr	r3, [pc, #88]	; (81ed4 <xQueueGenericReset+0x64>)
   81e7a:	4798      	blx	r3
   81e7c:	bf00      	nop
   81e7e:	e7fd      	b.n	81e7c <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81e80:	4b15      	ldr	r3, [pc, #84]	; (81ed8 <xQueueGenericReset+0x68>)
   81e82:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81e84:	6823      	ldr	r3, [r4, #0]
   81e86:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81e88:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81e8a:	fb00 f002 	mul.w	r0, r0, r2
   81e8e:	1819      	adds	r1, r3, r0
   81e90:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81e92:	2100      	movs	r1, #0
   81e94:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81e96:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81e98:	1a82      	subs	r2, r0, r2
   81e9a:	4413      	add	r3, r2
   81e9c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81e9e:	f04f 33ff 	mov.w	r3, #4294967295
   81ea2:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81ea4:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81ea6:	b955      	cbnz	r5, 81ebe <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81ea8:	6923      	ldr	r3, [r4, #16]
   81eaa:	b17b      	cbz	r3, 81ecc <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81eac:	f104 0010 	add.w	r0, r4, #16
   81eb0:	4b0a      	ldr	r3, [pc, #40]	; (81edc <xQueueGenericReset+0x6c>)
   81eb2:	4798      	blx	r3
   81eb4:	2801      	cmp	r0, #1
   81eb6:	d109      	bne.n	81ecc <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81eb8:	4b09      	ldr	r3, [pc, #36]	; (81ee0 <xQueueGenericReset+0x70>)
   81eba:	4798      	blx	r3
   81ebc:	e006      	b.n	81ecc <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81ebe:	f104 0010 	add.w	r0, r4, #16
   81ec2:	4d08      	ldr	r5, [pc, #32]	; (81ee4 <xQueueGenericReset+0x74>)
   81ec4:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81ec6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81eca:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81ecc:	4b06      	ldr	r3, [pc, #24]	; (81ee8 <xQueueGenericReset+0x78>)
   81ece:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81ed0:	2001      	movs	r0, #1
   81ed2:	bd38      	pop	{r3, r4, r5, pc}
   81ed4:	00081b05 	.word	0x00081b05
   81ed8:	00081b15 	.word	0x00081b15
   81edc:	00082a49 	.word	0x00082a49
   81ee0:	00081af5 	.word	0x00081af5
   81ee4:	00081a05 	.word	0x00081a05
   81ee8:	00081b35 	.word	0x00081b35

00081eec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81eee:	460d      	mov	r5, r1
   81ef0:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81ef2:	4606      	mov	r6, r0
   81ef4:	b188      	cbz	r0, 81f1a <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81ef6:	2050      	movs	r0, #80	; 0x50
   81ef8:	4b0e      	ldr	r3, [pc, #56]	; (81f34 <xQueueGenericCreate+0x48>)
   81efa:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81efc:	4604      	mov	r4, r0
   81efe:	b160      	cbz	r0, 81f1a <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81f00:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81f04:	3001      	adds	r0, #1
   81f06:	4b0b      	ldr	r3, [pc, #44]	; (81f34 <xQueueGenericCreate+0x48>)
   81f08:	4798      	blx	r3
   81f0a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81f0c:	b940      	cbnz	r0, 81f20 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81f0e:	4620      	mov	r0, r4
   81f10:	4b09      	ldr	r3, [pc, #36]	; (81f38 <xQueueGenericCreate+0x4c>)
   81f12:	4798      	blx	r3
   81f14:	e001      	b.n	81f1a <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   81f16:	bf00      	nop
   81f18:	e7fd      	b.n	81f16 <xQueueGenericCreate+0x2a>
   81f1a:	4b08      	ldr	r3, [pc, #32]	; (81f3c <xQueueGenericCreate+0x50>)
   81f1c:	4798      	blx	r3
   81f1e:	e7fa      	b.n	81f16 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81f20:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81f22:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81f24:	4620      	mov	r0, r4
   81f26:	2101      	movs	r1, #1
   81f28:	4b05      	ldr	r3, [pc, #20]	; (81f40 <xQueueGenericCreate+0x54>)
   81f2a:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81f2c:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81f30:	4620      	mov	r0, r4
   81f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81f34:	00081c61 	.word	0x00081c61
   81f38:	00081d25 	.word	0x00081d25
   81f3c:	00081b05 	.word	0x00081b05
   81f40:	00081e71 	.word	0x00081e71

00081f44 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81f48:	b085      	sub	sp, #20
   81f4a:	468a      	mov	sl, r1
   81f4c:	9201      	str	r2, [sp, #4]
   81f4e:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81f50:	4604      	mov	r4, r0
   81f52:	b918      	cbnz	r0, 81f5c <xQueueGenericSend+0x18>
   81f54:	4b36      	ldr	r3, [pc, #216]	; (82030 <xQueueGenericSend+0xec>)
   81f56:	4798      	blx	r3
   81f58:	bf00      	nop
   81f5a:	e7fd      	b.n	81f58 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81f5c:	b909      	cbnz	r1, 81f62 <xQueueGenericSend+0x1e>
   81f5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81f60:	b91b      	cbnz	r3, 81f6a <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81f62:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81f64:	4e33      	ldr	r6, [pc, #204]	; (82034 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81f66:	4d34      	ldr	r5, [pc, #208]	; (82038 <xQueueGenericSend+0xf4>)
   81f68:	e003      	b.n	81f72 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81f6a:	4b31      	ldr	r3, [pc, #196]	; (82030 <xQueueGenericSend+0xec>)
   81f6c:	4798      	blx	r3
   81f6e:	bf00      	nop
   81f70:	e7fd      	b.n	81f6e <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81f72:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81f74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81f76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81f78:	429a      	cmp	r2, r3
   81f7a:	d212      	bcs.n	81fa2 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81f7c:	4620      	mov	r0, r4
   81f7e:	4651      	mov	r1, sl
   81f80:	465a      	mov	r2, fp
   81f82:	4b2e      	ldr	r3, [pc, #184]	; (8203c <xQueueGenericSend+0xf8>)
   81f84:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81f88:	b13b      	cbz	r3, 81f9a <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81f8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81f8e:	4b2c      	ldr	r3, [pc, #176]	; (82040 <xQueueGenericSend+0xfc>)
   81f90:	4798      	blx	r3
   81f92:	2801      	cmp	r0, #1
   81f94:	d101      	bne.n	81f9a <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81f96:	4b2b      	ldr	r3, [pc, #172]	; (82044 <xQueueGenericSend+0x100>)
   81f98:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81f9a:	4b27      	ldr	r3, [pc, #156]	; (82038 <xQueueGenericSend+0xf4>)
   81f9c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81f9e:	2001      	movs	r0, #1
   81fa0:	e043      	b.n	8202a <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81fa2:	9b01      	ldr	r3, [sp, #4]
   81fa4:	b91b      	cbnz	r3, 81fae <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81fa6:	4b24      	ldr	r3, [pc, #144]	; (82038 <xQueueGenericSend+0xf4>)
   81fa8:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81faa:	2000      	movs	r0, #0
   81fac:	e03d      	b.n	8202a <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   81fae:	b91f      	cbnz	r7, 81fb8 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81fb0:	a802      	add	r0, sp, #8
   81fb2:	4b25      	ldr	r3, [pc, #148]	; (82048 <xQueueGenericSend+0x104>)
   81fb4:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81fb6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81fb8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81fba:	4b24      	ldr	r3, [pc, #144]	; (8204c <xQueueGenericSend+0x108>)
   81fbc:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81fbe:	47b0      	blx	r6
   81fc0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
   81fc6:	bf04      	itt	eq
   81fc8:	2300      	moveq	r3, #0
   81fca:	6463      	streq	r3, [r4, #68]	; 0x44
   81fcc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81fce:	f1b3 3fff 	cmp.w	r3, #4294967295
   81fd2:	bf04      	itt	eq
   81fd4:	2300      	moveq	r3, #0
   81fd6:	64a3      	streq	r3, [r4, #72]	; 0x48
   81fd8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81fda:	a802      	add	r0, sp, #8
   81fdc:	a901      	add	r1, sp, #4
   81fde:	4b1c      	ldr	r3, [pc, #112]	; (82050 <xQueueGenericSend+0x10c>)
   81fe0:	4798      	blx	r3
   81fe2:	b9e0      	cbnz	r0, 8201e <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81fe4:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81fe6:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81fea:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81fee:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81ff0:	45c1      	cmp	r9, r8
   81ff2:	d10e      	bne.n	82012 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81ff4:	f104 0010 	add.w	r0, r4, #16
   81ff8:	9901      	ldr	r1, [sp, #4]
   81ffa:	4b16      	ldr	r3, [pc, #88]	; (82054 <xQueueGenericSend+0x110>)
   81ffc:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   81ffe:	4620      	mov	r0, r4
   82000:	4b15      	ldr	r3, [pc, #84]	; (82058 <xQueueGenericSend+0x114>)
   82002:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   82004:	4b15      	ldr	r3, [pc, #84]	; (8205c <xQueueGenericSend+0x118>)
   82006:	4798      	blx	r3
   82008:	2800      	cmp	r0, #0
   8200a:	d1b2      	bne.n	81f72 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   8200c:	4b0d      	ldr	r3, [pc, #52]	; (82044 <xQueueGenericSend+0x100>)
   8200e:	4798      	blx	r3
   82010:	e7af      	b.n	81f72 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82012:	4620      	mov	r0, r4
   82014:	4b10      	ldr	r3, [pc, #64]	; (82058 <xQueueGenericSend+0x114>)
   82016:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82018:	4b10      	ldr	r3, [pc, #64]	; (8205c <xQueueGenericSend+0x118>)
   8201a:	4798      	blx	r3
   8201c:	e7a9      	b.n	81f72 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8201e:	4620      	mov	r0, r4
   82020:	4b0d      	ldr	r3, [pc, #52]	; (82058 <xQueueGenericSend+0x114>)
   82022:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82024:	4b0d      	ldr	r3, [pc, #52]	; (8205c <xQueueGenericSend+0x118>)
   82026:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   82028:	2000      	movs	r0, #0
		}
	}
}
   8202a:	b005      	add	sp, #20
   8202c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82030:	00081b05 	.word	0x00081b05
   82034:	00081b15 	.word	0x00081b15
   82038:	00081b35 	.word	0x00081b35
   8203c:	00081d59 	.word	0x00081d59
   82040:	00082a49 	.word	0x00082a49
   82044:	00081af5 	.word	0x00081af5
   82048:	00082acd 	.word	0x00082acd
   8204c:	00082561 	.word	0x00082561
   82050:	00082af5 	.word	0x00082af5
   82054:	000829a5 	.word	0x000829a5
   82058:	00081de5 	.word	0x00081de5
   8205c:	000826b1 	.word	0x000826b1

00082060 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   82060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82064:	460e      	mov	r6, r1
   82066:	4615      	mov	r5, r2
   82068:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   8206a:	4604      	mov	r4, r0
   8206c:	b918      	cbnz	r0, 82076 <xQueueGenericSendFromISR+0x16>
   8206e:	4b1c      	ldr	r3, [pc, #112]	; (820e0 <xQueueGenericSendFromISR+0x80>)
   82070:	4798      	blx	r3
   82072:	bf00      	nop
   82074:	e7fd      	b.n	82072 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82076:	b929      	cbnz	r1, 82084 <xQueueGenericSendFromISR+0x24>
   82078:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8207a:	b11b      	cbz	r3, 82084 <xQueueGenericSendFromISR+0x24>
   8207c:	4b18      	ldr	r3, [pc, #96]	; (820e0 <xQueueGenericSendFromISR+0x80>)
   8207e:	4798      	blx	r3
   82080:	bf00      	nop
   82082:	e7fd      	b.n	82080 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   82084:	4b16      	ldr	r3, [pc, #88]	; (820e0 <xQueueGenericSendFromISR+0x80>)
   82086:	4798      	blx	r3
   82088:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8208a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8208c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8208e:	429a      	cmp	r2, r3
   82090:	d218      	bcs.n	820c4 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82092:	4620      	mov	r0, r4
   82094:	4631      	mov	r1, r6
   82096:	4642      	mov	r2, r8
   82098:	4b12      	ldr	r3, [pc, #72]	; (820e4 <xQueueGenericSendFromISR+0x84>)
   8209a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   8209c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8209e:	f1b3 3fff 	cmp.w	r3, #4294967295
   820a2:	d10a      	bne.n	820ba <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   820a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   820a6:	b17b      	cbz	r3, 820c8 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   820a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   820ac:	4b0e      	ldr	r3, [pc, #56]	; (820e8 <xQueueGenericSendFromISR+0x88>)
   820ae:	4798      	blx	r3
   820b0:	b160      	cbz	r0, 820cc <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   820b2:	b16d      	cbz	r5, 820d0 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   820b4:	2401      	movs	r4, #1
   820b6:	602c      	str	r4, [r5, #0]
   820b8:	e00b      	b.n	820d2 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   820ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   820bc:	3301      	adds	r3, #1
   820be:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   820c0:	2401      	movs	r4, #1
   820c2:	e006      	b.n	820d2 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   820c4:	2400      	movs	r4, #0
   820c6:	e004      	b.n	820d2 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   820c8:	2401      	movs	r4, #1
   820ca:	e002      	b.n	820d2 <xQueueGenericSendFromISR+0x72>
   820cc:	2401      	movs	r4, #1
   820ce:	e000      	b.n	820d2 <xQueueGenericSendFromISR+0x72>
   820d0:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   820d2:	4638      	mov	r0, r7
   820d4:	4b05      	ldr	r3, [pc, #20]	; (820ec <xQueueGenericSendFromISR+0x8c>)
   820d6:	4798      	blx	r3

	return xReturn;
}
   820d8:	4620      	mov	r0, r4
   820da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820de:	bf00      	nop
   820e0:	00081b05 	.word	0x00081b05
   820e4:	00081d59 	.word	0x00081d59
   820e8:	00082a49 	.word	0x00082a49
   820ec:	00081b2d 	.word	0x00081b2d

000820f0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   820f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   820f4:	b085      	sub	sp, #20
   820f6:	4689      	mov	r9, r1
   820f8:	9201      	str	r2, [sp, #4]
   820fa:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   820fc:	4604      	mov	r4, r0
   820fe:	b918      	cbnz	r0, 82108 <xQueueGenericReceive+0x18>
   82100:	4b44      	ldr	r3, [pc, #272]	; (82214 <xQueueGenericReceive+0x124>)
   82102:	4798      	blx	r3
   82104:	bf00      	nop
   82106:	e7fd      	b.n	82104 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82108:	b909      	cbnz	r1, 8210e <xQueueGenericReceive+0x1e>
   8210a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8210c:	b92b      	cbnz	r3, 8211a <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8210e:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82110:	4e41      	ldr	r6, [pc, #260]	; (82218 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82112:	f8df b134 	ldr.w	fp, [pc, #308]	; 82248 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   82116:	4d41      	ldr	r5, [pc, #260]	; (8221c <xQueueGenericReceive+0x12c>)
   82118:	e003      	b.n	82122 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8211a:	4b3e      	ldr	r3, [pc, #248]	; (82214 <xQueueGenericReceive+0x124>)
   8211c:	4798      	blx	r3
   8211e:	bf00      	nop
   82120:	e7fd      	b.n	8211e <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82122:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   82124:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82126:	2b00      	cmp	r3, #0
   82128:	d028      	beq.n	8217c <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   8212a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8212c:	4620      	mov	r0, r4
   8212e:	4649      	mov	r1, r9
   82130:	4b3b      	ldr	r3, [pc, #236]	; (82220 <xQueueGenericReceive+0x130>)
   82132:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   82134:	f1ba 0f00 	cmp.w	sl, #0
   82138:	d112      	bne.n	82160 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   8213a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8213c:	3b01      	subs	r3, #1
   8213e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82140:	6823      	ldr	r3, [r4, #0]
   82142:	b913      	cbnz	r3, 8214a <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   82144:	4b37      	ldr	r3, [pc, #220]	; (82224 <xQueueGenericReceive+0x134>)
   82146:	4798      	blx	r3
   82148:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8214a:	6923      	ldr	r3, [r4, #16]
   8214c:	b193      	cbz	r3, 82174 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8214e:	f104 0010 	add.w	r0, r4, #16
   82152:	4b35      	ldr	r3, [pc, #212]	; (82228 <xQueueGenericReceive+0x138>)
   82154:	4798      	blx	r3
   82156:	2801      	cmp	r0, #1
   82158:	d10c      	bne.n	82174 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   8215a:	4b34      	ldr	r3, [pc, #208]	; (8222c <xQueueGenericReceive+0x13c>)
   8215c:	4798      	blx	r3
   8215e:	e009      	b.n	82174 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   82160:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82162:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82164:	b133      	cbz	r3, 82174 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82166:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8216a:	4b2f      	ldr	r3, [pc, #188]	; (82228 <xQueueGenericReceive+0x138>)
   8216c:	4798      	blx	r3
   8216e:	b108      	cbz	r0, 82174 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   82170:	4b2e      	ldr	r3, [pc, #184]	; (8222c <xQueueGenericReceive+0x13c>)
   82172:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   82174:	4b29      	ldr	r3, [pc, #164]	; (8221c <xQueueGenericReceive+0x12c>)
   82176:	4798      	blx	r3
				return pdPASS;
   82178:	2001      	movs	r0, #1
   8217a:	e048      	b.n	8220e <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8217c:	9b01      	ldr	r3, [sp, #4]
   8217e:	b91b      	cbnz	r3, 82188 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82180:	4b26      	ldr	r3, [pc, #152]	; (8221c <xQueueGenericReceive+0x12c>)
   82182:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   82184:	2000      	movs	r0, #0
   82186:	e042      	b.n	8220e <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   82188:	b917      	cbnz	r7, 82190 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8218a:	a802      	add	r0, sp, #8
   8218c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8218e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82190:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82192:	4b27      	ldr	r3, [pc, #156]	; (82230 <xQueueGenericReceive+0x140>)
   82194:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82196:	47b0      	blx	r6
   82198:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8219a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8219e:	bf04      	itt	eq
   821a0:	2300      	moveq	r3, #0
   821a2:	6463      	streq	r3, [r4, #68]	; 0x44
   821a4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   821a6:	f1b3 3fff 	cmp.w	r3, #4294967295
   821aa:	bf04      	itt	eq
   821ac:	2300      	moveq	r3, #0
   821ae:	64a3      	streq	r3, [r4, #72]	; 0x48
   821b0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   821b2:	a802      	add	r0, sp, #8
   821b4:	a901      	add	r1, sp, #4
   821b6:	4b1f      	ldr	r3, [pc, #124]	; (82234 <xQueueGenericReceive+0x144>)
   821b8:	4798      	blx	r3
   821ba:	bb10      	cbnz	r0, 82202 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   821bc:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   821be:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   821c2:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   821c4:	f1b8 0f00 	cmp.w	r8, #0
   821c8:	d115      	bne.n	821f6 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   821ca:	6823      	ldr	r3, [r4, #0]
   821cc:	b923      	cbnz	r3, 821d8 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   821ce:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   821d0:	6860      	ldr	r0, [r4, #4]
   821d2:	4b19      	ldr	r3, [pc, #100]	; (82238 <xQueueGenericReceive+0x148>)
   821d4:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   821d6:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   821d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   821dc:	9901      	ldr	r1, [sp, #4]
   821de:	4b17      	ldr	r3, [pc, #92]	; (8223c <xQueueGenericReceive+0x14c>)
   821e0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   821e2:	4620      	mov	r0, r4
   821e4:	4b16      	ldr	r3, [pc, #88]	; (82240 <xQueueGenericReceive+0x150>)
   821e6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   821e8:	4b16      	ldr	r3, [pc, #88]	; (82244 <xQueueGenericReceive+0x154>)
   821ea:	4798      	blx	r3
   821ec:	2800      	cmp	r0, #0
   821ee:	d198      	bne.n	82122 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   821f0:	4b0e      	ldr	r3, [pc, #56]	; (8222c <xQueueGenericReceive+0x13c>)
   821f2:	4798      	blx	r3
   821f4:	e795      	b.n	82122 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   821f6:	4620      	mov	r0, r4
   821f8:	4b11      	ldr	r3, [pc, #68]	; (82240 <xQueueGenericReceive+0x150>)
   821fa:	4798      	blx	r3
				( void ) xTaskResumeAll();
   821fc:	4b11      	ldr	r3, [pc, #68]	; (82244 <xQueueGenericReceive+0x154>)
   821fe:	4798      	blx	r3
   82200:	e78f      	b.n	82122 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   82202:	4620      	mov	r0, r4
   82204:	4b0e      	ldr	r3, [pc, #56]	; (82240 <xQueueGenericReceive+0x150>)
   82206:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82208:	4b0e      	ldr	r3, [pc, #56]	; (82244 <xQueueGenericReceive+0x154>)
   8220a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   8220c:	2000      	movs	r0, #0
		}
	}
}
   8220e:	b005      	add	sp, #20
   82210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82214:	00081b05 	.word	0x00081b05
   82218:	00081b15 	.word	0x00081b15
   8221c:	00081b35 	.word	0x00081b35
   82220:	00081dbd 	.word	0x00081dbd
   82224:	00082b85 	.word	0x00082b85
   82228:	00082a49 	.word	0x00082a49
   8222c:	00081af5 	.word	0x00081af5
   82230:	00082561 	.word	0x00082561
   82234:	00082af5 	.word	0x00082af5
   82238:	00082bb1 	.word	0x00082bb1
   8223c:	000829a5 	.word	0x000829a5
   82240:	00081de5 	.word	0x00081de5
   82244:	000826b1 	.word	0x000826b1
   82248:	00082acd 	.word	0x00082acd

0008224c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   8224c:	b538      	push	{r3, r4, r5, lr}
   8224e:	4604      	mov	r4, r0
   82250:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   82252:	4b0d      	ldr	r3, [pc, #52]	; (82288 <vQueueWaitForMessageRestricted+0x3c>)
   82254:	4798      	blx	r3
   82256:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82258:	f1b3 3fff 	cmp.w	r3, #4294967295
   8225c:	bf04      	itt	eq
   8225e:	2300      	moveq	r3, #0
   82260:	6463      	streq	r3, [r4, #68]	; 0x44
   82262:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82264:	f1b3 3fff 	cmp.w	r3, #4294967295
   82268:	bf04      	itt	eq
   8226a:	2300      	moveq	r3, #0
   8226c:	64a3      	streq	r3, [r4, #72]	; 0x48
   8226e:	4b07      	ldr	r3, [pc, #28]	; (8228c <vQueueWaitForMessageRestricted+0x40>)
   82270:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   82272:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82274:	b923      	cbnz	r3, 82280 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82276:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8227a:	4629      	mov	r1, r5
   8227c:	4b04      	ldr	r3, [pc, #16]	; (82290 <vQueueWaitForMessageRestricted+0x44>)
   8227e:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   82280:	4620      	mov	r0, r4
   82282:	4b04      	ldr	r3, [pc, #16]	; (82294 <vQueueWaitForMessageRestricted+0x48>)
   82284:	4798      	blx	r3
   82286:	bd38      	pop	{r3, r4, r5, pc}
   82288:	00081b15 	.word	0x00081b15
   8228c:	00081b35 	.word	0x00081b35
   82290:	00082a05 	.word	0x00082a05
   82294:	00081de5 	.word	0x00081de5

00082298 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   82298:	b510      	push	{r4, lr}
   8229a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   8229c:	4b0e      	ldr	r3, [pc, #56]	; (822d8 <prvAddCurrentTaskToDelayedList+0x40>)
   8229e:	681b      	ldr	r3, [r3, #0]
   822a0:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   822a2:	4b0e      	ldr	r3, [pc, #56]	; (822dc <prvAddCurrentTaskToDelayedList+0x44>)
   822a4:	681b      	ldr	r3, [r3, #0]
   822a6:	4298      	cmp	r0, r3
   822a8:	d207      	bcs.n	822ba <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   822aa:	4b0d      	ldr	r3, [pc, #52]	; (822e0 <prvAddCurrentTaskToDelayedList+0x48>)
   822ac:	6818      	ldr	r0, [r3, #0]
   822ae:	4b0a      	ldr	r3, [pc, #40]	; (822d8 <prvAddCurrentTaskToDelayedList+0x40>)
   822b0:	6819      	ldr	r1, [r3, #0]
   822b2:	3104      	adds	r1, #4
   822b4:	4b0b      	ldr	r3, [pc, #44]	; (822e4 <prvAddCurrentTaskToDelayedList+0x4c>)
   822b6:	4798      	blx	r3
   822b8:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   822ba:	4b0b      	ldr	r3, [pc, #44]	; (822e8 <prvAddCurrentTaskToDelayedList+0x50>)
   822bc:	6818      	ldr	r0, [r3, #0]
   822be:	4b06      	ldr	r3, [pc, #24]	; (822d8 <prvAddCurrentTaskToDelayedList+0x40>)
   822c0:	6819      	ldr	r1, [r3, #0]
   822c2:	3104      	adds	r1, #4
   822c4:	4b07      	ldr	r3, [pc, #28]	; (822e4 <prvAddCurrentTaskToDelayedList+0x4c>)
   822c6:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   822c8:	4b08      	ldr	r3, [pc, #32]	; (822ec <prvAddCurrentTaskToDelayedList+0x54>)
   822ca:	681b      	ldr	r3, [r3, #0]
   822cc:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   822ce:	bf3c      	itt	cc
   822d0:	4b06      	ldrcc	r3, [pc, #24]	; (822ec <prvAddCurrentTaskToDelayedList+0x54>)
   822d2:	601c      	strcc	r4, [r3, #0]
   822d4:	bd10      	pop	{r4, pc}
   822d6:	bf00      	nop
   822d8:	2007ac64 	.word	0x2007ac64
   822dc:	2007ac80 	.word	0x2007ac80
   822e0:	2007ac84 	.word	0x2007ac84
   822e4:	00081a41 	.word	0x00081a41
   822e8:	2007abc4 	.word	0x2007abc4
   822ec:	2007022c 	.word	0x2007022c

000822f0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   822f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   822f4:	460e      	mov	r6, r1
   822f6:	4617      	mov	r7, r2
   822f8:	469a      	mov	sl, r3
   822fa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   822fc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   82300:	4681      	mov	r9, r0
   82302:	b918      	cbnz	r0, 8230c <xTaskGenericCreate+0x1c>
   82304:	4b62      	ldr	r3, [pc, #392]	; (82490 <xTaskGenericCreate+0x1a0>)
   82306:	4798      	blx	r3
   82308:	bf00      	nop
   8230a:	e7fd      	b.n	82308 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8230c:	2d04      	cmp	r5, #4
   8230e:	d903      	bls.n	82318 <xTaskGenericCreate+0x28>
   82310:	4b5f      	ldr	r3, [pc, #380]	; (82490 <xTaskGenericCreate+0x1a0>)
   82312:	4798      	blx	r3
   82314:	bf00      	nop
   82316:	e7fd      	b.n	82314 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   82318:	204c      	movs	r0, #76	; 0x4c
   8231a:	4b5e      	ldr	r3, [pc, #376]	; (82494 <xTaskGenericCreate+0x1a4>)
   8231c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8231e:	4604      	mov	r4, r0
   82320:	2800      	cmp	r0, #0
   82322:	f000 80b1 	beq.w	82488 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   82326:	f1b8 0f00 	cmp.w	r8, #0
   8232a:	f040 80a9 	bne.w	82480 <xTaskGenericCreate+0x190>
   8232e:	00b8      	lsls	r0, r7, #2
   82330:	4b58      	ldr	r3, [pc, #352]	; (82494 <xTaskGenericCreate+0x1a4>)
   82332:	4798      	blx	r3
   82334:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   82336:	b918      	cbnz	r0, 82340 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   82338:	4620      	mov	r0, r4
   8233a:	4b57      	ldr	r3, [pc, #348]	; (82498 <xTaskGenericCreate+0x1a8>)
   8233c:	4798      	blx	r3
   8233e:	e0a3      	b.n	82488 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   82340:	21a5      	movs	r1, #165	; 0xa5
   82342:	00ba      	lsls	r2, r7, #2
   82344:	4b55      	ldr	r3, [pc, #340]	; (8249c <xTaskGenericCreate+0x1ac>)
   82346:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   82348:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8234c:	3f01      	subs	r7, #1
   8234e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   82350:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   82354:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   82358:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8235c:	4631      	mov	r1, r6
   8235e:	220a      	movs	r2, #10
   82360:	4b4f      	ldr	r3, [pc, #316]	; (824a0 <xTaskGenericCreate+0x1b0>)
   82362:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   82364:	2300      	movs	r3, #0
   82366:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   8236a:	2d04      	cmp	r5, #4
   8236c:	bf34      	ite	cc
   8236e:	462e      	movcc	r6, r5
   82370:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   82372:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   82374:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   82376:	1d27      	adds	r7, r4, #4
   82378:	4638      	mov	r0, r7
   8237a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 824ec <xTaskGenericCreate+0x1fc>
   8237e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   82380:	f104 0018 	add.w	r0, r4, #24
   82384:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   82386:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   82388:	f1c6 0605 	rsb	r6, r6, #5
   8238c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8238e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82390:	4658      	mov	r0, fp
   82392:	4649      	mov	r1, r9
   82394:	4652      	mov	r2, sl
   82396:	4b43      	ldr	r3, [pc, #268]	; (824a4 <xTaskGenericCreate+0x1b4>)
   82398:	4798      	blx	r3
   8239a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8239c:	f010 0f07 	tst.w	r0, #7
   823a0:	d003      	beq.n	823aa <xTaskGenericCreate+0xba>
   823a2:	4b3b      	ldr	r3, [pc, #236]	; (82490 <xTaskGenericCreate+0x1a0>)
   823a4:	4798      	blx	r3
   823a6:	bf00      	nop
   823a8:	e7fd      	b.n	823a6 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   823aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   823ac:	b103      	cbz	r3, 823b0 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   823ae:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   823b0:	4b3d      	ldr	r3, [pc, #244]	; (824a8 <xTaskGenericCreate+0x1b8>)
   823b2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   823b4:	4b3d      	ldr	r3, [pc, #244]	; (824ac <xTaskGenericCreate+0x1bc>)
   823b6:	681a      	ldr	r2, [r3, #0]
   823b8:	3201      	adds	r2, #1
   823ba:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   823bc:	4b3c      	ldr	r3, [pc, #240]	; (824b0 <xTaskGenericCreate+0x1c0>)
   823be:	681b      	ldr	r3, [r3, #0]
   823c0:	bb2b      	cbnz	r3, 8240e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   823c2:	4b3b      	ldr	r3, [pc, #236]	; (824b0 <xTaskGenericCreate+0x1c0>)
   823c4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   823c6:	4b39      	ldr	r3, [pc, #228]	; (824ac <xTaskGenericCreate+0x1bc>)
   823c8:	681b      	ldr	r3, [r3, #0]
   823ca:	2b01      	cmp	r3, #1
   823cc:	d129      	bne.n	82422 <xTaskGenericCreate+0x132>
   823ce:	4e39      	ldr	r6, [pc, #228]	; (824b4 <xTaskGenericCreate+0x1c4>)
   823d0:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   823d4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 824b8 <xTaskGenericCreate+0x1c8>
   823d8:	4630      	mov	r0, r6
   823da:	47c0      	blx	r8
   823dc:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   823de:	454e      	cmp	r6, r9
   823e0:	d1fa      	bne.n	823d8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   823e2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 824f0 <xTaskGenericCreate+0x200>
   823e6:	4648      	mov	r0, r9
   823e8:	4e33      	ldr	r6, [pc, #204]	; (824b8 <xTaskGenericCreate+0x1c8>)
   823ea:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   823ec:	f8df 8104 	ldr.w	r8, [pc, #260]	; 824f4 <xTaskGenericCreate+0x204>
   823f0:	4640      	mov	r0, r8
   823f2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   823f4:	4831      	ldr	r0, [pc, #196]	; (824bc <xTaskGenericCreate+0x1cc>)
   823f6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   823f8:	4831      	ldr	r0, [pc, #196]	; (824c0 <xTaskGenericCreate+0x1d0>)
   823fa:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   823fc:	4831      	ldr	r0, [pc, #196]	; (824c4 <xTaskGenericCreate+0x1d4>)
   823fe:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   82400:	4b31      	ldr	r3, [pc, #196]	; (824c8 <xTaskGenericCreate+0x1d8>)
   82402:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   82406:	4b31      	ldr	r3, [pc, #196]	; (824cc <xTaskGenericCreate+0x1dc>)
   82408:	f8c3 8000 	str.w	r8, [r3]
   8240c:	e009      	b.n	82422 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8240e:	4b30      	ldr	r3, [pc, #192]	; (824d0 <xTaskGenericCreate+0x1e0>)
   82410:	681b      	ldr	r3, [r3, #0]
   82412:	b933      	cbnz	r3, 82422 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82414:	4b26      	ldr	r3, [pc, #152]	; (824b0 <xTaskGenericCreate+0x1c0>)
   82416:	681b      	ldr	r3, [r3, #0]
   82418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8241a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   8241c:	bf24      	itt	cs
   8241e:	4b24      	ldrcs	r3, [pc, #144]	; (824b0 <xTaskGenericCreate+0x1c0>)
   82420:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   82422:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82424:	4a2b      	ldr	r2, [pc, #172]	; (824d4 <xTaskGenericCreate+0x1e4>)
   82426:	6812      	ldr	r2, [r2, #0]
   82428:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8242a:	bf84      	itt	hi
   8242c:	4a29      	ldrhi	r2, [pc, #164]	; (824d4 <xTaskGenericCreate+0x1e4>)
   8242e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   82430:	4a29      	ldr	r2, [pc, #164]	; (824d8 <xTaskGenericCreate+0x1e8>)
   82432:	6811      	ldr	r1, [r2, #0]
   82434:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   82436:	3101      	adds	r1, #1
   82438:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8243a:	4a28      	ldr	r2, [pc, #160]	; (824dc <xTaskGenericCreate+0x1ec>)
   8243c:	6812      	ldr	r2, [r2, #0]
   8243e:	4293      	cmp	r3, r2
   82440:	bf84      	itt	hi
   82442:	4a26      	ldrhi	r2, [pc, #152]	; (824dc <xTaskGenericCreate+0x1ec>)
   82444:	6013      	strhi	r3, [r2, #0]
   82446:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8244a:	481a      	ldr	r0, [pc, #104]	; (824b4 <xTaskGenericCreate+0x1c4>)
   8244c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82450:	4639      	mov	r1, r7
   82452:	4b23      	ldr	r3, [pc, #140]	; (824e0 <xTaskGenericCreate+0x1f0>)
   82454:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82456:	4b23      	ldr	r3, [pc, #140]	; (824e4 <xTaskGenericCreate+0x1f4>)
   82458:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8245a:	4b1d      	ldr	r3, [pc, #116]	; (824d0 <xTaskGenericCreate+0x1e0>)
   8245c:	681b      	ldr	r3, [r3, #0]
   8245e:	b14b      	cbz	r3, 82474 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   82460:	4b13      	ldr	r3, [pc, #76]	; (824b0 <xTaskGenericCreate+0x1c0>)
   82462:	681b      	ldr	r3, [r3, #0]
   82464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82466:	429d      	cmp	r5, r3
   82468:	d907      	bls.n	8247a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8246a:	4b1f      	ldr	r3, [pc, #124]	; (824e8 <xTaskGenericCreate+0x1f8>)
   8246c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8246e:	2001      	movs	r0, #1
   82470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82474:	2001      	movs	r0, #1
   82476:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8247a:	2001      	movs	r0, #1
   8247c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   82480:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   82484:	4640      	mov	r0, r8
   82486:	e75b      	b.n	82340 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   82488:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   8248c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82490:	00081b05 	.word	0x00081b05
   82494:	00081c61 	.word	0x00081c61
   82498:	00081d25 	.word	0x00081d25
   8249c:	00086a61 	.word	0x00086a61
   824a0:	00086cd5 	.word	0x00086cd5
   824a4:	00081ab9 	.word	0x00081ab9
   824a8:	00081b15 	.word	0x00081b15
   824ac:	2007aca4 	.word	0x2007aca4
   824b0:	2007ac64 	.word	0x2007ac64
   824b4:	2007abfc 	.word	0x2007abfc
   824b8:	00081a05 	.word	0x00081a05
   824bc:	2007ac68 	.word	0x2007ac68
   824c0:	2007abd0 	.word	0x2007abd0
   824c4:	2007abb0 	.word	0x2007abb0
   824c8:	2007abc4 	.word	0x2007abc4
   824cc:	2007ac84 	.word	0x2007ac84
   824d0:	2007abc8 	.word	0x2007abc8
   824d4:	2007aca8 	.word	0x2007aca8
   824d8:	2007ac88 	.word	0x2007ac88
   824dc:	2007abf8 	.word	0x2007abf8
   824e0:	00081a25 	.word	0x00081a25
   824e4:	00081b35 	.word	0x00081b35
   824e8:	00081af5 	.word	0x00081af5
   824ec:	00081a1d 	.word	0x00081a1d
   824f0:	2007ac8c 	.word	0x2007ac8c
   824f4:	2007abe4 	.word	0x2007abe4

000824f8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   824f8:	b510      	push	{r4, lr}
   824fa:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   824fc:	2300      	movs	r3, #0
   824fe:	9300      	str	r3, [sp, #0]
   82500:	9301      	str	r3, [sp, #4]
   82502:	9302      	str	r3, [sp, #8]
   82504:	9303      	str	r3, [sp, #12]
   82506:	480e      	ldr	r0, [pc, #56]	; (82540 <vTaskStartScheduler+0x48>)
   82508:	490e      	ldr	r1, [pc, #56]	; (82544 <vTaskStartScheduler+0x4c>)
   8250a:	2282      	movs	r2, #130	; 0x82
   8250c:	4c0e      	ldr	r4, [pc, #56]	; (82548 <vTaskStartScheduler+0x50>)
   8250e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82510:	2801      	cmp	r0, #1
   82512:	d10e      	bne.n	82532 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   82514:	4b0d      	ldr	r3, [pc, #52]	; (8254c <vTaskStartScheduler+0x54>)
   82516:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   82518:	2801      	cmp	r0, #1
   8251a:	d10a      	bne.n	82532 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   8251c:	4b0c      	ldr	r3, [pc, #48]	; (82550 <vTaskStartScheduler+0x58>)
   8251e:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   82520:	2201      	movs	r2, #1
   82522:	4b0c      	ldr	r3, [pc, #48]	; (82554 <vTaskStartScheduler+0x5c>)
   82524:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   82526:	2200      	movs	r2, #0
   82528:	4b0b      	ldr	r3, [pc, #44]	; (82558 <vTaskStartScheduler+0x60>)
   8252a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8252c:	4b0b      	ldr	r3, [pc, #44]	; (8255c <vTaskStartScheduler+0x64>)
   8252e:	4798      	blx	r3
   82530:	e004      	b.n	8253c <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   82532:	b918      	cbnz	r0, 8253c <vTaskStartScheduler+0x44>
   82534:	4b06      	ldr	r3, [pc, #24]	; (82550 <vTaskStartScheduler+0x58>)
   82536:	4798      	blx	r3
   82538:	bf00      	nop
   8253a:	e7fd      	b.n	82538 <vTaskStartScheduler+0x40>
}
   8253c:	b004      	add	sp, #16
   8253e:	bd10      	pop	{r4, pc}
   82540:	00082891 	.word	0x00082891
   82544:	0008aa54 	.word	0x0008aa54
   82548:	000822f1 	.word	0x000822f1
   8254c:	00082d25 	.word	0x00082d25
   82550:	00081b05 	.word	0x00081b05
   82554:	2007abc8 	.word	0x2007abc8
   82558:	2007ac80 	.word	0x2007ac80
   8255c:	00081bd1 	.word	0x00081bd1

00082560 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   82560:	4b02      	ldr	r3, [pc, #8]	; (8256c <vTaskSuspendAll+0xc>)
   82562:	681a      	ldr	r2, [r3, #0]
   82564:	3201      	adds	r2, #1
   82566:	601a      	str	r2, [r3, #0]
   82568:	4770      	bx	lr
   8256a:	bf00      	nop
   8256c:	2007ac60 	.word	0x2007ac60

00082570 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   82570:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82572:	4b04      	ldr	r3, [pc, #16]	; (82584 <xTaskGetTickCount+0x14>)
   82574:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82576:	4b04      	ldr	r3, [pc, #16]	; (82588 <xTaskGetTickCount+0x18>)
   82578:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   8257a:	4b04      	ldr	r3, [pc, #16]	; (8258c <xTaskGetTickCount+0x1c>)
   8257c:	4798      	blx	r3

	return xTicks;
}
   8257e:	4620      	mov	r0, r4
   82580:	bd10      	pop	{r4, pc}
   82582:	bf00      	nop
   82584:	00081b15 	.word	0x00081b15
   82588:	2007ac80 	.word	0x2007ac80
   8258c:	00081b35 	.word	0x00081b35

00082590 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82594:	4b3a      	ldr	r3, [pc, #232]	; (82680 <vTaskIncrementTick+0xf0>)
   82596:	681b      	ldr	r3, [r3, #0]
   82598:	2b00      	cmp	r3, #0
   8259a:	d16b      	bne.n	82674 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   8259c:	4b39      	ldr	r3, [pc, #228]	; (82684 <vTaskIncrementTick+0xf4>)
   8259e:	681a      	ldr	r2, [r3, #0]
   825a0:	3201      	adds	r2, #1
   825a2:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   825a4:	681b      	ldr	r3, [r3, #0]
   825a6:	bb03      	cbnz	r3, 825ea <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   825a8:	4b37      	ldr	r3, [pc, #220]	; (82688 <vTaskIncrementTick+0xf8>)
   825aa:	681b      	ldr	r3, [r3, #0]
   825ac:	681b      	ldr	r3, [r3, #0]
   825ae:	b11b      	cbz	r3, 825b8 <vTaskIncrementTick+0x28>
   825b0:	4b36      	ldr	r3, [pc, #216]	; (8268c <vTaskIncrementTick+0xfc>)
   825b2:	4798      	blx	r3
   825b4:	bf00      	nop
   825b6:	e7fd      	b.n	825b4 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   825b8:	4b33      	ldr	r3, [pc, #204]	; (82688 <vTaskIncrementTick+0xf8>)
   825ba:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   825bc:	4a34      	ldr	r2, [pc, #208]	; (82690 <vTaskIncrementTick+0x100>)
   825be:	6810      	ldr	r0, [r2, #0]
   825c0:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   825c2:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   825c4:	4a33      	ldr	r2, [pc, #204]	; (82694 <vTaskIncrementTick+0x104>)
   825c6:	6811      	ldr	r1, [r2, #0]
   825c8:	3101      	adds	r1, #1
   825ca:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   825cc:	681b      	ldr	r3, [r3, #0]
   825ce:	681b      	ldr	r3, [r3, #0]
   825d0:	b923      	cbnz	r3, 825dc <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   825d2:	f04f 32ff 	mov.w	r2, #4294967295
   825d6:	4b30      	ldr	r3, [pc, #192]	; (82698 <vTaskIncrementTick+0x108>)
   825d8:	601a      	str	r2, [r3, #0]
   825da:	e006      	b.n	825ea <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   825dc:	4b2a      	ldr	r3, [pc, #168]	; (82688 <vTaskIncrementTick+0xf8>)
   825de:	681b      	ldr	r3, [r3, #0]
   825e0:	68db      	ldr	r3, [r3, #12]
   825e2:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   825e4:	685a      	ldr	r2, [r3, #4]
   825e6:	4b2c      	ldr	r3, [pc, #176]	; (82698 <vTaskIncrementTick+0x108>)
   825e8:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   825ea:	4b26      	ldr	r3, [pc, #152]	; (82684 <vTaskIncrementTick+0xf4>)
   825ec:	681a      	ldr	r2, [r3, #0]
   825ee:	4b2a      	ldr	r3, [pc, #168]	; (82698 <vTaskIncrementTick+0x108>)
   825f0:	681b      	ldr	r3, [r3, #0]
   825f2:	429a      	cmp	r2, r3
   825f4:	d342      	bcc.n	8267c <vTaskIncrementTick+0xec>
   825f6:	4b24      	ldr	r3, [pc, #144]	; (82688 <vTaskIncrementTick+0xf8>)
   825f8:	681b      	ldr	r3, [r3, #0]
   825fa:	681b      	ldr	r3, [r3, #0]
   825fc:	b14b      	cbz	r3, 82612 <vTaskIncrementTick+0x82>
   825fe:	4b22      	ldr	r3, [pc, #136]	; (82688 <vTaskIncrementTick+0xf8>)
   82600:	681b      	ldr	r3, [r3, #0]
   82602:	68db      	ldr	r3, [r3, #12]
   82604:	68dc      	ldr	r4, [r3, #12]
   82606:	6863      	ldr	r3, [r4, #4]
   82608:	4a1e      	ldr	r2, [pc, #120]	; (82684 <vTaskIncrementTick+0xf4>)
   8260a:	6812      	ldr	r2, [r2, #0]
   8260c:	4293      	cmp	r3, r2
   8260e:	d913      	bls.n	82638 <vTaskIncrementTick+0xa8>
   82610:	e00e      	b.n	82630 <vTaskIncrementTick+0xa0>
   82612:	f04f 32ff 	mov.w	r2, #4294967295
   82616:	4b20      	ldr	r3, [pc, #128]	; (82698 <vTaskIncrementTick+0x108>)
   82618:	601a      	str	r2, [r3, #0]
   8261a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8261e:	4b1a      	ldr	r3, [pc, #104]	; (82688 <vTaskIncrementTick+0xf8>)
   82620:	681b      	ldr	r3, [r3, #0]
   82622:	68db      	ldr	r3, [r3, #12]
   82624:	68dc      	ldr	r4, [r3, #12]
   82626:	6863      	ldr	r3, [r4, #4]
   82628:	4a16      	ldr	r2, [pc, #88]	; (82684 <vTaskIncrementTick+0xf4>)
   8262a:	6812      	ldr	r2, [r2, #0]
   8262c:	4293      	cmp	r3, r2
   8262e:	d907      	bls.n	82640 <vTaskIncrementTick+0xb0>
   82630:	4a19      	ldr	r2, [pc, #100]	; (82698 <vTaskIncrementTick+0x108>)
   82632:	6013      	str	r3, [r2, #0]
   82634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82638:	4e18      	ldr	r6, [pc, #96]	; (8269c <vTaskIncrementTick+0x10c>)
   8263a:	4f19      	ldr	r7, [pc, #100]	; (826a0 <vTaskIncrementTick+0x110>)
   8263c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 826ac <vTaskIncrementTick+0x11c>
   82640:	1d25      	adds	r5, r4, #4
   82642:	4628      	mov	r0, r5
   82644:	47b0      	blx	r6
   82646:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82648:	b113      	cbz	r3, 82650 <vTaskIncrementTick+0xc0>
   8264a:	f104 0018 	add.w	r0, r4, #24
   8264e:	47b0      	blx	r6
   82650:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82652:	683a      	ldr	r2, [r7, #0]
   82654:	4293      	cmp	r3, r2
   82656:	bf88      	it	hi
   82658:	603b      	strhi	r3, [r7, #0]
   8265a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   8265e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   82662:	4629      	mov	r1, r5
   82664:	4b0f      	ldr	r3, [pc, #60]	; (826a4 <vTaskIncrementTick+0x114>)
   82666:	4798      	blx	r3
   82668:	4b07      	ldr	r3, [pc, #28]	; (82688 <vTaskIncrementTick+0xf8>)
   8266a:	681b      	ldr	r3, [r3, #0]
   8266c:	681b      	ldr	r3, [r3, #0]
   8266e:	2b00      	cmp	r3, #0
   82670:	d1d5      	bne.n	8261e <vTaskIncrementTick+0x8e>
   82672:	e7ce      	b.n	82612 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   82674:	4b0c      	ldr	r3, [pc, #48]	; (826a8 <vTaskIncrementTick+0x118>)
   82676:	681a      	ldr	r2, [r3, #0]
   82678:	3201      	adds	r2, #1
   8267a:	601a      	str	r2, [r3, #0]
   8267c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82680:	2007ac60 	.word	0x2007ac60
   82684:	2007ac80 	.word	0x2007ac80
   82688:	2007abc4 	.word	0x2007abc4
   8268c:	00081b05 	.word	0x00081b05
   82690:	2007ac84 	.word	0x2007ac84
   82694:	2007ac7c 	.word	0x2007ac7c
   82698:	2007022c 	.word	0x2007022c
   8269c:	00081a7d 	.word	0x00081a7d
   826a0:	2007abf8 	.word	0x2007abf8
   826a4:	00081a25 	.word	0x00081a25
   826a8:	2007abac 	.word	0x2007abac
   826ac:	2007abfc 	.word	0x2007abfc

000826b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   826b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   826b4:	4b31      	ldr	r3, [pc, #196]	; (8277c <xTaskResumeAll+0xcc>)
   826b6:	681b      	ldr	r3, [r3, #0]
   826b8:	b91b      	cbnz	r3, 826c2 <xTaskResumeAll+0x12>
   826ba:	4b31      	ldr	r3, [pc, #196]	; (82780 <xTaskResumeAll+0xd0>)
   826bc:	4798      	blx	r3
   826be:	bf00      	nop
   826c0:	e7fd      	b.n	826be <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   826c2:	4b30      	ldr	r3, [pc, #192]	; (82784 <xTaskResumeAll+0xd4>)
   826c4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   826c6:	4b2d      	ldr	r3, [pc, #180]	; (8277c <xTaskResumeAll+0xcc>)
   826c8:	681a      	ldr	r2, [r3, #0]
   826ca:	3a01      	subs	r2, #1
   826cc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   826ce:	681b      	ldr	r3, [r3, #0]
   826d0:	2b00      	cmp	r3, #0
   826d2:	d148      	bne.n	82766 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   826d4:	4b2c      	ldr	r3, [pc, #176]	; (82788 <xTaskResumeAll+0xd8>)
   826d6:	681b      	ldr	r3, [r3, #0]
   826d8:	2b00      	cmp	r3, #0
   826da:	d046      	beq.n	8276a <xTaskResumeAll+0xba>
   826dc:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   826de:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 827b4 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   826e2:	4f2a      	ldr	r7, [pc, #168]	; (8278c <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   826e4:	4e2a      	ldr	r6, [pc, #168]	; (82790 <xTaskResumeAll+0xe0>)
   826e6:	e01d      	b.n	82724 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   826e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
   826ec:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   826ee:	f104 0018 	add.w	r0, r4, #24
   826f2:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   826f4:	f104 0904 	add.w	r9, r4, #4
   826f8:	4648      	mov	r0, r9
   826fa:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   826fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   826fe:	6832      	ldr	r2, [r6, #0]
   82700:	4293      	cmp	r3, r2
   82702:	bf88      	it	hi
   82704:	6033      	strhi	r3, [r6, #0]
   82706:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8270a:	4822      	ldr	r0, [pc, #136]	; (82794 <xTaskResumeAll+0xe4>)
   8270c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82710:	4649      	mov	r1, r9
   82712:	4b21      	ldr	r3, [pc, #132]	; (82798 <xTaskResumeAll+0xe8>)
   82714:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82716:	4b21      	ldr	r3, [pc, #132]	; (8279c <xTaskResumeAll+0xec>)
   82718:	681b      	ldr	r3, [r3, #0]
   8271a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8271c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8271e:	429a      	cmp	r2, r3
   82720:	bf28      	it	cs
   82722:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82724:	f8d8 3000 	ldr.w	r3, [r8]
   82728:	2b00      	cmp	r3, #0
   8272a:	d1dd      	bne.n	826e8 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8272c:	4b1c      	ldr	r3, [pc, #112]	; (827a0 <xTaskResumeAll+0xf0>)
   8272e:	681b      	ldr	r3, [r3, #0]
   82730:	b163      	cbz	r3, 8274c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82732:	4b1b      	ldr	r3, [pc, #108]	; (827a0 <xTaskResumeAll+0xf0>)
   82734:	681b      	ldr	r3, [r3, #0]
   82736:	b17b      	cbz	r3, 82758 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82738:	4d1a      	ldr	r5, [pc, #104]	; (827a4 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8273a:	4c19      	ldr	r4, [pc, #100]	; (827a0 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   8273c:	47a8      	blx	r5
						--uxMissedTicks;
   8273e:	6823      	ldr	r3, [r4, #0]
   82740:	3b01      	subs	r3, #1
   82742:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82744:	6823      	ldr	r3, [r4, #0]
   82746:	2b00      	cmp	r3, #0
   82748:	d1f8      	bne.n	8273c <xTaskResumeAll+0x8c>
   8274a:	e005      	b.n	82758 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   8274c:	2d01      	cmp	r5, #1
   8274e:	d003      	beq.n	82758 <xTaskResumeAll+0xa8>
   82750:	4b15      	ldr	r3, [pc, #84]	; (827a8 <xTaskResumeAll+0xf8>)
   82752:	681b      	ldr	r3, [r3, #0]
   82754:	2b01      	cmp	r3, #1
   82756:	d10a      	bne.n	8276e <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82758:	2200      	movs	r2, #0
   8275a:	4b13      	ldr	r3, [pc, #76]	; (827a8 <xTaskResumeAll+0xf8>)
   8275c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   8275e:	4b13      	ldr	r3, [pc, #76]	; (827ac <xTaskResumeAll+0xfc>)
   82760:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   82762:	2401      	movs	r4, #1
   82764:	e004      	b.n	82770 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82766:	2400      	movs	r4, #0
   82768:	e002      	b.n	82770 <xTaskResumeAll+0xc0>
   8276a:	2400      	movs	r4, #0
   8276c:	e000      	b.n	82770 <xTaskResumeAll+0xc0>
   8276e:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   82770:	4b0f      	ldr	r3, [pc, #60]	; (827b0 <xTaskResumeAll+0x100>)
   82772:	4798      	blx	r3

	return xAlreadyYielded;
}
   82774:	4620      	mov	r0, r4
   82776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8277a:	bf00      	nop
   8277c:	2007ac60 	.word	0x2007ac60
   82780:	00081b05 	.word	0x00081b05
   82784:	00081b15 	.word	0x00081b15
   82788:	2007aca4 	.word	0x2007aca4
   8278c:	00081a7d 	.word	0x00081a7d
   82790:	2007abf8 	.word	0x2007abf8
   82794:	2007abfc 	.word	0x2007abfc
   82798:	00081a25 	.word	0x00081a25
   8279c:	2007ac64 	.word	0x2007ac64
   827a0:	2007abac 	.word	0x2007abac
   827a4:	00082591 	.word	0x00082591
   827a8:	2007aca0 	.word	0x2007aca0
   827ac:	00081af5 	.word	0x00081af5
   827b0:	00081b35 	.word	0x00081b35
   827b4:	2007ac68 	.word	0x2007ac68

000827b8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   827b8:	b538      	push	{r3, r4, r5, lr}
   827ba:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   827bc:	4605      	mov	r5, r0
   827be:	b918      	cbnz	r0, 827c8 <vTaskDelayUntil+0x10>
   827c0:	4b19      	ldr	r3, [pc, #100]	; (82828 <vTaskDelayUntil+0x70>)
   827c2:	4798      	blx	r3
   827c4:	bf00      	nop
   827c6:	e7fd      	b.n	827c4 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   827c8:	b919      	cbnz	r1, 827d2 <vTaskDelayUntil+0x1a>
   827ca:	4b17      	ldr	r3, [pc, #92]	; (82828 <vTaskDelayUntil+0x70>)
   827cc:	4798      	blx	r3
   827ce:	bf00      	nop
   827d0:	e7fd      	b.n	827ce <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   827d2:	4b16      	ldr	r3, [pc, #88]	; (8282c <vTaskDelayUntil+0x74>)
   827d4:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   827d6:	682b      	ldr	r3, [r5, #0]
   827d8:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   827da:	4a15      	ldr	r2, [pc, #84]	; (82830 <vTaskDelayUntil+0x78>)
   827dc:	6812      	ldr	r2, [r2, #0]
   827de:	4293      	cmp	r3, r2
   827e0:	d907      	bls.n	827f2 <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   827e2:	42a3      	cmp	r3, r4
   827e4:	d91c      	bls.n	82820 <vTaskDelayUntil+0x68>
   827e6:	4b12      	ldr	r3, [pc, #72]	; (82830 <vTaskDelayUntil+0x78>)
   827e8:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   827ea:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   827ec:	429c      	cmp	r4, r3
   827ee:	d90f      	bls.n	82810 <vTaskDelayUntil+0x58>
   827f0:	e006      	b.n	82800 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   827f2:	42a3      	cmp	r3, r4
   827f4:	d812      	bhi.n	8281c <vTaskDelayUntil+0x64>
   827f6:	4b0e      	ldr	r3, [pc, #56]	; (82830 <vTaskDelayUntil+0x78>)
   827f8:	681b      	ldr	r3, [r3, #0]
   827fa:	429c      	cmp	r4, r3
   827fc:	d80e      	bhi.n	8281c <vTaskDelayUntil+0x64>
   827fe:	e00f      	b.n	82820 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82800:	4b0c      	ldr	r3, [pc, #48]	; (82834 <vTaskDelayUntil+0x7c>)
   82802:	6818      	ldr	r0, [r3, #0]
   82804:	3004      	adds	r0, #4
   82806:	4b0c      	ldr	r3, [pc, #48]	; (82838 <vTaskDelayUntil+0x80>)
   82808:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8280a:	4620      	mov	r0, r4
   8280c:	4b0b      	ldr	r3, [pc, #44]	; (8283c <vTaskDelayUntil+0x84>)
   8280e:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82810:	4b0b      	ldr	r3, [pc, #44]	; (82840 <vTaskDelayUntil+0x88>)
   82812:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82814:	b930      	cbnz	r0, 82824 <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   82816:	4b0b      	ldr	r3, [pc, #44]	; (82844 <vTaskDelayUntil+0x8c>)
   82818:	4798      	blx	r3
   8281a:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   8281c:	602c      	str	r4, [r5, #0]
   8281e:	e7ef      	b.n	82800 <vTaskDelayUntil+0x48>
   82820:	602c      	str	r4, [r5, #0]
   82822:	e7f5      	b.n	82810 <vTaskDelayUntil+0x58>
   82824:	bd38      	pop	{r3, r4, r5, pc}
   82826:	bf00      	nop
   82828:	00081b05 	.word	0x00081b05
   8282c:	00082561 	.word	0x00082561
   82830:	2007ac80 	.word	0x2007ac80
   82834:	2007ac64 	.word	0x2007ac64
   82838:	00081a7d 	.word	0x00081a7d
   8283c:	00082299 	.word	0x00082299
   82840:	000826b1 	.word	0x000826b1
   82844:	00081af5 	.word	0x00081af5

00082848 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   82848:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   8284a:	4604      	mov	r4, r0
   8284c:	b178      	cbz	r0, 8286e <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
   8284e:	4b09      	ldr	r3, [pc, #36]	; (82874 <vTaskDelay+0x2c>)
   82850:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   82852:	4b09      	ldr	r3, [pc, #36]	; (82878 <vTaskDelay+0x30>)
   82854:	681b      	ldr	r3, [r3, #0]
   82856:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82858:	4b08      	ldr	r3, [pc, #32]	; (8287c <vTaskDelay+0x34>)
   8285a:	6818      	ldr	r0, [r3, #0]
   8285c:	3004      	adds	r0, #4
   8285e:	4b08      	ldr	r3, [pc, #32]	; (82880 <vTaskDelay+0x38>)
   82860:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82862:	4620      	mov	r0, r4
   82864:	4b07      	ldr	r3, [pc, #28]	; (82884 <vTaskDelay+0x3c>)
   82866:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   82868:	4b07      	ldr	r3, [pc, #28]	; (82888 <vTaskDelay+0x40>)
   8286a:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8286c:	b908      	cbnz	r0, 82872 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   8286e:	4b07      	ldr	r3, [pc, #28]	; (8288c <vTaskDelay+0x44>)
   82870:	4798      	blx	r3
   82872:	bd10      	pop	{r4, pc}
   82874:	00082561 	.word	0x00082561
   82878:	2007ac80 	.word	0x2007ac80
   8287c:	2007ac64 	.word	0x2007ac64
   82880:	00081a7d 	.word	0x00081a7d
   82884:	00082299 	.word	0x00082299
   82888:	000826b1 	.word	0x000826b1
   8288c:	00081af5 	.word	0x00081af5

00082890 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82890:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82892:	4d15      	ldr	r5, [pc, #84]	; (828e8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82894:	4e15      	ldr	r6, [pc, #84]	; (828ec <prvIdleTask+0x5c>)
			{
				taskYIELD();
   82896:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82910 <prvIdleTask+0x80>
   8289a:	e01c      	b.n	828d6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8289c:	4b14      	ldr	r3, [pc, #80]	; (828f0 <prvIdleTask+0x60>)
   8289e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   828a0:	4b14      	ldr	r3, [pc, #80]	; (828f4 <prvIdleTask+0x64>)
   828a2:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   828a4:	4b14      	ldr	r3, [pc, #80]	; (828f8 <prvIdleTask+0x68>)
   828a6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   828a8:	b1ac      	cbz	r4, 828d6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   828aa:	4b14      	ldr	r3, [pc, #80]	; (828fc <prvIdleTask+0x6c>)
   828ac:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   828ae:	4b11      	ldr	r3, [pc, #68]	; (828f4 <prvIdleTask+0x64>)
   828b0:	68db      	ldr	r3, [r3, #12]
   828b2:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   828b4:	1d20      	adds	r0, r4, #4
   828b6:	4b12      	ldr	r3, [pc, #72]	; (82900 <prvIdleTask+0x70>)
   828b8:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   828ba:	4b12      	ldr	r3, [pc, #72]	; (82904 <prvIdleTask+0x74>)
   828bc:	681a      	ldr	r2, [r3, #0]
   828be:	3a01      	subs	r2, #1
   828c0:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   828c2:	682b      	ldr	r3, [r5, #0]
   828c4:	3b01      	subs	r3, #1
   828c6:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   828c8:	4b0f      	ldr	r3, [pc, #60]	; (82908 <prvIdleTask+0x78>)
   828ca:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   828cc:	6b20      	ldr	r0, [r4, #48]	; 0x30
   828ce:	4f0f      	ldr	r7, [pc, #60]	; (8290c <prvIdleTask+0x7c>)
   828d0:	47b8      	blx	r7
		vPortFree( pxTCB );
   828d2:	4620      	mov	r0, r4
   828d4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   828d6:	682b      	ldr	r3, [r5, #0]
   828d8:	2b00      	cmp	r3, #0
   828da:	d1df      	bne.n	8289c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   828dc:	6833      	ldr	r3, [r6, #0]
   828de:	2b01      	cmp	r3, #1
   828e0:	d9f9      	bls.n	828d6 <prvIdleTask+0x46>
			{
				taskYIELD();
   828e2:	47c0      	blx	r8
   828e4:	e7f7      	b.n	828d6 <prvIdleTask+0x46>
   828e6:	bf00      	nop
   828e8:	2007abcc 	.word	0x2007abcc
   828ec:	2007abfc 	.word	0x2007abfc
   828f0:	00082561 	.word	0x00082561
   828f4:	2007abd0 	.word	0x2007abd0
   828f8:	000826b1 	.word	0x000826b1
   828fc:	00081b15 	.word	0x00081b15
   82900:	00081a7d 	.word	0x00081a7d
   82904:	2007aca4 	.word	0x2007aca4
   82908:	00081b35 	.word	0x00081b35
   8290c:	00081d25 	.word	0x00081d25
   82910:	00081af5 	.word	0x00081af5

00082914 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82914:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82916:	4b1d      	ldr	r3, [pc, #116]	; (8298c <vTaskSwitchContext+0x78>)
   82918:	681b      	ldr	r3, [r3, #0]
   8291a:	b95b      	cbnz	r3, 82934 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8291c:	4b1c      	ldr	r3, [pc, #112]	; (82990 <vTaskSwitchContext+0x7c>)
   8291e:	681b      	ldr	r3, [r3, #0]
   82920:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82924:	009b      	lsls	r3, r3, #2
   82926:	4a1b      	ldr	r2, [pc, #108]	; (82994 <vTaskSwitchContext+0x80>)
   82928:	58d3      	ldr	r3, [r2, r3]
   8292a:	b9cb      	cbnz	r3, 82960 <vTaskSwitchContext+0x4c>
   8292c:	4b18      	ldr	r3, [pc, #96]	; (82990 <vTaskSwitchContext+0x7c>)
   8292e:	681b      	ldr	r3, [r3, #0]
   82930:	b953      	cbnz	r3, 82948 <vTaskSwitchContext+0x34>
   82932:	e005      	b.n	82940 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   82934:	2201      	movs	r2, #1
   82936:	4b18      	ldr	r3, [pc, #96]	; (82998 <vTaskSwitchContext+0x84>)
   82938:	601a      	str	r2, [r3, #0]
   8293a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8293c:	681a      	ldr	r2, [r3, #0]
   8293e:	b92a      	cbnz	r2, 8294c <vTaskSwitchContext+0x38>
   82940:	4b16      	ldr	r3, [pc, #88]	; (8299c <vTaskSwitchContext+0x88>)
   82942:	4798      	blx	r3
   82944:	bf00      	nop
   82946:	e7fd      	b.n	82944 <vTaskSwitchContext+0x30>
   82948:	4b11      	ldr	r3, [pc, #68]	; (82990 <vTaskSwitchContext+0x7c>)
   8294a:	4912      	ldr	r1, [pc, #72]	; (82994 <vTaskSwitchContext+0x80>)
   8294c:	681a      	ldr	r2, [r3, #0]
   8294e:	3a01      	subs	r2, #1
   82950:	601a      	str	r2, [r3, #0]
   82952:	681a      	ldr	r2, [r3, #0]
   82954:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82958:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   8295c:	2a00      	cmp	r2, #0
   8295e:	d0ed      	beq.n	8293c <vTaskSwitchContext+0x28>
   82960:	4b0b      	ldr	r3, [pc, #44]	; (82990 <vTaskSwitchContext+0x7c>)
   82962:	681b      	ldr	r3, [r3, #0]
   82964:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82968:	4a0a      	ldr	r2, [pc, #40]	; (82994 <vTaskSwitchContext+0x80>)
   8296a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8296e:	685a      	ldr	r2, [r3, #4]
   82970:	6852      	ldr	r2, [r2, #4]
   82972:	605a      	str	r2, [r3, #4]
   82974:	f103 0108 	add.w	r1, r3, #8
   82978:	428a      	cmp	r2, r1
   8297a:	bf04      	itt	eq
   8297c:	6852      	ldreq	r2, [r2, #4]
   8297e:	605a      	streq	r2, [r3, #4]
   82980:	685b      	ldr	r3, [r3, #4]
   82982:	68da      	ldr	r2, [r3, #12]
   82984:	4b06      	ldr	r3, [pc, #24]	; (829a0 <vTaskSwitchContext+0x8c>)
   82986:	601a      	str	r2, [r3, #0]
   82988:	bd08      	pop	{r3, pc}
   8298a:	bf00      	nop
   8298c:	2007ac60 	.word	0x2007ac60
   82990:	2007abf8 	.word	0x2007abf8
   82994:	2007abfc 	.word	0x2007abfc
   82998:	2007aca0 	.word	0x2007aca0
   8299c:	00081b05 	.word	0x00081b05
   829a0:	2007ac64 	.word	0x2007ac64

000829a4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   829a4:	b538      	push	{r3, r4, r5, lr}
   829a6:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   829a8:	b918      	cbnz	r0, 829b2 <vTaskPlaceOnEventList+0xe>
   829aa:	4b0e      	ldr	r3, [pc, #56]	; (829e4 <vTaskPlaceOnEventList+0x40>)
   829ac:	4798      	blx	r3
   829ae:	bf00      	nop
   829b0:	e7fd      	b.n	829ae <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   829b2:	4d0d      	ldr	r5, [pc, #52]	; (829e8 <vTaskPlaceOnEventList+0x44>)
   829b4:	6829      	ldr	r1, [r5, #0]
   829b6:	3118      	adds	r1, #24
   829b8:	4b0c      	ldr	r3, [pc, #48]	; (829ec <vTaskPlaceOnEventList+0x48>)
   829ba:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   829bc:	6828      	ldr	r0, [r5, #0]
   829be:	3004      	adds	r0, #4
   829c0:	4b0b      	ldr	r3, [pc, #44]	; (829f0 <vTaskPlaceOnEventList+0x4c>)
   829c2:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   829c4:	f1b4 3fff 	cmp.w	r4, #4294967295
   829c8:	d105      	bne.n	829d6 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   829ca:	6829      	ldr	r1, [r5, #0]
   829cc:	4809      	ldr	r0, [pc, #36]	; (829f4 <vTaskPlaceOnEventList+0x50>)
   829ce:	3104      	adds	r1, #4
   829d0:	4b09      	ldr	r3, [pc, #36]	; (829f8 <vTaskPlaceOnEventList+0x54>)
   829d2:	4798      	blx	r3
   829d4:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   829d6:	4b09      	ldr	r3, [pc, #36]	; (829fc <vTaskPlaceOnEventList+0x58>)
   829d8:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   829da:	4420      	add	r0, r4
   829dc:	4b08      	ldr	r3, [pc, #32]	; (82a00 <vTaskPlaceOnEventList+0x5c>)
   829de:	4798      	blx	r3
   829e0:	bd38      	pop	{r3, r4, r5, pc}
   829e2:	bf00      	nop
   829e4:	00081b05 	.word	0x00081b05
   829e8:	2007ac64 	.word	0x2007ac64
   829ec:	00081a41 	.word	0x00081a41
   829f0:	00081a7d 	.word	0x00081a7d
   829f4:	2007abb0 	.word	0x2007abb0
   829f8:	00081a25 	.word	0x00081a25
   829fc:	2007ac80 	.word	0x2007ac80
   82a00:	00082299 	.word	0x00082299

00082a04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82a04:	b538      	push	{r3, r4, r5, lr}
   82a06:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82a08:	b918      	cbnz	r0, 82a12 <vTaskPlaceOnEventListRestricted+0xe>
   82a0a:	4b09      	ldr	r3, [pc, #36]	; (82a30 <vTaskPlaceOnEventListRestricted+0x2c>)
   82a0c:	4798      	blx	r3
   82a0e:	bf00      	nop
   82a10:	e7fd      	b.n	82a0e <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82a12:	4c08      	ldr	r4, [pc, #32]	; (82a34 <vTaskPlaceOnEventListRestricted+0x30>)
   82a14:	6821      	ldr	r1, [r4, #0]
   82a16:	3118      	adds	r1, #24
   82a18:	4b07      	ldr	r3, [pc, #28]	; (82a38 <vTaskPlaceOnEventListRestricted+0x34>)
   82a1a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82a1c:	6820      	ldr	r0, [r4, #0]
   82a1e:	3004      	adds	r0, #4
   82a20:	4b06      	ldr	r3, [pc, #24]	; (82a3c <vTaskPlaceOnEventListRestricted+0x38>)
   82a22:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82a24:	4b06      	ldr	r3, [pc, #24]	; (82a40 <vTaskPlaceOnEventListRestricted+0x3c>)
   82a26:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82a28:	4428      	add	r0, r5
   82a2a:	4b06      	ldr	r3, [pc, #24]	; (82a44 <vTaskPlaceOnEventListRestricted+0x40>)
   82a2c:	4798      	blx	r3
   82a2e:	bd38      	pop	{r3, r4, r5, pc}
   82a30:	00081b05 	.word	0x00081b05
   82a34:	2007ac64 	.word	0x2007ac64
   82a38:	00081a25 	.word	0x00081a25
   82a3c:	00081a7d 	.word	0x00081a7d
   82a40:	2007ac80 	.word	0x2007ac80
   82a44:	00082299 	.word	0x00082299

00082a48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82a48:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82a4a:	68c3      	ldr	r3, [r0, #12]
   82a4c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82a4e:	b91c      	cbnz	r4, 82a58 <xTaskRemoveFromEventList+0x10>
   82a50:	4b16      	ldr	r3, [pc, #88]	; (82aac <xTaskRemoveFromEventList+0x64>)
   82a52:	4798      	blx	r3
   82a54:	bf00      	nop
   82a56:	e7fd      	b.n	82a54 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82a58:	f104 0518 	add.w	r5, r4, #24
   82a5c:	4628      	mov	r0, r5
   82a5e:	4b14      	ldr	r3, [pc, #80]	; (82ab0 <xTaskRemoveFromEventList+0x68>)
   82a60:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82a62:	4b14      	ldr	r3, [pc, #80]	; (82ab4 <xTaskRemoveFromEventList+0x6c>)
   82a64:	681b      	ldr	r3, [r3, #0]
   82a66:	b99b      	cbnz	r3, 82a90 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82a68:	1d25      	adds	r5, r4, #4
   82a6a:	4628      	mov	r0, r5
   82a6c:	4b10      	ldr	r3, [pc, #64]	; (82ab0 <xTaskRemoveFromEventList+0x68>)
   82a6e:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82a70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82a72:	4a11      	ldr	r2, [pc, #68]	; (82ab8 <xTaskRemoveFromEventList+0x70>)
   82a74:	6812      	ldr	r2, [r2, #0]
   82a76:	4293      	cmp	r3, r2
   82a78:	bf84      	itt	hi
   82a7a:	4a0f      	ldrhi	r2, [pc, #60]	; (82ab8 <xTaskRemoveFromEventList+0x70>)
   82a7c:	6013      	strhi	r3, [r2, #0]
   82a7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82a82:	480e      	ldr	r0, [pc, #56]	; (82abc <xTaskRemoveFromEventList+0x74>)
   82a84:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82a88:	4629      	mov	r1, r5
   82a8a:	4b0d      	ldr	r3, [pc, #52]	; (82ac0 <xTaskRemoveFromEventList+0x78>)
   82a8c:	4798      	blx	r3
   82a8e:	e003      	b.n	82a98 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82a90:	480c      	ldr	r0, [pc, #48]	; (82ac4 <xTaskRemoveFromEventList+0x7c>)
   82a92:	4629      	mov	r1, r5
   82a94:	4b0a      	ldr	r3, [pc, #40]	; (82ac0 <xTaskRemoveFromEventList+0x78>)
   82a96:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82a98:	4b0b      	ldr	r3, [pc, #44]	; (82ac8 <xTaskRemoveFromEventList+0x80>)
   82a9a:	681b      	ldr	r3, [r3, #0]
   82a9c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82aa0:	4298      	cmp	r0, r3
   82aa2:	bf34      	ite	cc
   82aa4:	2000      	movcc	r0, #0
   82aa6:	2001      	movcs	r0, #1
   82aa8:	bd38      	pop	{r3, r4, r5, pc}
   82aaa:	bf00      	nop
   82aac:	00081b05 	.word	0x00081b05
   82ab0:	00081a7d 	.word	0x00081a7d
   82ab4:	2007ac60 	.word	0x2007ac60
   82ab8:	2007abf8 	.word	0x2007abf8
   82abc:	2007abfc 	.word	0x2007abfc
   82ac0:	00081a25 	.word	0x00081a25
   82ac4:	2007ac68 	.word	0x2007ac68
   82ac8:	2007ac64 	.word	0x2007ac64

00082acc <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82acc:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82ace:	b918      	cbnz	r0, 82ad8 <vTaskSetTimeOutState+0xc>
   82ad0:	4b05      	ldr	r3, [pc, #20]	; (82ae8 <vTaskSetTimeOutState+0x1c>)
   82ad2:	4798      	blx	r3
   82ad4:	bf00      	nop
   82ad6:	e7fd      	b.n	82ad4 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82ad8:	4a04      	ldr	r2, [pc, #16]	; (82aec <vTaskSetTimeOutState+0x20>)
   82ada:	6812      	ldr	r2, [r2, #0]
   82adc:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82ade:	4a04      	ldr	r2, [pc, #16]	; (82af0 <vTaskSetTimeOutState+0x24>)
   82ae0:	6812      	ldr	r2, [r2, #0]
   82ae2:	6042      	str	r2, [r0, #4]
   82ae4:	bd08      	pop	{r3, pc}
   82ae6:	bf00      	nop
   82ae8:	00081b05 	.word	0x00081b05
   82aec:	2007ac7c 	.word	0x2007ac7c
   82af0:	2007ac80 	.word	0x2007ac80

00082af4 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82af4:	b538      	push	{r3, r4, r5, lr}
   82af6:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82af8:	4604      	mov	r4, r0
   82afa:	b918      	cbnz	r0, 82b04 <xTaskCheckForTimeOut+0x10>
   82afc:	4b18      	ldr	r3, [pc, #96]	; (82b60 <xTaskCheckForTimeOut+0x6c>)
   82afe:	4798      	blx	r3
   82b00:	bf00      	nop
   82b02:	e7fd      	b.n	82b00 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82b04:	b919      	cbnz	r1, 82b0e <xTaskCheckForTimeOut+0x1a>
   82b06:	4b16      	ldr	r3, [pc, #88]	; (82b60 <xTaskCheckForTimeOut+0x6c>)
   82b08:	4798      	blx	r3
   82b0a:	bf00      	nop
   82b0c:	e7fd      	b.n	82b0a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82b0e:	4b15      	ldr	r3, [pc, #84]	; (82b64 <xTaskCheckForTimeOut+0x70>)
   82b10:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82b12:	682b      	ldr	r3, [r5, #0]
   82b14:	f1b3 3fff 	cmp.w	r3, #4294967295
   82b18:	d019      	beq.n	82b4e <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82b1a:	4a13      	ldr	r2, [pc, #76]	; (82b68 <xTaskCheckForTimeOut+0x74>)
   82b1c:	6811      	ldr	r1, [r2, #0]
   82b1e:	6822      	ldr	r2, [r4, #0]
   82b20:	428a      	cmp	r2, r1
   82b22:	d004      	beq.n	82b2e <xTaskCheckForTimeOut+0x3a>
   82b24:	4a11      	ldr	r2, [pc, #68]	; (82b6c <xTaskCheckForTimeOut+0x78>)
   82b26:	6811      	ldr	r1, [r2, #0]
   82b28:	6862      	ldr	r2, [r4, #4]
   82b2a:	428a      	cmp	r2, r1
   82b2c:	d911      	bls.n	82b52 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82b2e:	4a0f      	ldr	r2, [pc, #60]	; (82b6c <xTaskCheckForTimeOut+0x78>)
   82b30:	6811      	ldr	r1, [r2, #0]
   82b32:	6862      	ldr	r2, [r4, #4]
   82b34:	1a89      	subs	r1, r1, r2
   82b36:	428b      	cmp	r3, r1
   82b38:	d90d      	bls.n	82b56 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82b3a:	490c      	ldr	r1, [pc, #48]	; (82b6c <xTaskCheckForTimeOut+0x78>)
   82b3c:	6809      	ldr	r1, [r1, #0]
   82b3e:	1a52      	subs	r2, r2, r1
   82b40:	4413      	add	r3, r2
   82b42:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82b44:	4620      	mov	r0, r4
   82b46:	4b0a      	ldr	r3, [pc, #40]	; (82b70 <xTaskCheckForTimeOut+0x7c>)
   82b48:	4798      	blx	r3
			xReturn = pdFALSE;
   82b4a:	2400      	movs	r4, #0
   82b4c:	e004      	b.n	82b58 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82b4e:	2400      	movs	r4, #0
   82b50:	e002      	b.n	82b58 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82b52:	2401      	movs	r4, #1
   82b54:	e000      	b.n	82b58 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82b56:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82b58:	4b06      	ldr	r3, [pc, #24]	; (82b74 <xTaskCheckForTimeOut+0x80>)
   82b5a:	4798      	blx	r3

	return xReturn;
}
   82b5c:	4620      	mov	r0, r4
   82b5e:	bd38      	pop	{r3, r4, r5, pc}
   82b60:	00081b05 	.word	0x00081b05
   82b64:	00081b15 	.word	0x00081b15
   82b68:	2007ac7c 	.word	0x2007ac7c
   82b6c:	2007ac80 	.word	0x2007ac80
   82b70:	00082acd 	.word	0x00082acd
   82b74:	00081b35 	.word	0x00081b35

00082b78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82b78:	2201      	movs	r2, #1
   82b7a:	4b01      	ldr	r3, [pc, #4]	; (82b80 <vTaskMissedYield+0x8>)
   82b7c:	601a      	str	r2, [r3, #0]
   82b7e:	4770      	bx	lr
   82b80:	2007aca0 	.word	0x2007aca0

00082b84 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82b84:	4b01      	ldr	r3, [pc, #4]	; (82b8c <xTaskGetCurrentTaskHandle+0x8>)
   82b86:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82b88:	4770      	bx	lr
   82b8a:	bf00      	nop
   82b8c:	2007ac64 	.word	0x2007ac64

00082b90 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82b90:	4b05      	ldr	r3, [pc, #20]	; (82ba8 <xTaskGetSchedulerState+0x18>)
   82b92:	681b      	ldr	r3, [r3, #0]
   82b94:	b133      	cbz	r3, 82ba4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82b96:	4b05      	ldr	r3, [pc, #20]	; (82bac <xTaskGetSchedulerState+0x1c>)
   82b98:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82b9a:	2b00      	cmp	r3, #0
   82b9c:	bf14      	ite	ne
   82b9e:	2002      	movne	r0, #2
   82ba0:	2001      	moveq	r0, #1
   82ba2:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82ba4:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82ba6:	4770      	bx	lr
   82ba8:	2007abc8 	.word	0x2007abc8
   82bac:	2007ac60 	.word	0x2007ac60

00082bb0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82bb0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82bb2:	4604      	mov	r4, r0
   82bb4:	2800      	cmp	r0, #0
   82bb6:	d02e      	beq.n	82c16 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82bb8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82bba:	4a17      	ldr	r2, [pc, #92]	; (82c18 <vTaskPriorityInherit+0x68>)
   82bbc:	6812      	ldr	r2, [r2, #0]
   82bbe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82bc0:	4293      	cmp	r3, r2
   82bc2:	d228      	bcs.n	82c16 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82bc4:	4a14      	ldr	r2, [pc, #80]	; (82c18 <vTaskPriorityInherit+0x68>)
   82bc6:	6812      	ldr	r2, [r2, #0]
   82bc8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82bca:	f1c2 0205 	rsb	r2, r2, #5
   82bce:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82bd0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82bd4:	4a11      	ldr	r2, [pc, #68]	; (82c1c <vTaskPriorityInherit+0x6c>)
   82bd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82bda:	6942      	ldr	r2, [r0, #20]
   82bdc:	429a      	cmp	r2, r3
   82bde:	d116      	bne.n	82c0e <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82be0:	1d05      	adds	r5, r0, #4
   82be2:	4628      	mov	r0, r5
   82be4:	4b0e      	ldr	r3, [pc, #56]	; (82c20 <vTaskPriorityInherit+0x70>)
   82be6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82be8:	4b0b      	ldr	r3, [pc, #44]	; (82c18 <vTaskPriorityInherit+0x68>)
   82bea:	681b      	ldr	r3, [r3, #0]
   82bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82bee:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82bf0:	4a0c      	ldr	r2, [pc, #48]	; (82c24 <vTaskPriorityInherit+0x74>)
   82bf2:	6812      	ldr	r2, [r2, #0]
   82bf4:	4293      	cmp	r3, r2
   82bf6:	bf84      	itt	hi
   82bf8:	4a0a      	ldrhi	r2, [pc, #40]	; (82c24 <vTaskPriorityInherit+0x74>)
   82bfa:	6013      	strhi	r3, [r2, #0]
   82bfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82c00:	4806      	ldr	r0, [pc, #24]	; (82c1c <vTaskPriorityInherit+0x6c>)
   82c02:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c06:	4629      	mov	r1, r5
   82c08:	4b07      	ldr	r3, [pc, #28]	; (82c28 <vTaskPriorityInherit+0x78>)
   82c0a:	4798      	blx	r3
   82c0c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82c0e:	4b02      	ldr	r3, [pc, #8]	; (82c18 <vTaskPriorityInherit+0x68>)
   82c10:	681b      	ldr	r3, [r3, #0]
   82c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82c14:	62c3      	str	r3, [r0, #44]	; 0x2c
   82c16:	bd38      	pop	{r3, r4, r5, pc}
   82c18:	2007ac64 	.word	0x2007ac64
   82c1c:	2007abfc 	.word	0x2007abfc
   82c20:	00081a7d 	.word	0x00081a7d
   82c24:	2007abf8 	.word	0x2007abf8
   82c28:	00081a25 	.word	0x00081a25

00082c2c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   82c2c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82c2e:	4604      	mov	r4, r0
   82c30:	b1d0      	cbz	r0, 82c68 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82c32:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82c34:	6c83      	ldr	r3, [r0, #72]	; 0x48
   82c36:	429a      	cmp	r2, r3
   82c38:	d016      	beq.n	82c68 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82c3a:	1d05      	adds	r5, r0, #4
   82c3c:	4628      	mov	r0, r5
   82c3e:	4b0b      	ldr	r3, [pc, #44]	; (82c6c <vTaskPriorityDisinherit+0x40>)
   82c40:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82c42:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82c44:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82c46:	f1c3 0205 	rsb	r2, r3, #5
   82c4a:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82c4c:	4a08      	ldr	r2, [pc, #32]	; (82c70 <vTaskPriorityDisinherit+0x44>)
   82c4e:	6812      	ldr	r2, [r2, #0]
   82c50:	4293      	cmp	r3, r2
   82c52:	bf84      	itt	hi
   82c54:	4a06      	ldrhi	r2, [pc, #24]	; (82c70 <vTaskPriorityDisinherit+0x44>)
   82c56:	6013      	strhi	r3, [r2, #0]
   82c58:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82c5c:	4805      	ldr	r0, [pc, #20]	; (82c74 <vTaskPriorityDisinherit+0x48>)
   82c5e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c62:	4629      	mov	r1, r5
   82c64:	4b04      	ldr	r3, [pc, #16]	; (82c78 <vTaskPriorityDisinherit+0x4c>)
   82c66:	4798      	blx	r3
   82c68:	bd38      	pop	{r3, r4, r5, pc}
   82c6a:	bf00      	nop
   82c6c:	00081a7d 	.word	0x00081a7d
   82c70:	2007abf8 	.word	0x2007abf8
   82c74:	2007abfc 	.word	0x2007abfc
   82c78:	00081a25 	.word	0x00081a25

00082c7c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82c7c:	b510      	push	{r4, lr}
   82c7e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82c80:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82c82:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82c84:	4291      	cmp	r1, r2
   82c86:	d80a      	bhi.n	82c9e <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82c88:	1ad2      	subs	r2, r2, r3
   82c8a:	6981      	ldr	r1, [r0, #24]
   82c8c:	428a      	cmp	r2, r1
   82c8e:	d211      	bcs.n	82cb4 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82c90:	4b0a      	ldr	r3, [pc, #40]	; (82cbc <prvInsertTimerInActiveList+0x40>)
   82c92:	6818      	ldr	r0, [r3, #0]
   82c94:	1d21      	adds	r1, r4, #4
   82c96:	4b0a      	ldr	r3, [pc, #40]	; (82cc0 <prvInsertTimerInActiveList+0x44>)
   82c98:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82c9a:	2000      	movs	r0, #0
   82c9c:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82c9e:	429a      	cmp	r2, r3
   82ca0:	d201      	bcs.n	82ca6 <prvInsertTimerInActiveList+0x2a>
   82ca2:	4299      	cmp	r1, r3
   82ca4:	d208      	bcs.n	82cb8 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82ca6:	4b07      	ldr	r3, [pc, #28]	; (82cc4 <prvInsertTimerInActiveList+0x48>)
   82ca8:	6818      	ldr	r0, [r3, #0]
   82caa:	1d21      	adds	r1, r4, #4
   82cac:	4b04      	ldr	r3, [pc, #16]	; (82cc0 <prvInsertTimerInActiveList+0x44>)
   82cae:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82cb0:	2000      	movs	r0, #0
   82cb2:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82cb4:	2001      	movs	r0, #1
   82cb6:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82cb8:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82cba:	bd10      	pop	{r4, pc}
   82cbc:	2007ace0 	.word	0x2007ace0
   82cc0:	00081a41 	.word	0x00081a41
   82cc4:	2007acac 	.word	0x2007acac

00082cc8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82cc8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82cca:	4b0d      	ldr	r3, [pc, #52]	; (82d00 <prvCheckForValidListAndQueue+0x38>)
   82ccc:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82cce:	4b0d      	ldr	r3, [pc, #52]	; (82d04 <prvCheckForValidListAndQueue+0x3c>)
   82cd0:	681b      	ldr	r3, [r3, #0]
   82cd2:	b98b      	cbnz	r3, 82cf8 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82cd4:	4d0c      	ldr	r5, [pc, #48]	; (82d08 <prvCheckForValidListAndQueue+0x40>)
   82cd6:	4628      	mov	r0, r5
   82cd8:	4e0c      	ldr	r6, [pc, #48]	; (82d0c <prvCheckForValidListAndQueue+0x44>)
   82cda:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82cdc:	4c0c      	ldr	r4, [pc, #48]	; (82d10 <prvCheckForValidListAndQueue+0x48>)
   82cde:	4620      	mov	r0, r4
   82ce0:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82ce2:	4b0c      	ldr	r3, [pc, #48]	; (82d14 <prvCheckForValidListAndQueue+0x4c>)
   82ce4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82ce6:	4b0c      	ldr	r3, [pc, #48]	; (82d18 <prvCheckForValidListAndQueue+0x50>)
   82ce8:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82cea:	2005      	movs	r0, #5
   82cec:	210c      	movs	r1, #12
   82cee:	2200      	movs	r2, #0
   82cf0:	4b0a      	ldr	r3, [pc, #40]	; (82d1c <prvCheckForValidListAndQueue+0x54>)
   82cf2:	4798      	blx	r3
   82cf4:	4b03      	ldr	r3, [pc, #12]	; (82d04 <prvCheckForValidListAndQueue+0x3c>)
   82cf6:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82cf8:	4b09      	ldr	r3, [pc, #36]	; (82d20 <prvCheckForValidListAndQueue+0x58>)
   82cfa:	4798      	blx	r3
   82cfc:	bd70      	pop	{r4, r5, r6, pc}
   82cfe:	bf00      	nop
   82d00:	00081b15 	.word	0x00081b15
   82d04:	2007acdc 	.word	0x2007acdc
   82d08:	2007acb0 	.word	0x2007acb0
   82d0c:	00081a05 	.word	0x00081a05
   82d10:	2007acc4 	.word	0x2007acc4
   82d14:	2007acac 	.word	0x2007acac
   82d18:	2007ace0 	.word	0x2007ace0
   82d1c:	00081eed 	.word	0x00081eed
   82d20:	00081b35 	.word	0x00081b35

00082d24 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82d24:	b510      	push	{r4, lr}
   82d26:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   82d28:	4b0b      	ldr	r3, [pc, #44]	; (82d58 <xTimerCreateTimerTask+0x34>)
   82d2a:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82d2c:	4b0b      	ldr	r3, [pc, #44]	; (82d5c <xTimerCreateTimerTask+0x38>)
   82d2e:	681b      	ldr	r3, [r3, #0]
   82d30:	b163      	cbz	r3, 82d4c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82d32:	2304      	movs	r3, #4
   82d34:	9300      	str	r3, [sp, #0]
   82d36:	2300      	movs	r3, #0
   82d38:	9301      	str	r3, [sp, #4]
   82d3a:	9302      	str	r3, [sp, #8]
   82d3c:	9303      	str	r3, [sp, #12]
   82d3e:	4808      	ldr	r0, [pc, #32]	; (82d60 <xTimerCreateTimerTask+0x3c>)
   82d40:	4908      	ldr	r1, [pc, #32]	; (82d64 <xTimerCreateTimerTask+0x40>)
   82d42:	f44f 7282 	mov.w	r2, #260	; 0x104
   82d46:	4c08      	ldr	r4, [pc, #32]	; (82d68 <xTimerCreateTimerTask+0x44>)
   82d48:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   82d4a:	b918      	cbnz	r0, 82d54 <xTimerCreateTimerTask+0x30>
   82d4c:	4b07      	ldr	r3, [pc, #28]	; (82d6c <xTimerCreateTimerTask+0x48>)
   82d4e:	4798      	blx	r3
   82d50:	bf00      	nop
   82d52:	e7fd      	b.n	82d50 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82d54:	b004      	add	sp, #16
   82d56:	bd10      	pop	{r4, pc}
   82d58:	00082cc9 	.word	0x00082cc9
   82d5c:	2007acdc 	.word	0x2007acdc
   82d60:	00082e79 	.word	0x00082e79
   82d64:	0008aa60 	.word	0x0008aa60
   82d68:	000822f1 	.word	0x000822f1
   82d6c:	00081b05 	.word	0x00081b05

00082d70 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82d70:	b510      	push	{r4, lr}
   82d72:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82d74:	4c0f      	ldr	r4, [pc, #60]	; (82db4 <xTimerGenericCommand+0x44>)
   82d76:	6824      	ldr	r4, [r4, #0]
   82d78:	b1c4      	cbz	r4, 82dac <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82d7a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82d7c:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82d7e:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82d80:	b96b      	cbnz	r3, 82d9e <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82d82:	4b0d      	ldr	r3, [pc, #52]	; (82db8 <xTimerGenericCommand+0x48>)
   82d84:	4798      	blx	r3
   82d86:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82d88:	4b0a      	ldr	r3, [pc, #40]	; (82db4 <xTimerGenericCommand+0x44>)
   82d8a:	6818      	ldr	r0, [r3, #0]
   82d8c:	a901      	add	r1, sp, #4
   82d8e:	bf07      	ittee	eq
   82d90:	9a06      	ldreq	r2, [sp, #24]
   82d92:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82d94:	2200      	movne	r2, #0
   82d96:	4613      	movne	r3, r2
   82d98:	4c08      	ldr	r4, [pc, #32]	; (82dbc <xTimerGenericCommand+0x4c>)
   82d9a:	47a0      	blx	r4
   82d9c:	e007      	b.n	82dae <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82d9e:	4620      	mov	r0, r4
   82da0:	a901      	add	r1, sp, #4
   82da2:	461a      	mov	r2, r3
   82da4:	2300      	movs	r3, #0
   82da6:	4c06      	ldr	r4, [pc, #24]	; (82dc0 <xTimerGenericCommand+0x50>)
   82da8:	47a0      	blx	r4
   82daa:	e000      	b.n	82dae <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82dac:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82dae:	b004      	add	sp, #16
   82db0:	bd10      	pop	{r4, pc}
   82db2:	bf00      	nop
   82db4:	2007acdc 	.word	0x2007acdc
   82db8:	00082b91 	.word	0x00082b91
   82dbc:	00081f45 	.word	0x00081f45
   82dc0:	00082061 	.word	0x00082061

00082dc4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82dc8:	b082      	sub	sp, #8
   82dca:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82dcc:	4b22      	ldr	r3, [pc, #136]	; (82e58 <prvSampleTimeNow+0x94>)
   82dce:	4798      	blx	r3
   82dd0:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82dd2:	4b22      	ldr	r3, [pc, #136]	; (82e5c <prvSampleTimeNow+0x98>)
   82dd4:	681b      	ldr	r3, [r3, #0]
   82dd6:	4298      	cmp	r0, r3
   82dd8:	d234      	bcs.n	82e44 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82dda:	4e21      	ldr	r6, [pc, #132]	; (82e60 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82ddc:	4f21      	ldr	r7, [pc, #132]	; (82e64 <prvSampleTimeNow+0xa0>)
   82dde:	e024      	b.n	82e2a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82de0:	68da      	ldr	r2, [r3, #12]
   82de2:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82de6:	68db      	ldr	r3, [r3, #12]
   82de8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82dea:	1d25      	adds	r5, r4, #4
   82dec:	4628      	mov	r0, r5
   82dee:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82df0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82df2:	4620      	mov	r0, r4
   82df4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82df6:	69e3      	ldr	r3, [r4, #28]
   82df8:	2b01      	cmp	r3, #1
   82dfa:	d116      	bne.n	82e2a <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82dfc:	69a3      	ldr	r3, [r4, #24]
   82dfe:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   82e00:	4553      	cmp	r3, sl
   82e02:	d906      	bls.n	82e12 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82e04:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82e06:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82e08:	6830      	ldr	r0, [r6, #0]
   82e0a:	4629      	mov	r1, r5
   82e0c:	4b16      	ldr	r3, [pc, #88]	; (82e68 <prvSampleTimeNow+0xa4>)
   82e0e:	4798      	blx	r3
   82e10:	e00b      	b.n	82e2a <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82e12:	2300      	movs	r3, #0
   82e14:	9300      	str	r3, [sp, #0]
   82e16:	4620      	mov	r0, r4
   82e18:	4619      	mov	r1, r3
   82e1a:	4652      	mov	r2, sl
   82e1c:	4c13      	ldr	r4, [pc, #76]	; (82e6c <prvSampleTimeNow+0xa8>)
   82e1e:	47a0      	blx	r4
				configASSERT( xResult );
   82e20:	b918      	cbnz	r0, 82e2a <prvSampleTimeNow+0x66>
   82e22:	4b13      	ldr	r3, [pc, #76]	; (82e70 <prvSampleTimeNow+0xac>)
   82e24:	4798      	blx	r3
   82e26:	bf00      	nop
   82e28:	e7fd      	b.n	82e26 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82e2a:	6833      	ldr	r3, [r6, #0]
   82e2c:	681a      	ldr	r2, [r3, #0]
   82e2e:	2a00      	cmp	r2, #0
   82e30:	d1d6      	bne.n	82de0 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82e32:	4a10      	ldr	r2, [pc, #64]	; (82e74 <prvSampleTimeNow+0xb0>)
   82e34:	6811      	ldr	r1, [r2, #0]
   82e36:	480a      	ldr	r0, [pc, #40]	; (82e60 <prvSampleTimeNow+0x9c>)
   82e38:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82e3a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   82e3c:	2301      	movs	r3, #1
   82e3e:	f8c9 3000 	str.w	r3, [r9]
   82e42:	e002      	b.n	82e4a <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82e44:	2300      	movs	r3, #0
   82e46:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82e4a:	4b04      	ldr	r3, [pc, #16]	; (82e5c <prvSampleTimeNow+0x98>)
   82e4c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   82e50:	4640      	mov	r0, r8
   82e52:	b002      	add	sp, #8
   82e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82e58:	00082571 	.word	0x00082571
   82e5c:	2007acd8 	.word	0x2007acd8
   82e60:	2007acac 	.word	0x2007acac
   82e64:	00081a7d 	.word	0x00081a7d
   82e68:	00081a41 	.word	0x00081a41
   82e6c:	00082d71 	.word	0x00082d71
   82e70:	00081b05 	.word	0x00081b05
   82e74:	2007ace0 	.word	0x2007ace0

00082e78 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82e7c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82e7e:	4d4d      	ldr	r5, [pc, #308]	; (82fb4 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82e80:	f8df 8160 	ldr.w	r8, [pc, #352]	; 82fe4 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82e84:	4b4c      	ldr	r3, [pc, #304]	; (82fb8 <prvTimerTask+0x140>)
   82e86:	681b      	ldr	r3, [r3, #0]
   82e88:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   82e8a:	2a00      	cmp	r2, #0
   82e8c:	f000 8087 	beq.w	82f9e <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82e90:	68db      	ldr	r3, [r3, #12]
   82e92:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82e94:	4b49      	ldr	r3, [pc, #292]	; (82fbc <prvTimerTask+0x144>)
   82e96:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82e98:	a803      	add	r0, sp, #12
   82e9a:	4b49      	ldr	r3, [pc, #292]	; (82fc0 <prvTimerTask+0x148>)
   82e9c:	4798      	blx	r3
   82e9e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82ea0:	9b03      	ldr	r3, [sp, #12]
   82ea2:	2b00      	cmp	r3, #0
   82ea4:	d130      	bne.n	82f08 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82ea6:	4286      	cmp	r6, r0
   82ea8:	d824      	bhi.n	82ef4 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   82eaa:	4b46      	ldr	r3, [pc, #280]	; (82fc4 <prvTimerTask+0x14c>)
   82eac:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82eae:	4b42      	ldr	r3, [pc, #264]	; (82fb8 <prvTimerTask+0x140>)
   82eb0:	681b      	ldr	r3, [r3, #0]
   82eb2:	68db      	ldr	r3, [r3, #12]
   82eb4:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82eb6:	1d20      	adds	r0, r4, #4
   82eb8:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82eba:	69e3      	ldr	r3, [r4, #28]
   82ebc:	2b01      	cmp	r3, #1
   82ebe:	d114      	bne.n	82eea <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82ec0:	69a1      	ldr	r1, [r4, #24]
   82ec2:	4620      	mov	r0, r4
   82ec4:	4431      	add	r1, r6
   82ec6:	463a      	mov	r2, r7
   82ec8:	4633      	mov	r3, r6
   82eca:	4f3f      	ldr	r7, [pc, #252]	; (82fc8 <prvTimerTask+0x150>)
   82ecc:	47b8      	blx	r7
   82ece:	2801      	cmp	r0, #1
   82ed0:	d10b      	bne.n	82eea <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82ed2:	2300      	movs	r3, #0
   82ed4:	9300      	str	r3, [sp, #0]
   82ed6:	4620      	mov	r0, r4
   82ed8:	4619      	mov	r1, r3
   82eda:	4632      	mov	r2, r6
   82edc:	4e3b      	ldr	r6, [pc, #236]	; (82fcc <prvTimerTask+0x154>)
   82ede:	47b0      	blx	r6
			configASSERT( xResult );
   82ee0:	b918      	cbnz	r0, 82eea <prvTimerTask+0x72>
   82ee2:	4b3b      	ldr	r3, [pc, #236]	; (82fd0 <prvTimerTask+0x158>)
   82ee4:	4798      	blx	r3
   82ee6:	bf00      	nop
   82ee8:	e7fd      	b.n	82ee6 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82eea:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82eec:	4620      	mov	r0, r4
   82eee:	4798      	blx	r3
   82ef0:	e00c      	b.n	82f0c <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82ef2:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82ef4:	6828      	ldr	r0, [r5, #0]
   82ef6:	1bf1      	subs	r1, r6, r7
   82ef8:	4b36      	ldr	r3, [pc, #216]	; (82fd4 <prvTimerTask+0x15c>)
   82efa:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82efc:	4b31      	ldr	r3, [pc, #196]	; (82fc4 <prvTimerTask+0x14c>)
   82efe:	4798      	blx	r3
   82f00:	b920      	cbnz	r0, 82f0c <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82f02:	4b35      	ldr	r3, [pc, #212]	; (82fd8 <prvTimerTask+0x160>)
   82f04:	4798      	blx	r3
   82f06:	e001      	b.n	82f0c <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82f08:	4b2e      	ldr	r3, [pc, #184]	; (82fc4 <prvTimerTask+0x14c>)
   82f0a:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82f0c:	a802      	add	r0, sp, #8
   82f0e:	4b2c      	ldr	r3, [pc, #176]	; (82fc0 <prvTimerTask+0x148>)
   82f10:	4798      	blx	r3
   82f12:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82f14:	4e31      	ldr	r6, [pc, #196]	; (82fdc <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82f16:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 82fc8 <prvTimerTask+0x150>
   82f1a:	e038      	b.n	82f8e <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82f1c:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82f1e:	b11c      	cbz	r4, 82f28 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82f20:	6961      	ldr	r1, [r4, #20]
   82f22:	b109      	cbz	r1, 82f28 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82f24:	1d20      	adds	r0, r4, #4
   82f26:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82f28:	9903      	ldr	r1, [sp, #12]
   82f2a:	2902      	cmp	r1, #2
   82f2c:	d01f      	beq.n	82f6e <prvTimerTask+0xf6>
   82f2e:	2903      	cmp	r1, #3
   82f30:	d02a      	beq.n	82f88 <prvTimerTask+0x110>
   82f32:	2900      	cmp	r1, #0
   82f34:	d12b      	bne.n	82f8e <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82f36:	9b04      	ldr	r3, [sp, #16]
   82f38:	69a1      	ldr	r1, [r4, #24]
   82f3a:	4620      	mov	r0, r4
   82f3c:	4419      	add	r1, r3
   82f3e:	463a      	mov	r2, r7
   82f40:	47c8      	blx	r9
   82f42:	2801      	cmp	r0, #1
   82f44:	d123      	bne.n	82f8e <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82f46:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82f48:	4620      	mov	r0, r4
   82f4a:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82f4c:	69e3      	ldr	r3, [r4, #28]
   82f4e:	2b01      	cmp	r3, #1
   82f50:	d11d      	bne.n	82f8e <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82f52:	69a2      	ldr	r2, [r4, #24]
   82f54:	2300      	movs	r3, #0
   82f56:	9300      	str	r3, [sp, #0]
   82f58:	4620      	mov	r0, r4
   82f5a:	4619      	mov	r1, r3
   82f5c:	9c04      	ldr	r4, [sp, #16]
   82f5e:	4422      	add	r2, r4
   82f60:	4c1a      	ldr	r4, [pc, #104]	; (82fcc <prvTimerTask+0x154>)
   82f62:	47a0      	blx	r4
						configASSERT( xResult );
   82f64:	b998      	cbnz	r0, 82f8e <prvTimerTask+0x116>
   82f66:	4b1a      	ldr	r3, [pc, #104]	; (82fd0 <prvTimerTask+0x158>)
   82f68:	4798      	blx	r3
   82f6a:	bf00      	nop
   82f6c:	e7fd      	b.n	82f6a <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82f6e:	9904      	ldr	r1, [sp, #16]
   82f70:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82f72:	b919      	cbnz	r1, 82f7c <prvTimerTask+0x104>
   82f74:	4b16      	ldr	r3, [pc, #88]	; (82fd0 <prvTimerTask+0x158>)
   82f76:	4798      	blx	r3
   82f78:	bf00      	nop
   82f7a:	e7fd      	b.n	82f78 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82f7c:	4620      	mov	r0, r4
   82f7e:	4439      	add	r1, r7
   82f80:	463a      	mov	r2, r7
   82f82:	463b      	mov	r3, r7
   82f84:	47c8      	blx	r9
   82f86:	e002      	b.n	82f8e <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   82f88:	4620      	mov	r0, r4
   82f8a:	4b15      	ldr	r3, [pc, #84]	; (82fe0 <prvTimerTask+0x168>)
   82f8c:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82f8e:	6828      	ldr	r0, [r5, #0]
   82f90:	a903      	add	r1, sp, #12
   82f92:	2200      	movs	r2, #0
   82f94:	4613      	mov	r3, r2
   82f96:	47b0      	blx	r6
   82f98:	2800      	cmp	r0, #0
   82f9a:	d1bf      	bne.n	82f1c <prvTimerTask+0xa4>
   82f9c:	e772      	b.n	82e84 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82f9e:	4b07      	ldr	r3, [pc, #28]	; (82fbc <prvTimerTask+0x144>)
   82fa0:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82fa2:	a803      	add	r0, sp, #12
   82fa4:	4b06      	ldr	r3, [pc, #24]	; (82fc0 <prvTimerTask+0x148>)
   82fa6:	4798      	blx	r3
   82fa8:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82faa:	9b03      	ldr	r3, [sp, #12]
   82fac:	2b00      	cmp	r3, #0
   82fae:	d0a0      	beq.n	82ef2 <prvTimerTask+0x7a>
   82fb0:	e7aa      	b.n	82f08 <prvTimerTask+0x90>
   82fb2:	bf00      	nop
   82fb4:	2007acdc 	.word	0x2007acdc
   82fb8:	2007acac 	.word	0x2007acac
   82fbc:	00082561 	.word	0x00082561
   82fc0:	00082dc5 	.word	0x00082dc5
   82fc4:	000826b1 	.word	0x000826b1
   82fc8:	00082c7d 	.word	0x00082c7d
   82fcc:	00082d71 	.word	0x00082d71
   82fd0:	00081b05 	.word	0x00081b05
   82fd4:	0008224d 	.word	0x0008224d
   82fd8:	00081af5 	.word	0x00081af5
   82fdc:	000820f1 	.word	0x000820f1
   82fe0:	00081d25 	.word	0x00081d25
   82fe4:	00081a7d 	.word	0x00081a7d

00082fe8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82fe8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82fea:	480e      	ldr	r0, [pc, #56]	; (83024 <sysclk_init+0x3c>)
   82fec:	4b0e      	ldr	r3, [pc, #56]	; (83028 <sysclk_init+0x40>)
   82fee:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82ff0:	2000      	movs	r0, #0
   82ff2:	213e      	movs	r1, #62	; 0x3e
   82ff4:	4b0d      	ldr	r3, [pc, #52]	; (8302c <sysclk_init+0x44>)
   82ff6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82ff8:	4c0d      	ldr	r4, [pc, #52]	; (83030 <sysclk_init+0x48>)
   82ffa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82ffc:	2800      	cmp	r0, #0
   82ffe:	d0fc      	beq.n	82ffa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   83000:	4b0c      	ldr	r3, [pc, #48]	; (83034 <sysclk_init+0x4c>)
   83002:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   83004:	4a0c      	ldr	r2, [pc, #48]	; (83038 <sysclk_init+0x50>)
   83006:	4b0d      	ldr	r3, [pc, #52]	; (8303c <sysclk_init+0x54>)
   83008:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8300a:	4c0d      	ldr	r4, [pc, #52]	; (83040 <sysclk_init+0x58>)
   8300c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8300e:	2800      	cmp	r0, #0
   83010:	d0fc      	beq.n	8300c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   83012:	2010      	movs	r0, #16
   83014:	4b0b      	ldr	r3, [pc, #44]	; (83044 <sysclk_init+0x5c>)
   83016:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   83018:	4b0b      	ldr	r3, [pc, #44]	; (83048 <sysclk_init+0x60>)
   8301a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8301c:	4801      	ldr	r0, [pc, #4]	; (83024 <sysclk_init+0x3c>)
   8301e:	4b02      	ldr	r3, [pc, #8]	; (83028 <sysclk_init+0x40>)
   83020:	4798      	blx	r3
   83022:	bd10      	pop	{r4, pc}
   83024:	0501bd00 	.word	0x0501bd00
   83028:	200700b1 	.word	0x200700b1
   8302c:	00083475 	.word	0x00083475
   83030:	000834c9 	.word	0x000834c9
   83034:	000834d9 	.word	0x000834d9
   83038:	200d3f01 	.word	0x200d3f01
   8303c:	400e0600 	.word	0x400e0600
   83040:	000834e9 	.word	0x000834e9
   83044:	00083411 	.word	0x00083411
   83048:	00083629 	.word	0x00083629

0008304c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8304c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8304e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   83052:	4b1a      	ldr	r3, [pc, #104]	; (830bc <board_init+0x70>)
   83054:	605a      	str	r2, [r3, #4]
   83056:	200b      	movs	r0, #11
   83058:	4c19      	ldr	r4, [pc, #100]	; (830c0 <board_init+0x74>)
   8305a:	47a0      	blx	r4
   8305c:	200c      	movs	r0, #12
   8305e:	47a0      	blx	r4
   83060:	200d      	movs	r0, #13
   83062:	47a0      	blx	r4
   83064:	200e      	movs	r0, #14
   83066:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   83068:	203b      	movs	r0, #59	; 0x3b
   8306a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8306e:	4c15      	ldr	r4, [pc, #84]	; (830c4 <board_init+0x78>)
   83070:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   83072:	2055      	movs	r0, #85	; 0x55
   83074:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83078:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8307a:	2056      	movs	r0, #86	; 0x56
   8307c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83080:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   83082:	2068      	movs	r0, #104	; 0x68
   83084:	4910      	ldr	r1, [pc, #64]	; (830c8 <board_init+0x7c>)
   83086:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   83088:	205c      	movs	r0, #92	; 0x5c
   8308a:	4910      	ldr	r1, [pc, #64]	; (830cc <board_init+0x80>)
   8308c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8308e:	4810      	ldr	r0, [pc, #64]	; (830d0 <board_init+0x84>)
   83090:	f44f 7140 	mov.w	r1, #768	; 0x300
   83094:	4a0f      	ldr	r2, [pc, #60]	; (830d4 <board_init+0x88>)
   83096:	4b10      	ldr	r3, [pc, #64]	; (830d8 <board_init+0x8c>)
   83098:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   8309a:	2011      	movs	r0, #17
   8309c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   830a0:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   830a2:	2012      	movs	r0, #18
   830a4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   830a8:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   830aa:	202c      	movs	r0, #44	; 0x2c
   830ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   830b0:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   830b2:	202d      	movs	r0, #45	; 0x2d
   830b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   830b8:	47a0      	blx	r4
   830ba:	bd10      	pop	{r4, pc}
   830bc:	400e1a50 	.word	0x400e1a50
   830c0:	000834f9 	.word	0x000834f9
   830c4:	000831b9 	.word	0x000831b9
   830c8:	28000079 	.word	0x28000079
   830cc:	28000001 	.word	0x28000001
   830d0:	400e0e00 	.word	0x400e0e00
   830d4:	08000001 	.word	0x08000001
   830d8:	0008328d 	.word	0x0008328d

000830dc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   830dc:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   830de:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   830e2:	d016      	beq.n	83112 <pio_set_peripheral+0x36>
   830e4:	d804      	bhi.n	830f0 <pio_set_peripheral+0x14>
   830e6:	b1c1      	cbz	r1, 8311a <pio_set_peripheral+0x3e>
   830e8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   830ec:	d00a      	beq.n	83104 <pio_set_peripheral+0x28>
   830ee:	e013      	b.n	83118 <pio_set_peripheral+0x3c>
   830f0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   830f4:	d011      	beq.n	8311a <pio_set_peripheral+0x3e>
   830f6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   830fa:	d00e      	beq.n	8311a <pio_set_peripheral+0x3e>
   830fc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   83100:	d10a      	bne.n	83118 <pio_set_peripheral+0x3c>
   83102:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   83104:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   83106:	6f01      	ldr	r1, [r0, #112]	; 0x70
   83108:	400b      	ands	r3, r1
   8310a:	ea23 0302 	bic.w	r3, r3, r2
   8310e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   83110:	e002      	b.n	83118 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   83112:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83114:	4313      	orrs	r3, r2
   83116:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   83118:	6042      	str	r2, [r0, #4]
   8311a:	4770      	bx	lr

0008311c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8311c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8311e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   83122:	bf14      	ite	ne
   83124:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83126:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   83128:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8312c:	bf14      	ite	ne
   8312e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   83130:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   83132:	f012 0f02 	tst.w	r2, #2
   83136:	d002      	beq.n	8313e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   83138:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8313c:	e004      	b.n	83148 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8313e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   83142:	bf18      	it	ne
   83144:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   83148:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8314a:	6001      	str	r1, [r0, #0]
   8314c:	4770      	bx	lr
   8314e:	bf00      	nop

00083150 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   83150:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   83152:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83154:	9c01      	ldr	r4, [sp, #4]
   83156:	b10c      	cbz	r4, 8315c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   83158:	6641      	str	r1, [r0, #100]	; 0x64
   8315a:	e000      	b.n	8315e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8315c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8315e:	b10b      	cbz	r3, 83164 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   83160:	6501      	str	r1, [r0, #80]	; 0x50
   83162:	e000      	b.n	83166 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   83164:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   83166:	b10a      	cbz	r2, 8316c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   83168:	6301      	str	r1, [r0, #48]	; 0x30
   8316a:	e000      	b.n	8316e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8316c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8316e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   83170:	6001      	str	r1, [r0, #0]
}
   83172:	f85d 4b04 	ldr.w	r4, [sp], #4
   83176:	4770      	bx	lr

00083178 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   83178:	f012 0f10 	tst.w	r2, #16
   8317c:	d010      	beq.n	831a0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   8317e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   83182:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   83186:	bf14      	ite	ne
   83188:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   8318c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   83190:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   83194:	bf14      	ite	ne
   83196:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8319a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   8319e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   831a0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   831a4:	4770      	bx	lr
   831a6:	bf00      	nop

000831a8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   831a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   831aa:	6401      	str	r1, [r0, #64]	; 0x40
   831ac:	4770      	bx	lr
   831ae:	bf00      	nop

000831b0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   831b0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   831b2:	4770      	bx	lr

000831b4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   831b4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   831b6:	4770      	bx	lr

000831b8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   831b8:	b570      	push	{r4, r5, r6, lr}
   831ba:	b082      	sub	sp, #8
   831bc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   831be:	0944      	lsrs	r4, r0, #5
   831c0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   831c4:	f204 7407 	addw	r4, r4, #1799	; 0x707
   831c8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   831ca:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   831ce:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   831d2:	d030      	beq.n	83236 <pio_configure_pin+0x7e>
   831d4:	d806      	bhi.n	831e4 <pio_configure_pin+0x2c>
   831d6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   831da:	d00a      	beq.n	831f2 <pio_configure_pin+0x3a>
   831dc:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   831e0:	d018      	beq.n	83214 <pio_configure_pin+0x5c>
   831e2:	e049      	b.n	83278 <pio_configure_pin+0xc0>
   831e4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   831e8:	d030      	beq.n	8324c <pio_configure_pin+0x94>
   831ea:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   831ee:	d02d      	beq.n	8324c <pio_configure_pin+0x94>
   831f0:	e042      	b.n	83278 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   831f2:	f000 001f 	and.w	r0, r0, #31
   831f6:	2401      	movs	r4, #1
   831f8:	4084      	lsls	r4, r0
   831fa:	4630      	mov	r0, r6
   831fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83200:	4622      	mov	r2, r4
   83202:	4b1f      	ldr	r3, [pc, #124]	; (83280 <pio_configure_pin+0xc8>)
   83204:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83206:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8320a:	bf14      	ite	ne
   8320c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8320e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83210:	2001      	movs	r0, #1
   83212:	e032      	b.n	8327a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   83214:	f000 001f 	and.w	r0, r0, #31
   83218:	2401      	movs	r4, #1
   8321a:	4084      	lsls	r4, r0
   8321c:	4630      	mov	r0, r6
   8321e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83222:	4622      	mov	r2, r4
   83224:	4b16      	ldr	r3, [pc, #88]	; (83280 <pio_configure_pin+0xc8>)
   83226:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83228:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8322c:	bf14      	ite	ne
   8322e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83230:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83232:	2001      	movs	r0, #1
   83234:	e021      	b.n	8327a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   83236:	f000 011f 	and.w	r1, r0, #31
   8323a:	2401      	movs	r4, #1
   8323c:	4630      	mov	r0, r6
   8323e:	fa04 f101 	lsl.w	r1, r4, r1
   83242:	462a      	mov	r2, r5
   83244:	4b0f      	ldr	r3, [pc, #60]	; (83284 <pio_configure_pin+0xcc>)
   83246:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   83248:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8324a:	e016      	b.n	8327a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8324c:	f000 011f 	and.w	r1, r0, #31
   83250:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83252:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83256:	ea05 0304 	and.w	r3, r5, r4
   8325a:	9300      	str	r3, [sp, #0]
   8325c:	4630      	mov	r0, r6
   8325e:	fa04 f101 	lsl.w	r1, r4, r1
   83262:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   83266:	bf14      	ite	ne
   83268:	2200      	movne	r2, #0
   8326a:	2201      	moveq	r2, #1
   8326c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   83270:	4d05      	ldr	r5, [pc, #20]	; (83288 <pio_configure_pin+0xd0>)
   83272:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   83274:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83276:	e000      	b.n	8327a <pio_configure_pin+0xc2>

	default:
		return 0;
   83278:	2000      	movs	r0, #0
	}

	return 1;
}
   8327a:	b002      	add	sp, #8
   8327c:	bd70      	pop	{r4, r5, r6, pc}
   8327e:	bf00      	nop
   83280:	000830dd 	.word	0x000830dd
   83284:	0008311d 	.word	0x0008311d
   83288:	00083151 	.word	0x00083151

0008328c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8328c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8328e:	b083      	sub	sp, #12
   83290:	4607      	mov	r7, r0
   83292:	460e      	mov	r6, r1
   83294:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   83296:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8329a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8329e:	d026      	beq.n	832ee <pio_configure_pin_group+0x62>
   832a0:	d806      	bhi.n	832b0 <pio_configure_pin_group+0x24>
   832a2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   832a6:	d00a      	beq.n	832be <pio_configure_pin_group+0x32>
   832a8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   832ac:	d013      	beq.n	832d6 <pio_configure_pin_group+0x4a>
   832ae:	e034      	b.n	8331a <pio_configure_pin_group+0x8e>
   832b0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   832b4:	d01f      	beq.n	832f6 <pio_configure_pin_group+0x6a>
   832b6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   832ba:	d01c      	beq.n	832f6 <pio_configure_pin_group+0x6a>
   832bc:	e02d      	b.n	8331a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   832be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   832c2:	4632      	mov	r2, r6
   832c4:	4b16      	ldr	r3, [pc, #88]	; (83320 <pio_configure_pin_group+0x94>)
   832c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   832c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   832cc:	bf14      	ite	ne
   832ce:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   832d0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   832d2:	2001      	movs	r0, #1
   832d4:	e022      	b.n	8331c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   832d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   832da:	4632      	mov	r2, r6
   832dc:	4b10      	ldr	r3, [pc, #64]	; (83320 <pio_configure_pin_group+0x94>)
   832de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   832e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   832e4:	bf14      	ite	ne
   832e6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   832e8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   832ea:	2001      	movs	r0, #1
   832ec:	e016      	b.n	8331c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   832ee:	4b0d      	ldr	r3, [pc, #52]	; (83324 <pio_configure_pin_group+0x98>)
   832f0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   832f2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   832f4:	e012      	b.n	8331c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   832f6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   832fa:	f005 0301 	and.w	r3, r5, #1
   832fe:	9300      	str	r3, [sp, #0]
   83300:	4638      	mov	r0, r7
   83302:	4631      	mov	r1, r6
   83304:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   83308:	bf14      	ite	ne
   8330a:	2200      	movne	r2, #0
   8330c:	2201      	moveq	r2, #1
   8330e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   83312:	4c05      	ldr	r4, [pc, #20]	; (83328 <pio_configure_pin_group+0x9c>)
   83314:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   83316:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83318:	e000      	b.n	8331c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8331a:	2000      	movs	r0, #0
	}

	return 1;
}
   8331c:	b003      	add	sp, #12
   8331e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83320:	000830dd 	.word	0x000830dd
   83324:	0008311d 	.word	0x0008311d
   83328:	00083151 	.word	0x00083151

0008332c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8332c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83330:	4604      	mov	r4, r0
   83332:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   83334:	4b10      	ldr	r3, [pc, #64]	; (83378 <pio_handler_process+0x4c>)
   83336:	4798      	blx	r3
   83338:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8333a:	4620      	mov	r0, r4
   8333c:	4b0f      	ldr	r3, [pc, #60]	; (8337c <pio_handler_process+0x50>)
   8333e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   83340:	4005      	ands	r5, r0
   83342:	d017      	beq.n	83374 <pio_handler_process+0x48>
   83344:	4f0e      	ldr	r7, [pc, #56]	; (83380 <pio_handler_process+0x54>)
   83346:	f107 040c 	add.w	r4, r7, #12
   8334a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8334c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   83350:	42b3      	cmp	r3, r6
   83352:	d10a      	bne.n	8336a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   83354:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83358:	4229      	tst	r1, r5
   8335a:	d006      	beq.n	8336a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8335c:	6823      	ldr	r3, [r4, #0]
   8335e:	4630      	mov	r0, r6
   83360:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   83362:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83366:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8336a:	42bc      	cmp	r4, r7
   8336c:	d002      	beq.n	83374 <pio_handler_process+0x48>
   8336e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   83370:	2d00      	cmp	r5, #0
   83372:	d1eb      	bne.n	8334c <pio_handler_process+0x20>
   83374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83378:	000831b1 	.word	0x000831b1
   8337c:	000831b5 	.word	0x000831b5
   83380:	2007ace8 	.word	0x2007ace8

00083384 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   83384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   83386:	4c0b      	ldr	r4, [pc, #44]	; (833b4 <pio_handler_set+0x30>)
   83388:	6824      	ldr	r4, [r4, #0]
   8338a:	2c06      	cmp	r4, #6
   8338c:	d810      	bhi.n	833b0 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   8338e:	4f0a      	ldr	r7, [pc, #40]	; (833b8 <pio_handler_set+0x34>)
   83390:	0126      	lsls	r6, r4, #4
   83392:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   83394:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   83396:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   83398:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   8339a:	9906      	ldr	r1, [sp, #24]
   8339c:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   8339e:	3401      	adds	r4, #1
   833a0:	4904      	ldr	r1, [pc, #16]	; (833b4 <pio_handler_set+0x30>)
   833a2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   833a4:	4611      	mov	r1, r2
   833a6:	461a      	mov	r2, r3
   833a8:	4b04      	ldr	r3, [pc, #16]	; (833bc <pio_handler_set+0x38>)
   833aa:	4798      	blx	r3

	return 0;
   833ac:	2000      	movs	r0, #0
   833ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   833b0:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   833b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   833b4:	2007ace4 	.word	0x2007ace4
   833b8:	2007ace8 	.word	0x2007ace8
   833bc:	00083179 	.word	0x00083179

000833c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   833c0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   833c2:	4802      	ldr	r0, [pc, #8]	; (833cc <PIOA_Handler+0xc>)
   833c4:	210b      	movs	r1, #11
   833c6:	4b02      	ldr	r3, [pc, #8]	; (833d0 <PIOA_Handler+0x10>)
   833c8:	4798      	blx	r3
   833ca:	bd08      	pop	{r3, pc}
   833cc:	400e0e00 	.word	0x400e0e00
   833d0:	0008332d 	.word	0x0008332d

000833d4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   833d4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   833d6:	4802      	ldr	r0, [pc, #8]	; (833e0 <PIOB_Handler+0xc>)
   833d8:	210c      	movs	r1, #12
   833da:	4b02      	ldr	r3, [pc, #8]	; (833e4 <PIOB_Handler+0x10>)
   833dc:	4798      	blx	r3
   833de:	bd08      	pop	{r3, pc}
   833e0:	400e1000 	.word	0x400e1000
   833e4:	0008332d 	.word	0x0008332d

000833e8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   833e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   833ea:	4802      	ldr	r0, [pc, #8]	; (833f4 <PIOC_Handler+0xc>)
   833ec:	210d      	movs	r1, #13
   833ee:	4b02      	ldr	r3, [pc, #8]	; (833f8 <PIOC_Handler+0x10>)
   833f0:	4798      	blx	r3
   833f2:	bd08      	pop	{r3, pc}
   833f4:	400e1200 	.word	0x400e1200
   833f8:	0008332d 	.word	0x0008332d

000833fc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   833fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   833fe:	4802      	ldr	r0, [pc, #8]	; (83408 <PIOD_Handler+0xc>)
   83400:	210e      	movs	r1, #14
   83402:	4b02      	ldr	r3, [pc, #8]	; (8340c <PIOD_Handler+0x10>)
   83404:	4798      	blx	r3
   83406:	bd08      	pop	{r3, pc}
   83408:	400e1400 	.word	0x400e1400
   8340c:	0008332d 	.word	0x0008332d

00083410 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   83410:	4b17      	ldr	r3, [pc, #92]	; (83470 <pmc_switch_mck_to_pllack+0x60>)
   83412:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83414:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   83418:	4310      	orrs	r0, r2
   8341a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8341c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8341e:	f013 0f08 	tst.w	r3, #8
   83422:	d109      	bne.n	83438 <pmc_switch_mck_to_pllack+0x28>
   83424:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83428:	4911      	ldr	r1, [pc, #68]	; (83470 <pmc_switch_mck_to_pllack+0x60>)
   8342a:	e001      	b.n	83430 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8342c:	3b01      	subs	r3, #1
   8342e:	d019      	beq.n	83464 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83430:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83432:	f012 0f08 	tst.w	r2, #8
   83436:	d0f9      	beq.n	8342c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   83438:	4b0d      	ldr	r3, [pc, #52]	; (83470 <pmc_switch_mck_to_pllack+0x60>)
   8343a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8343c:	f022 0203 	bic.w	r2, r2, #3
   83440:	f042 0202 	orr.w	r2, r2, #2
   83444:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83446:	6e98      	ldr	r0, [r3, #104]	; 0x68
   83448:	f010 0008 	ands.w	r0, r0, #8
   8344c:	d10c      	bne.n	83468 <pmc_switch_mck_to_pllack+0x58>
   8344e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83452:	4907      	ldr	r1, [pc, #28]	; (83470 <pmc_switch_mck_to_pllack+0x60>)
   83454:	e001      	b.n	8345a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83456:	3b01      	subs	r3, #1
   83458:	d008      	beq.n	8346c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8345a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8345c:	f012 0f08 	tst.w	r2, #8
   83460:	d0f9      	beq.n	83456 <pmc_switch_mck_to_pllack+0x46>
   83462:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   83464:	2001      	movs	r0, #1
   83466:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   83468:	2000      	movs	r0, #0
   8346a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8346c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8346e:	4770      	bx	lr
   83470:	400e0600 	.word	0x400e0600

00083474 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   83474:	b138      	cbz	r0, 83486 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83476:	4911      	ldr	r1, [pc, #68]	; (834bc <pmc_switch_mainck_to_xtal+0x48>)
   83478:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8347a:	4a11      	ldr	r2, [pc, #68]	; (834c0 <pmc_switch_mainck_to_xtal+0x4c>)
   8347c:	401a      	ands	r2, r3
   8347e:	4b11      	ldr	r3, [pc, #68]	; (834c4 <pmc_switch_mainck_to_xtal+0x50>)
   83480:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83482:	620b      	str	r3, [r1, #32]
   83484:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83486:	4a0d      	ldr	r2, [pc, #52]	; (834bc <pmc_switch_mainck_to_xtal+0x48>)
   83488:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8348a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8348e:	f023 0303 	bic.w	r3, r3, #3
   83492:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83496:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8349a:	0209      	lsls	r1, r1, #8
   8349c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8349e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   834a0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   834a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   834a4:	f013 0f01 	tst.w	r3, #1
   834a8:	d0fb      	beq.n	834a2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   834aa:	4a04      	ldr	r2, [pc, #16]	; (834bc <pmc_switch_mainck_to_xtal+0x48>)
   834ac:	6a13      	ldr	r3, [r2, #32]
   834ae:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   834b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   834b6:	6213      	str	r3, [r2, #32]
   834b8:	4770      	bx	lr
   834ba:	bf00      	nop
   834bc:	400e0600 	.word	0x400e0600
   834c0:	fec8fffc 	.word	0xfec8fffc
   834c4:	01370002 	.word	0x01370002

000834c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   834c8:	4b02      	ldr	r3, [pc, #8]	; (834d4 <pmc_osc_is_ready_mainck+0xc>)
   834ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   834cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   834d0:	4770      	bx	lr
   834d2:	bf00      	nop
   834d4:	400e0600 	.word	0x400e0600

000834d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   834d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   834dc:	4b01      	ldr	r3, [pc, #4]	; (834e4 <pmc_disable_pllack+0xc>)
   834de:	629a      	str	r2, [r3, #40]	; 0x28
   834e0:	4770      	bx	lr
   834e2:	bf00      	nop
   834e4:	400e0600 	.word	0x400e0600

000834e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   834e8:	4b02      	ldr	r3, [pc, #8]	; (834f4 <pmc_is_locked_pllack+0xc>)
   834ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   834ec:	f000 0002 	and.w	r0, r0, #2
   834f0:	4770      	bx	lr
   834f2:	bf00      	nop
   834f4:	400e0600 	.word	0x400e0600

000834f8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   834f8:	282c      	cmp	r0, #44	; 0x2c
   834fa:	d820      	bhi.n	8353e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   834fc:	281f      	cmp	r0, #31
   834fe:	d80d      	bhi.n	8351c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   83500:	4b12      	ldr	r3, [pc, #72]	; (8354c <pmc_enable_periph_clk+0x54>)
   83502:	699a      	ldr	r2, [r3, #24]
   83504:	2301      	movs	r3, #1
   83506:	4083      	lsls	r3, r0
   83508:	401a      	ands	r2, r3
   8350a:	4293      	cmp	r3, r2
   8350c:	d019      	beq.n	83542 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8350e:	2301      	movs	r3, #1
   83510:	fa03 f000 	lsl.w	r0, r3, r0
   83514:	4b0d      	ldr	r3, [pc, #52]	; (8354c <pmc_enable_periph_clk+0x54>)
   83516:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   83518:	2000      	movs	r0, #0
   8351a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8351c:	4b0b      	ldr	r3, [pc, #44]	; (8354c <pmc_enable_periph_clk+0x54>)
   8351e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   83522:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83524:	2301      	movs	r3, #1
   83526:	4083      	lsls	r3, r0
   83528:	401a      	ands	r2, r3
   8352a:	4293      	cmp	r3, r2
   8352c:	d00b      	beq.n	83546 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8352e:	2301      	movs	r3, #1
   83530:	fa03 f000 	lsl.w	r0, r3, r0
   83534:	4b05      	ldr	r3, [pc, #20]	; (8354c <pmc_enable_periph_clk+0x54>)
   83536:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8353a:	2000      	movs	r0, #0
   8353c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8353e:	2001      	movs	r0, #1
   83540:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   83542:	2000      	movs	r0, #0
   83544:	4770      	bx	lr
   83546:	2000      	movs	r0, #0
}
   83548:	4770      	bx	lr
   8354a:	bf00      	nop
   8354c:	400e0600 	.word	0x400e0600

00083550 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   83550:	b120      	cbz	r0, 8355c <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   83552:	4a05      	ldr	r2, [pc, #20]	; (83568 <pmc_set_writeprotect+0x18>)
   83554:	4b05      	ldr	r3, [pc, #20]	; (8356c <pmc_set_writeprotect+0x1c>)
   83556:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   8355a:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   8355c:	4a04      	ldr	r2, [pc, #16]	; (83570 <pmc_set_writeprotect+0x20>)
   8355e:	4b03      	ldr	r3, [pc, #12]	; (8356c <pmc_set_writeprotect+0x1c>)
   83560:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   83564:	4770      	bx	lr
   83566:	bf00      	nop
   83568:	504d4301 	.word	0x504d4301
   8356c:	400e0600 	.word	0x400e0600
   83570:	504d4300 	.word	0x504d4300

00083574 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   83574:	e7fe      	b.n	83574 <Dummy_Handler>
   83576:	bf00      	nop

00083578 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   83578:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8357a:	4b1e      	ldr	r3, [pc, #120]	; (835f4 <Reset_Handler+0x7c>)
   8357c:	4a1e      	ldr	r2, [pc, #120]	; (835f8 <Reset_Handler+0x80>)
   8357e:	429a      	cmp	r2, r3
   83580:	d003      	beq.n	8358a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   83582:	4b1e      	ldr	r3, [pc, #120]	; (835fc <Reset_Handler+0x84>)
   83584:	4a1b      	ldr	r2, [pc, #108]	; (835f4 <Reset_Handler+0x7c>)
   83586:	429a      	cmp	r2, r3
   83588:	d304      	bcc.n	83594 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8358a:	4b1d      	ldr	r3, [pc, #116]	; (83600 <Reset_Handler+0x88>)
   8358c:	4a1d      	ldr	r2, [pc, #116]	; (83604 <Reset_Handler+0x8c>)
   8358e:	429a      	cmp	r2, r3
   83590:	d30f      	bcc.n	835b2 <Reset_Handler+0x3a>
   83592:	e01a      	b.n	835ca <Reset_Handler+0x52>
   83594:	4b1c      	ldr	r3, [pc, #112]	; (83608 <Reset_Handler+0x90>)
   83596:	4c1d      	ldr	r4, [pc, #116]	; (8360c <Reset_Handler+0x94>)
   83598:	1ae4      	subs	r4, r4, r3
   8359a:	f024 0403 	bic.w	r4, r4, #3
   8359e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   835a0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   835a2:	4814      	ldr	r0, [pc, #80]	; (835f4 <Reset_Handler+0x7c>)
   835a4:	4914      	ldr	r1, [pc, #80]	; (835f8 <Reset_Handler+0x80>)
   835a6:	585a      	ldr	r2, [r3, r1]
   835a8:	501a      	str	r2, [r3, r0]
   835aa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   835ac:	42a3      	cmp	r3, r4
   835ae:	d1fa      	bne.n	835a6 <Reset_Handler+0x2e>
   835b0:	e7eb      	b.n	8358a <Reset_Handler+0x12>
   835b2:	4b17      	ldr	r3, [pc, #92]	; (83610 <Reset_Handler+0x98>)
   835b4:	4917      	ldr	r1, [pc, #92]	; (83614 <Reset_Handler+0x9c>)
   835b6:	1ac9      	subs	r1, r1, r3
   835b8:	f021 0103 	bic.w	r1, r1, #3
   835bc:	1d1a      	adds	r2, r3, #4
   835be:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   835c0:	2200      	movs	r2, #0
   835c2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   835c6:	428b      	cmp	r3, r1
   835c8:	d1fb      	bne.n	835c2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   835ca:	4a13      	ldr	r2, [pc, #76]	; (83618 <Reset_Handler+0xa0>)
   835cc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   835d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   835d4:	4911      	ldr	r1, [pc, #68]	; (8361c <Reset_Handler+0xa4>)
   835d6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   835d8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   835dc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   835e0:	d203      	bcs.n	835ea <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   835e2:	688a      	ldr	r2, [r1, #8]
   835e4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   835e8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   835ea:	4b0d      	ldr	r3, [pc, #52]	; (83620 <Reset_Handler+0xa8>)
   835ec:	4798      	blx	r3

	/* Branch to main function */
	main();
   835ee:	4b0d      	ldr	r3, [pc, #52]	; (83624 <Reset_Handler+0xac>)
   835f0:	4798      	blx	r3
   835f2:	e7fe      	b.n	835f2 <Reset_Handler+0x7a>
   835f4:	20070000 	.word	0x20070000
   835f8:	0008b14c 	.word	0x0008b14c
   835fc:	20070aac 	.word	0x20070aac
   83600:	2007ae98 	.word	0x2007ae98
   83604:	20070ab0 	.word	0x20070ab0
   83608:	20070004 	.word	0x20070004
   8360c:	20070aaf 	.word	0x20070aaf
   83610:	20070aac 	.word	0x20070aac
   83614:	2007ae93 	.word	0x2007ae93
   83618:	00080000 	.word	0x00080000
   8361c:	e000ed00 	.word	0xe000ed00
   83620:	000868d5 	.word	0x000868d5
   83624:	00083d05 	.word	0x00083d05

00083628 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   83628:	4b3e      	ldr	r3, [pc, #248]	; (83724 <SystemCoreClockUpdate+0xfc>)
   8362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8362c:	f003 0303 	and.w	r3, r3, #3
   83630:	2b03      	cmp	r3, #3
   83632:	d85f      	bhi.n	836f4 <SystemCoreClockUpdate+0xcc>
   83634:	e8df f003 	tbb	[pc, r3]
   83638:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8363c:	4b3a      	ldr	r3, [pc, #232]	; (83728 <SystemCoreClockUpdate+0x100>)
   8363e:	695b      	ldr	r3, [r3, #20]
   83640:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   83644:	bf14      	ite	ne
   83646:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8364a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8364e:	4b37      	ldr	r3, [pc, #220]	; (8372c <SystemCoreClockUpdate+0x104>)
   83650:	601a      	str	r2, [r3, #0]
   83652:	e04f      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   83654:	4b33      	ldr	r3, [pc, #204]	; (83724 <SystemCoreClockUpdate+0xfc>)
   83656:	6a1b      	ldr	r3, [r3, #32]
   83658:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8365c:	d003      	beq.n	83666 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8365e:	4a34      	ldr	r2, [pc, #208]	; (83730 <SystemCoreClockUpdate+0x108>)
   83660:	4b32      	ldr	r3, [pc, #200]	; (8372c <SystemCoreClockUpdate+0x104>)
   83662:	601a      	str	r2, [r3, #0]
   83664:	e046      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   83666:	4a33      	ldr	r2, [pc, #204]	; (83734 <SystemCoreClockUpdate+0x10c>)
   83668:	4b30      	ldr	r3, [pc, #192]	; (8372c <SystemCoreClockUpdate+0x104>)
   8366a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8366c:	4b2d      	ldr	r3, [pc, #180]	; (83724 <SystemCoreClockUpdate+0xfc>)
   8366e:	6a1b      	ldr	r3, [r3, #32]
   83670:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83674:	2b10      	cmp	r3, #16
   83676:	d002      	beq.n	8367e <SystemCoreClockUpdate+0x56>
   83678:	2b20      	cmp	r3, #32
   8367a:	d004      	beq.n	83686 <SystemCoreClockUpdate+0x5e>
   8367c:	e03a      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8367e:	4a2e      	ldr	r2, [pc, #184]	; (83738 <SystemCoreClockUpdate+0x110>)
   83680:	4b2a      	ldr	r3, [pc, #168]	; (8372c <SystemCoreClockUpdate+0x104>)
   83682:	601a      	str	r2, [r3, #0]
				break;
   83684:	e036      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   83686:	4a2a      	ldr	r2, [pc, #168]	; (83730 <SystemCoreClockUpdate+0x108>)
   83688:	4b28      	ldr	r3, [pc, #160]	; (8372c <SystemCoreClockUpdate+0x104>)
   8368a:	601a      	str	r2, [r3, #0]
				break;
   8368c:	e032      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8368e:	4b25      	ldr	r3, [pc, #148]	; (83724 <SystemCoreClockUpdate+0xfc>)
   83690:	6a1b      	ldr	r3, [r3, #32]
   83692:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   83696:	d003      	beq.n	836a0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   83698:	4a25      	ldr	r2, [pc, #148]	; (83730 <SystemCoreClockUpdate+0x108>)
   8369a:	4b24      	ldr	r3, [pc, #144]	; (8372c <SystemCoreClockUpdate+0x104>)
   8369c:	601a      	str	r2, [r3, #0]
   8369e:	e012      	b.n	836c6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   836a0:	4a24      	ldr	r2, [pc, #144]	; (83734 <SystemCoreClockUpdate+0x10c>)
   836a2:	4b22      	ldr	r3, [pc, #136]	; (8372c <SystemCoreClockUpdate+0x104>)
   836a4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   836a6:	4b1f      	ldr	r3, [pc, #124]	; (83724 <SystemCoreClockUpdate+0xfc>)
   836a8:	6a1b      	ldr	r3, [r3, #32]
   836aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   836ae:	2b10      	cmp	r3, #16
   836b0:	d002      	beq.n	836b8 <SystemCoreClockUpdate+0x90>
   836b2:	2b20      	cmp	r3, #32
   836b4:	d004      	beq.n	836c0 <SystemCoreClockUpdate+0x98>
   836b6:	e006      	b.n	836c6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   836b8:	4a1f      	ldr	r2, [pc, #124]	; (83738 <SystemCoreClockUpdate+0x110>)
   836ba:	4b1c      	ldr	r3, [pc, #112]	; (8372c <SystemCoreClockUpdate+0x104>)
   836bc:	601a      	str	r2, [r3, #0]
				break;
   836be:	e002      	b.n	836c6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   836c0:	4a1b      	ldr	r2, [pc, #108]	; (83730 <SystemCoreClockUpdate+0x108>)
   836c2:	4b1a      	ldr	r3, [pc, #104]	; (8372c <SystemCoreClockUpdate+0x104>)
   836c4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   836c6:	4b17      	ldr	r3, [pc, #92]	; (83724 <SystemCoreClockUpdate+0xfc>)
   836c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   836ca:	f003 0303 	and.w	r3, r3, #3
   836ce:	2b02      	cmp	r3, #2
   836d0:	d10d      	bne.n	836ee <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   836d2:	4b14      	ldr	r3, [pc, #80]	; (83724 <SystemCoreClockUpdate+0xfc>)
   836d4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   836d6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   836d8:	4b14      	ldr	r3, [pc, #80]	; (8372c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   836da:	f3c0 400a 	ubfx	r0, r0, #16, #11
   836de:	681a      	ldr	r2, [r3, #0]
   836e0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   836e4:	b2c9      	uxtb	r1, r1
   836e6:	fbb2 f2f1 	udiv	r2, r2, r1
   836ea:	601a      	str	r2, [r3, #0]
   836ec:	e002      	b.n	836f4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   836ee:	4a13      	ldr	r2, [pc, #76]	; (8373c <SystemCoreClockUpdate+0x114>)
   836f0:	4b0e      	ldr	r3, [pc, #56]	; (8372c <SystemCoreClockUpdate+0x104>)
   836f2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   836f4:	4b0b      	ldr	r3, [pc, #44]	; (83724 <SystemCoreClockUpdate+0xfc>)
   836f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   836f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   836fc:	2b70      	cmp	r3, #112	; 0x70
   836fe:	d107      	bne.n	83710 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   83700:	4b0a      	ldr	r3, [pc, #40]	; (8372c <SystemCoreClockUpdate+0x104>)
   83702:	681a      	ldr	r2, [r3, #0]
   83704:	490e      	ldr	r1, [pc, #56]	; (83740 <SystemCoreClockUpdate+0x118>)
   83706:	fba1 0202 	umull	r0, r2, r1, r2
   8370a:	0852      	lsrs	r2, r2, #1
   8370c:	601a      	str	r2, [r3, #0]
   8370e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   83710:	4b04      	ldr	r3, [pc, #16]	; (83724 <SystemCoreClockUpdate+0xfc>)
   83712:	6b19      	ldr	r1, [r3, #48]	; 0x30
   83714:	4b05      	ldr	r3, [pc, #20]	; (8372c <SystemCoreClockUpdate+0x104>)
   83716:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8371a:	681a      	ldr	r2, [r3, #0]
   8371c:	40ca      	lsrs	r2, r1
   8371e:	601a      	str	r2, [r3, #0]
   83720:	4770      	bx	lr
   83722:	bf00      	nop
   83724:	400e0600 	.word	0x400e0600
   83728:	400e1a10 	.word	0x400e1a10
   8372c:	20070234 	.word	0x20070234
   83730:	00b71b00 	.word	0x00b71b00
   83734:	003d0900 	.word	0x003d0900
   83738:	007a1200 	.word	0x007a1200
   8373c:	0e4e1c00 	.word	0x0e4e1c00
   83740:	aaaaaaab 	.word	0xaaaaaaab

00083744 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   83744:	4b09      	ldr	r3, [pc, #36]	; (8376c <_sbrk+0x28>)
   83746:	681b      	ldr	r3, [r3, #0]
   83748:	b913      	cbnz	r3, 83750 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8374a:	4a09      	ldr	r2, [pc, #36]	; (83770 <_sbrk+0x2c>)
   8374c:	4b07      	ldr	r3, [pc, #28]	; (8376c <_sbrk+0x28>)
   8374e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   83750:	4b06      	ldr	r3, [pc, #24]	; (8376c <_sbrk+0x28>)
   83752:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   83754:	181a      	adds	r2, r3, r0
   83756:	4907      	ldr	r1, [pc, #28]	; (83774 <_sbrk+0x30>)
   83758:	4291      	cmp	r1, r2
   8375a:	db04      	blt.n	83766 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   8375c:	4610      	mov	r0, r2
   8375e:	4a03      	ldr	r2, [pc, #12]	; (8376c <_sbrk+0x28>)
   83760:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   83762:	4618      	mov	r0, r3
   83764:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   83766:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8376a:	4770      	bx	lr
   8376c:	2007ad58 	.word	0x2007ad58
   83770:	2007ce98 	.word	0x2007ce98
   83774:	20087ffc 	.word	0x20087ffc

00083778 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   83778:	f04f 30ff 	mov.w	r0, #4294967295
   8377c:	4770      	bx	lr
   8377e:	bf00      	nop

00083780 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   83780:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   83784:	604b      	str	r3, [r1, #4]

	return 0;
}
   83786:	2000      	movs	r0, #0
   83788:	4770      	bx	lr
   8378a:	bf00      	nop

0008378c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8378c:	2001      	movs	r0, #1
   8378e:	4770      	bx	lr

00083790 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   83790:	2000      	movs	r0, #0
   83792:	4770      	bx	lr

00083794 <vDriveToObjectTask>:
static arminfo_t armInfo;
static void adjustPositionDuringPickup(void);


//handles driving the robot to next object/goalbox
void vDriveToObjectTask(void *pvParam) {
   83794:	b5f0      	push	{r4, r5, r6, r7, lr}
   83796:	b083      	sub	sp, #12
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   83798:	4c2a      	ldr	r4, [pc, #168]	; (83844 <vDriveToObjectTask+0xb0>)
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
			
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(200));
   8379a:	4d2b      	ldr	r5, [pc, #172]	; (83848 <vDriveToObjectTask+0xb4>)
//handles driving the robot to next object/goalbox
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   8379c:	4e2b      	ldr	r6, [pc, #172]	; (8384c <vDriveToObjectTask+0xb8>)
   8379e:	7823      	ldrb	r3, [r4, #0]
   837a0:	2b01      	cmp	r3, #1
   837a2:	d14b      	bne.n	8383c <vDriveToObjectTask+0xa8>
   837a4:	7833      	ldrb	r3, [r6, #0]
   837a6:	2b00      	cmp	r3, #0
   837a8:	d148      	bne.n	8383c <vDriveToObjectTask+0xa8>
   837aa:	4b29      	ldr	r3, [pc, #164]	; (83850 <vDriveToObjectTask+0xbc>)
   837ac:	781b      	ldrb	r3, [r3, #0]
   837ae:	2b00      	cmp	r3, #0
   837b0:	d144      	bne.n	8383c <vDriveToObjectTask+0xa8>
		{
			printf("\n>>>>>>>>>>>>DRIVING TO OBJECT<<<<<<<<<<<<\n");
   837b2:	4828      	ldr	r0, [pc, #160]	; (83854 <vDriveToObjectTask+0xc0>)
   837b4:	4b28      	ldr	r3, [pc, #160]	; (83858 <vDriveToObjectTask+0xc4>)
   837b6:	4798      	blx	r3
			uint8_t gotoVal = goToNext();
   837b8:	4b28      	ldr	r3, [pc, #160]	; (8385c <vDriveToObjectTask+0xc8>)
   837ba:	4798      	blx	r3
			if(gotoVal==1)
   837bc:	2801      	cmp	r0, #1
   837be:	d111      	bne.n	837e4 <vDriveToObjectTask+0x50>
			{
				booleanDriving = 0;
   837c0:	2300      	movs	r3, #0
   837c2:	7023      	strb	r3, [r4, #0]
				booleanCommunication = 0;
   837c4:	4a22      	ldr	r2, [pc, #136]	; (83850 <vDriveToObjectTask+0xbc>)
   837c6:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor = 1;
   837c8:	2701      	movs	r7, #1
   837ca:	7037      	strb	r7, [r6, #0]
				booleanModifyPosition = 0;
   837cc:	4a24      	ldr	r2, [pc, #144]	; (83860 <vDriveToObjectTask+0xcc>)
   837ce:	7013      	strb	r3, [r2, #0]
				current_twi_state = START_PICKUP;
   837d0:	4b24      	ldr	r3, [pc, #144]	; (83864 <vDriveToObjectTask+0xd0>)
   837d2:	701f      	strb	r7, [r3, #0]
				puts("GOTO PICKUP FROM DRIVE");
   837d4:	4824      	ldr	r0, [pc, #144]	; (83868 <vDriveToObjectTask+0xd4>)
   837d6:	4b25      	ldr	r3, [pc, #148]	; (8386c <vDriveToObjectTask+0xd8>)
   837d8:	4798      	blx	r3
			    printf("\nGotoVal = %u", gotoVal);
   837da:	4825      	ldr	r0, [pc, #148]	; (83870 <vDriveToObjectTask+0xdc>)
   837dc:	4639      	mov	r1, r7
   837de:	4b1e      	ldr	r3, [pc, #120]	; (83858 <vDriveToObjectTask+0xc4>)
   837e0:	4798      	blx	r3
   837e2:	e021      	b.n	83828 <vDriveToObjectTask+0x94>
			}
			
			if(gotoVal == 2)
   837e4:	2802      	cmp	r0, #2
   837e6:	d112      	bne.n	8380e <vDriveToObjectTask+0x7a>
			{
				booleanDriving = 0;
   837e8:	2300      	movs	r3, #0
   837ea:	7023      	strb	r3, [r4, #0]
				booleanCommunication = 0;
   837ec:	4a18      	ldr	r2, [pc, #96]	; (83850 <vDriveToObjectTask+0xbc>)
   837ee:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor = 1;
   837f0:	2201      	movs	r2, #1
   837f2:	7032      	strb	r2, [r6, #0]
				booleanModifyPosition = 0;
   837f4:	4a1a      	ldr	r2, [pc, #104]	; (83860 <vDriveToObjectTask+0xcc>)
   837f6:	7013      	strb	r3, [r2, #0]
				current_twi_state = START_DROP_OFF;
   837f8:	2203      	movs	r2, #3
   837fa:	4b1a      	ldr	r3, [pc, #104]	; (83864 <vDriveToObjectTask+0xd0>)
   837fc:	701a      	strb	r2, [r3, #0]
				puts("GOTO DROPOFF FROM DRIVE");
   837fe:	481d      	ldr	r0, [pc, #116]	; (83874 <vDriveToObjectTask+0xe0>)
   83800:	4b1a      	ldr	r3, [pc, #104]	; (8386c <vDriveToObjectTask+0xd8>)
   83802:	4798      	blx	r3
			    printf("\nGotoVal = %u", gotoVal);
   83804:	481a      	ldr	r0, [pc, #104]	; (83870 <vDriveToObjectTask+0xdc>)
   83806:	2102      	movs	r1, #2
   83808:	4b13      	ldr	r3, [pc, #76]	; (83858 <vDriveToObjectTask+0xc4>)
   8380a:	4798      	blx	r3
   8380c:	e00c      	b.n	83828 <vDriveToObjectTask+0x94>
			}
			
			if(gotoVal == 3)
   8380e:	2803      	cmp	r0, #3
   83810:	d10a      	bne.n	83828 <vDriveToObjectTask+0x94>
			{
				booleanDriving = 0;
   83812:	2300      	movs	r3, #0
   83814:	7023      	strb	r3, [r4, #0]
				booleanCommunication = 0;
   83816:	4a0e      	ldr	r2, [pc, #56]	; (83850 <vDriveToObjectTask+0xbc>)
   83818:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor = 0;
   8381a:	7033      	strb	r3, [r6, #0]
				booleanModifyPosition = 0;
   8381c:	4a10      	ldr	r2, [pc, #64]	; (83860 <vDriveToObjectTask+0xcc>)
   8381e:	7013      	strb	r3, [r2, #0]
				printf("\nGotoVal = %u", gotoVal);
   83820:	4813      	ldr	r0, [pc, #76]	; (83870 <vDriveToObjectTask+0xdc>)
   83822:	2103      	movs	r1, #3
   83824:	4b0c      	ldr	r3, [pc, #48]	; (83858 <vDriveToObjectTask+0xc4>)
   83826:	4798      	blx	r3
			}
			portTickType xLastWakeTime = xTaskGetTickCount();
   83828:	4b13      	ldr	r3, [pc, #76]	; (83878 <vDriveToObjectTask+0xe4>)
   8382a:	4798      	blx	r3
   8382c:	ab02      	add	r3, sp, #8
   8382e:	f843 0d04 	str.w	r0, [r3, #-4]!
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
   83832:	4618      	mov	r0, r3
   83834:	21fa      	movs	r1, #250	; 0xfa
   83836:	4b11      	ldr	r3, [pc, #68]	; (8387c <vDriveToObjectTask+0xe8>)
   83838:	4798      	blx	r3
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
		{
   8383a:	e7b0      	b.n	8379e <vDriveToObjectTask+0xa>
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
			
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(200));
   8383c:	20c8      	movs	r0, #200	; 0xc8
   8383e:	47a8      	blx	r5
   83840:	e7ad      	b.n	8379e <vDriveToObjectTask+0xa>
   83842:	bf00      	nop
   83844:	2007ad5c 	.word	0x2007ad5c
   83848:	00082849 	.word	0x00082849
   8384c:	2007ad69 	.word	0x2007ad69
   83850:	2007ad68 	.word	0x2007ad68
   83854:	0008aa68 	.word	0x0008aa68
   83858:	00086925 	.word	0x00086925
   8385c:	00080b61 	.word	0x00080b61
   83860:	2007ad6a 	.word	0x2007ad6a
   83864:	2007ae91 	.word	0x2007ae91
   83868:	0008aa94 	.word	0x0008aa94
   8386c:	00086b55 	.word	0x00086b55
   83870:	0008aaac 	.word	0x0008aaac
   83874:	0008aabc 	.word	0x0008aabc
   83878:	00082571 	.word	0x00082571
   8387c:	000827b9 	.word	0x000827b9

00083880 <vUltraSensorTask>:
	}
	vTaskDelete(NULL);
}

//When driving is done do Locate object
void vUltraSensorTask(void *pvParam) {
   83880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   83884:	4c16      	ldr	r4, [pc, #88]	; (838e0 <vUltraSensorTask+0x60>)
				booleanCommunication = 1;
			}
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83886:	4d17      	ldr	r5, [pc, #92]	; (838e4 <vUltraSensorTask+0x64>)
//When driving is done do Locate object
void vUltraSensorTask(void *pvParam) {

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   83888:	4e17      	ldr	r6, [pc, #92]	; (838e8 <vUltraSensorTask+0x68>)
   8388a:	7823      	ldrb	r3, [r4, #0]
   8388c:	2b01      	cmp	r3, #1
   8388e:	d124      	bne.n	838da <vUltraSensorTask+0x5a>
   83890:	7833      	ldrb	r3, [r6, #0]
   83892:	bb13      	cbnz	r3, 838da <vUltraSensorTask+0x5a>
   83894:	4b15      	ldr	r3, [pc, #84]	; (838ec <vUltraSensorTask+0x6c>)
   83896:	781b      	ldrb	r3, [r3, #0]
   83898:	b9fb      	cbnz	r3, 838da <vUltraSensorTask+0x5a>
		{
			
			//todo del
			puts("\nUltrasound found object distance\n");
   8389a:	4815      	ldr	r0, [pc, #84]	; (838f0 <vUltraSensorTask+0x70>)
   8389c:	4b15      	ldr	r3, [pc, #84]	; (838f4 <vUltraSensorTask+0x74>)
   8389e:	4798      	blx	r3
			printf("\nDistance to object: %u\n", distanceUltraSensor);
   838a0:	4815      	ldr	r0, [pc, #84]	; (838f8 <vUltraSensorTask+0x78>)
   838a2:	4b16      	ldr	r3, [pc, #88]	; (838fc <vUltraSensorTask+0x7c>)
   838a4:	6819      	ldr	r1, [r3, #0]
   838a6:	4f16      	ldr	r7, [pc, #88]	; (83900 <vUltraSensorTask+0x80>)
   838a8:	47b8      	blx	r7
			printf("\nAngle to object: %u\n", angleUltraSensor);
   838aa:	4816      	ldr	r0, [pc, #88]	; (83904 <vUltraSensorTask+0x84>)
   838ac:	4b16      	ldr	r3, [pc, #88]	; (83908 <vUltraSensorTask+0x88>)
   838ae:	6819      	ldr	r1, [r3, #0]
   838b0:	47b8      	blx	r7
			//printf("Detected object");
			//booleanModifyPosition = 1;
			//}
			//}

			booleanModifyPosition=1;
   838b2:	f8df 9060 	ldr.w	r9, [pc, #96]	; 83914 <vUltraSensorTask+0x94>
   838b6:	f04f 0801 	mov.w	r8, #1
   838ba:	f889 8000 	strb.w	r8, [r9]
			if (booleanModifyPosition == 1)
			{
				forwardDrive(10); //TODO: set distanceUltraSensor as in-parameter
   838be:	200a      	movs	r0, #10
   838c0:	4b12      	ldr	r3, [pc, #72]	; (8390c <vUltraSensorTask+0x8c>)
   838c2:	4798      	blx	r3
				//activate twi communication
				printf("Modifying driving\n");
   838c4:	4812      	ldr	r0, [pc, #72]	; (83910 <vUltraSensorTask+0x90>)
   838c6:	47b8      	blx	r7
				booleanDriving=0;
   838c8:	2300      	movs	r3, #0
   838ca:	4a08      	ldr	r2, [pc, #32]	; (838ec <vUltraSensorTask+0x6c>)
   838cc:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor=0;
   838ce:	7023      	strb	r3, [r4, #0]
				booleanModifyPosition = 0;
   838d0:	f889 3000 	strb.w	r3, [r9]
				//start pickup. goto communication
				booleanCommunication = 1;
   838d4:	f886 8000 	strb.w	r8, [r6]
   838d8:	e7d7      	b.n	8388a <vUltraSensorTask+0xa>
			}
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   838da:	2064      	movs	r0, #100	; 0x64
   838dc:	47a8      	blx	r5
   838de:	e7d4      	b.n	8388a <vUltraSensorTask+0xa>
   838e0:	2007ad69 	.word	0x2007ad69
   838e4:	00082849 	.word	0x00082849
   838e8:	2007ad68 	.word	0x2007ad68
   838ec:	2007ad5c 	.word	0x2007ad5c
   838f0:	0008aad4 	.word	0x0008aad4
   838f4:	00086b55 	.word	0x00086b55
   838f8:	0008aaf8 	.word	0x0008aaf8
   838fc:	20070ad0 	.word	0x20070ad0
   83900:	00086925 	.word	0x00086925
   83904:	0008ab14 	.word	0x0008ab14
   83908:	20070acc 	.word	0x20070acc
   8390c:	00080399 	.word	0x00080399
   83910:	0008ab2c 	.word	0x0008ab2c
   83914:	2007ad6a 	.word	0x2007ad6a

00083918 <vCommunicationTask>:
static void adjustPositionDuringPickup(){
	printf("\nAdjusting position during pickup!!!");
}
//TWI communcation
void vCommunicationTask(void *pvParam)
{
   83918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8391c:	b0c5      	sub	sp, #276	; 0x114
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   8391e:	4c7c      	ldr	r4, [pc, #496]	; (83b10 <vCommunicationTask+0x1f8>)
			}
			//end of current_twi_state
		} 
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83920:	4d7c      	ldr	r5, [pc, #496]	; (83b14 <vCommunicationTask+0x1fc>)
void vCommunicationTask(void *pvParam)
{
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   83922:	4e7d      	ldr	r6, [pc, #500]	; (83b18 <vCommunicationTask+0x200>)
   83924:	7823      	ldrb	r3, [r4, #0]
   83926:	2b01      	cmp	r3, #1
   83928:	f040 80ee 	bne.w	83b08 <vCommunicationTask+0x1f0>
   8392c:	7833      	ldrb	r3, [r6, #0]
   8392e:	2b00      	cmp	r3, #0
   83930:	f040 80ea 	bne.w	83b08 <vCommunicationTask+0x1f0>
   83934:	4b79      	ldr	r3, [pc, #484]	; (83b1c <vCommunicationTask+0x204>)
   83936:	781b      	ldrb	r3, [r3, #0]
   83938:	2b00      	cmp	r3, #0
   8393a:	f040 80e5 	bne.w	83b08 <vCommunicationTask+0x1f0>
   8393e:	4b78      	ldr	r3, [pc, #480]	; (83b20 <vCommunicationTask+0x208>)
   83940:	781b      	ldrb	r3, [r3, #0]
   83942:	2b00      	cmp	r3, #0
   83944:	f040 80e0 	bne.w	83b08 <vCommunicationTask+0x1f0>
		{
			//check state for communication
			switch (current_twi_state)
   83948:	4b76      	ldr	r3, [pc, #472]	; (83b24 <vCommunicationTask+0x20c>)
   8394a:	7819      	ldrb	r1, [r3, #0]
   8394c:	2905      	cmp	r1, #5
   8394e:	f200 80d4 	bhi.w	83afa <vCommunicationTask+0x1e2>
   83952:	e8df f011 	tbh	[pc, r1, lsl #1]
   83956:	0006      	.short	0x0006
   83958:	00550043 	.word	0x00550043
   8395c:	00a00091 	.word	0x00a00091
   83960:	00ce      	.short	0x00ce
			{
				case INIT_ARM:
					puts("INIT_ARM");
   83962:	4871      	ldr	r0, [pc, #452]	; (83b28 <vCommunicationTask+0x210>)
   83964:	4b71      	ldr	r3, [pc, #452]	; (83b2c <vCommunicationTask+0x214>)
   83966:	4798      	blx	r3
					armInfo = twi_getArmInfo();	
   83968:	4f71      	ldr	r7, [pc, #452]	; (83b30 <vCommunicationTask+0x218>)
   8396a:	a802      	add	r0, sp, #8
   8396c:	4b71      	ldr	r3, [pc, #452]	; (83b34 <vCommunicationTask+0x21c>)
   8396e:	4798      	blx	r3
   83970:	9802      	ldr	r0, [sp, #8]
   83972:	6038      	str	r0, [r7, #0]
   83974:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83978:	80bb      	strh	r3, [r7, #4]
					if(armInfo.hasData)
   8397a:	797b      	ldrb	r3, [r7, #5]
   8397c:	b1d3      	cbz	r3, 839b4 <vCommunicationTask+0x9c>
					{
						//todo set to 0
						booleanCommunication = 0;
   8397e:	2300      	movs	r3, #0
   83980:	7023      	strb	r3, [r4, #0]
						//todo set to 1
						booleanDriving = 1;						
   83982:	f04f 0801 	mov.w	r8, #1
   83986:	4b65      	ldr	r3, [pc, #404]	; (83b1c <vCommunicationTask+0x204>)
   83988:	f883 8000 	strb.w	r8, [r3]
						//todo remove						
						printf("init arm done\n");
   8398c:	486a      	ldr	r0, [pc, #424]	; (83b38 <vCommunicationTask+0x220>)
   8398e:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 83b5c <vCommunicationTask+0x244>
   83992:	47c8      	blx	r9
						printf("arminfo: %u %u %u %u all: %u",armInfo.boxAngle, armInfo.boxDistance, armInfo.objectAngle, armInfo.objectDistance,armInfo.collectAll);
   83994:	7879      	ldrb	r1, [r7, #1]
   83996:	783a      	ldrb	r2, [r7, #0]
   83998:	78fb      	ldrb	r3, [r7, #3]
   8399a:	78b8      	ldrb	r0, [r7, #2]
   8399c:	9000      	str	r0, [sp, #0]
   8399e:	7938      	ldrb	r0, [r7, #4]
   839a0:	9001      	str	r0, [sp, #4]
   839a2:	4866      	ldr	r0, [pc, #408]	; (83b3c <vCommunicationTask+0x224>)
   839a4:	47c8      	blx	r9
						setCollectAll(armInfo.collectAll);
   839a6:	7938      	ldrb	r0, [r7, #4]
   839a8:	4b65      	ldr	r3, [pc, #404]	; (83b40 <vCommunicationTask+0x228>)
   839aa:	4798      	blx	r3
						
						//todo del
						current_twi_state = START_PICKUP;
   839ac:	4b5d      	ldr	r3, [pc, #372]	; (83b24 <vCommunicationTask+0x20c>)
   839ae:	f883 8000 	strb.w	r8, [r3]
   839b2:	e002      	b.n	839ba <vCommunicationTask+0xa2>
					}
					else
					{
						puts("INIT ARM NO DATA");
   839b4:	4863      	ldr	r0, [pc, #396]	; (83b44 <vCommunicationTask+0x22c>)
   839b6:	4b5d      	ldr	r3, [pc, #372]	; (83b2c <vCommunicationTask+0x214>)
   839b8:	4798      	blx	r3
					}	
					setObject(SQUARE,100,300);
   839ba:	2003      	movs	r0, #3
   839bc:	2164      	movs	r1, #100	; 0x64
   839be:	f44f 7296 	mov.w	r2, #300	; 0x12c
   839c2:	4f61      	ldr	r7, [pc, #388]	; (83b48 <vCommunicationTask+0x230>)
   839c4:	47b8      	blx	r7
					setObject(SOCK, 300, 300);
   839c6:	2002      	movs	r0, #2
   839c8:	f44f 7196 	mov.w	r1, #300	; 0x12c
   839cc:	460a      	mov	r2, r1
   839ce:	47b8      	blx	r7
					setObject(GLASS, 300, 100);		
   839d0:	2004      	movs	r0, #4
   839d2:	f44f 7196 	mov.w	r1, #300	; 0x12c
   839d6:	2264      	movs	r2, #100	; 0x64
   839d8:	47b8      	blx	r7
				break;
   839da:	e7a3      	b.n	83924 <vCommunicationTask+0xc>
				case START_PICKUP:
					
					//start pickup after modify position
					if (twi_pickupStart() == 1)
   839dc:	4b5b      	ldr	r3, [pc, #364]	; (83b4c <vCommunicationTask+0x234>)
   839de:	4798      	blx	r3
   839e0:	2801      	cmp	r0, #1
   839e2:	d106      	bne.n	839f2 <vCommunicationTask+0xda>
					{
						puts("STARTED PICKUP");
   839e4:	485a      	ldr	r0, [pc, #360]	; (83b50 <vCommunicationTask+0x238>)
   839e6:	4b51      	ldr	r3, [pc, #324]	; (83b2c <vCommunicationTask+0x214>)
   839e8:	4798      	blx	r3
						//Could start pickup
						
						current_twi_state=GET_STATUS_PICKUP;
   839ea:	2202      	movs	r2, #2
   839ec:	4b4d      	ldr	r3, [pc, #308]	; (83b24 <vCommunicationTask+0x20c>)
   839ee:	701a      	strb	r2, [r3, #0]
   839f0:	e798      	b.n	83924 <vCommunicationTask+0xc>
						
					}
					else
					{
						//failed to start pickup!! try again!
						puts("FAILED TO START_PICKUP");
   839f2:	4858      	ldr	r0, [pc, #352]	; (83b54 <vCommunicationTask+0x23c>)
   839f4:	4b4d      	ldr	r3, [pc, #308]	; (83b2c <vCommunicationTask+0x214>)
   839f6:	4798      	blx	r3
						current_twi_state=START_PICKUP;
   839f8:	2201      	movs	r2, #1
   839fa:	4b4a      	ldr	r3, [pc, #296]	; (83b24 <vCommunicationTask+0x20c>)
   839fc:	701a      	strb	r2, [r3, #0]
   839fe:	e791      	b.n	83924 <vCommunicationTask+0xc>
					}
				break;
				//pick up is started, getting status
				case GET_STATUS_PICKUP:
					printf("");
   83a00:	4855      	ldr	r0, [pc, #340]	; (83b58 <vCommunicationTask+0x240>)
   83a02:	4b56      	ldr	r3, [pc, #344]	; (83b5c <vCommunicationTask+0x244>)
   83a04:	4798      	blx	r3
					//get current arm status about pickup
					uint8_t status = twi_pickupGetStatus();
   83a06:	4b56      	ldr	r3, [pc, #344]	; (83b60 <vCommunicationTask+0x248>)
   83a08:	4798      	blx	r3
					
					switch(status)
   83a0a:	3802      	subs	r0, #2
   83a0c:	2805      	cmp	r0, #5
   83a0e:	d889      	bhi.n	83924 <vCommunicationTask+0xc>
   83a10:	a301      	add	r3, pc, #4	; (adr r3, 83a18 <vCommunicationTask+0x100>)
   83a12:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
   83a16:	bf00      	nop
   83a18:	00083a41 	.word	0x00083a41
   83a1c:	00083a63 	.word	0x00083a63
   83a20:	00083a63 	.word	0x00083a63
   83a24:	00083925 	.word	0x00083925
   83a28:	00083a31 	.word	0x00083a31
   83a2c:	00083a39 	.word	0x00083a39
					{
						case PICKUP_FAILED:
						puts("PICKUP_FAILED");
   83a30:	484c      	ldr	r0, [pc, #304]	; (83b64 <vCommunicationTask+0x24c>)
   83a32:	4b3e      	ldr	r3, [pc, #248]	; (83b2c <vCommunicationTask+0x214>)
   83a34:	4798      	blx	r3
						break;
   83a36:	e775      	b.n	83924 <vCommunicationTask+0xc>
						case PICKUP_DONE_DRIVE:
						puts("PICKUP_DONE_DRIVE");
   83a38:	484b      	ldr	r0, [pc, #300]	; (83b68 <vCommunicationTask+0x250>)
   83a3a:	4b3c      	ldr	r3, [pc, #240]	; (83b2c <vCommunicationTask+0x214>)
   83a3c:	4798      	blx	r3
						break;
   83a3e:	e771      	b.n	83924 <vCommunicationTask+0xc>
							//TODO: done picking up
							//done with pickup, continue to drive
							//stop communicating

						
							puts("PICKUP_DONE");
   83a40:	484a      	ldr	r0, [pc, #296]	; (83b6c <vCommunicationTask+0x254>)
   83a42:	4b3a      	ldr	r3, [pc, #232]	; (83b2c <vCommunicationTask+0x214>)
   83a44:	4798      	blx	r3
							//tell (set) movement that pickup is done
							setDonePickup();
   83a46:	4b4a      	ldr	r3, [pc, #296]	; (83b70 <vCommunicationTask+0x258>)
   83a48:	4798      	blx	r3
							
							//TODO UNCOMMENT
							
							booleanUltraSensor=0;
   83a4a:	2300      	movs	r3, #0
   83a4c:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   83a4e:	4a34      	ldr	r2, [pc, #208]	; (83b20 <vCommunicationTask+0x208>)
   83a50:	7013      	strb	r3, [r2, #0]
							//todo set to 0
							booleanCommunication=0;
   83a52:	7023      	strb	r3, [r4, #0]
							//todo set to 1
							booleanDriving=1;
   83a54:	2201      	movs	r2, #1
   83a56:	4b31      	ldr	r3, [pc, #196]	; (83b1c <vCommunicationTask+0x204>)
   83a58:	701a      	strb	r2, [r3, #0]

							//todo del
							current_twi_state=START_DROP_OFF;
   83a5a:	2203      	movs	r2, #3
   83a5c:	4b31      	ldr	r3, [pc, #196]	; (83b24 <vCommunicationTask+0x20c>)
   83a5e:	701a      	strb	r2, [r3, #0]
							
						break;						
   83a60:	e760      	b.n	83924 <vCommunicationTask+0xc>
						case PICKUP_FORWARD:
						case PICKUP_BACKWARD:
							puts("go forward or back");
   83a62:	4844      	ldr	r0, [pc, #272]	; (83b74 <vCommunicationTask+0x25c>)
   83a64:	4b31      	ldr	r3, [pc, #196]	; (83b2c <vCommunicationTask+0x214>)
   83a66:	4798      	blx	r3
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
   83a68:	4843      	ldr	r0, [pc, #268]	; (83b78 <vCommunicationTask+0x260>)
   83a6a:	4f3c      	ldr	r7, [pc, #240]	; (83b5c <vCommunicationTask+0x244>)
   83a6c:	47b8      	blx	r7
	}
	vTaskDelete(NULL);
}

static void adjustPositionDuringPickup(){
	printf("\nAdjusting position during pickup!!!");
   83a6e:	4843      	ldr	r0, [pc, #268]	; (83b7c <vCommunicationTask+0x264>)
   83a70:	47b8      	blx	r7
							puts("go forward or back");
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
							//if we needed to drive during pickup, check if driving is done
							adjustPositionDuringPickup();
							twi_pickupSendMovementDone();
   83a72:	4b43      	ldr	r3, [pc, #268]	; (83b80 <vCommunicationTask+0x268>)
   83a74:	4798      	blx	r3
						break;
   83a76:	e755      	b.n	83924 <vCommunicationTask+0xc>
					//end of get status pickup
				break;
				
				
				case START_DROP_OFF:
					if (twi_dropoffStart() == 1)
   83a78:	4b42      	ldr	r3, [pc, #264]	; (83b84 <vCommunicationTask+0x26c>)
   83a7a:	4798      	blx	r3
   83a7c:	2801      	cmp	r0, #1
   83a7e:	d103      	bne.n	83a88 <vCommunicationTask+0x170>
					{
						
						//done starting pickup
						current_twi_state=GET_STATUS_DROP_OFF;
   83a80:	2204      	movs	r2, #4
   83a82:	4b28      	ldr	r3, [pc, #160]	; (83b24 <vCommunicationTask+0x20c>)
   83a84:	701a      	strb	r2, [r3, #0]
   83a86:	e74d      	b.n	83924 <vCommunicationTask+0xc>
					}
					else
					{
						//failed to start DROPOFF
						puts("FAILD TO START DROPOFF");
   83a88:	483f      	ldr	r0, [pc, #252]	; (83b88 <vCommunicationTask+0x270>)
   83a8a:	4b28      	ldr	r3, [pc, #160]	; (83b2c <vCommunicationTask+0x214>)
   83a8c:	4798      	blx	r3
						current_twi_state=START_DROP_OFF;
   83a8e:	2203      	movs	r2, #3
   83a90:	4b24      	ldr	r3, [pc, #144]	; (83b24 <vCommunicationTask+0x20c>)
   83a92:	701a      	strb	r2, [r3, #0]
   83a94:	e746      	b.n	83924 <vCommunicationTask+0xc>
					}
				break;
				
				case GET_STATUS_DROP_OFF:
					puts("GET_STATUS_DROP_OFF");
   83a96:	483d      	ldr	r0, [pc, #244]	; (83b8c <vCommunicationTask+0x274>)
   83a98:	4b24      	ldr	r3, [pc, #144]	; (83b2c <vCommunicationTask+0x214>)
   83a9a:	4798      	blx	r3
					switch(twi_dropoffGetStatus())
   83a9c:	4b3c      	ldr	r3, [pc, #240]	; (83b90 <vCommunicationTask+0x278>)
   83a9e:	4798      	blx	r3
   83aa0:	3802      	subs	r0, #2
   83aa2:	2803      	cmp	r0, #3
   83aa4:	f63f af3e 	bhi.w	83924 <vCommunicationTask+0xc>
   83aa8:	e8df f000 	tbb	[pc, r0]
   83aac:	1f1b1702 	.word	0x1f1b1702
					{
						case DROPOFF_DONE:
						//tell (set)drive that pickup is done.
							setDropoffDone();
   83ab0:	4b38      	ldr	r3, [pc, #224]	; (83b94 <vCommunicationTask+0x27c>)
   83ab2:	4798      	blx	r3
							printf("DROPOFF_DONE\n");
   83ab4:	4838      	ldr	r0, [pc, #224]	; (83b98 <vCommunicationTask+0x280>)
   83ab6:	4b29      	ldr	r3, [pc, #164]	; (83b5c <vCommunicationTask+0x244>)
   83ab8:	4798      	blx	r3
							if(armInfo.collectAll)
   83aba:	4b1d      	ldr	r3, [pc, #116]	; (83b30 <vCommunicationTask+0x218>)
   83abc:	791b      	ldrb	r3, [r3, #4]
   83abe:	b11b      	cbz	r3, 83ac8 <vCommunicationTask+0x1b0>
							{
								booleanDriving=0;
   83ac0:	2200      	movs	r2, #0
   83ac2:	4b16      	ldr	r3, [pc, #88]	; (83b1c <vCommunicationTask+0x204>)
   83ac4:	701a      	strb	r2, [r3, #0]
   83ac6:	e002      	b.n	83ace <vCommunicationTask+0x1b6>
							}
							else
							{
								booleanDriving=1;
   83ac8:	2201      	movs	r2, #1
   83aca:	4b14      	ldr	r3, [pc, #80]	; (83b1c <vCommunicationTask+0x204>)
   83acc:	701a      	strb	r2, [r3, #0]
							}
							booleanUltraSensor=0;
   83ace:	2300      	movs	r3, #0
   83ad0:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   83ad2:	4a13      	ldr	r2, [pc, #76]	; (83b20 <vCommunicationTask+0x208>)
   83ad4:	7013      	strb	r3, [r2, #0]
							booleanCommunication=0;
   83ad6:	7023      	strb	r3, [r4, #0]
						break;
   83ad8:	e724      	b.n	83924 <vCommunicationTask+0xc>
						case DROPOFF_RUNNING:
							printf("DROPOFF_RUNNING\n");
   83ada:	4830      	ldr	r0, [pc, #192]	; (83b9c <vCommunicationTask+0x284>)
   83adc:	4b1f      	ldr	r3, [pc, #124]	; (83b5c <vCommunicationTask+0x244>)
   83ade:	4798      	blx	r3
						break;
   83ae0:	e720      	b.n	83924 <vCommunicationTask+0xc>
						case DROPOFF_FAILED:
							printf("DROPOFF_FAILED\n");
   83ae2:	482f      	ldr	r0, [pc, #188]	; (83ba0 <vCommunicationTask+0x288>)
   83ae4:	4b1d      	ldr	r3, [pc, #116]	; (83b5c <vCommunicationTask+0x244>)
   83ae6:	4798      	blx	r3
						break;
   83ae8:	e71c      	b.n	83924 <vCommunicationTask+0xc>
						case DROPOFF_IDLE:
							printf("DROPOFF_IDLE\n");
   83aea:	482e      	ldr	r0, [pc, #184]	; (83ba4 <vCommunicationTask+0x28c>)
   83aec:	4b1b      	ldr	r3, [pc, #108]	; (83b5c <vCommunicationTask+0x244>)
   83aee:	4798      	blx	r3
						break;
   83af0:	e718      	b.n	83924 <vCommunicationTask+0xc>
					}				
				break;
				case IDLE:
					puts("IDLE");
   83af2:	482d      	ldr	r0, [pc, #180]	; (83ba8 <vCommunicationTask+0x290>)
   83af4:	4b0d      	ldr	r3, [pc, #52]	; (83b2c <vCommunicationTask+0x214>)
   83af6:	4798      	blx	r3
				break;
   83af8:	e714      	b.n	83924 <vCommunicationTask+0xc>
				default:
					printf("failed twi switch %d\n",current_twi_state);
   83afa:	482c      	ldr	r0, [pc, #176]	; (83bac <vCommunicationTask+0x294>)
   83afc:	4b17      	ldr	r3, [pc, #92]	; (83b5c <vCommunicationTask+0x244>)
   83afe:	4798      	blx	r3
					char xx[255];
					scanf(xx);
   83b00:	a804      	add	r0, sp, #16
   83b02:	4b2b      	ldr	r3, [pc, #172]	; (83bb0 <vCommunicationTask+0x298>)
   83b04:	4798      	blx	r3
				break;
			}
			//end of current_twi_state
		} 
   83b06:	e70d      	b.n	83924 <vCommunicationTask+0xc>
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83b08:	2064      	movs	r0, #100	; 0x64
   83b0a:	47a8      	blx	r5
   83b0c:	e70a      	b.n	83924 <vCommunicationTask+0xc>
   83b0e:	bf00      	nop
   83b10:	2007ad68 	.word	0x2007ad68
   83b14:	00082849 	.word	0x00082849
   83b18:	2007ad69 	.word	0x2007ad69
   83b1c:	2007ad5c 	.word	0x2007ad5c
   83b20:	2007ad6a 	.word	0x2007ad6a
   83b24:	2007ae91 	.word	0x2007ae91
   83b28:	0008ab40 	.word	0x0008ab40
   83b2c:	00086b55 	.word	0x00086b55
   83b30:	2007ad60 	.word	0x2007ad60
   83b34:	000814bd 	.word	0x000814bd
   83b38:	0008ab4c 	.word	0x0008ab4c
   83b3c:	0008ab5c 	.word	0x0008ab5c
   83b40:	000806d1 	.word	0x000806d1
   83b44:	0008ab7c 	.word	0x0008ab7c
   83b48:	00080689 	.word	0x00080689
   83b4c:	000815e1 	.word	0x000815e1
   83b50:	0008ab90 	.word	0x0008ab90
   83b54:	0008aba0 	.word	0x0008aba0
   83b58:	0008ac8c 	.word	0x0008ac8c
   83b5c:	00086925 	.word	0x00086925
   83b60:	00081609 	.word	0x00081609
   83b64:	0008abb8 	.word	0x0008abb8
   83b68:	0008abc8 	.word	0x0008abc8
   83b6c:	0008abdc 	.word	0x0008abdc
   83b70:	000806dd 	.word	0x000806dd
   83b74:	0008abe8 	.word	0x0008abe8
   83b78:	0008abfc 	.word	0x0008abfc
   83b7c:	0008ac18 	.word	0x0008ac18
   83b80:	000816a9 	.word	0x000816a9
   83b84:	000816e5 	.word	0x000816e5
   83b88:	0008ac40 	.word	0x0008ac40
   83b8c:	0008ac58 	.word	0x0008ac58
   83b90:	0008170d 	.word	0x0008170d
   83b94:	000806e9 	.word	0x000806e9
   83b98:	0008ac6c 	.word	0x0008ac6c
   83b9c:	0008ac7c 	.word	0x0008ac7c
   83ba0:	0008ac90 	.word	0x0008ac90
   83ba4:	0008aca0 	.word	0x0008aca0
   83ba8:	0008aa54 	.word	0x0008aa54
   83bac:	0008acb0 	.word	0x0008acb0
   83bb0:	0008694d 	.word	0x0008694d

00083bb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   83bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
   83bb6:	b083      	sub	sp, #12
   83bb8:	4604      	mov	r4, r0
   83bba:	460d      	mov	r5, r1
	uint32_t val = 0;
   83bbc:	2300      	movs	r3, #0
   83bbe:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   83bc0:	4b1f      	ldr	r3, [pc, #124]	; (83c40 <usart_serial_getchar+0x8c>)
   83bc2:	4298      	cmp	r0, r3
   83bc4:	d107      	bne.n	83bd6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   83bc6:	461f      	mov	r7, r3
   83bc8:	4e1e      	ldr	r6, [pc, #120]	; (83c44 <usart_serial_getchar+0x90>)
   83bca:	4638      	mov	r0, r7
   83bcc:	4629      	mov	r1, r5
   83bce:	47b0      	blx	r6
   83bd0:	2800      	cmp	r0, #0
   83bd2:	d1fa      	bne.n	83bca <usart_serial_getchar+0x16>
   83bd4:	e019      	b.n	83c0a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83bd6:	4b1c      	ldr	r3, [pc, #112]	; (83c48 <usart_serial_getchar+0x94>)
   83bd8:	4298      	cmp	r0, r3
   83bda:	d109      	bne.n	83bf0 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   83bdc:	461f      	mov	r7, r3
   83bde:	4e1b      	ldr	r6, [pc, #108]	; (83c4c <usart_serial_getchar+0x98>)
   83be0:	4638      	mov	r0, r7
   83be2:	a901      	add	r1, sp, #4
   83be4:	47b0      	blx	r6
   83be6:	2800      	cmp	r0, #0
   83be8:	d1fa      	bne.n	83be0 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   83bea:	9b01      	ldr	r3, [sp, #4]
   83bec:	702b      	strb	r3, [r5, #0]
   83bee:	e019      	b.n	83c24 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83bf0:	4b17      	ldr	r3, [pc, #92]	; (83c50 <usart_serial_getchar+0x9c>)
   83bf2:	4298      	cmp	r0, r3
   83bf4:	d109      	bne.n	83c0a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   83bf6:	461e      	mov	r6, r3
   83bf8:	4c14      	ldr	r4, [pc, #80]	; (83c4c <usart_serial_getchar+0x98>)
   83bfa:	4630      	mov	r0, r6
   83bfc:	a901      	add	r1, sp, #4
   83bfe:	47a0      	blx	r4
   83c00:	2800      	cmp	r0, #0
   83c02:	d1fa      	bne.n	83bfa <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   83c04:	9b01      	ldr	r3, [sp, #4]
   83c06:	702b      	strb	r3, [r5, #0]
   83c08:	e018      	b.n	83c3c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83c0a:	4b12      	ldr	r3, [pc, #72]	; (83c54 <usart_serial_getchar+0xa0>)
   83c0c:	429c      	cmp	r4, r3
   83c0e:	d109      	bne.n	83c24 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   83c10:	461e      	mov	r6, r3
   83c12:	4c0e      	ldr	r4, [pc, #56]	; (83c4c <usart_serial_getchar+0x98>)
   83c14:	4630      	mov	r0, r6
   83c16:	a901      	add	r1, sp, #4
   83c18:	47a0      	blx	r4
   83c1a:	2800      	cmp	r0, #0
   83c1c:	d1fa      	bne.n	83c14 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   83c1e:	9b01      	ldr	r3, [sp, #4]
   83c20:	702b      	strb	r3, [r5, #0]
   83c22:	e00b      	b.n	83c3c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83c24:	4b0c      	ldr	r3, [pc, #48]	; (83c58 <usart_serial_getchar+0xa4>)
   83c26:	429c      	cmp	r4, r3
   83c28:	d108      	bne.n	83c3c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   83c2a:	461e      	mov	r6, r3
   83c2c:	4c07      	ldr	r4, [pc, #28]	; (83c4c <usart_serial_getchar+0x98>)
   83c2e:	4630      	mov	r0, r6
   83c30:	a901      	add	r1, sp, #4
   83c32:	47a0      	blx	r4
   83c34:	2800      	cmp	r0, #0
   83c36:	d1fa      	bne.n	83c2e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   83c38:	9b01      	ldr	r3, [sp, #4]
   83c3a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83c3c:	b003      	add	sp, #12
   83c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83c40:	400e0800 	.word	0x400e0800
   83c44:	000819f1 	.word	0x000819f1
   83c48:	40098000 	.word	0x40098000
   83c4c:	000817e5 	.word	0x000817e5
   83c50:	4009c000 	.word	0x4009c000
   83c54:	400a0000 	.word	0x400a0000
   83c58:	400a4000 	.word	0x400a4000

00083c5c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83c5c:	b570      	push	{r4, r5, r6, lr}
   83c5e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83c60:	4b21      	ldr	r3, [pc, #132]	; (83ce8 <usart_serial_putchar+0x8c>)
   83c62:	4298      	cmp	r0, r3
   83c64:	d107      	bne.n	83c76 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   83c66:	461e      	mov	r6, r3
   83c68:	4d20      	ldr	r5, [pc, #128]	; (83cec <usart_serial_putchar+0x90>)
   83c6a:	4630      	mov	r0, r6
   83c6c:	4621      	mov	r1, r4
   83c6e:	47a8      	blx	r5
   83c70:	2800      	cmp	r0, #0
   83c72:	d1fa      	bne.n	83c6a <usart_serial_putchar+0xe>
   83c74:	e02b      	b.n	83cce <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83c76:	4b1e      	ldr	r3, [pc, #120]	; (83cf0 <usart_serial_putchar+0x94>)
   83c78:	4298      	cmp	r0, r3
   83c7a:	d107      	bne.n	83c8c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   83c7c:	461e      	mov	r6, r3
   83c7e:	4d1d      	ldr	r5, [pc, #116]	; (83cf4 <usart_serial_putchar+0x98>)
   83c80:	4630      	mov	r0, r6
   83c82:	4621      	mov	r1, r4
   83c84:	47a8      	blx	r5
   83c86:	2800      	cmp	r0, #0
   83c88:	d1fa      	bne.n	83c80 <usart_serial_putchar+0x24>
   83c8a:	e022      	b.n	83cd2 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83c8c:	4b1a      	ldr	r3, [pc, #104]	; (83cf8 <usart_serial_putchar+0x9c>)
   83c8e:	4298      	cmp	r0, r3
   83c90:	d107      	bne.n	83ca2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   83c92:	461e      	mov	r6, r3
   83c94:	4d17      	ldr	r5, [pc, #92]	; (83cf4 <usart_serial_putchar+0x98>)
   83c96:	4630      	mov	r0, r6
   83c98:	4621      	mov	r1, r4
   83c9a:	47a8      	blx	r5
   83c9c:	2800      	cmp	r0, #0
   83c9e:	d1fa      	bne.n	83c96 <usart_serial_putchar+0x3a>
   83ca0:	e019      	b.n	83cd6 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83ca2:	4b16      	ldr	r3, [pc, #88]	; (83cfc <usart_serial_putchar+0xa0>)
   83ca4:	4298      	cmp	r0, r3
   83ca6:	d107      	bne.n	83cb8 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   83ca8:	461e      	mov	r6, r3
   83caa:	4d12      	ldr	r5, [pc, #72]	; (83cf4 <usart_serial_putchar+0x98>)
   83cac:	4630      	mov	r0, r6
   83cae:	4621      	mov	r1, r4
   83cb0:	47a8      	blx	r5
   83cb2:	2800      	cmp	r0, #0
   83cb4:	d1fa      	bne.n	83cac <usart_serial_putchar+0x50>
   83cb6:	e010      	b.n	83cda <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83cb8:	4b11      	ldr	r3, [pc, #68]	; (83d00 <usart_serial_putchar+0xa4>)
   83cba:	4298      	cmp	r0, r3
   83cbc:	d10f      	bne.n	83cde <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   83cbe:	461e      	mov	r6, r3
   83cc0:	4d0c      	ldr	r5, [pc, #48]	; (83cf4 <usart_serial_putchar+0x98>)
   83cc2:	4630      	mov	r0, r6
   83cc4:	4621      	mov	r1, r4
   83cc6:	47a8      	blx	r5
   83cc8:	2800      	cmp	r0, #0
   83cca:	d1fa      	bne.n	83cc2 <usart_serial_putchar+0x66>
   83ccc:	e009      	b.n	83ce2 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   83cce:	2001      	movs	r0, #1
   83cd0:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83cd2:	2001      	movs	r0, #1
   83cd4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83cd6:	2001      	movs	r0, #1
   83cd8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83cda:	2001      	movs	r0, #1
   83cdc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   83cde:	2000      	movs	r0, #0
   83ce0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83ce2:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   83ce4:	bd70      	pop	{r4, r5, r6, pc}
   83ce6:	bf00      	nop
   83ce8:	400e0800 	.word	0x400e0800
   83cec:	000819e1 	.word	0x000819e1
   83cf0:	40098000 	.word	0x40098000
   83cf4:	000817d1 	.word	0x000817d1
   83cf8:	4009c000 	.word	0x4009c000
   83cfc:	400a0000 	.word	0x400a0000
   83d00:	400a4000 	.word	0x400a4000

00083d04 <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   83d04:	b570      	push	{r4, r5, r6, lr}
   83d06:	b088      	sub	sp, #32
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   83d08:	4b52      	ldr	r3, [pc, #328]	; (83e54 <main+0x150>)
   83d0a:	4798      	blx	r3
	board_init();
   83d0c:	4b52      	ldr	r3, [pc, #328]	; (83e58 <main+0x154>)
   83d0e:	4798      	blx	r3
   83d10:	2008      	movs	r0, #8
   83d12:	4d52      	ldr	r5, [pc, #328]	; (83e5c <main+0x158>)
   83d14:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   83d16:	4c52      	ldr	r4, [pc, #328]	; (83e60 <main+0x15c>)
   83d18:	4b52      	ldr	r3, [pc, #328]	; (83e64 <main+0x160>)
   83d1a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   83d1c:	4a52      	ldr	r2, [pc, #328]	; (83e68 <main+0x164>)
   83d1e:	4b53      	ldr	r3, [pc, #332]	; (83e6c <main+0x168>)
   83d20:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   83d22:	4a53      	ldr	r2, [pc, #332]	; (83e70 <main+0x16c>)
   83d24:	4b53      	ldr	r3, [pc, #332]	; (83e74 <main+0x170>)
   83d26:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   83d28:	4b53      	ldr	r3, [pc, #332]	; (83e78 <main+0x174>)
   83d2a:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   83d2c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   83d30:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   83d32:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83d36:	9307      	str	r3, [sp, #28]
   83d38:	2008      	movs	r0, #8
   83d3a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   83d3c:	4620      	mov	r0, r4
   83d3e:	a905      	add	r1, sp, #20
   83d40:	4b4e      	ldr	r3, [pc, #312]	; (83e7c <main+0x178>)
   83d42:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   83d44:	4e4e      	ldr	r6, [pc, #312]	; (83e80 <main+0x17c>)
   83d46:	6833      	ldr	r3, [r6, #0]
   83d48:	6898      	ldr	r0, [r3, #8]
   83d4a:	2100      	movs	r1, #0
   83d4c:	4c4d      	ldr	r4, [pc, #308]	; (83e84 <main+0x180>)
   83d4e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   83d50:	6833      	ldr	r3, [r6, #0]
   83d52:	6858      	ldr	r0, [r3, #4]
   83d54:	2100      	movs	r1, #0
   83d56:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   83d58:	484b      	ldr	r0, [pc, #300]	; (83e88 <main+0x184>)
   83d5a:	4c4c      	ldr	r4, [pc, #304]	; (83e8c <main+0x188>)
   83d5c:	47a0      	blx	r4
	printf("=============\n");
   83d5e:	484c      	ldr	r0, [pc, #304]	; (83e90 <main+0x18c>)
   83d60:	47a0      	blx	r4
{
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
	board_init();
	configure_console();
	TC0_init();
   83d62:	4b4c      	ldr	r3, [pc, #304]	; (83e94 <main+0x190>)
   83d64:	4798      	blx	r3
	//init twi communication
	twi_comInit();
   83d66:	4b4c      	ldr	r3, [pc, #304]	; (83e98 <main+0x194>)
   83d68:	4798      	blx	r3
	//armInfo = twi_getArmInfo();
	
	uint32_t value = 0;
	
	
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   83d6a:	4c4c      	ldr	r4, [pc, #304]	; (83e9c <main+0x198>)
   83d6c:	200d      	movs	r0, #13
   83d6e:	4621      	mov	r1, r4
   83d70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   83d74:	4b4a      	ldr	r3, [pc, #296]	; (83ea0 <main+0x19c>)
   83d76:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   83d78:	200d      	movs	r0, #13
   83d7a:	4621      	mov	r1, r4
   83d7c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   83d80:	4b48      	ldr	r3, [pc, #288]	; (83ea4 <main+0x1a0>)
   83d82:	4798      	blx	r3
	
	pulse_init();
   83d84:	4b48      	ldr	r3, [pc, #288]	; (83ea8 <main+0x1a4>)
   83d86:	4798      	blx	r3
	
	current_twi_state = INIT_ARM;
   83d88:	2600      	movs	r6, #0
   83d8a:	4b48      	ldr	r3, [pc, #288]	; (83eac <main+0x1a8>)
   83d8c:	701e      	strb	r6, [r3, #0]
   83d8e:	200b      	movs	r0, #11
   83d90:	47a8      	blx	r5
   83d92:	200c      	movs	r0, #12
   83d94:	47a8      	blx	r5
   83d96:	200d      	movs	r0, #13
   83d98:	47a8      	blx	r5
   83d9a:	200e      	movs	r0, #14
   83d9c:	47a8      	blx	r5
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83d9e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   83da2:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83da4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83da8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   83dac:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83dae:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   83db2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   83db6:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83db8:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83dbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   83dc0:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83dc2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   83dc6:	6363      	str	r3, [r4, #52]	; 0x34
	ioport_set_pin_dir(trig, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(servo, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(servo, LOW);
	
	if(xTaskCreate(vDriveToObjectTask, "DriveToObject", 1000, NULL, 1, pxTaskDriveToObject) != pdPASS){
   83dc8:	2301      	movs	r3, #1
   83dca:	9300      	str	r3, [sp, #0]
   83dcc:	4b38      	ldr	r3, [pc, #224]	; (83eb0 <main+0x1ac>)
   83dce:	681b      	ldr	r3, [r3, #0]
   83dd0:	9301      	str	r3, [sp, #4]
   83dd2:	9602      	str	r6, [sp, #8]
   83dd4:	9603      	str	r6, [sp, #12]
   83dd6:	4837      	ldr	r0, [pc, #220]	; (83eb4 <main+0x1b0>)
   83dd8:	4937      	ldr	r1, [pc, #220]	; (83eb8 <main+0x1b4>)
   83dda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83dde:	4633      	mov	r3, r6
   83de0:	4c36      	ldr	r4, [pc, #216]	; (83ebc <main+0x1b8>)
   83de2:	47a0      	blx	r4
   83de4:	2801      	cmp	r0, #1
   83de6:	d002      	beq.n	83dee <main+0xea>
		printf("Failed to create DriveToObject-task");
   83de8:	4835      	ldr	r0, [pc, #212]	; (83ec0 <main+0x1bc>)
   83dea:	4b28      	ldr	r3, [pc, #160]	; (83e8c <main+0x188>)
   83dec:	4798      	blx	r3
	}
	
	if(xTaskCreate(vUltraSensorTask, "UltraSensor", 1000, NULL, 1, pxTaskUltraSensor) != pdPASS){
   83dee:	2301      	movs	r3, #1
   83df0:	9300      	str	r3, [sp, #0]
   83df2:	4b34      	ldr	r3, [pc, #208]	; (83ec4 <main+0x1c0>)
   83df4:	681b      	ldr	r3, [r3, #0]
   83df6:	9301      	str	r3, [sp, #4]
   83df8:	2300      	movs	r3, #0
   83dfa:	9302      	str	r3, [sp, #8]
   83dfc:	9303      	str	r3, [sp, #12]
   83dfe:	4832      	ldr	r0, [pc, #200]	; (83ec8 <main+0x1c4>)
   83e00:	4932      	ldr	r1, [pc, #200]	; (83ecc <main+0x1c8>)
   83e02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83e06:	4c2d      	ldr	r4, [pc, #180]	; (83ebc <main+0x1b8>)
   83e08:	47a0      	blx	r4
   83e0a:	2801      	cmp	r0, #1
   83e0c:	d002      	beq.n	83e14 <main+0x110>
		printf("Failed to create UltraSensor-task");
   83e0e:	4830      	ldr	r0, [pc, #192]	; (83ed0 <main+0x1cc>)
   83e10:	4b1e      	ldr	r3, [pc, #120]	; (83e8c <main+0x188>)
   83e12:	4798      	blx	r3
	}
	
	if(xTaskCreate(vCommunicationTask, "Communication", 1000, NULL, 1, pxTaskCommunication) != pdPASS){
   83e14:	2301      	movs	r3, #1
   83e16:	9300      	str	r3, [sp, #0]
   83e18:	4b2e      	ldr	r3, [pc, #184]	; (83ed4 <main+0x1d0>)
   83e1a:	681b      	ldr	r3, [r3, #0]
   83e1c:	9301      	str	r3, [sp, #4]
   83e1e:	2300      	movs	r3, #0
   83e20:	9302      	str	r3, [sp, #8]
   83e22:	9303      	str	r3, [sp, #12]
   83e24:	482c      	ldr	r0, [pc, #176]	; (83ed8 <main+0x1d4>)
   83e26:	492d      	ldr	r1, [pc, #180]	; (83edc <main+0x1d8>)
   83e28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83e2c:	4c23      	ldr	r4, [pc, #140]	; (83ebc <main+0x1b8>)
   83e2e:	47a0      	blx	r4
   83e30:	2801      	cmp	r0, #1
   83e32:	d002      	beq.n	83e3a <main+0x136>
		printf("Failed to create Communication-task");
   83e34:	482a      	ldr	r0, [pc, #168]	; (83ee0 <main+0x1dc>)
   83e36:	4b15      	ldr	r3, [pc, #84]	; (83e8c <main+0x188>)
   83e38:	4798      	blx	r3
	}
	
	booleanDriving = 0;
   83e3a:	2300      	movs	r3, #0
   83e3c:	4a29      	ldr	r2, [pc, #164]	; (83ee4 <main+0x1e0>)
   83e3e:	7013      	strb	r3, [r2, #0]
	booleanUltraSensor = 0;
   83e40:	4a29      	ldr	r2, [pc, #164]	; (83ee8 <main+0x1e4>)
   83e42:	7013      	strb	r3, [r2, #0]
	booleanModifyPosition = 0;
   83e44:	4a29      	ldr	r2, [pc, #164]	; (83eec <main+0x1e8>)
   83e46:	7013      	strb	r3, [r2, #0]
	booleanCommunication = 1;
   83e48:	2201      	movs	r2, #1
   83e4a:	4b29      	ldr	r3, [pc, #164]	; (83ef0 <main+0x1ec>)
   83e4c:	701a      	strb	r2, [r3, #0]
	
	vTaskStartScheduler();
   83e4e:	4b29      	ldr	r3, [pc, #164]	; (83ef4 <main+0x1f0>)
   83e50:	4798      	blx	r3
   83e52:	e7fe      	b.n	83e52 <main+0x14e>
   83e54:	00082fe9 	.word	0x00082fe9
   83e58:	0008304d 	.word	0x0008304d
   83e5c:	000834f9 	.word	0x000834f9
   83e60:	400e0800 	.word	0x400e0800
   83e64:	2007ae80 	.word	0x2007ae80
   83e68:	00083c5d 	.word	0x00083c5d
   83e6c:	2007ae7c 	.word	0x2007ae7c
   83e70:	00083bb5 	.word	0x00083bb5
   83e74:	2007ae78 	.word	0x2007ae78
   83e78:	0501bd00 	.word	0x0501bd00
   83e7c:	000819a9 	.word	0x000819a9
   83e80:	20070668 	.word	0x20070668
   83e84:	00086b65 	.word	0x00086b65
   83e88:	0008acc8 	.word	0x0008acc8
   83e8c:	00086925 	.word	0x00086925
   83e90:	0008acd8 	.word	0x0008acd8
   83e94:	00081105 	.word	0x00081105
   83e98:	0008133d 	.word	0x0008133d
   83e9c:	400e1200 	.word	0x400e1200
   83ea0:	00081045 	.word	0x00081045
   83ea4:	000810a5 	.word	0x000810a5
   83ea8:	00080f81 	.word	0x00080f81
   83eac:	2007ae91 	.word	0x2007ae91
   83eb0:	2007ae88 	.word	0x2007ae88
   83eb4:	00083795 	.word	0x00083795
   83eb8:	0008ace8 	.word	0x0008ace8
   83ebc:	000822f1 	.word	0x000822f1
   83ec0:	0008acf8 	.word	0x0008acf8
   83ec4:	2007ae84 	.word	0x2007ae84
   83ec8:	00083881 	.word	0x00083881
   83ecc:	0008ad1c 	.word	0x0008ad1c
   83ed0:	0008ad28 	.word	0x0008ad28
   83ed4:	2007ae8c 	.word	0x2007ae8c
   83ed8:	00083919 	.word	0x00083919
   83edc:	0008ad4c 	.word	0x0008ad4c
   83ee0:	0008ad5c 	.word	0x0008ad5c
   83ee4:	2007ad5c 	.word	0x2007ad5c
   83ee8:	2007ad69 	.word	0x2007ad69
   83eec:	2007ad6a 	.word	0x2007ad6a
   83ef0:	2007ad68 	.word	0x2007ad68
   83ef4:	000824f9 	.word	0x000824f9

00083ef8 <cos>:
   83ef8:	b570      	push	{r4, r5, r6, lr}
   83efa:	4e20      	ldr	r6, [pc, #128]	; (83f7c <cos+0x84>)
   83efc:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   83f00:	42b4      	cmp	r4, r6
   83f02:	b086      	sub	sp, #24
   83f04:	4602      	mov	r2, r0
   83f06:	460b      	mov	r3, r1
   83f08:	dd19      	ble.n	83f3e <cos+0x46>
   83f0a:	4d1d      	ldr	r5, [pc, #116]	; (83f80 <cos+0x88>)
   83f0c:	42ac      	cmp	r4, r5
   83f0e:	dd03      	ble.n	83f18 <cos+0x20>
   83f10:	f001 fd64 	bl	859dc <__aeabi_dsub>
   83f14:	b006      	add	sp, #24
   83f16:	bd70      	pop	{r4, r5, r6, pc}
   83f18:	aa02      	add	r2, sp, #8
   83f1a:	f000 f9cd 	bl	842b8 <__ieee754_rem_pio2>
   83f1e:	f000 0003 	and.w	r0, r0, #3
   83f22:	2801      	cmp	r0, #1
   83f24:	d01b      	beq.n	83f5e <cos+0x66>
   83f26:	2802      	cmp	r0, #2
   83f28:	d00f      	beq.n	83f4a <cos+0x52>
   83f2a:	b300      	cbz	r0, 83f6e <cos+0x76>
   83f2c:	2301      	movs	r3, #1
   83f2e:	9300      	str	r3, [sp, #0]
   83f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83f38:	f001 f9a2 	bl	85280 <__kernel_sin>
   83f3c:	e7ea      	b.n	83f14 <cos+0x1c>
   83f3e:	2200      	movs	r2, #0
   83f40:	2300      	movs	r3, #0
   83f42:	f000 fc99 	bl	84878 <__kernel_cos>
   83f46:	b006      	add	sp, #24
   83f48:	bd70      	pop	{r4, r5, r6, pc}
   83f4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83f52:	f000 fc91 	bl	84878 <__kernel_cos>
   83f56:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83f5a:	b006      	add	sp, #24
   83f5c:	bd70      	pop	{r4, r5, r6, pc}
   83f5e:	9000      	str	r0, [sp, #0]
   83f60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83f68:	f001 f98a 	bl	85280 <__kernel_sin>
   83f6c:	e7f3      	b.n	83f56 <cos+0x5e>
   83f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83f76:	f000 fc7f 	bl	84878 <__kernel_cos>
   83f7a:	e7cb      	b.n	83f14 <cos+0x1c>
   83f7c:	3fe921fb 	.word	0x3fe921fb
   83f80:	7fefffff 	.word	0x7fefffff

00083f84 <sin>:
   83f84:	b570      	push	{r4, r5, r6, lr}
   83f86:	4e22      	ldr	r6, [pc, #136]	; (84010 <sin+0x8c>)
   83f88:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   83f8c:	42b4      	cmp	r4, r6
   83f8e:	b086      	sub	sp, #24
   83f90:	4602      	mov	r2, r0
   83f92:	460b      	mov	r3, r1
   83f94:	dd1a      	ble.n	83fcc <sin+0x48>
   83f96:	4d1f      	ldr	r5, [pc, #124]	; (84014 <sin+0x90>)
   83f98:	42ac      	cmp	r4, r5
   83f9a:	dd03      	ble.n	83fa4 <sin+0x20>
   83f9c:	f001 fd1e 	bl	859dc <__aeabi_dsub>
   83fa0:	b006      	add	sp, #24
   83fa2:	bd70      	pop	{r4, r5, r6, pc}
   83fa4:	aa02      	add	r2, sp, #8
   83fa6:	f000 f987 	bl	842b8 <__ieee754_rem_pio2>
   83faa:	f000 0003 	and.w	r0, r0, #3
   83fae:	2801      	cmp	r0, #1
   83fb0:	d01d      	beq.n	83fee <sin+0x6a>
   83fb2:	2802      	cmp	r0, #2
   83fb4:	d012      	beq.n	83fdc <sin+0x58>
   83fb6:	b308      	cbz	r0, 83ffc <sin+0x78>
   83fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83fbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83fc0:	f000 fc5a 	bl	84878 <__kernel_cos>
   83fc4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83fc8:	b006      	add	sp, #24
   83fca:	bd70      	pop	{r4, r5, r6, pc}
   83fcc:	2300      	movs	r3, #0
   83fce:	9300      	str	r3, [sp, #0]
   83fd0:	2200      	movs	r2, #0
   83fd2:	2300      	movs	r3, #0
   83fd4:	f001 f954 	bl	85280 <__kernel_sin>
   83fd8:	b006      	add	sp, #24
   83fda:	bd70      	pop	{r4, r5, r6, pc}
   83fdc:	2301      	movs	r3, #1
   83fde:	9300      	str	r3, [sp, #0]
   83fe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83fe8:	f001 f94a 	bl	85280 <__kernel_sin>
   83fec:	e7ea      	b.n	83fc4 <sin+0x40>
   83fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83ff6:	f000 fc3f 	bl	84878 <__kernel_cos>
   83ffa:	e7d1      	b.n	83fa0 <sin+0x1c>
   83ffc:	2301      	movs	r3, #1
   83ffe:	9300      	str	r3, [sp, #0]
   84000:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84008:	f001 f93a 	bl	85280 <__kernel_sin>
   8400c:	e7c8      	b.n	83fa0 <sin+0x1c>
   8400e:	bf00      	nop
   84010:	3fe921fb 	.word	0x3fe921fb
   84014:	7fefffff 	.word	0x7fefffff

00084018 <atan2>:
   84018:	f000 b856 	b.w	840c8 <__ieee754_atan2>

0008401c <sqrt>:
   8401c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84020:	b08a      	sub	sp, #40	; 0x28
   84022:	4604      	mov	r4, r0
   84024:	460d      	mov	r5, r1
   84026:	f000 fb67 	bl	846f8 <__ieee754_sqrt>
   8402a:	f8df a098 	ldr.w	sl, [pc, #152]	; 840c4 <sqrt+0xa8>
   8402e:	4606      	mov	r6, r0
   84030:	f99a 3000 	ldrsb.w	r3, [sl]
   84034:	460f      	mov	r7, r1
   84036:	3301      	adds	r3, #1
   84038:	d00f      	beq.n	8405a <sqrt+0x3e>
   8403a:	4620      	mov	r0, r4
   8403c:	4629      	mov	r1, r5
   8403e:	f001 fc13 	bl	85868 <__fpclassifyd>
   84042:	b150      	cbz	r0, 8405a <sqrt+0x3e>
   84044:	f04f 0800 	mov.w	r8, #0
   84048:	f04f 0900 	mov.w	r9, #0
   8404c:	4642      	mov	r2, r8
   8404e:	464b      	mov	r3, r9
   84050:	4620      	mov	r0, r4
   84052:	4629      	mov	r1, r5
   84054:	f002 f8e8 	bl	86228 <__aeabi_dcmplt>
   84058:	b920      	cbnz	r0, 84064 <sqrt+0x48>
   8405a:	4630      	mov	r0, r6
   8405c:	4639      	mov	r1, r7
   8405e:	b00a      	add	sp, #40	; 0x28
   84060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84064:	4916      	ldr	r1, [pc, #88]	; (840c0 <sqrt+0xa4>)
   84066:	f89a 6000 	ldrb.w	r6, [sl]
   8406a:	2201      	movs	r2, #1
   8406c:	2300      	movs	r3, #0
   8406e:	e9cd 4504 	strd	r4, r5, [sp, #16]
   84072:	e9cd 4502 	strd	r4, r5, [sp, #8]
   84076:	9101      	str	r1, [sp, #4]
   84078:	9200      	str	r2, [sp, #0]
   8407a:	9308      	str	r3, [sp, #32]
   8407c:	b966      	cbnz	r6, 84098 <sqrt+0x7c>
   8407e:	e9cd 8906 	strd	r8, r9, [sp, #24]
   84082:	4668      	mov	r0, sp
   84084:	f001 fc18 	bl	858b8 <matherr>
   84088:	b180      	cbz	r0, 840ac <sqrt+0x90>
   8408a:	9b08      	ldr	r3, [sp, #32]
   8408c:	b99b      	cbnz	r3, 840b6 <sqrt+0x9a>
   8408e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84092:	b00a      	add	sp, #40	; 0x28
   84094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84098:	4640      	mov	r0, r8
   8409a:	4649      	mov	r1, r9
   8409c:	4642      	mov	r2, r8
   8409e:	464b      	mov	r3, r9
   840a0:	f001 ff7a 	bl	85f98 <__aeabi_ddiv>
   840a4:	2e02      	cmp	r6, #2
   840a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
   840aa:	d1ea      	bne.n	84082 <sqrt+0x66>
   840ac:	f002 fc0c 	bl	868c8 <__errno>
   840b0:	2321      	movs	r3, #33	; 0x21
   840b2:	6003      	str	r3, [r0, #0]
   840b4:	e7e9      	b.n	8408a <sqrt+0x6e>
   840b6:	f002 fc07 	bl	868c8 <__errno>
   840ba:	9b08      	ldr	r3, [sp, #32]
   840bc:	6003      	str	r3, [r0, #0]
   840be:	e7e6      	b.n	8408e <sqrt+0x72>
   840c0:	0008ad80 	.word	0x0008ad80
   840c4:	20070238 	.word	0x20070238

000840c8 <__ieee754_atan2>:
   840c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   840cc:	f1c2 0900 	rsb	r9, r2, #0
   840d0:	ea49 0902 	orr.w	r9, r9, r2
   840d4:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   840d8:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 842b0 <__ieee754_atan2+0x1e8>
   840dc:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   840e0:	b082      	sub	sp, #8
   840e2:	45e1      	cmp	r9, ip
   840e4:	4614      	mov	r4, r2
   840e6:	461d      	mov	r5, r3
   840e8:	e9cd 0100 	strd	r0, r1, [sp]
   840ec:	460f      	mov	r7, r1
   840ee:	d847      	bhi.n	84180 <__ieee754_atan2+0xb8>
   840f0:	f1c0 0a00 	rsb	sl, r0, #0
   840f4:	ea4a 0a00 	orr.w	sl, sl, r0
   840f8:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   840fc:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   84100:	45e2      	cmp	sl, ip
   84102:	d83d      	bhi.n	84180 <__ieee754_atan2+0xb8>
   84104:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   84108:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   8410c:	ea5c 0c02 	orrs.w	ip, ip, r2
   84110:	d04c      	beq.n	841ac <__ieee754_atan2+0xe4>
   84112:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   84116:	f00a 0a02 	and.w	sl, sl, #2
   8411a:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   8411e:	ea59 0100 	orrs.w	r1, r9, r0
   84122:	d036      	beq.n	84192 <__ieee754_atan2+0xca>
   84124:	ea58 0104 	orrs.w	r1, r8, r4
   84128:	d03a      	beq.n	841a0 <__ieee754_atan2+0xd8>
   8412a:	4961      	ldr	r1, [pc, #388]	; (842b0 <__ieee754_atan2+0x1e8>)
   8412c:	4588      	cmp	r8, r1
   8412e:	d051      	beq.n	841d4 <__ieee754_atan2+0x10c>
   84130:	495f      	ldr	r1, [pc, #380]	; (842b0 <__ieee754_atan2+0x1e8>)
   84132:	4589      	cmp	r9, r1
   84134:	d034      	beq.n	841a0 <__ieee754_atan2+0xd8>
   84136:	ebc8 0809 	rsb	r8, r8, r9
   8413a:	ea4f 5828 	mov.w	r8, r8, asr #20
   8413e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   84142:	dc43      	bgt.n	841cc <__ieee754_atan2+0x104>
   84144:	2d00      	cmp	r5, #0
   84146:	db70      	blt.n	8422a <__ieee754_atan2+0x162>
   84148:	e9dd 0100 	ldrd	r0, r1, [sp]
   8414c:	f001 ff24 	bl	85f98 <__aeabi_ddiv>
   84150:	f001 faf6 	bl	85740 <fabs>
   84154:	f001 f94c 	bl	853f0 <atan>
   84158:	f1ba 0f01 	cmp.w	sl, #1
   8415c:	d062      	beq.n	84224 <__ieee754_atan2+0x15c>
   8415e:	f1ba 0f02 	cmp.w	sl, #2
   84162:	d052      	beq.n	8420a <__ieee754_atan2+0x142>
   84164:	f1ba 0f00 	cmp.w	sl, #0
   84168:	d010      	beq.n	8418c <__ieee754_atan2+0xc4>
   8416a:	a33f      	add	r3, pc, #252	; (adr r3, 84268 <__ieee754_atan2+0x1a0>)
   8416c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84170:	f001 fc34 	bl	859dc <__aeabi_dsub>
   84174:	a33e      	add	r3, pc, #248	; (adr r3, 84270 <__ieee754_atan2+0x1a8>)
   84176:	e9d3 2300 	ldrd	r2, r3, [r3]
   8417a:	f001 fc2f 	bl	859dc <__aeabi_dsub>
   8417e:	e005      	b.n	8418c <__ieee754_atan2+0xc4>
   84180:	4610      	mov	r0, r2
   84182:	4619      	mov	r1, r3
   84184:	e9dd 2300 	ldrd	r2, r3, [sp]
   84188:	f001 fc2a 	bl	859e0 <__adddf3>
   8418c:	b002      	add	sp, #8
   8418e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84192:	f1ba 0f03 	cmp.w	sl, #3
   84196:	d8c5      	bhi.n	84124 <__ieee754_atan2+0x5c>
   84198:	e8df f00a 	tbb	[pc, sl]
   8419c:	10140d0d 	.word	0x10140d0d
   841a0:	2f00      	cmp	r7, #0
   841a2:	db2e      	blt.n	84202 <__ieee754_atan2+0x13a>
   841a4:	a134      	add	r1, pc, #208	; (adr r1, 84278 <__ieee754_atan2+0x1b0>)
   841a6:	e9d1 0100 	ldrd	r0, r1, [r1]
   841aa:	e7ef      	b.n	8418c <__ieee754_atan2+0xc4>
   841ac:	b002      	add	sp, #8
   841ae:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   841b2:	f001 b91d 	b.w	853f0 <atan>
   841b6:	e9dd 0100 	ldrd	r0, r1, [sp]
   841ba:	e7e7      	b.n	8418c <__ieee754_atan2+0xc4>
   841bc:	a130      	add	r1, pc, #192	; (adr r1, 84280 <__ieee754_atan2+0x1b8>)
   841be:	e9d1 0100 	ldrd	r0, r1, [r1]
   841c2:	e7e3      	b.n	8418c <__ieee754_atan2+0xc4>
   841c4:	a12a      	add	r1, pc, #168	; (adr r1, 84270 <__ieee754_atan2+0x1a8>)
   841c6:	e9d1 0100 	ldrd	r0, r1, [r1]
   841ca:	e7df      	b.n	8418c <__ieee754_atan2+0xc4>
   841cc:	a12a      	add	r1, pc, #168	; (adr r1, 84278 <__ieee754_atan2+0x1b0>)
   841ce:	e9d1 0100 	ldrd	r0, r1, [r1]
   841d2:	e7c1      	b.n	84158 <__ieee754_atan2+0x90>
   841d4:	45c1      	cmp	r9, r8
   841d6:	d02e      	beq.n	84236 <__ieee754_atan2+0x16e>
   841d8:	f1ba 0f03 	cmp.w	sl, #3
   841dc:	d8a8      	bhi.n	84130 <__ieee754_atan2+0x68>
   841de:	a101      	add	r1, pc, #4	; (adr r1, 841e4 <__ieee754_atan2+0x11c>)
   841e0:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   841e4:	000841fd 	.word	0x000841fd
   841e8:	000841f5 	.word	0x000841f5
   841ec:	000841c5 	.word	0x000841c5
   841f0:	000841bd 	.word	0x000841bd
   841f4:	2000      	movs	r0, #0
   841f6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   841fa:	e7c7      	b.n	8418c <__ieee754_atan2+0xc4>
   841fc:	2000      	movs	r0, #0
   841fe:	2100      	movs	r1, #0
   84200:	e7c4      	b.n	8418c <__ieee754_atan2+0xc4>
   84202:	a121      	add	r1, pc, #132	; (adr r1, 84288 <__ieee754_atan2+0x1c0>)
   84204:	e9d1 0100 	ldrd	r0, r1, [r1]
   84208:	e7c0      	b.n	8418c <__ieee754_atan2+0xc4>
   8420a:	a317      	add	r3, pc, #92	; (adr r3, 84268 <__ieee754_atan2+0x1a0>)
   8420c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84210:	f001 fbe4 	bl	859dc <__aeabi_dsub>
   84214:	4602      	mov	r2, r0
   84216:	460b      	mov	r3, r1
   84218:	a115      	add	r1, pc, #84	; (adr r1, 84270 <__ieee754_atan2+0x1a8>)
   8421a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8421e:	f001 fbdd 	bl	859dc <__aeabi_dsub>
   84222:	e7b3      	b.n	8418c <__ieee754_atan2+0xc4>
   84224:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   84228:	e7b0      	b.n	8418c <__ieee754_atan2+0xc4>
   8422a:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   8422e:	da8b      	bge.n	84148 <__ieee754_atan2+0x80>
   84230:	2000      	movs	r0, #0
   84232:	2100      	movs	r1, #0
   84234:	e790      	b.n	84158 <__ieee754_atan2+0x90>
   84236:	f1ba 0f03 	cmp.w	sl, #3
   8423a:	d8b1      	bhi.n	841a0 <__ieee754_atan2+0xd8>
   8423c:	e8df f00a 	tbb	[pc, sl]
   84240:	0a0e0206 	.word	0x0a0e0206
   84244:	a112      	add	r1, pc, #72	; (adr r1, 84290 <__ieee754_atan2+0x1c8>)
   84246:	e9d1 0100 	ldrd	r0, r1, [r1]
   8424a:	e79f      	b.n	8418c <__ieee754_atan2+0xc4>
   8424c:	a112      	add	r1, pc, #72	; (adr r1, 84298 <__ieee754_atan2+0x1d0>)
   8424e:	e9d1 0100 	ldrd	r0, r1, [r1]
   84252:	e79b      	b.n	8418c <__ieee754_atan2+0xc4>
   84254:	a112      	add	r1, pc, #72	; (adr r1, 842a0 <__ieee754_atan2+0x1d8>)
   84256:	e9d1 0100 	ldrd	r0, r1, [r1]
   8425a:	e797      	b.n	8418c <__ieee754_atan2+0xc4>
   8425c:	a112      	add	r1, pc, #72	; (adr r1, 842a8 <__ieee754_atan2+0x1e0>)
   8425e:	e9d1 0100 	ldrd	r0, r1, [r1]
   84262:	e793      	b.n	8418c <__ieee754_atan2+0xc4>
   84264:	f3af 8000 	nop.w
   84268:	33145c07 	.word	0x33145c07
   8426c:	3ca1a626 	.word	0x3ca1a626
   84270:	54442d18 	.word	0x54442d18
   84274:	400921fb 	.word	0x400921fb
   84278:	54442d18 	.word	0x54442d18
   8427c:	3ff921fb 	.word	0x3ff921fb
   84280:	54442d18 	.word	0x54442d18
   84284:	c00921fb 	.word	0xc00921fb
   84288:	54442d18 	.word	0x54442d18
   8428c:	bff921fb 	.word	0xbff921fb
   84290:	54442d18 	.word	0x54442d18
   84294:	bfe921fb 	.word	0xbfe921fb
   84298:	54442d18 	.word	0x54442d18
   8429c:	3fe921fb 	.word	0x3fe921fb
   842a0:	7f3321d2 	.word	0x7f3321d2
   842a4:	c002d97c 	.word	0xc002d97c
   842a8:	7f3321d2 	.word	0x7f3321d2
   842ac:	4002d97c 	.word	0x4002d97c
   842b0:	7ff00000 	.word	0x7ff00000
   842b4:	f3af 8000 	nop.w

000842b8 <__ieee754_rem_pio2>:
   842b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842bc:	4b96      	ldr	r3, [pc, #600]	; (84518 <__ieee754_rem_pio2+0x260>)
   842be:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   842c2:	429e      	cmp	r6, r3
   842c4:	b091      	sub	sp, #68	; 0x44
   842c6:	4604      	mov	r4, r0
   842c8:	460d      	mov	r5, r1
   842ca:	468b      	mov	fp, r1
   842cc:	4690      	mov	r8, r2
   842ce:	f340 8081 	ble.w	843d4 <__ieee754_rem_pio2+0x11c>
   842d2:	4b92      	ldr	r3, [pc, #584]	; (8451c <__ieee754_rem_pio2+0x264>)
   842d4:	429e      	cmp	r6, r3
   842d6:	dc26      	bgt.n	84326 <__ieee754_rem_pio2+0x6e>
   842d8:	a385      	add	r3, pc, #532	; (adr r3, 844f0 <__ieee754_rem_pio2+0x238>)
   842da:	e9d3 2300 	ldrd	r2, r3, [r3]
   842de:	2900      	cmp	r1, #0
   842e0:	f340 81a0 	ble.w	84624 <__ieee754_rem_pio2+0x36c>
   842e4:	f001 fb7a 	bl	859dc <__aeabi_dsub>
   842e8:	4b8d      	ldr	r3, [pc, #564]	; (84520 <__ieee754_rem_pio2+0x268>)
   842ea:	4604      	mov	r4, r0
   842ec:	429e      	cmp	r6, r3
   842ee:	460d      	mov	r5, r1
   842f0:	f000 8085 	beq.w	843fe <__ieee754_rem_pio2+0x146>
   842f4:	a380      	add	r3, pc, #512	; (adr r3, 844f8 <__ieee754_rem_pio2+0x240>)
   842f6:	e9d3 2300 	ldrd	r2, r3, [r3]
   842fa:	f001 fb6f 	bl	859dc <__aeabi_dsub>
   842fe:	4602      	mov	r2, r0
   84300:	460b      	mov	r3, r1
   84302:	e9c8 2300 	strd	r2, r3, [r8]
   84306:	4620      	mov	r0, r4
   84308:	4629      	mov	r1, r5
   8430a:	f001 fb67 	bl	859dc <__aeabi_dsub>
   8430e:	a37a      	add	r3, pc, #488	; (adr r3, 844f8 <__ieee754_rem_pio2+0x240>)
   84310:	e9d3 2300 	ldrd	r2, r3, [r3]
   84314:	f001 fb62 	bl	859dc <__aeabi_dsub>
   84318:	2701      	movs	r7, #1
   8431a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8431e:	4638      	mov	r0, r7
   84320:	b011      	add	sp, #68	; 0x44
   84322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84326:	4b7f      	ldr	r3, [pc, #508]	; (84524 <__ieee754_rem_pio2+0x26c>)
   84328:	429e      	cmp	r6, r3
   8432a:	f340 8085 	ble.w	84438 <__ieee754_rem_pio2+0x180>
   8432e:	4b7e      	ldr	r3, [pc, #504]	; (84528 <__ieee754_rem_pio2+0x270>)
   84330:	429e      	cmp	r6, r3
   84332:	dc5a      	bgt.n	843ea <__ieee754_rem_pio2+0x132>
   84334:	ea4f 5926 	mov.w	r9, r6, asr #20
   84338:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
   8433c:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
   84340:	4629      	mov	r1, r5
   84342:	4604      	mov	r4, r0
   84344:	f001 ff98 	bl	86278 <__aeabi_d2iz>
   84348:	f001 fc96 	bl	85c78 <__aeabi_i2d>
   8434c:	4606      	mov	r6, r0
   8434e:	460f      	mov	r7, r1
   84350:	4602      	mov	r2, r0
   84352:	460b      	mov	r3, r1
   84354:	4620      	mov	r0, r4
   84356:	4629      	mov	r1, r5
   84358:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
   8435c:	f001 fb3e 	bl	859dc <__aeabi_dsub>
   84360:	2200      	movs	r2, #0
   84362:	4b72      	ldr	r3, [pc, #456]	; (8452c <__ieee754_rem_pio2+0x274>)
   84364:	f001 fcee 	bl	85d44 <__aeabi_dmul>
   84368:	460f      	mov	r7, r1
   8436a:	4606      	mov	r6, r0
   8436c:	f001 ff84 	bl	86278 <__aeabi_d2iz>
   84370:	f001 fc82 	bl	85c78 <__aeabi_i2d>
   84374:	4602      	mov	r2, r0
   84376:	460b      	mov	r3, r1
   84378:	4604      	mov	r4, r0
   8437a:	460d      	mov	r5, r1
   8437c:	4630      	mov	r0, r6
   8437e:	4639      	mov	r1, r7
   84380:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
   84384:	f001 fb2a 	bl	859dc <__aeabi_dsub>
   84388:	2200      	movs	r2, #0
   8438a:	4b68      	ldr	r3, [pc, #416]	; (8452c <__ieee754_rem_pio2+0x274>)
   8438c:	f001 fcda 	bl	85d44 <__aeabi_dmul>
   84390:	2200      	movs	r2, #0
   84392:	2300      	movs	r3, #0
   84394:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   84398:	f001 ff3c 	bl	86214 <__aeabi_dcmpeq>
   8439c:	2800      	cmp	r0, #0
   8439e:	f000 816d 	beq.w	8467c <__ieee754_rem_pio2+0x3c4>
   843a2:	2300      	movs	r3, #0
   843a4:	4620      	mov	r0, r4
   843a6:	4629      	mov	r1, r5
   843a8:	2200      	movs	r2, #0
   843aa:	f001 ff33 	bl	86214 <__aeabi_dcmpeq>
   843ae:	2800      	cmp	r0, #0
   843b0:	bf14      	ite	ne
   843b2:	2301      	movne	r3, #1
   843b4:	2302      	moveq	r3, #2
   843b6:	485e      	ldr	r0, [pc, #376]	; (84530 <__ieee754_rem_pio2+0x278>)
   843b8:	2102      	movs	r1, #2
   843ba:	9001      	str	r0, [sp, #4]
   843bc:	9100      	str	r1, [sp, #0]
   843be:	464a      	mov	r2, r9
   843c0:	a80a      	add	r0, sp, #40	; 0x28
   843c2:	4641      	mov	r1, r8
   843c4:	f000 fb7c 	bl	84ac0 <__kernel_rem_pio2>
   843c8:	f1bb 0f00 	cmp.w	fp, #0
   843cc:	f2c0 8148 	blt.w	84660 <__ieee754_rem_pio2+0x3a8>
   843d0:	4607      	mov	r7, r0
   843d2:	e006      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   843d4:	2200      	movs	r2, #0
   843d6:	2300      	movs	r3, #0
   843d8:	e9c8 4500 	strd	r4, r5, [r8]
   843dc:	e9c8 2302 	strd	r2, r3, [r8, #8]
   843e0:	2700      	movs	r7, #0
   843e2:	4638      	mov	r0, r7
   843e4:	b011      	add	sp, #68	; 0x44
   843e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843ea:	4602      	mov	r2, r0
   843ec:	460b      	mov	r3, r1
   843ee:	f001 faf5 	bl	859dc <__aeabi_dsub>
   843f2:	2700      	movs	r7, #0
   843f4:	e9c8 0102 	strd	r0, r1, [r8, #8]
   843f8:	e9c8 0100 	strd	r0, r1, [r8]
   843fc:	e7f1      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   843fe:	a340      	add	r3, pc, #256	; (adr r3, 84500 <__ieee754_rem_pio2+0x248>)
   84400:	e9d3 2300 	ldrd	r2, r3, [r3]
   84404:	f001 faea 	bl	859dc <__aeabi_dsub>
   84408:	a33f      	add	r3, pc, #252	; (adr r3, 84508 <__ieee754_rem_pio2+0x250>)
   8440a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8440e:	4604      	mov	r4, r0
   84410:	460d      	mov	r5, r1
   84412:	f001 fae3 	bl	859dc <__aeabi_dsub>
   84416:	4602      	mov	r2, r0
   84418:	460b      	mov	r3, r1
   8441a:	e9c8 2300 	strd	r2, r3, [r8]
   8441e:	4620      	mov	r0, r4
   84420:	4629      	mov	r1, r5
   84422:	f001 fadb 	bl	859dc <__aeabi_dsub>
   84426:	a338      	add	r3, pc, #224	; (adr r3, 84508 <__ieee754_rem_pio2+0x250>)
   84428:	e9d3 2300 	ldrd	r2, r3, [r3]
   8442c:	f001 fad6 	bl	859dc <__aeabi_dsub>
   84430:	2701      	movs	r7, #1
   84432:	e9c8 0102 	strd	r0, r1, [r8, #8]
   84436:	e7d4      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   84438:	f001 f982 	bl	85740 <fabs>
   8443c:	a334      	add	r3, pc, #208	; (adr r3, 84510 <__ieee754_rem_pio2+0x258>)
   8443e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84442:	4604      	mov	r4, r0
   84444:	460d      	mov	r5, r1
   84446:	f001 fc7d 	bl	85d44 <__aeabi_dmul>
   8444a:	2200      	movs	r2, #0
   8444c:	4b39      	ldr	r3, [pc, #228]	; (84534 <__ieee754_rem_pio2+0x27c>)
   8444e:	f001 fac7 	bl	859e0 <__adddf3>
   84452:	f001 ff11 	bl	86278 <__aeabi_d2iz>
   84456:	4607      	mov	r7, r0
   84458:	f001 fc0e 	bl	85c78 <__aeabi_i2d>
   8445c:	a324      	add	r3, pc, #144	; (adr r3, 844f0 <__ieee754_rem_pio2+0x238>)
   8445e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84462:	e9cd 0106 	strd	r0, r1, [sp, #24]
   84466:	f001 fc6d 	bl	85d44 <__aeabi_dmul>
   8446a:	4602      	mov	r2, r0
   8446c:	460b      	mov	r3, r1
   8446e:	4620      	mov	r0, r4
   84470:	4629      	mov	r1, r5
   84472:	f001 fab3 	bl	859dc <__aeabi_dsub>
   84476:	a320      	add	r3, pc, #128	; (adr r3, 844f8 <__ieee754_rem_pio2+0x240>)
   84478:	e9d3 2300 	ldrd	r2, r3, [r3]
   8447c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84480:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84484:	f001 fc5e 	bl	85d44 <__aeabi_dmul>
   84488:	2f1f      	cmp	r7, #31
   8448a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8448e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84492:	dc53      	bgt.n	8453c <__ieee754_rem_pio2+0x284>
   84494:	4b28      	ldr	r3, [pc, #160]	; (84538 <__ieee754_rem_pio2+0x280>)
   84496:	1e7a      	subs	r2, r7, #1
   84498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8449c:	42b3      	cmp	r3, r6
   8449e:	d04d      	beq.n	8453c <__ieee754_rem_pio2+0x284>
   844a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   844a4:	f001 fa9a 	bl	859dc <__aeabi_dsub>
   844a8:	4604      	mov	r4, r0
   844aa:	460d      	mov	r5, r1
   844ac:	e9c8 4500 	strd	r4, r5, [r8]
   844b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   844b4:	4622      	mov	r2, r4
   844b6:	462b      	mov	r3, r5
   844b8:	f001 fa90 	bl	859dc <__aeabi_dsub>
   844bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   844c0:	f001 fa8c 	bl	859dc <__aeabi_dsub>
   844c4:	f1bb 0f00 	cmp.w	fp, #0
   844c8:	e9c8 0102 	strd	r0, r1, [r8, #8]
   844cc:	da89      	bge.n	843e2 <__ieee754_rem_pio2+0x12a>
   844ce:	4626      	mov	r6, r4
   844d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   844d4:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
   844d8:	427f      	negs	r7, r7
   844da:	f8c8 6000 	str.w	r6, [r8]
   844de:	f8c8 4004 	str.w	r4, [r8, #4]
   844e2:	f8c8 0008 	str.w	r0, [r8, #8]
   844e6:	f8c8 300c 	str.w	r3, [r8, #12]
   844ea:	e77a      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   844ec:	f3af 8000 	nop.w
   844f0:	54400000 	.word	0x54400000
   844f4:	3ff921fb 	.word	0x3ff921fb
   844f8:	1a626331 	.word	0x1a626331
   844fc:	3dd0b461 	.word	0x3dd0b461
   84500:	1a600000 	.word	0x1a600000
   84504:	3dd0b461 	.word	0x3dd0b461
   84508:	2e037073 	.word	0x2e037073
   8450c:	3ba3198a 	.word	0x3ba3198a
   84510:	6dc9c883 	.word	0x6dc9c883
   84514:	3fe45f30 	.word	0x3fe45f30
   84518:	3fe921fb 	.word	0x3fe921fb
   8451c:	4002d97b 	.word	0x4002d97b
   84520:	3ff921fb 	.word	0x3ff921fb
   84524:	413921fb 	.word	0x413921fb
   84528:	7fefffff 	.word	0x7fefffff
   8452c:	41700000 	.word	0x41700000
   84530:	0008ae08 	.word	0x0008ae08
   84534:	3fe00000 	.word	0x3fe00000
   84538:	0008ad88 	.word	0x0008ad88
   8453c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84540:	f001 fa4c 	bl	859dc <__aeabi_dsub>
   84544:	1536      	asrs	r6, r6, #20
   84546:	f3c1 530a 	ubfx	r3, r1, #20, #11
   8454a:	1af3      	subs	r3, r6, r3
   8454c:	4604      	mov	r4, r0
   8454e:	460d      	mov	r5, r1
   84550:	2b10      	cmp	r3, #16
   84552:	e9c8 4500 	strd	r4, r5, [r8]
   84556:	ddab      	ble.n	844b0 <__ieee754_rem_pio2+0x1f8>
   84558:	a35b      	add	r3, pc, #364	; (adr r3, 846c8 <__ieee754_rem_pio2+0x410>)
   8455a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8455e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84562:	f001 fbef 	bl	85d44 <__aeabi_dmul>
   84566:	4604      	mov	r4, r0
   84568:	460d      	mov	r5, r1
   8456a:	4622      	mov	r2, r4
   8456c:	462b      	mov	r3, r5
   8456e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84572:	f001 fa33 	bl	859dc <__aeabi_dsub>
   84576:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8457a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8457e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84582:	f001 fa2b 	bl	859dc <__aeabi_dsub>
   84586:	4622      	mov	r2, r4
   84588:	462b      	mov	r3, r5
   8458a:	f001 fa27 	bl	859dc <__aeabi_dsub>
   8458e:	a350      	add	r3, pc, #320	; (adr r3, 846d0 <__ieee754_rem_pio2+0x418>)
   84590:	e9d3 2300 	ldrd	r2, r3, [r3]
   84594:	4604      	mov	r4, r0
   84596:	460d      	mov	r5, r1
   84598:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8459c:	f001 fbd2 	bl	85d44 <__aeabi_dmul>
   845a0:	4622      	mov	r2, r4
   845a2:	462b      	mov	r3, r5
   845a4:	f001 fa1a 	bl	859dc <__aeabi_dsub>
   845a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
   845ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   845b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   845b4:	f001 fa12 	bl	859dc <__aeabi_dsub>
   845b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   845bc:	1af6      	subs	r6, r6, r3
   845be:	4604      	mov	r4, r0
   845c0:	460d      	mov	r5, r1
   845c2:	2e31      	cmp	r6, #49	; 0x31
   845c4:	e9c8 4500 	strd	r4, r5, [r8]
   845c8:	dd78      	ble.n	846bc <__ieee754_rem_pio2+0x404>
   845ca:	a343      	add	r3, pc, #268	; (adr r3, 846d8 <__ieee754_rem_pio2+0x420>)
   845cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   845d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   845d4:	f001 fbb6 	bl	85d44 <__aeabi_dmul>
   845d8:	4604      	mov	r4, r0
   845da:	460d      	mov	r5, r1
   845dc:	4622      	mov	r2, r4
   845de:	462b      	mov	r3, r5
   845e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   845e4:	f001 f9fa 	bl	859dc <__aeabi_dsub>
   845e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   845ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   845f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   845f4:	f001 f9f2 	bl	859dc <__aeabi_dsub>
   845f8:	4622      	mov	r2, r4
   845fa:	462b      	mov	r3, r5
   845fc:	f001 f9ee 	bl	859dc <__aeabi_dsub>
   84600:	a337      	add	r3, pc, #220	; (adr r3, 846e0 <__ieee754_rem_pio2+0x428>)
   84602:	e9d3 2300 	ldrd	r2, r3, [r3]
   84606:	4604      	mov	r4, r0
   84608:	460d      	mov	r5, r1
   8460a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8460e:	f001 fb99 	bl	85d44 <__aeabi_dmul>
   84612:	4622      	mov	r2, r4
   84614:	462b      	mov	r3, r5
   84616:	f001 f9e1 	bl	859dc <__aeabi_dsub>
   8461a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8461e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84622:	e73d      	b.n	844a0 <__ieee754_rem_pio2+0x1e8>
   84624:	f001 f9dc 	bl	859e0 <__adddf3>
   84628:	4b31      	ldr	r3, [pc, #196]	; (846f0 <__ieee754_rem_pio2+0x438>)
   8462a:	4604      	mov	r4, r0
   8462c:	429e      	cmp	r6, r3
   8462e:	460d      	mov	r5, r1
   84630:	d026      	beq.n	84680 <__ieee754_rem_pio2+0x3c8>
   84632:	a32d      	add	r3, pc, #180	; (adr r3, 846e8 <__ieee754_rem_pio2+0x430>)
   84634:	e9d3 2300 	ldrd	r2, r3, [r3]
   84638:	f001 f9d2 	bl	859e0 <__adddf3>
   8463c:	4602      	mov	r2, r0
   8463e:	460b      	mov	r3, r1
   84640:	e9c8 2300 	strd	r2, r3, [r8]
   84644:	4620      	mov	r0, r4
   84646:	4629      	mov	r1, r5
   84648:	f001 f9c8 	bl	859dc <__aeabi_dsub>
   8464c:	a326      	add	r3, pc, #152	; (adr r3, 846e8 <__ieee754_rem_pio2+0x430>)
   8464e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84652:	f001 f9c5 	bl	859e0 <__adddf3>
   84656:	f04f 37ff 	mov.w	r7, #4294967295
   8465a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8465e:	e6c0      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   84660:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84664:	f8d8 300c 	ldr.w	r3, [r8, #12]
   84668:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   8466c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   84670:	4247      	negs	r7, r0
   84672:	f8c8 2004 	str.w	r2, [r8, #4]
   84676:	f8c8 300c 	str.w	r3, [r8, #12]
   8467a:	e6b2      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   8467c:	2303      	movs	r3, #3
   8467e:	e69a      	b.n	843b6 <__ieee754_rem_pio2+0xfe>
   84680:	a311      	add	r3, pc, #68	; (adr r3, 846c8 <__ieee754_rem_pio2+0x410>)
   84682:	e9d3 2300 	ldrd	r2, r3, [r3]
   84686:	f001 f9ab 	bl	859e0 <__adddf3>
   8468a:	a311      	add	r3, pc, #68	; (adr r3, 846d0 <__ieee754_rem_pio2+0x418>)
   8468c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84690:	4604      	mov	r4, r0
   84692:	460d      	mov	r5, r1
   84694:	f001 f9a4 	bl	859e0 <__adddf3>
   84698:	4602      	mov	r2, r0
   8469a:	460b      	mov	r3, r1
   8469c:	e9c8 2300 	strd	r2, r3, [r8]
   846a0:	4620      	mov	r0, r4
   846a2:	4629      	mov	r1, r5
   846a4:	f001 f99a 	bl	859dc <__aeabi_dsub>
   846a8:	a309      	add	r3, pc, #36	; (adr r3, 846d0 <__ieee754_rem_pio2+0x418>)
   846aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   846ae:	f001 f997 	bl	859e0 <__adddf3>
   846b2:	f04f 37ff 	mov.w	r7, #4294967295
   846b6:	e9c8 0102 	strd	r0, r1, [r8, #8]
   846ba:	e692      	b.n	843e2 <__ieee754_rem_pio2+0x12a>
   846bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   846c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
   846c4:	e6f4      	b.n	844b0 <__ieee754_rem_pio2+0x1f8>
   846c6:	bf00      	nop
   846c8:	1a600000 	.word	0x1a600000
   846cc:	3dd0b461 	.word	0x3dd0b461
   846d0:	2e037073 	.word	0x2e037073
   846d4:	3ba3198a 	.word	0x3ba3198a
   846d8:	2e000000 	.word	0x2e000000
   846dc:	3ba3198a 	.word	0x3ba3198a
   846e0:	252049c1 	.word	0x252049c1
   846e4:	397b839a 	.word	0x397b839a
   846e8:	1a626331 	.word	0x1a626331
   846ec:	3dd0b461 	.word	0x3dd0b461
   846f0:	3ff921fb 	.word	0x3ff921fb
   846f4:	f3af 8000 	nop.w

000846f8 <__ieee754_sqrt>:
   846f8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   846fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84700:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   84704:	f8df 816c 	ldr.w	r8, [pc, #364]	; 84874 <__ieee754_sqrt+0x17c>
   84708:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   8470c:	45c4      	cmp	ip, r8
   8470e:	4606      	mov	r6, r0
   84710:	460f      	mov	r7, r1
   84712:	460b      	mov	r3, r1
   84714:	4602      	mov	r2, r0
   84716:	f000 808f 	beq.w	84838 <__ieee754_sqrt+0x140>
   8471a:	2900      	cmp	r1, #0
   8471c:	dd6f      	ble.n	847fe <__ieee754_sqrt+0x106>
   8471e:	150f      	asrs	r7, r1, #20
   84720:	d078      	beq.n	84814 <__ieee754_sqrt+0x11c>
   84722:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   84726:	f3c3 0313 	ubfx	r3, r3, #0, #20
   8472a:	07f9      	lsls	r1, r7, #31
   8472c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84730:	d460      	bmi.n	847f4 <__ieee754_sqrt+0xfc>
   84732:	0fd1      	lsrs	r1, r2, #31
   84734:	f04f 0c00 	mov.w	ip, #0
   84738:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   8473c:	107f      	asrs	r7, r7, #1
   8473e:	0052      	lsls	r2, r2, #1
   84740:	4665      	mov	r5, ip
   84742:	2016      	movs	r0, #22
   84744:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   84748:	186c      	adds	r4, r5, r1
   8474a:	429c      	cmp	r4, r3
   8474c:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   84750:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84754:	dc02      	bgt.n	8475c <__ieee754_sqrt+0x64>
   84756:	1b1b      	subs	r3, r3, r4
   84758:	1865      	adds	r5, r4, r1
   8475a:	448c      	add	ip, r1
   8475c:	3801      	subs	r0, #1
   8475e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   84762:	ea4f 0151 	mov.w	r1, r1, lsr #1
   84766:	d1ef      	bne.n	84748 <__ieee754_sqrt+0x50>
   84768:	4680      	mov	r8, r0
   8476a:	2620      	movs	r6, #32
   8476c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   84770:	e009      	b.n	84786 <__ieee754_sqrt+0x8e>
   84772:	d023      	beq.n	847bc <__ieee754_sqrt+0xc4>
   84774:	0fd4      	lsrs	r4, r2, #31
   84776:	3e01      	subs	r6, #1
   84778:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8477c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   84780:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84784:	d01e      	beq.n	847c4 <__ieee754_sqrt+0xcc>
   84786:	42ab      	cmp	r3, r5
   84788:	eb01 0408 	add.w	r4, r1, r8
   8478c:	ddf1      	ble.n	84772 <__ieee754_sqrt+0x7a>
   8478e:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   84792:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   84796:	eb04 0801 	add.w	r8, r4, r1
   8479a:	d009      	beq.n	847b0 <__ieee754_sqrt+0xb8>
   8479c:	46a9      	mov	r9, r5
   8479e:	1b5b      	subs	r3, r3, r5
   847a0:	4294      	cmp	r4, r2
   847a2:	bf88      	it	hi
   847a4:	f103 33ff 	addhi.w	r3, r3, #4294967295
   847a8:	1b12      	subs	r2, r2, r4
   847aa:	4408      	add	r0, r1
   847ac:	464d      	mov	r5, r9
   847ae:	e7e1      	b.n	84774 <__ieee754_sqrt+0x7c>
   847b0:	f1b8 0f00 	cmp.w	r8, #0
   847b4:	dbf2      	blt.n	8479c <__ieee754_sqrt+0xa4>
   847b6:	f105 0901 	add.w	r9, r5, #1
   847ba:	e7f0      	b.n	8479e <__ieee754_sqrt+0xa6>
   847bc:	4294      	cmp	r4, r2
   847be:	d9e6      	bls.n	8478e <__ieee754_sqrt+0x96>
   847c0:	461d      	mov	r5, r3
   847c2:	e7d7      	b.n	84774 <__ieee754_sqrt+0x7c>
   847c4:	431a      	orrs	r2, r3
   847c6:	d004      	beq.n	847d2 <__ieee754_sqrt+0xda>
   847c8:	1c43      	adds	r3, r0, #1
   847ca:	d041      	beq.n	84850 <__ieee754_sqrt+0x158>
   847cc:	f000 0301 	and.w	r3, r0, #1
   847d0:	4418      	add	r0, r3
   847d2:	0846      	lsrs	r6, r0, #1
   847d4:	ea4f 036c 	mov.w	r3, ip, asr #1
   847d8:	f01c 0f01 	tst.w	ip, #1
   847dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   847e0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   847e4:	bf18      	it	ne
   847e6:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   847ea:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   847ee:	4630      	mov	r0, r6
   847f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   847f4:	0fd1      	lsrs	r1, r2, #31
   847f6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   847fa:	0052      	lsls	r2, r2, #1
   847fc:	e799      	b.n	84732 <__ieee754_sqrt+0x3a>
   847fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84802:	4303      	orrs	r3, r0
   84804:	d022      	beq.n	8484c <__ieee754_sqrt+0x154>
   84806:	bb51      	cbnz	r1, 8485e <__ieee754_sqrt+0x166>
   84808:	460f      	mov	r7, r1
   8480a:	0ad3      	lsrs	r3, r2, #11
   8480c:	3f15      	subs	r7, #21
   8480e:	0552      	lsls	r2, r2, #21
   84810:	2b00      	cmp	r3, #0
   84812:	d0fa      	beq.n	8480a <__ieee754_sqrt+0x112>
   84814:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   84818:	d11d      	bne.n	84856 <__ieee754_sqrt+0x15e>
   8481a:	005b      	lsls	r3, r3, #1
   8481c:	02d8      	lsls	r0, r3, #11
   8481e:	f101 0101 	add.w	r1, r1, #1
   84822:	d5fa      	bpl.n	8481a <__ieee754_sqrt+0x122>
   84824:	f1c1 0001 	rsb	r0, r1, #1
   84828:	f1c1 0420 	rsb	r4, r1, #32
   8482c:	fa22 f404 	lsr.w	r4, r2, r4
   84830:	4407      	add	r7, r0
   84832:	408a      	lsls	r2, r1
   84834:	4323      	orrs	r3, r4
   84836:	e774      	b.n	84722 <__ieee754_sqrt+0x2a>
   84838:	4602      	mov	r2, r0
   8483a:	460b      	mov	r3, r1
   8483c:	f001 fa82 	bl	85d44 <__aeabi_dmul>
   84840:	4632      	mov	r2, r6
   84842:	463b      	mov	r3, r7
   84844:	f001 f8cc 	bl	859e0 <__adddf3>
   84848:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8484c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84850:	f10c 0c01 	add.w	ip, ip, #1
   84854:	e7be      	b.n	847d4 <__ieee754_sqrt+0xdc>
   84856:	2420      	movs	r4, #32
   84858:	2001      	movs	r0, #1
   8485a:	2100      	movs	r1, #0
   8485c:	e7e6      	b.n	8482c <__ieee754_sqrt+0x134>
   8485e:	4602      	mov	r2, r0
   84860:	460b      	mov	r3, r1
   84862:	f001 f8bb 	bl	859dc <__aeabi_dsub>
   84866:	4602      	mov	r2, r0
   84868:	460b      	mov	r3, r1
   8486a:	f001 fb95 	bl	85f98 <__aeabi_ddiv>
   8486e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84872:	bf00      	nop
   84874:	7ff00000 	.word	0x7ff00000

00084878 <__kernel_cos>:
   84878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8487c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   84880:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
   84884:	b085      	sub	sp, #20
   84886:	4606      	mov	r6, r0
   84888:	460f      	mov	r7, r1
   8488a:	4692      	mov	sl, r2
   8488c:	469b      	mov	fp, r3
   8488e:	da6b      	bge.n	84968 <__kernel_cos+0xf0>
   84890:	f001 fcf2 	bl	86278 <__aeabi_d2iz>
   84894:	2800      	cmp	r0, #0
   84896:	f000 80ea 	beq.w	84a6e <__kernel_cos+0x1f6>
   8489a:	4632      	mov	r2, r6
   8489c:	463b      	mov	r3, r7
   8489e:	4630      	mov	r0, r6
   848a0:	4639      	mov	r1, r7
   848a2:	f001 fa4f 	bl	85d44 <__aeabi_dmul>
   848a6:	a374      	add	r3, pc, #464	; (adr r3, 84a78 <__kernel_cos+0x200>)
   848a8:	e9d3 2300 	ldrd	r2, r3, [r3]
   848ac:	4604      	mov	r4, r0
   848ae:	460d      	mov	r5, r1
   848b0:	f001 fa48 	bl	85d44 <__aeabi_dmul>
   848b4:	a372      	add	r3, pc, #456	; (adr r3, 84a80 <__kernel_cos+0x208>)
   848b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   848ba:	f001 f891 	bl	859e0 <__adddf3>
   848be:	4622      	mov	r2, r4
   848c0:	462b      	mov	r3, r5
   848c2:	f001 fa3f 	bl	85d44 <__aeabi_dmul>
   848c6:	a370      	add	r3, pc, #448	; (adr r3, 84a88 <__kernel_cos+0x210>)
   848c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   848cc:	f001 f886 	bl	859dc <__aeabi_dsub>
   848d0:	4622      	mov	r2, r4
   848d2:	462b      	mov	r3, r5
   848d4:	f001 fa36 	bl	85d44 <__aeabi_dmul>
   848d8:	a36d      	add	r3, pc, #436	; (adr r3, 84a90 <__kernel_cos+0x218>)
   848da:	e9d3 2300 	ldrd	r2, r3, [r3]
   848de:	f001 f87f 	bl	859e0 <__adddf3>
   848e2:	4622      	mov	r2, r4
   848e4:	462b      	mov	r3, r5
   848e6:	f001 fa2d 	bl	85d44 <__aeabi_dmul>
   848ea:	a36b      	add	r3, pc, #428	; (adr r3, 84a98 <__kernel_cos+0x220>)
   848ec:	e9d3 2300 	ldrd	r2, r3, [r3]
   848f0:	f001 f874 	bl	859dc <__aeabi_dsub>
   848f4:	4622      	mov	r2, r4
   848f6:	462b      	mov	r3, r5
   848f8:	f001 fa24 	bl	85d44 <__aeabi_dmul>
   848fc:	a368      	add	r3, pc, #416	; (adr r3, 84aa0 <__kernel_cos+0x228>)
   848fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   84902:	f001 f86d 	bl	859e0 <__adddf3>
   84906:	4622      	mov	r2, r4
   84908:	462b      	mov	r3, r5
   8490a:	f001 fa1b 	bl	85d44 <__aeabi_dmul>
   8490e:	e9cd 0100 	strd	r0, r1, [sp]
   84912:	4620      	mov	r0, r4
   84914:	4629      	mov	r1, r5
   84916:	2200      	movs	r2, #0
   84918:	4b63      	ldr	r3, [pc, #396]	; (84aa8 <__kernel_cos+0x230>)
   8491a:	f001 fa13 	bl	85d44 <__aeabi_dmul>
   8491e:	e9dd 2300 	ldrd	r2, r3, [sp]
   84922:	4680      	mov	r8, r0
   84924:	4689      	mov	r9, r1
   84926:	4620      	mov	r0, r4
   84928:	4629      	mov	r1, r5
   8492a:	f001 fa0b 	bl	85d44 <__aeabi_dmul>
   8492e:	4652      	mov	r2, sl
   84930:	4604      	mov	r4, r0
   84932:	460d      	mov	r5, r1
   84934:	465b      	mov	r3, fp
   84936:	4630      	mov	r0, r6
   84938:	4639      	mov	r1, r7
   8493a:	f001 fa03 	bl	85d44 <__aeabi_dmul>
   8493e:	4602      	mov	r2, r0
   84940:	460b      	mov	r3, r1
   84942:	4620      	mov	r0, r4
   84944:	4629      	mov	r1, r5
   84946:	f001 f849 	bl	859dc <__aeabi_dsub>
   8494a:	4602      	mov	r2, r0
   8494c:	460b      	mov	r3, r1
   8494e:	4640      	mov	r0, r8
   84950:	4649      	mov	r1, r9
   84952:	f001 f843 	bl	859dc <__aeabi_dsub>
   84956:	4602      	mov	r2, r0
   84958:	460b      	mov	r3, r1
   8495a:	2000      	movs	r0, #0
   8495c:	4953      	ldr	r1, [pc, #332]	; (84aac <__kernel_cos+0x234>)
   8495e:	f001 f83d 	bl	859dc <__aeabi_dsub>
   84962:	b005      	add	sp, #20
   84964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84968:	4602      	mov	r2, r0
   8496a:	460b      	mov	r3, r1
   8496c:	f001 f9ea 	bl	85d44 <__aeabi_dmul>
   84970:	a341      	add	r3, pc, #260	; (adr r3, 84a78 <__kernel_cos+0x200>)
   84972:	e9d3 2300 	ldrd	r2, r3, [r3]
   84976:	4604      	mov	r4, r0
   84978:	460d      	mov	r5, r1
   8497a:	f001 f9e3 	bl	85d44 <__aeabi_dmul>
   8497e:	a340      	add	r3, pc, #256	; (adr r3, 84a80 <__kernel_cos+0x208>)
   84980:	e9d3 2300 	ldrd	r2, r3, [r3]
   84984:	f001 f82c 	bl	859e0 <__adddf3>
   84988:	4622      	mov	r2, r4
   8498a:	462b      	mov	r3, r5
   8498c:	f001 f9da 	bl	85d44 <__aeabi_dmul>
   84990:	a33d      	add	r3, pc, #244	; (adr r3, 84a88 <__kernel_cos+0x210>)
   84992:	e9d3 2300 	ldrd	r2, r3, [r3]
   84996:	f001 f821 	bl	859dc <__aeabi_dsub>
   8499a:	4622      	mov	r2, r4
   8499c:	462b      	mov	r3, r5
   8499e:	f001 f9d1 	bl	85d44 <__aeabi_dmul>
   849a2:	a33b      	add	r3, pc, #236	; (adr r3, 84a90 <__kernel_cos+0x218>)
   849a4:	e9d3 2300 	ldrd	r2, r3, [r3]
   849a8:	f001 f81a 	bl	859e0 <__adddf3>
   849ac:	4622      	mov	r2, r4
   849ae:	462b      	mov	r3, r5
   849b0:	f001 f9c8 	bl	85d44 <__aeabi_dmul>
   849b4:	a338      	add	r3, pc, #224	; (adr r3, 84a98 <__kernel_cos+0x220>)
   849b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   849ba:	f001 f80f 	bl	859dc <__aeabi_dsub>
   849be:	4622      	mov	r2, r4
   849c0:	462b      	mov	r3, r5
   849c2:	f001 f9bf 	bl	85d44 <__aeabi_dmul>
   849c6:	a336      	add	r3, pc, #216	; (adr r3, 84aa0 <__kernel_cos+0x228>)
   849c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   849cc:	f001 f808 	bl	859e0 <__adddf3>
   849d0:	462b      	mov	r3, r5
   849d2:	4622      	mov	r2, r4
   849d4:	f001 f9b6 	bl	85d44 <__aeabi_dmul>
   849d8:	4b35      	ldr	r3, [pc, #212]	; (84ab0 <__kernel_cos+0x238>)
   849da:	e9cd 0100 	strd	r0, r1, [sp]
   849de:	4599      	cmp	r9, r3
   849e0:	dd97      	ble.n	84912 <__kernel_cos+0x9a>
   849e2:	4b34      	ldr	r3, [pc, #208]	; (84ab4 <__kernel_cos+0x23c>)
   849e4:	2200      	movs	r2, #0
   849e6:	4599      	cmp	r9, r3
   849e8:	dc39      	bgt.n	84a5e <__kernel_cos+0x1e6>
   849ea:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
   849ee:	2200      	movs	r2, #0
   849f0:	2000      	movs	r0, #0
   849f2:	492e      	ldr	r1, [pc, #184]	; (84aac <__kernel_cos+0x234>)
   849f4:	4690      	mov	r8, r2
   849f6:	4699      	mov	r9, r3
   849f8:	f000 fff0 	bl	859dc <__aeabi_dsub>
   849fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84a00:	4620      	mov	r0, r4
   84a02:	4629      	mov	r1, r5
   84a04:	2200      	movs	r2, #0
   84a06:	4b28      	ldr	r3, [pc, #160]	; (84aa8 <__kernel_cos+0x230>)
   84a08:	f001 f99c 	bl	85d44 <__aeabi_dmul>
   84a0c:	4642      	mov	r2, r8
   84a0e:	464b      	mov	r3, r9
   84a10:	f000 ffe4 	bl	859dc <__aeabi_dsub>
   84a14:	e9dd 2300 	ldrd	r2, r3, [sp]
   84a18:	4680      	mov	r8, r0
   84a1a:	4689      	mov	r9, r1
   84a1c:	4620      	mov	r0, r4
   84a1e:	4629      	mov	r1, r5
   84a20:	f001 f990 	bl	85d44 <__aeabi_dmul>
   84a24:	4652      	mov	r2, sl
   84a26:	4604      	mov	r4, r0
   84a28:	460d      	mov	r5, r1
   84a2a:	465b      	mov	r3, fp
   84a2c:	4630      	mov	r0, r6
   84a2e:	4639      	mov	r1, r7
   84a30:	f001 f988 	bl	85d44 <__aeabi_dmul>
   84a34:	4602      	mov	r2, r0
   84a36:	460b      	mov	r3, r1
   84a38:	4620      	mov	r0, r4
   84a3a:	4629      	mov	r1, r5
   84a3c:	f000 ffce 	bl	859dc <__aeabi_dsub>
   84a40:	4602      	mov	r2, r0
   84a42:	460b      	mov	r3, r1
   84a44:	4640      	mov	r0, r8
   84a46:	4649      	mov	r1, r9
   84a48:	f000 ffc8 	bl	859dc <__aeabi_dsub>
   84a4c:	4602      	mov	r2, r0
   84a4e:	460b      	mov	r3, r1
   84a50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84a54:	f000 ffc2 	bl	859dc <__aeabi_dsub>
   84a58:	b005      	add	sp, #20
   84a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a5e:	4b16      	ldr	r3, [pc, #88]	; (84ab8 <__kernel_cos+0x240>)
   84a60:	f04f 0800 	mov.w	r8, #0
   84a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
   84a68:	f8df 9050 	ldr.w	r9, [pc, #80]	; 84abc <__kernel_cos+0x244>
   84a6c:	e7c8      	b.n	84a00 <__kernel_cos+0x188>
   84a6e:	490f      	ldr	r1, [pc, #60]	; (84aac <__kernel_cos+0x234>)
   84a70:	2000      	movs	r0, #0
   84a72:	b005      	add	sp, #20
   84a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a78:	be8838d4 	.word	0xbe8838d4
   84a7c:	bda8fae9 	.word	0xbda8fae9
   84a80:	bdb4b1c4 	.word	0xbdb4b1c4
   84a84:	3e21ee9e 	.word	0x3e21ee9e
   84a88:	809c52ad 	.word	0x809c52ad
   84a8c:	3e927e4f 	.word	0x3e927e4f
   84a90:	19cb1590 	.word	0x19cb1590
   84a94:	3efa01a0 	.word	0x3efa01a0
   84a98:	16c15177 	.word	0x16c15177
   84a9c:	3f56c16c 	.word	0x3f56c16c
   84aa0:	5555554c 	.word	0x5555554c
   84aa4:	3fa55555 	.word	0x3fa55555
   84aa8:	3fe00000 	.word	0x3fe00000
   84aac:	3ff00000 	.word	0x3ff00000
   84ab0:	3fd33332 	.word	0x3fd33332
   84ab4:	3fe90000 	.word	0x3fe90000
   84ab8:	3fe70000 	.word	0x3fe70000
   84abc:	3fd20000 	.word	0x3fd20000

00084ac0 <__kernel_rem_pio2>:
   84ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ac4:	4d7b      	ldr	r5, [pc, #492]	; (84cb4 <__kernel_rem_pio2+0x1f4>)
   84ac6:	1ed4      	subs	r4, r2, #3
   84ac8:	fb85 6504 	smull	r6, r5, r5, r4
   84acc:	17e4      	asrs	r4, r4, #31
   84ace:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
   84ad2:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
   84ad6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   84ada:	950e      	str	r5, [sp, #56]	; 0x38
   84adc:	4699      	mov	r9, r3
   84ade:	4c76      	ldr	r4, [pc, #472]	; (84cb8 <__kernel_rem_pio2+0x1f8>)
   84ae0:	43eb      	mvns	r3, r5
   84ae2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   84ae4:	f109 36ff 	add.w	r6, r9, #4294967295
   84ae8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
   84aec:	9604      	str	r6, [sp, #16]
   84aee:	940c      	str	r4, [sp, #48]	; 0x30
   84af0:	9007      	str	r0, [sp, #28]
   84af2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   84af4:	9d04      	ldr	r5, [sp, #16]
   84af6:	980c      	ldr	r0, [sp, #48]	; 0x30
   84af8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   84afc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   84b00:	1ba6      	subs	r6, r4, r6
   84b02:	182c      	adds	r4, r5, r0
   84b04:	910b      	str	r1, [sp, #44]	; 0x2c
   84b06:	930a      	str	r3, [sp, #40]	; 0x28
   84b08:	d417      	bmi.n	84b3a <__kernel_rem_pio2+0x7a>
   84b0a:	98a7      	ldr	r0, [sp, #668]	; 0x29c
   84b0c:	4434      	add	r4, r6
   84b0e:	3401      	adds	r4, #1
   84b10:	f10d 0888 	add.w	r8, sp, #136	; 0x88
   84b14:	eb00 0586 	add.w	r5, r0, r6, lsl #2
   84b18:	2700      	movs	r7, #0
   84b1a:	e009      	b.n	84b30 <__kernel_rem_pio2+0x70>
   84b1c:	59e8      	ldr	r0, [r5, r7]
   84b1e:	f001 f8ab 	bl	85c78 <__aeabi_i2d>
   84b22:	3601      	adds	r6, #1
   84b24:	42a6      	cmp	r6, r4
   84b26:	e9e8 0102 	strd	r0, r1, [r8, #8]!
   84b2a:	f107 0704 	add.w	r7, r7, #4
   84b2e:	d004      	beq.n	84b3a <__kernel_rem_pio2+0x7a>
   84b30:	2e00      	cmp	r6, #0
   84b32:	daf3      	bge.n	84b1c <__kernel_rem_pio2+0x5c>
   84b34:	2000      	movs	r0, #0
   84b36:	2100      	movs	r1, #0
   84b38:	e7f3      	b.n	84b22 <__kernel_rem_pio2+0x62>
   84b3a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84b3c:	2c00      	cmp	r4, #0
   84b3e:	db2d      	blt.n	84b9c <__kernel_rem_pio2+0xdc>
   84b40:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84b42:	ae74      	add	r6, sp, #464	; 0x1d0
   84b44:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
   84b48:	a824      	add	r0, sp, #144	; 0x90
   84b4a:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
   84b4e:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
   84b52:	f8cd b00c 	str.w	fp, [sp, #12]
   84b56:	9c04      	ldr	r4, [sp, #16]
   84b58:	2c00      	cmp	r4, #0
   84b5a:	f2c0 8195 	blt.w	84e88 <__kernel_rem_pio2+0x3c8>
   84b5e:	9d07      	ldr	r5, [sp, #28]
   84b60:	4657      	mov	r7, sl
   84b62:	f1a5 0b08 	sub.w	fp, r5, #8
   84b66:	2400      	movs	r4, #0
   84b68:	2500      	movs	r5, #0
   84b6a:	2600      	movs	r6, #0
   84b6c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   84b70:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
   84b74:	f001 f8e6 	bl	85d44 <__aeabi_dmul>
   84b78:	4602      	mov	r2, r0
   84b7a:	460b      	mov	r3, r1
   84b7c:	4620      	mov	r0, r4
   84b7e:	4629      	mov	r1, r5
   84b80:	f000 ff2e 	bl	859e0 <__adddf3>
   84b84:	3601      	adds	r6, #1
   84b86:	454e      	cmp	r6, r9
   84b88:	4604      	mov	r4, r0
   84b8a:	460d      	mov	r5, r1
   84b8c:	d1ee      	bne.n	84b6c <__kernel_rem_pio2+0xac>
   84b8e:	e9e8 4502 	strd	r4, r5, [r8, #8]!
   84b92:	9c03      	ldr	r4, [sp, #12]
   84b94:	f10a 0a08 	add.w	sl, sl, #8
   84b98:	45a0      	cmp	r8, r4
   84b9a:	d1dc      	bne.n	84b56 <__kernel_rem_pio2+0x96>
   84b9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84b9e:	ac10      	add	r4, sp, #64	; 0x40
   84ba0:	eb04 0685 	add.w	r6, r4, r5, lsl #2
   84ba4:	9402      	str	r4, [sp, #8]
   84ba6:	960f      	str	r6, [sp, #60]	; 0x3c
   84ba8:	9503      	str	r5, [sp, #12]
   84baa:	9e03      	ldr	r6, [sp, #12]
   84bac:	ab9c      	add	r3, sp, #624	; 0x270
   84bae:	00f6      	lsls	r6, r6, #3
   84bb0:	4433      	add	r3, r6
   84bb2:	9606      	str	r6, [sp, #24]
   84bb4:	9e03      	ldr	r6, [sp, #12]
   84bb6:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
   84bba:	2e00      	cmp	r6, #0
   84bbc:	dd2e      	ble.n	84c1c <__kernel_rem_pio2+0x15c>
   84bbe:	9e06      	ldr	r6, [sp, #24]
   84bc0:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
   84bc4:	44b2      	add	sl, r6
   84bc6:	9e03      	ldr	r6, [sp, #12]
   84bc8:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
   84bcc:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
   84bd0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
   84bd4:	2200      	movs	r2, #0
   84bd6:	4b39      	ldr	r3, [pc, #228]	; (84cbc <__kernel_rem_pio2+0x1fc>)
   84bd8:	4620      	mov	r0, r4
   84bda:	4629      	mov	r1, r5
   84bdc:	f001 f8b2 	bl	85d44 <__aeabi_dmul>
   84be0:	f001 fb4a 	bl	86278 <__aeabi_d2iz>
   84be4:	f001 f848 	bl	85c78 <__aeabi_i2d>
   84be8:	2200      	movs	r2, #0
   84bea:	4b35      	ldr	r3, [pc, #212]	; (84cc0 <__kernel_rem_pio2+0x200>)
   84bec:	4606      	mov	r6, r0
   84bee:	460f      	mov	r7, r1
   84bf0:	f001 f8a8 	bl	85d44 <__aeabi_dmul>
   84bf4:	4602      	mov	r2, r0
   84bf6:	460b      	mov	r3, r1
   84bf8:	4620      	mov	r0, r4
   84bfa:	4629      	mov	r1, r5
   84bfc:	f000 feee 	bl	859dc <__aeabi_dsub>
   84c00:	f001 fb3a 	bl	86278 <__aeabi_d2iz>
   84c04:	4632      	mov	r2, r6
   84c06:	f848 0f04 	str.w	r0, [r8, #4]!
   84c0a:	463b      	mov	r3, r7
   84c0c:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
   84c10:	f000 fee6 	bl	859e0 <__adddf3>
   84c14:	45d8      	cmp	r8, fp
   84c16:	4604      	mov	r4, r0
   84c18:	460d      	mov	r5, r1
   84c1a:	d1db      	bne.n	84bd4 <__kernel_rem_pio2+0x114>
   84c1c:	4620      	mov	r0, r4
   84c1e:	4629      	mov	r1, r5
   84c20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84c22:	f000 fe4d 	bl	858c0 <scalbn>
   84c26:	2200      	movs	r2, #0
   84c28:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   84c2c:	4604      	mov	r4, r0
   84c2e:	460d      	mov	r5, r1
   84c30:	f001 f888 	bl	85d44 <__aeabi_dmul>
   84c34:	f000 fd88 	bl	85748 <floor>
   84c38:	2200      	movs	r2, #0
   84c3a:	4b22      	ldr	r3, [pc, #136]	; (84cc4 <__kernel_rem_pio2+0x204>)
   84c3c:	f001 f882 	bl	85d44 <__aeabi_dmul>
   84c40:	4602      	mov	r2, r0
   84c42:	460b      	mov	r3, r1
   84c44:	4620      	mov	r0, r4
   84c46:	4629      	mov	r1, r5
   84c48:	f000 fec8 	bl	859dc <__aeabi_dsub>
   84c4c:	4604      	mov	r4, r0
   84c4e:	460d      	mov	r5, r1
   84c50:	f001 fb12 	bl	86278 <__aeabi_d2iz>
   84c54:	4682      	mov	sl, r0
   84c56:	f001 f80f 	bl	85c78 <__aeabi_i2d>
   84c5a:	4602      	mov	r2, r0
   84c5c:	460b      	mov	r3, r1
   84c5e:	4620      	mov	r0, r4
   84c60:	4629      	mov	r1, r5
   84c62:	f000 febb 	bl	859dc <__aeabi_dsub>
   84c66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84c68:	4606      	mov	r6, r0
   84c6a:	2c00      	cmp	r4, #0
   84c6c:	460f      	mov	r7, r1
   84c6e:	f340 80f2 	ble.w	84e56 <__kernel_rem_pio2+0x396>
   84c72:	9d03      	ldr	r5, [sp, #12]
   84c74:	a810      	add	r0, sp, #64	; 0x40
   84c76:	1e69      	subs	r1, r5, #1
   84c78:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   84c7c:	f1c4 0018 	rsb	r0, r4, #24
   84c80:	fa43 f200 	asr.w	r2, r3, r0
   84c84:	fa02 f000 	lsl.w	r0, r2, r0
   84c88:	f1c4 0517 	rsb	r5, r4, #23
   84c8c:	1a1b      	subs	r3, r3, r0
   84c8e:	fa43 f505 	asr.w	r5, r3, r5
   84c92:	ac10      	add	r4, sp, #64	; 0x40
   84c94:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   84c98:	4492      	add	sl, r2
   84c9a:	2d00      	cmp	r5, #0
   84c9c:	dd3e      	ble.n	84d1c <__kernel_rem_pio2+0x25c>
   84c9e:	9c03      	ldr	r4, [sp, #12]
   84ca0:	f10a 0a01 	add.w	sl, sl, #1
   84ca4:	2c00      	cmp	r4, #0
   84ca6:	f340 80f9 	ble.w	84e9c <__kernel_rem_pio2+0x3dc>
   84caa:	ab10      	add	r3, sp, #64	; 0x40
   84cac:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   84cb0:	2400      	movs	r4, #0
   84cb2:	e011      	b.n	84cd8 <__kernel_rem_pio2+0x218>
   84cb4:	2aaaaaab 	.word	0x2aaaaaab
   84cb8:	0008af10 	.word	0x0008af10
   84cbc:	3e700000 	.word	0x3e700000
   84cc0:	41700000 	.word	0x41700000
   84cc4:	40200000 	.word	0x40200000
   84cc8:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
   84ccc:	b112      	cbz	r2, 84cd4 <__kernel_rem_pio2+0x214>
   84cce:	f843 0c04 	str.w	r0, [r3, #-4]
   84cd2:	2401      	movs	r4, #1
   84cd4:	428b      	cmp	r3, r1
   84cd6:	d00d      	beq.n	84cf4 <__kernel_rem_pio2+0x234>
   84cd8:	f853 2b04 	ldr.w	r2, [r3], #4
   84cdc:	2c00      	cmp	r4, #0
   84cde:	d0f3      	beq.n	84cc8 <__kernel_rem_pio2+0x208>
   84ce0:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
   84ce4:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
   84ce8:	428b      	cmp	r3, r1
   84cea:	f843 2c04 	str.w	r2, [r3, #-4]
   84cee:	f04f 0401 	mov.w	r4, #1
   84cf2:	d1f1      	bne.n	84cd8 <__kernel_rem_pio2+0x218>
   84cf4:	980a      	ldr	r0, [sp, #40]	; 0x28
   84cf6:	2800      	cmp	r0, #0
   84cf8:	dd0d      	ble.n	84d16 <__kernel_rem_pio2+0x256>
   84cfa:	2801      	cmp	r0, #1
   84cfc:	f000 80b3 	beq.w	84e66 <__kernel_rem_pio2+0x3a6>
   84d00:	2802      	cmp	r0, #2
   84d02:	d108      	bne.n	84d16 <__kernel_rem_pio2+0x256>
   84d04:	9903      	ldr	r1, [sp, #12]
   84d06:	a810      	add	r0, sp, #64	; 0x40
   84d08:	1e4b      	subs	r3, r1, #1
   84d0a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   84d0e:	f3c2 0215 	ubfx	r2, r2, #0, #22
   84d12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   84d16:	2d02      	cmp	r5, #2
   84d18:	f000 8084 	beq.w	84e24 <__kernel_rem_pio2+0x364>
   84d1c:	4630      	mov	r0, r6
   84d1e:	4639      	mov	r1, r7
   84d20:	2200      	movs	r2, #0
   84d22:	2300      	movs	r3, #0
   84d24:	f001 fa76 	bl	86214 <__aeabi_dcmpeq>
   84d28:	2800      	cmp	r0, #0
   84d2a:	f000 80b9 	beq.w	84ea0 <__kernel_rem_pio2+0x3e0>
   84d2e:	9c03      	ldr	r4, [sp, #12]
   84d30:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   84d32:	f104 38ff 	add.w	r8, r4, #4294967295
   84d36:	4546      	cmp	r6, r8
   84d38:	dc0d      	bgt.n	84d56 <__kernel_rem_pio2+0x296>
   84d3a:	a810      	add	r0, sp, #64	; 0x40
   84d3c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   84d40:	980f      	ldr	r0, [sp, #60]	; 0x3c
   84d42:	2200      	movs	r2, #0
   84d44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   84d48:	4283      	cmp	r3, r0
   84d4a:	ea42 0201 	orr.w	r2, r2, r1
   84d4e:	d1f9      	bne.n	84d44 <__kernel_rem_pio2+0x284>
   84d50:	2a00      	cmp	r2, #0
   84d52:	f040 8244 	bne.w	851de <__kernel_rem_pio2+0x71e>
   84d56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84d58:	ad10      	add	r5, sp, #64	; 0x40
   84d5a:	1e62      	subs	r2, r4, #1
   84d5c:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
   84d60:	2b00      	cmp	r3, #0
   84d62:	f040 8254 	bne.w	8520e <__kernel_rem_pio2+0x74e>
   84d66:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   84d6a:	2301      	movs	r3, #1
   84d6c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   84d70:	3301      	adds	r3, #1
   84d72:	2900      	cmp	r1, #0
   84d74:	d0fa      	beq.n	84d6c <__kernel_rem_pio2+0x2ac>
   84d76:	9e03      	ldr	r6, [sp, #12]
   84d78:	9c03      	ldr	r4, [sp, #12]
   84d7a:	441e      	add	r6, r3
   84d7c:	1c63      	adds	r3, r4, #1
   84d7e:	42b3      	cmp	r3, r6
   84d80:	960d      	str	r6, [sp, #52]	; 0x34
   84d82:	dc49      	bgt.n	84e18 <__kernel_rem_pio2+0x358>
   84d84:	9d04      	ldr	r5, [sp, #16]
   84d86:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   84d88:	442b      	add	r3, r5
   84d8a:	4621      	mov	r1, r4
   84d8c:	4622      	mov	r2, r4
   84d8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   84d90:	4432      	add	r2, r6
   84d92:	4449      	add	r1, r9
   84d94:	ae24      	add	r6, sp, #144	; 0x90
   84d96:	f103 3bff 	add.w	fp, r3, #4294967295
   84d9a:	1b2b      	subs	r3, r5, r4
   84d9c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
   84da0:	9409      	str	r4, [sp, #36]	; 0x24
   84da2:	9da7      	ldr	r5, [sp, #668]	; 0x29c
   84da4:	9c06      	ldr	r4, [sp, #24]
   84da6:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
   84daa:	ae74      	add	r6, sp, #464	; 0x1d0
   84dac:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   84db0:	00db      	lsls	r3, r3, #3
   84db2:	4426      	add	r6, r4
   84db4:	9203      	str	r2, [sp, #12]
   84db6:	9308      	str	r3, [sp, #32]
   84db8:	9606      	str	r6, [sp, #24]
   84dba:	f04f 0800 	mov.w	r8, #0
   84dbe:	9d03      	ldr	r5, [sp, #12]
   84dc0:	f108 0808 	add.w	r8, r8, #8
   84dc4:	f855 0f04 	ldr.w	r0, [r5, #4]!
   84dc8:	9503      	str	r5, [sp, #12]
   84dca:	f000 ff55 	bl	85c78 <__aeabi_i2d>
   84dce:	9e04      	ldr	r6, [sp, #16]
   84dd0:	e9eb 0102 	strd	r0, r1, [fp, #8]!
   84dd4:	2e00      	cmp	r6, #0
   84dd6:	db22      	blt.n	84e1e <__kernel_rem_pio2+0x35e>
   84dd8:	9c07      	ldr	r4, [sp, #28]
   84dda:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84ddc:	f1a4 0a08 	sub.w	sl, r4, #8
   84de0:	4447      	add	r7, r8
   84de2:	2400      	movs	r4, #0
   84de4:	2500      	movs	r5, #0
   84de6:	2600      	movs	r6, #0
   84de8:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   84dec:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   84df0:	f000 ffa8 	bl	85d44 <__aeabi_dmul>
   84df4:	4602      	mov	r2, r0
   84df6:	460b      	mov	r3, r1
   84df8:	4620      	mov	r0, r4
   84dfa:	4629      	mov	r1, r5
   84dfc:	f000 fdf0 	bl	859e0 <__adddf3>
   84e00:	3601      	adds	r6, #1
   84e02:	454e      	cmp	r6, r9
   84e04:	4604      	mov	r4, r0
   84e06:	460d      	mov	r5, r1
   84e08:	d1ee      	bne.n	84de8 <__kernel_rem_pio2+0x328>
   84e0a:	9e06      	ldr	r6, [sp, #24]
   84e0c:	e9e6 4502 	strd	r4, r5, [r6, #8]!
   84e10:	9c08      	ldr	r4, [sp, #32]
   84e12:	9606      	str	r6, [sp, #24]
   84e14:	45a0      	cmp	r8, r4
   84e16:	d1d2      	bne.n	84dbe <__kernel_rem_pio2+0x2fe>
   84e18:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   84e1a:	9503      	str	r5, [sp, #12]
   84e1c:	e6c5      	b.n	84baa <__kernel_rem_pio2+0xea>
   84e1e:	2400      	movs	r4, #0
   84e20:	2500      	movs	r5, #0
   84e22:	e7f2      	b.n	84e0a <__kernel_rem_pio2+0x34a>
   84e24:	4632      	mov	r2, r6
   84e26:	463b      	mov	r3, r7
   84e28:	2000      	movs	r0, #0
   84e2a:	4992      	ldr	r1, [pc, #584]	; (85074 <__kernel_rem_pio2+0x5b4>)
   84e2c:	f000 fdd6 	bl	859dc <__aeabi_dsub>
   84e30:	4606      	mov	r6, r0
   84e32:	460f      	mov	r7, r1
   84e34:	2c00      	cmp	r4, #0
   84e36:	f43f af71 	beq.w	84d1c <__kernel_rem_pio2+0x25c>
   84e3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84e3c:	2000      	movs	r0, #0
   84e3e:	498d      	ldr	r1, [pc, #564]	; (85074 <__kernel_rem_pio2+0x5b4>)
   84e40:	f000 fd3e 	bl	858c0 <scalbn>
   84e44:	4602      	mov	r2, r0
   84e46:	460b      	mov	r3, r1
   84e48:	4630      	mov	r0, r6
   84e4a:	4639      	mov	r1, r7
   84e4c:	f000 fdc6 	bl	859dc <__aeabi_dsub>
   84e50:	4606      	mov	r6, r0
   84e52:	460f      	mov	r7, r1
   84e54:	e762      	b.n	84d1c <__kernel_rem_pio2+0x25c>
   84e56:	d110      	bne.n	84e7a <__kernel_rem_pio2+0x3ba>
   84e58:	9d03      	ldr	r5, [sp, #12]
   84e5a:	a810      	add	r0, sp, #64	; 0x40
   84e5c:	1e6b      	subs	r3, r5, #1
   84e5e:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
   84e62:	15ed      	asrs	r5, r5, #23
   84e64:	e719      	b.n	84c9a <__kernel_rem_pio2+0x1da>
   84e66:	9903      	ldr	r1, [sp, #12]
   84e68:	a810      	add	r0, sp, #64	; 0x40
   84e6a:	1e4b      	subs	r3, r1, #1
   84e6c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   84e70:	f3c2 0216 	ubfx	r2, r2, #0, #23
   84e74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   84e78:	e74d      	b.n	84d16 <__kernel_rem_pio2+0x256>
   84e7a:	2200      	movs	r2, #0
   84e7c:	4b7e      	ldr	r3, [pc, #504]	; (85078 <__kernel_rem_pio2+0x5b8>)
   84e7e:	f001 f9e7 	bl	86250 <__aeabi_dcmpge>
   84e82:	b920      	cbnz	r0, 84e8e <__kernel_rem_pio2+0x3ce>
   84e84:	4605      	mov	r5, r0
   84e86:	e749      	b.n	84d1c <__kernel_rem_pio2+0x25c>
   84e88:	2400      	movs	r4, #0
   84e8a:	2500      	movs	r5, #0
   84e8c:	e67f      	b.n	84b8e <__kernel_rem_pio2+0xce>
   84e8e:	9c03      	ldr	r4, [sp, #12]
   84e90:	2502      	movs	r5, #2
   84e92:	2c00      	cmp	r4, #0
   84e94:	f10a 0a01 	add.w	sl, sl, #1
   84e98:	f73f af07 	bgt.w	84caa <__kernel_rem_pio2+0x1ea>
   84e9c:	2400      	movs	r4, #0
   84e9e:	e729      	b.n	84cf4 <__kernel_rem_pio2+0x234>
   84ea0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84ea2:	4630      	mov	r0, r6
   84ea4:	4262      	negs	r2, r4
   84ea6:	4639      	mov	r1, r7
   84ea8:	9506      	str	r5, [sp, #24]
   84eaa:	f8cd a01c 	str.w	sl, [sp, #28]
   84eae:	f000 fd07 	bl	858c0 <scalbn>
   84eb2:	2200      	movs	r2, #0
   84eb4:	4b71      	ldr	r3, [pc, #452]	; (8507c <__kernel_rem_pio2+0x5bc>)
   84eb6:	4604      	mov	r4, r0
   84eb8:	460d      	mov	r5, r1
   84eba:	f001 f9c9 	bl	86250 <__aeabi_dcmpge>
   84ebe:	2800      	cmp	r0, #0
   84ec0:	f000 81bb 	beq.w	8523a <__kernel_rem_pio2+0x77a>
   84ec4:	2200      	movs	r2, #0
   84ec6:	4b6e      	ldr	r3, [pc, #440]	; (85080 <__kernel_rem_pio2+0x5c0>)
   84ec8:	4620      	mov	r0, r4
   84eca:	4629      	mov	r1, r5
   84ecc:	f000 ff3a 	bl	85d44 <__aeabi_dmul>
   84ed0:	f001 f9d2 	bl	86278 <__aeabi_d2iz>
   84ed4:	4606      	mov	r6, r0
   84ed6:	f000 fecf 	bl	85c78 <__aeabi_i2d>
   84eda:	2200      	movs	r2, #0
   84edc:	4b67      	ldr	r3, [pc, #412]	; (8507c <__kernel_rem_pio2+0x5bc>)
   84ede:	f000 ff31 	bl	85d44 <__aeabi_dmul>
   84ee2:	4602      	mov	r2, r0
   84ee4:	460b      	mov	r3, r1
   84ee6:	4620      	mov	r0, r4
   84ee8:	4629      	mov	r1, r5
   84eea:	f000 fd77 	bl	859dc <__aeabi_dsub>
   84eee:	f001 f9c3 	bl	86278 <__aeabi_d2iz>
   84ef2:	9c03      	ldr	r4, [sp, #12]
   84ef4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   84ef6:	a910      	add	r1, sp, #64	; 0x40
   84ef8:	f104 0801 	add.w	r8, r4, #1
   84efc:	3518      	adds	r5, #24
   84efe:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
   84f02:	950a      	str	r5, [sp, #40]	; 0x28
   84f04:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
   84f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84f0a:	2000      	movs	r0, #0
   84f0c:	4959      	ldr	r1, [pc, #356]	; (85074 <__kernel_rem_pio2+0x5b4>)
   84f0e:	f000 fcd7 	bl	858c0 <scalbn>
   84f12:	f1b8 0f00 	cmp.w	r8, #0
   84f16:	4604      	mov	r4, r0
   84f18:	460d      	mov	r5, r1
   84f1a:	db5a      	blt.n	84fd2 <__kernel_rem_pio2+0x512>
   84f1c:	f108 0601 	add.w	r6, r8, #1
   84f20:	a810      	add	r0, sp, #64	; 0x40
   84f22:	a974      	add	r1, sp, #464	; 0x1d0
   84f24:	9603      	str	r6, [sp, #12]
   84f26:	eb00 0786 	add.w	r7, r0, r6, lsl #2
   84f2a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
   84f2e:	f857 0d04 	ldr.w	r0, [r7, #-4]!
   84f32:	f000 fea1 	bl	85c78 <__aeabi_i2d>
   84f36:	4622      	mov	r2, r4
   84f38:	462b      	mov	r3, r5
   84f3a:	f000 ff03 	bl	85d44 <__aeabi_dmul>
   84f3e:	2200      	movs	r2, #0
   84f40:	e966 0102 	strd	r0, r1, [r6, #-8]!
   84f44:	4b4e      	ldr	r3, [pc, #312]	; (85080 <__kernel_rem_pio2+0x5c0>)
   84f46:	4620      	mov	r0, r4
   84f48:	4629      	mov	r1, r5
   84f4a:	f000 fefb 	bl	85d44 <__aeabi_dmul>
   84f4e:	9a02      	ldr	r2, [sp, #8]
   84f50:	4604      	mov	r4, r0
   84f52:	4297      	cmp	r7, r2
   84f54:	460d      	mov	r5, r1
   84f56:	d1ea      	bne.n	84f2e <__kernel_rem_pio2+0x46e>
   84f58:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
   84f5c:	f10b 3bff 	add.w	fp, fp, #4294967295
   84f60:	ab74      	add	r3, sp, #464	; 0x1d0
   84f62:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84f66:	f8cd 8020 	str.w	r8, [sp, #32]
   84f6a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   84f6e:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
   84f72:	f04f 0900 	mov.w	r9, #0
   84f76:	f8cd a010 	str.w	sl, [sp, #16]
   84f7a:	f1b8 0f00 	cmp.w	r8, #0
   84f7e:	f2c0 8128 	blt.w	851d2 <__kernel_rem_pio2+0x712>
   84f82:	f8df a100 	ldr.w	sl, [pc, #256]	; 85084 <__kernel_rem_pio2+0x5c4>
   84f86:	465f      	mov	r7, fp
   84f88:	2400      	movs	r4, #0
   84f8a:	2500      	movs	r5, #0
   84f8c:	2600      	movs	r6, #0
   84f8e:	e001      	b.n	84f94 <__kernel_rem_pio2+0x4d4>
   84f90:	454e      	cmp	r6, r9
   84f92:	dc10      	bgt.n	84fb6 <__kernel_rem_pio2+0x4f6>
   84f94:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
   84f98:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   84f9c:	f000 fed2 	bl	85d44 <__aeabi_dmul>
   84fa0:	4602      	mov	r2, r0
   84fa2:	460b      	mov	r3, r1
   84fa4:	4620      	mov	r0, r4
   84fa6:	4629      	mov	r1, r5
   84fa8:	f000 fd1a 	bl	859e0 <__adddf3>
   84fac:	3601      	adds	r6, #1
   84fae:	45b0      	cmp	r8, r6
   84fb0:	4604      	mov	r4, r0
   84fb2:	460d      	mov	r5, r1
   84fb4:	daec      	bge.n	84f90 <__kernel_rem_pio2+0x4d0>
   84fb6:	9e04      	ldr	r6, [sp, #16]
   84fb8:	f1ab 0b08 	sub.w	fp, fp, #8
   84fbc:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
   84fc0:	e9c3 4500 	strd	r4, r5, [r3]
   84fc4:	9c03      	ldr	r4, [sp, #12]
   84fc6:	f109 0901 	add.w	r9, r9, #1
   84fca:	45a1      	cmp	r9, r4
   84fcc:	d1d5      	bne.n	84f7a <__kernel_rem_pio2+0x4ba>
   84fce:	f8dd 8020 	ldr.w	r8, [sp, #32]
   84fd2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   84fd4:	2d03      	cmp	r5, #3
   84fd6:	f200 8097 	bhi.w	85108 <__kernel_rem_pio2+0x648>
   84fda:	e8df f015 	tbh	[pc, r5, lsl #1]
   84fde:	00da      	.short	0x00da
   84fe0:	009c009c 	.word	0x009c009c
   84fe4:	0004      	.short	0x0004
   84fe6:	f1b8 0f00 	cmp.w	r8, #0
   84fea:	f340 8112 	ble.w	85212 <__kernel_rem_pio2+0x752>
   84fee:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84ff2:	f108 0301 	add.w	r3, r8, #1
   84ff6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
   84ffa:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
   84ffe:	9303      	str	r3, [sp, #12]
   85000:	4699      	mov	r9, r3
   85002:	eb0a 030b 	add.w	r3, sl, fp
   85006:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
   8500a:	e9d3 6700 	ldrd	r6, r7, [r3]
   8500e:	e001      	b.n	85014 <__kernel_rem_pio2+0x554>
   85010:	4626      	mov	r6, r4
   85012:	462f      	mov	r7, r5
   85014:	e959 4504 	ldrd	r4, r5, [r9, #-16]
   85018:	4632      	mov	r2, r6
   8501a:	463b      	mov	r3, r7
   8501c:	4620      	mov	r0, r4
   8501e:	4629      	mov	r1, r5
   85020:	f8cd c004 	str.w	ip, [sp, #4]
   85024:	e9cd 4504 	strd	r4, r5, [sp, #16]
   85028:	f000 fcda 	bl	859e0 <__adddf3>
   8502c:	4604      	mov	r4, r0
   8502e:	460d      	mov	r5, r1
   85030:	4622      	mov	r2, r4
   85032:	462b      	mov	r3, r5
   85034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   85038:	f000 fcd0 	bl	859dc <__aeabi_dsub>
   8503c:	4632      	mov	r2, r6
   8503e:	463b      	mov	r3, r7
   85040:	f000 fcce 	bl	859e0 <__adddf3>
   85044:	e969 0102 	strd	r0, r1, [r9, #-8]!
   85048:	f8dd c004 	ldr.w	ip, [sp, #4]
   8504c:	e949 4502 	strd	r4, r5, [r9, #-8]
   85050:	45e1      	cmp	r9, ip
   85052:	d1dd      	bne.n	85010 <__kernel_rem_pio2+0x550>
   85054:	f1b8 0f01 	cmp.w	r8, #1
   85058:	f340 810d 	ble.w	85276 <__kernel_rem_pio2+0x7b6>
   8505c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   85060:	eb0a 030b 	add.w	r3, sl, fp
   85064:	f8cd a010 	str.w	sl, [sp, #16]
   85068:	f10a 0b10 	add.w	fp, sl, #16
   8506c:	e9d3 4500 	ldrd	r4, r5, [r3]
   85070:	46e2      	mov	sl, ip
   85072:	e00b      	b.n	8508c <__kernel_rem_pio2+0x5cc>
   85074:	3ff00000 	.word	0x3ff00000
   85078:	3fe00000 	.word	0x3fe00000
   8507c:	41700000 	.word	0x41700000
   85080:	3e700000 	.word	0x3e700000
   85084:	0008af18 	.word	0x0008af18
   85088:	4634      	mov	r4, r6
   8508a:	463d      	mov	r5, r7
   8508c:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
   85090:	4622      	mov	r2, r4
   85092:	462b      	mov	r3, r5
   85094:	4640      	mov	r0, r8
   85096:	4649      	mov	r1, r9
   85098:	f000 fca2 	bl	859e0 <__adddf3>
   8509c:	4606      	mov	r6, r0
   8509e:	460f      	mov	r7, r1
   850a0:	4632      	mov	r2, r6
   850a2:	463b      	mov	r3, r7
   850a4:	4640      	mov	r0, r8
   850a6:	4649      	mov	r1, r9
   850a8:	f000 fc98 	bl	859dc <__aeabi_dsub>
   850ac:	4622      	mov	r2, r4
   850ae:	462b      	mov	r3, r5
   850b0:	f000 fc96 	bl	859e0 <__adddf3>
   850b4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
   850b8:	45da      	cmp	sl, fp
   850ba:	e94a 6702 	strd	r6, r7, [sl, #-8]
   850be:	d1e3      	bne.n	85088 <__kernel_rem_pio2+0x5c8>
   850c0:	f8dd a010 	ldr.w	sl, [sp, #16]
   850c4:	9c03      	ldr	r4, [sp, #12]
   850c6:	2000      	movs	r0, #0
   850c8:	2100      	movs	r1, #0
   850ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   850ce:	f000 fc87 	bl	859e0 <__adddf3>
   850d2:	45a3      	cmp	fp, r4
   850d4:	d1f9      	bne.n	850ca <__kernel_rem_pio2+0x60a>
   850d6:	9d06      	ldr	r5, [sp, #24]
   850d8:	2d00      	cmp	r5, #0
   850da:	f000 80a2 	beq.w	85222 <__kernel_rem_pio2+0x762>
   850de:	f8da 5004 	ldr.w	r5, [sl, #4]
   850e2:	f8da 400c 	ldr.w	r4, [sl, #12]
   850e6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   850e8:	f8da 2000 	ldr.w	r2, [sl]
   850ec:	f8da 3008 	ldr.w	r3, [sl, #8]
   850f0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   850f4:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   850f8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   850fc:	6075      	str	r5, [r6, #4]
   850fe:	60f4      	str	r4, [r6, #12]
   85100:	6032      	str	r2, [r6, #0]
   85102:	60b3      	str	r3, [r6, #8]
   85104:	6130      	str	r0, [r6, #16]
   85106:	6171      	str	r1, [r6, #20]
   85108:	9c07      	ldr	r4, [sp, #28]
   8510a:	f004 0007 	and.w	r0, r4, #7
   8510e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   85112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85116:	f1b8 0f00 	cmp.w	r8, #0
   8511a:	f2c0 80a7 	blt.w	8526c <__kernel_rem_pio2+0x7ac>
   8511e:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   85122:	f108 0401 	add.w	r4, r8, #1
   85126:	2200      	movs	r2, #0
   85128:	2300      	movs	r3, #0
   8512a:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
   8512e:	4610      	mov	r0, r2
   85130:	4619      	mov	r1, r3
   85132:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   85136:	f000 fc53 	bl	859e0 <__adddf3>
   8513a:	4554      	cmp	r4, sl
   8513c:	d1f9      	bne.n	85132 <__kernel_rem_pio2+0x672>
   8513e:	4602      	mov	r2, r0
   85140:	460b      	mov	r3, r1
   85142:	9e06      	ldr	r6, [sp, #24]
   85144:	2e00      	cmp	r6, #0
   85146:	d047      	beq.n	851d8 <__kernel_rem_pio2+0x718>
   85148:	4610      	mov	r0, r2
   8514a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
   8514e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   85150:	e9c4 0100 	strd	r0, r1, [r4]
   85154:	e9da 0100 	ldrd	r0, r1, [sl]
   85158:	f000 fc40 	bl	859dc <__aeabi_dsub>
   8515c:	f1b8 0f00 	cmp.w	r8, #0
   85160:	dd07      	ble.n	85172 <__kernel_rem_pio2+0x6b2>
   85162:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
   85166:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
   8516a:	f000 fc39 	bl	859e0 <__adddf3>
   8516e:	45c2      	cmp	sl, r8
   85170:	d1f9      	bne.n	85166 <__kernel_rem_pio2+0x6a6>
   85172:	9d06      	ldr	r5, [sp, #24]
   85174:	2d00      	cmp	r5, #0
   85176:	d06a      	beq.n	8524e <__kernel_rem_pio2+0x78e>
   85178:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   8517a:	4602      	mov	r2, r0
   8517c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   85180:	e9c6 2302 	strd	r2, r3, [r6, #8]
   85184:	9c07      	ldr	r4, [sp, #28]
   85186:	f004 0007 	and.w	r0, r4, #7
   8518a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   8518e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85192:	f1b8 0f00 	cmp.w	r8, #0
   85196:	db66      	blt.n	85266 <__kernel_rem_pio2+0x7a6>
   85198:	f108 0401 	add.w	r4, r8, #1
   8519c:	ad4c      	add	r5, sp, #304	; 0x130
   8519e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   851a2:	2000      	movs	r0, #0
   851a4:	2100      	movs	r1, #0
   851a6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   851aa:	f000 fc19 	bl	859e0 <__adddf3>
   851ae:	42ac      	cmp	r4, r5
   851b0:	d1f9      	bne.n	851a6 <__kernel_rem_pio2+0x6e6>
   851b2:	9c06      	ldr	r4, [sp, #24]
   851b4:	2c00      	cmp	r4, #0
   851b6:	d050      	beq.n	8525a <__kernel_rem_pio2+0x79a>
   851b8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   851ba:	4602      	mov	r2, r0
   851bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   851c0:	e9c5 2300 	strd	r2, r3, [r5]
   851c4:	9c07      	ldr	r4, [sp, #28]
   851c6:	f004 0007 	and.w	r0, r4, #7
   851ca:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   851ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851d2:	2400      	movs	r4, #0
   851d4:	2500      	movs	r5, #0
   851d6:	e6ee      	b.n	84fb6 <__kernel_rem_pio2+0x4f6>
   851d8:	4610      	mov	r0, r2
   851da:	4619      	mov	r1, r3
   851dc:	e7b7      	b.n	8514e <__kernel_rem_pio2+0x68e>
   851de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   851e0:	9506      	str	r5, [sp, #24]
   851e2:	ad10      	add	r5, sp, #64	; 0x40
   851e4:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
   851e8:	3e18      	subs	r6, #24
   851ea:	f8cd a01c 	str.w	sl, [sp, #28]
   851ee:	960a      	str	r6, [sp, #40]	; 0x28
   851f0:	2b00      	cmp	r3, #0
   851f2:	f47f ae89 	bne.w	84f08 <__kernel_rem_pio2+0x448>
   851f6:	eb05 0388 	add.w	r3, r5, r8, lsl #2
   851fa:	4632      	mov	r2, r6
   851fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   85200:	f108 38ff 	add.w	r8, r8, #4294967295
   85204:	3a18      	subs	r2, #24
   85206:	2900      	cmp	r1, #0
   85208:	d0f8      	beq.n	851fc <__kernel_rem_pio2+0x73c>
   8520a:	920a      	str	r2, [sp, #40]	; 0x28
   8520c:	e67c      	b.n	84f08 <__kernel_rem_pio2+0x448>
   8520e:	2301      	movs	r3, #1
   85210:	e5b1      	b.n	84d76 <__kernel_rem_pio2+0x2b6>
   85212:	9d06      	ldr	r5, [sp, #24]
   85214:	2000      	movs	r0, #0
   85216:	2100      	movs	r1, #0
   85218:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8521c:	2d00      	cmp	r5, #0
   8521e:	f47f af5e 	bne.w	850de <__kernel_rem_pio2+0x61e>
   85222:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   85224:	e9da 2300 	ldrd	r2, r3, [sl]
   85228:	e9c6 0104 	strd	r0, r1, [r6, #16]
   8522c:	e9da 0102 	ldrd	r0, r1, [sl, #8]
   85230:	e9c6 2300 	strd	r2, r3, [r6]
   85234:	e9c6 0102 	strd	r0, r1, [r6, #8]
   85238:	e766      	b.n	85108 <__kernel_rem_pio2+0x648>
   8523a:	4620      	mov	r0, r4
   8523c:	4629      	mov	r1, r5
   8523e:	f001 f81b 	bl	86278 <__aeabi_d2iz>
   85242:	f8dd 800c 	ldr.w	r8, [sp, #12]
   85246:	aa10      	add	r2, sp, #64	; 0x40
   85248:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
   8524c:	e65c      	b.n	84f08 <__kernel_rem_pio2+0x448>
   8524e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   85250:	4602      	mov	r2, r0
   85252:	460b      	mov	r3, r1
   85254:	e9c6 2302 	strd	r2, r3, [r6, #8]
   85258:	e794      	b.n	85184 <__kernel_rem_pio2+0x6c4>
   8525a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8525c:	4602      	mov	r2, r0
   8525e:	460b      	mov	r3, r1
   85260:	e9c5 2300 	strd	r2, r3, [r5]
   85264:	e7ae      	b.n	851c4 <__kernel_rem_pio2+0x704>
   85266:	2000      	movs	r0, #0
   85268:	2100      	movs	r1, #0
   8526a:	e7a2      	b.n	851b2 <__kernel_rem_pio2+0x6f2>
   8526c:	2200      	movs	r2, #0
   8526e:	2300      	movs	r3, #0
   85270:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   85274:	e765      	b.n	85142 <__kernel_rem_pio2+0x682>
   85276:	2000      	movs	r0, #0
   85278:	2100      	movs	r1, #0
   8527a:	e72c      	b.n	850d6 <__kernel_rem_pio2+0x616>
   8527c:	0000      	movs	r0, r0
	...

00085280 <__kernel_sin>:
   85280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85284:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   85288:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
   8528c:	b085      	sub	sp, #20
   8528e:	4604      	mov	r4, r0
   85290:	460d      	mov	r5, r1
   85292:	4690      	mov	r8, r2
   85294:	4699      	mov	r9, r3
   85296:	da04      	bge.n	852a2 <__kernel_sin+0x22>
   85298:	f000 ffee 	bl	86278 <__aeabi_d2iz>
   8529c:	2800      	cmp	r0, #0
   8529e:	f000 8084 	beq.w	853aa <__kernel_sin+0x12a>
   852a2:	4622      	mov	r2, r4
   852a4:	462b      	mov	r3, r5
   852a6:	4620      	mov	r0, r4
   852a8:	4629      	mov	r1, r5
   852aa:	f000 fd4b 	bl	85d44 <__aeabi_dmul>
   852ae:	4622      	mov	r2, r4
   852b0:	462b      	mov	r3, r5
   852b2:	4606      	mov	r6, r0
   852b4:	460f      	mov	r7, r1
   852b6:	f000 fd45 	bl	85d44 <__aeabi_dmul>
   852ba:	a33f      	add	r3, pc, #252	; (adr r3, 853b8 <__kernel_sin+0x138>)
   852bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   852c0:	4682      	mov	sl, r0
   852c2:	468b      	mov	fp, r1
   852c4:	4630      	mov	r0, r6
   852c6:	4639      	mov	r1, r7
   852c8:	f000 fd3c 	bl	85d44 <__aeabi_dmul>
   852cc:	a33c      	add	r3, pc, #240	; (adr r3, 853c0 <__kernel_sin+0x140>)
   852ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   852d2:	f000 fb83 	bl	859dc <__aeabi_dsub>
   852d6:	4632      	mov	r2, r6
   852d8:	463b      	mov	r3, r7
   852da:	f000 fd33 	bl	85d44 <__aeabi_dmul>
   852de:	a33a      	add	r3, pc, #232	; (adr r3, 853c8 <__kernel_sin+0x148>)
   852e0:	e9d3 2300 	ldrd	r2, r3, [r3]
   852e4:	f000 fb7c 	bl	859e0 <__adddf3>
   852e8:	4632      	mov	r2, r6
   852ea:	463b      	mov	r3, r7
   852ec:	f000 fd2a 	bl	85d44 <__aeabi_dmul>
   852f0:	a337      	add	r3, pc, #220	; (adr r3, 853d0 <__kernel_sin+0x150>)
   852f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   852f6:	f000 fb71 	bl	859dc <__aeabi_dsub>
   852fa:	4632      	mov	r2, r6
   852fc:	463b      	mov	r3, r7
   852fe:	f000 fd21 	bl	85d44 <__aeabi_dmul>
   85302:	a335      	add	r3, pc, #212	; (adr r3, 853d8 <__kernel_sin+0x158>)
   85304:	e9d3 2300 	ldrd	r2, r3, [r3]
   85308:	f000 fb6a 	bl	859e0 <__adddf3>
   8530c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8530e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   85312:	2b00      	cmp	r3, #0
   85314:	d033      	beq.n	8537e <__kernel_sin+0xfe>
   85316:	4640      	mov	r0, r8
   85318:	4649      	mov	r1, r9
   8531a:	2200      	movs	r2, #0
   8531c:	4b32      	ldr	r3, [pc, #200]	; (853e8 <__kernel_sin+0x168>)
   8531e:	f000 fd11 	bl	85d44 <__aeabi_dmul>
   85322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   85326:	e9cd 0100 	strd	r0, r1, [sp]
   8532a:	4650      	mov	r0, sl
   8532c:	4659      	mov	r1, fp
   8532e:	f000 fd09 	bl	85d44 <__aeabi_dmul>
   85332:	4602      	mov	r2, r0
   85334:	460b      	mov	r3, r1
   85336:	e9dd 0100 	ldrd	r0, r1, [sp]
   8533a:	f000 fb4f 	bl	859dc <__aeabi_dsub>
   8533e:	4632      	mov	r2, r6
   85340:	463b      	mov	r3, r7
   85342:	f000 fcff 	bl	85d44 <__aeabi_dmul>
   85346:	4642      	mov	r2, r8
   85348:	464b      	mov	r3, r9
   8534a:	f000 fb47 	bl	859dc <__aeabi_dsub>
   8534e:	a324      	add	r3, pc, #144	; (adr r3, 853e0 <__kernel_sin+0x160>)
   85350:	e9d3 2300 	ldrd	r2, r3, [r3]
   85354:	4606      	mov	r6, r0
   85356:	460f      	mov	r7, r1
   85358:	4650      	mov	r0, sl
   8535a:	4659      	mov	r1, fp
   8535c:	f000 fcf2 	bl	85d44 <__aeabi_dmul>
   85360:	4602      	mov	r2, r0
   85362:	460b      	mov	r3, r1
   85364:	4630      	mov	r0, r6
   85366:	4639      	mov	r1, r7
   85368:	f000 fb3a 	bl	859e0 <__adddf3>
   8536c:	4602      	mov	r2, r0
   8536e:	460b      	mov	r3, r1
   85370:	4620      	mov	r0, r4
   85372:	4629      	mov	r1, r5
   85374:	f000 fb32 	bl	859dc <__aeabi_dsub>
   85378:	b005      	add	sp, #20
   8537a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8537e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   85382:	4630      	mov	r0, r6
   85384:	4639      	mov	r1, r7
   85386:	f000 fcdd 	bl	85d44 <__aeabi_dmul>
   8538a:	a315      	add	r3, pc, #84	; (adr r3, 853e0 <__kernel_sin+0x160>)
   8538c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85390:	f000 fb24 	bl	859dc <__aeabi_dsub>
   85394:	4652      	mov	r2, sl
   85396:	465b      	mov	r3, fp
   85398:	f000 fcd4 	bl	85d44 <__aeabi_dmul>
   8539c:	4622      	mov	r2, r4
   8539e:	462b      	mov	r3, r5
   853a0:	f000 fb1e 	bl	859e0 <__adddf3>
   853a4:	b005      	add	sp, #20
   853a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   853aa:	4620      	mov	r0, r4
   853ac:	4629      	mov	r1, r5
   853ae:	b005      	add	sp, #20
   853b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   853b4:	f3af 8000 	nop.w
   853b8:	5acfd57c 	.word	0x5acfd57c
   853bc:	3de5d93a 	.word	0x3de5d93a
   853c0:	8a2b9ceb 	.word	0x8a2b9ceb
   853c4:	3e5ae5e6 	.word	0x3e5ae5e6
   853c8:	57b1fe7d 	.word	0x57b1fe7d
   853cc:	3ec71de3 	.word	0x3ec71de3
   853d0:	19c161d5 	.word	0x19c161d5
   853d4:	3f2a01a0 	.word	0x3f2a01a0
   853d8:	1110f8a6 	.word	0x1110f8a6
   853dc:	3f811111 	.word	0x3f811111
   853e0:	55555549 	.word	0x55555549
   853e4:	3fc55555 	.word	0x3fc55555
   853e8:	3fe00000 	.word	0x3fe00000
   853ec:	f3af 8000 	nop.w

000853f0 <atan>:
   853f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   853f4:	4bb6      	ldr	r3, [pc, #728]	; (856d0 <atan+0x2e0>)
   853f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   853fa:	429e      	cmp	r6, r3
   853fc:	b083      	sub	sp, #12
   853fe:	4604      	mov	r4, r0
   85400:	460d      	mov	r5, r1
   85402:	4689      	mov	r9, r1
   85404:	dd0f      	ble.n	85426 <atan+0x36>
   85406:	49b3      	ldr	r1, [pc, #716]	; (856d4 <atan+0x2e4>)
   85408:	428e      	cmp	r6, r1
   8540a:	f300 80b3 	bgt.w	85574 <atan+0x184>
   8540e:	f000 80ae 	beq.w	8556e <atan+0x17e>
   85412:	f1b9 0f00 	cmp.w	r9, #0
   85416:	f340 80ef 	ble.w	855f8 <atan+0x208>
   8541a:	a191      	add	r1, pc, #580	; (adr r1, 85660 <atan+0x270>)
   8541c:	e9d1 0100 	ldrd	r0, r1, [r1]
   85420:	b003      	add	sp, #12
   85422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85426:	4bac      	ldr	r3, [pc, #688]	; (856d8 <atan+0x2e8>)
   85428:	429e      	cmp	r6, r3
   8542a:	f300 80bd 	bgt.w	855a8 <atan+0x1b8>
   8542e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   85432:	429e      	cmp	r6, r3
   85434:	f340 80a7 	ble.w	85586 <atan+0x196>
   85438:	f04f 3cff 	mov.w	ip, #4294967295
   8543c:	4622      	mov	r2, r4
   8543e:	462b      	mov	r3, r5
   85440:	4620      	mov	r0, r4
   85442:	4629      	mov	r1, r5
   85444:	f8cd c004 	str.w	ip, [sp, #4]
   85448:	f000 fc7c 	bl	85d44 <__aeabi_dmul>
   8544c:	4602      	mov	r2, r0
   8544e:	460b      	mov	r3, r1
   85450:	4682      	mov	sl, r0
   85452:	468b      	mov	fp, r1
   85454:	f000 fc76 	bl	85d44 <__aeabi_dmul>
   85458:	a383      	add	r3, pc, #524	; (adr r3, 85668 <atan+0x278>)
   8545a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8545e:	4606      	mov	r6, r0
   85460:	460f      	mov	r7, r1
   85462:	f000 fc6f 	bl	85d44 <__aeabi_dmul>
   85466:	a382      	add	r3, pc, #520	; (adr r3, 85670 <atan+0x280>)
   85468:	e9d3 2300 	ldrd	r2, r3, [r3]
   8546c:	f000 fab8 	bl	859e0 <__adddf3>
   85470:	4632      	mov	r2, r6
   85472:	463b      	mov	r3, r7
   85474:	f000 fc66 	bl	85d44 <__aeabi_dmul>
   85478:	a37f      	add	r3, pc, #508	; (adr r3, 85678 <atan+0x288>)
   8547a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8547e:	f000 faaf 	bl	859e0 <__adddf3>
   85482:	4632      	mov	r2, r6
   85484:	463b      	mov	r3, r7
   85486:	f000 fc5d 	bl	85d44 <__aeabi_dmul>
   8548a:	a37d      	add	r3, pc, #500	; (adr r3, 85680 <atan+0x290>)
   8548c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85490:	f000 faa6 	bl	859e0 <__adddf3>
   85494:	4632      	mov	r2, r6
   85496:	463b      	mov	r3, r7
   85498:	f000 fc54 	bl	85d44 <__aeabi_dmul>
   8549c:	a37a      	add	r3, pc, #488	; (adr r3, 85688 <atan+0x298>)
   8549e:	e9d3 2300 	ldrd	r2, r3, [r3]
   854a2:	f000 fa9d 	bl	859e0 <__adddf3>
   854a6:	4632      	mov	r2, r6
   854a8:	463b      	mov	r3, r7
   854aa:	f000 fc4b 	bl	85d44 <__aeabi_dmul>
   854ae:	a378      	add	r3, pc, #480	; (adr r3, 85690 <atan+0x2a0>)
   854b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   854b4:	f000 fa94 	bl	859e0 <__adddf3>
   854b8:	4652      	mov	r2, sl
   854ba:	465b      	mov	r3, fp
   854bc:	f000 fc42 	bl	85d44 <__aeabi_dmul>
   854c0:	a375      	add	r3, pc, #468	; (adr r3, 85698 <atan+0x2a8>)
   854c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   854c6:	4682      	mov	sl, r0
   854c8:	468b      	mov	fp, r1
   854ca:	4630      	mov	r0, r6
   854cc:	4639      	mov	r1, r7
   854ce:	f000 fc39 	bl	85d44 <__aeabi_dmul>
   854d2:	a373      	add	r3, pc, #460	; (adr r3, 856a0 <atan+0x2b0>)
   854d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   854d8:	f000 fa80 	bl	859dc <__aeabi_dsub>
   854dc:	4632      	mov	r2, r6
   854de:	463b      	mov	r3, r7
   854e0:	f000 fc30 	bl	85d44 <__aeabi_dmul>
   854e4:	a370      	add	r3, pc, #448	; (adr r3, 856a8 <atan+0x2b8>)
   854e6:	e9d3 2300 	ldrd	r2, r3, [r3]
   854ea:	f000 fa77 	bl	859dc <__aeabi_dsub>
   854ee:	4632      	mov	r2, r6
   854f0:	463b      	mov	r3, r7
   854f2:	f000 fc27 	bl	85d44 <__aeabi_dmul>
   854f6:	a36e      	add	r3, pc, #440	; (adr r3, 856b0 <atan+0x2c0>)
   854f8:	e9d3 2300 	ldrd	r2, r3, [r3]
   854fc:	f000 fa6e 	bl	859dc <__aeabi_dsub>
   85500:	4632      	mov	r2, r6
   85502:	463b      	mov	r3, r7
   85504:	f000 fc1e 	bl	85d44 <__aeabi_dmul>
   85508:	a36b      	add	r3, pc, #428	; (adr r3, 856b8 <atan+0x2c8>)
   8550a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8550e:	f000 fa65 	bl	859dc <__aeabi_dsub>
   85512:	4632      	mov	r2, r6
   85514:	463b      	mov	r3, r7
   85516:	f000 fc15 	bl	85d44 <__aeabi_dmul>
   8551a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8551e:	4602      	mov	r2, r0
   85520:	f1bc 3fff 	cmp.w	ip, #4294967295
   85524:	460b      	mov	r3, r1
   85526:	d06b      	beq.n	85600 <atan+0x210>
   85528:	4650      	mov	r0, sl
   8552a:	4659      	mov	r1, fp
   8552c:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   85530:	f000 fa56 	bl	859e0 <__adddf3>
   85534:	4622      	mov	r2, r4
   85536:	462b      	mov	r3, r5
   85538:	f000 fc04 	bl	85d44 <__aeabi_dmul>
   8553c:	4f67      	ldr	r7, [pc, #412]	; (856dc <atan+0x2ec>)
   8553e:	4b68      	ldr	r3, [pc, #416]	; (856e0 <atan+0x2f0>)
   85540:	4437      	add	r7, r6
   85542:	441e      	add	r6, r3
   85544:	e9d6 2300 	ldrd	r2, r3, [r6]
   85548:	f000 fa48 	bl	859dc <__aeabi_dsub>
   8554c:	4622      	mov	r2, r4
   8554e:	462b      	mov	r3, r5
   85550:	f000 fa44 	bl	859dc <__aeabi_dsub>
   85554:	4602      	mov	r2, r0
   85556:	460b      	mov	r3, r1
   85558:	e9d7 0100 	ldrd	r0, r1, [r7]
   8555c:	f000 fa3e 	bl	859dc <__aeabi_dsub>
   85560:	f1b9 0f00 	cmp.w	r9, #0
   85564:	da0c      	bge.n	85580 <atan+0x190>
   85566:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8556a:	4629      	mov	r1, r5
   8556c:	e008      	b.n	85580 <atan+0x190>
   8556e:	2800      	cmp	r0, #0
   85570:	f43f af4f 	beq.w	85412 <atan+0x22>
   85574:	4620      	mov	r0, r4
   85576:	4629      	mov	r1, r5
   85578:	4622      	mov	r2, r4
   8557a:	462b      	mov	r3, r5
   8557c:	f000 fa30 	bl	859e0 <__adddf3>
   85580:	b003      	add	sp, #12
   85582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85586:	a34e      	add	r3, pc, #312	; (adr r3, 856c0 <atan+0x2d0>)
   85588:	e9d3 2300 	ldrd	r2, r3, [r3]
   8558c:	f000 fa28 	bl	859e0 <__adddf3>
   85590:	2200      	movs	r2, #0
   85592:	4b54      	ldr	r3, [pc, #336]	; (856e4 <atan+0x2f4>)
   85594:	f000 fe66 	bl	86264 <__aeabi_dcmpgt>
   85598:	2800      	cmp	r0, #0
   8559a:	f43f af4d 	beq.w	85438 <atan+0x48>
   8559e:	4620      	mov	r0, r4
   855a0:	4629      	mov	r1, r5
   855a2:	b003      	add	sp, #12
   855a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   855a8:	f000 f8ca 	bl	85740 <fabs>
   855ac:	4b4e      	ldr	r3, [pc, #312]	; (856e8 <atan+0x2f8>)
   855ae:	4604      	mov	r4, r0
   855b0:	429e      	cmp	r6, r3
   855b2:	460d      	mov	r5, r1
   855b4:	dc33      	bgt.n	8561e <atan+0x22e>
   855b6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   855ba:	429e      	cmp	r6, r3
   855bc:	f300 80a5 	bgt.w	8570a <atan+0x31a>
   855c0:	4602      	mov	r2, r0
   855c2:	460b      	mov	r3, r1
   855c4:	f000 fa0c 	bl	859e0 <__adddf3>
   855c8:	2200      	movs	r2, #0
   855ca:	4b46      	ldr	r3, [pc, #280]	; (856e4 <atan+0x2f4>)
   855cc:	f000 fa06 	bl	859dc <__aeabi_dsub>
   855d0:	2200      	movs	r2, #0
   855d2:	4606      	mov	r6, r0
   855d4:	460f      	mov	r7, r1
   855d6:	4620      	mov	r0, r4
   855d8:	4629      	mov	r1, r5
   855da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   855de:	f000 f9ff 	bl	859e0 <__adddf3>
   855e2:	4602      	mov	r2, r0
   855e4:	460b      	mov	r3, r1
   855e6:	4630      	mov	r0, r6
   855e8:	4639      	mov	r1, r7
   855ea:	f000 fcd5 	bl	85f98 <__aeabi_ddiv>
   855ee:	f04f 0c00 	mov.w	ip, #0
   855f2:	4604      	mov	r4, r0
   855f4:	460d      	mov	r5, r1
   855f6:	e721      	b.n	8543c <atan+0x4c>
   855f8:	a133      	add	r1, pc, #204	; (adr r1, 856c8 <atan+0x2d8>)
   855fa:	e9d1 0100 	ldrd	r0, r1, [r1]
   855fe:	e7bf      	b.n	85580 <atan+0x190>
   85600:	4650      	mov	r0, sl
   85602:	4659      	mov	r1, fp
   85604:	f000 f9ec 	bl	859e0 <__adddf3>
   85608:	4622      	mov	r2, r4
   8560a:	462b      	mov	r3, r5
   8560c:	f000 fb9a 	bl	85d44 <__aeabi_dmul>
   85610:	4602      	mov	r2, r0
   85612:	460b      	mov	r3, r1
   85614:	4620      	mov	r0, r4
   85616:	4629      	mov	r1, r5
   85618:	f000 f9e0 	bl	859dc <__aeabi_dsub>
   8561c:	e7b0      	b.n	85580 <atan+0x190>
   8561e:	4b33      	ldr	r3, [pc, #204]	; (856ec <atan+0x2fc>)
   85620:	429e      	cmp	r6, r3
   85622:	dc67      	bgt.n	856f4 <atan+0x304>
   85624:	2200      	movs	r2, #0
   85626:	4b32      	ldr	r3, [pc, #200]	; (856f0 <atan+0x300>)
   85628:	f000 f9d8 	bl	859dc <__aeabi_dsub>
   8562c:	2200      	movs	r2, #0
   8562e:	4606      	mov	r6, r0
   85630:	460f      	mov	r7, r1
   85632:	4620      	mov	r0, r4
   85634:	4629      	mov	r1, r5
   85636:	4b2e      	ldr	r3, [pc, #184]	; (856f0 <atan+0x300>)
   85638:	f000 fb84 	bl	85d44 <__aeabi_dmul>
   8563c:	2200      	movs	r2, #0
   8563e:	4b29      	ldr	r3, [pc, #164]	; (856e4 <atan+0x2f4>)
   85640:	f000 f9ce 	bl	859e0 <__adddf3>
   85644:	4602      	mov	r2, r0
   85646:	460b      	mov	r3, r1
   85648:	4630      	mov	r0, r6
   8564a:	4639      	mov	r1, r7
   8564c:	f000 fca4 	bl	85f98 <__aeabi_ddiv>
   85650:	f04f 0c02 	mov.w	ip, #2
   85654:	4604      	mov	r4, r0
   85656:	460d      	mov	r5, r1
   85658:	e6f0      	b.n	8543c <atan+0x4c>
   8565a:	bf00      	nop
   8565c:	f3af 8000 	nop.w
   85660:	54442d18 	.word	0x54442d18
   85664:	3ff921fb 	.word	0x3ff921fb
   85668:	e322da11 	.word	0xe322da11
   8566c:	3f90ad3a 	.word	0x3f90ad3a
   85670:	24760deb 	.word	0x24760deb
   85674:	3fa97b4b 	.word	0x3fa97b4b
   85678:	a0d03d51 	.word	0xa0d03d51
   8567c:	3fb10d66 	.word	0x3fb10d66
   85680:	c54c206e 	.word	0xc54c206e
   85684:	3fb745cd 	.word	0x3fb745cd
   85688:	920083ff 	.word	0x920083ff
   8568c:	3fc24924 	.word	0x3fc24924
   85690:	5555550d 	.word	0x5555550d
   85694:	3fd55555 	.word	0x3fd55555
   85698:	2c6a6c2f 	.word	0x2c6a6c2f
   8569c:	bfa2b444 	.word	0xbfa2b444
   856a0:	52defd9a 	.word	0x52defd9a
   856a4:	3fadde2d 	.word	0x3fadde2d
   856a8:	af749a6d 	.word	0xaf749a6d
   856ac:	3fb3b0f2 	.word	0x3fb3b0f2
   856b0:	fe231671 	.word	0xfe231671
   856b4:	3fbc71c6 	.word	0x3fbc71c6
   856b8:	9998ebc4 	.word	0x9998ebc4
   856bc:	3fc99999 	.word	0x3fc99999
   856c0:	8800759c 	.word	0x8800759c
   856c4:	7e37e43c 	.word	0x7e37e43c
   856c8:	54442d18 	.word	0x54442d18
   856cc:	bff921fb 	.word	0xbff921fb
   856d0:	440fffff 	.word	0x440fffff
   856d4:	7ff00000 	.word	0x7ff00000
   856d8:	3fdbffff 	.word	0x3fdbffff
   856dc:	0008af80 	.word	0x0008af80
   856e0:	0008af60 	.word	0x0008af60
   856e4:	3ff00000 	.word	0x3ff00000
   856e8:	3ff2ffff 	.word	0x3ff2ffff
   856ec:	40037fff 	.word	0x40037fff
   856f0:	3ff80000 	.word	0x3ff80000
   856f4:	4602      	mov	r2, r0
   856f6:	460b      	mov	r3, r1
   856f8:	2000      	movs	r0, #0
   856fa:	490f      	ldr	r1, [pc, #60]	; (85738 <atan+0x348>)
   856fc:	f000 fc4c 	bl	85f98 <__aeabi_ddiv>
   85700:	f04f 0c03 	mov.w	ip, #3
   85704:	4604      	mov	r4, r0
   85706:	460d      	mov	r5, r1
   85708:	e698      	b.n	8543c <atan+0x4c>
   8570a:	2200      	movs	r2, #0
   8570c:	4b0b      	ldr	r3, [pc, #44]	; (8573c <atan+0x34c>)
   8570e:	f000 f965 	bl	859dc <__aeabi_dsub>
   85712:	2200      	movs	r2, #0
   85714:	4606      	mov	r6, r0
   85716:	460f      	mov	r7, r1
   85718:	4620      	mov	r0, r4
   8571a:	4629      	mov	r1, r5
   8571c:	4b07      	ldr	r3, [pc, #28]	; (8573c <atan+0x34c>)
   8571e:	f000 f95f 	bl	859e0 <__adddf3>
   85722:	4602      	mov	r2, r0
   85724:	460b      	mov	r3, r1
   85726:	4630      	mov	r0, r6
   85728:	4639      	mov	r1, r7
   8572a:	f000 fc35 	bl	85f98 <__aeabi_ddiv>
   8572e:	f04f 0c01 	mov.w	ip, #1
   85732:	4604      	mov	r4, r0
   85734:	460d      	mov	r5, r1
   85736:	e681      	b.n	8543c <atan+0x4c>
   85738:	bff00000 	.word	0xbff00000
   8573c:	3ff00000 	.word	0x3ff00000

00085740 <fabs>:
   85740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85744:	4770      	bx	lr
   85746:	bf00      	nop

00085748 <floor>:
   85748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8574c:	f3c1 570a 	ubfx	r7, r1, #20, #11
   85750:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   85754:	2e13      	cmp	r6, #19
   85756:	4602      	mov	r2, r0
   85758:	460b      	mov	r3, r1
   8575a:	4604      	mov	r4, r0
   8575c:	460d      	mov	r5, r1
   8575e:	4689      	mov	r9, r1
   85760:	468a      	mov	sl, r1
   85762:	4680      	mov	r8, r0
   85764:	dc1c      	bgt.n	857a0 <floor+0x58>
   85766:	2e00      	cmp	r6, #0
   85768:	db40      	blt.n	857ec <floor+0xa4>
   8576a:	4f3d      	ldr	r7, [pc, #244]	; (85860 <floor+0x118>)
   8576c:	4137      	asrs	r7, r6
   8576e:	ea07 0c01 	and.w	ip, r7, r1
   85772:	ea5c 0c00 	orrs.w	ip, ip, r0
   85776:	d018      	beq.n	857aa <floor+0x62>
   85778:	a337      	add	r3, pc, #220	; (adr r3, 85858 <floor+0x110>)
   8577a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8577e:	f000 f92f 	bl	859e0 <__adddf3>
   85782:	2200      	movs	r2, #0
   85784:	2300      	movs	r3, #0
   85786:	f000 fd6d 	bl	86264 <__aeabi_dcmpgt>
   8578a:	b128      	cbz	r0, 85798 <floor+0x50>
   8578c:	2d00      	cmp	r5, #0
   8578e:	db42      	blt.n	85816 <floor+0xce>
   85790:	ea2a 0907 	bic.w	r9, sl, r7
   85794:	f04f 0800 	mov.w	r8, #0
   85798:	4640      	mov	r0, r8
   8579a:	4649      	mov	r1, r9
   8579c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   857a0:	2e33      	cmp	r6, #51	; 0x33
   857a2:	dd06      	ble.n	857b2 <floor+0x6a>
   857a4:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   857a8:	d031      	beq.n	8580e <floor+0xc6>
   857aa:	4610      	mov	r0, r2
   857ac:	4619      	mov	r1, r3
   857ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   857b2:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
   857b6:	f04f 3bff 	mov.w	fp, #4294967295
   857ba:	fa2b fb0c 	lsr.w	fp, fp, ip
   857be:	ea1b 0f00 	tst.w	fp, r0
   857c2:	d0f2      	beq.n	857aa <floor+0x62>
   857c4:	a324      	add	r3, pc, #144	; (adr r3, 85858 <floor+0x110>)
   857c6:	e9d3 2300 	ldrd	r2, r3, [r3]
   857ca:	f000 f909 	bl	859e0 <__adddf3>
   857ce:	2200      	movs	r2, #0
   857d0:	2300      	movs	r3, #0
   857d2:	f000 fd47 	bl	86264 <__aeabi_dcmpgt>
   857d6:	2800      	cmp	r0, #0
   857d8:	d0de      	beq.n	85798 <floor+0x50>
   857da:	2d00      	cmp	r5, #0
   857dc:	db22      	blt.n	85824 <floor+0xdc>
   857de:	ea28 080b 	bic.w	r8, r8, fp
   857e2:	46d1      	mov	r9, sl
   857e4:	4640      	mov	r0, r8
   857e6:	4649      	mov	r1, r9
   857e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   857ec:	a31a      	add	r3, pc, #104	; (adr r3, 85858 <floor+0x110>)
   857ee:	e9d3 2300 	ldrd	r2, r3, [r3]
   857f2:	f000 f8f5 	bl	859e0 <__adddf3>
   857f6:	2200      	movs	r2, #0
   857f8:	2300      	movs	r3, #0
   857fa:	f000 fd33 	bl	86264 <__aeabi_dcmpgt>
   857fe:	2800      	cmp	r0, #0
   85800:	d0ca      	beq.n	85798 <floor+0x50>
   85802:	2d00      	cmp	r5, #0
   85804:	db1c      	blt.n	85840 <floor+0xf8>
   85806:	f04f 0800 	mov.w	r8, #0
   8580a:	46c1      	mov	r9, r8
   8580c:	e7c4      	b.n	85798 <floor+0x50>
   8580e:	f000 f8e7 	bl	859e0 <__adddf3>
   85812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85816:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
   8581a:	fa4a f606 	asr.w	r6, sl, r6
   8581e:	eb06 0a05 	add.w	sl, r6, r5
   85822:	e7b5      	b.n	85790 <floor+0x48>
   85824:	2e14      	cmp	r6, #20
   85826:	d014      	beq.n	85852 <floor+0x10a>
   85828:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   8582c:	2301      	movs	r3, #1
   8582e:	3703      	adds	r7, #3
   85830:	fa03 f707 	lsl.w	r7, r3, r7
   85834:	eb17 0804 	adds.w	r8, r7, r4
   85838:	bf28      	it	cs
   8583a:	eb05 0a03 	addcs.w	sl, r5, r3
   8583e:	e7ce      	b.n	857de <floor+0x96>
   85840:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   85844:	4b07      	ldr	r3, [pc, #28]	; (85864 <floor+0x11c>)
   85846:	4322      	orrs	r2, r4
   85848:	bf18      	it	ne
   8584a:	4699      	movne	r9, r3
   8584c:	f04f 0800 	mov.w	r8, #0
   85850:	e7a2      	b.n	85798 <floor+0x50>
   85852:	f105 0a01 	add.w	sl, r5, #1
   85856:	e7c2      	b.n	857de <floor+0x96>
   85858:	8800759c 	.word	0x8800759c
   8585c:	7e37e43c 	.word	0x7e37e43c
   85860:	000fffff 	.word	0x000fffff
   85864:	bff00000 	.word	0xbff00000

00085868 <__fpclassifyd>:
   85868:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   8586c:	b410      	push	{r4}
   8586e:	d008      	beq.n	85882 <__fpclassifyd+0x1a>
   85870:	4a0f      	ldr	r2, [pc, #60]	; (858b0 <__fpclassifyd+0x48>)
   85872:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   85876:	4294      	cmp	r4, r2
   85878:	d80a      	bhi.n	85890 <__fpclassifyd+0x28>
   8587a:	2004      	movs	r0, #4
   8587c:	f85d 4b04 	ldr.w	r4, [sp], #4
   85880:	4770      	bx	lr
   85882:	2800      	cmp	r0, #0
   85884:	bf0c      	ite	eq
   85886:	2002      	moveq	r0, #2
   85888:	2003      	movne	r0, #3
   8588a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8588e:	4770      	bx	lr
   85890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   85894:	d201      	bcs.n	8589a <__fpclassifyd+0x32>
   85896:	2003      	movs	r0, #3
   85898:	e7f7      	b.n	8588a <__fpclassifyd+0x22>
   8589a:	4a06      	ldr	r2, [pc, #24]	; (858b4 <__fpclassifyd+0x4c>)
   8589c:	4293      	cmp	r3, r2
   8589e:	d001      	beq.n	858a4 <__fpclassifyd+0x3c>
   858a0:	2000      	movs	r0, #0
   858a2:	e7f2      	b.n	8588a <__fpclassifyd+0x22>
   858a4:	f1d0 0001 	rsbs	r0, r0, #1
   858a8:	bf38      	it	cc
   858aa:	2000      	movcc	r0, #0
   858ac:	e7ed      	b.n	8588a <__fpclassifyd+0x22>
   858ae:	bf00      	nop
   858b0:	7fdfffff 	.word	0x7fdfffff
   858b4:	7ff00000 	.word	0x7ff00000

000858b8 <matherr>:
   858b8:	2000      	movs	r0, #0
   858ba:	4770      	bx	lr
   858bc:	0000      	movs	r0, r0
	...

000858c0 <scalbn>:
   858c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   858c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   858c8:	4690      	mov	r8, r2
   858ca:	4606      	mov	r6, r0
   858cc:	460f      	mov	r7, r1
   858ce:	460a      	mov	r2, r1
   858d0:	bb1b      	cbnz	r3, 8591a <scalbn+0x5a>
   858d2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   858d6:	4303      	orrs	r3, r0
   858d8:	d034      	beq.n	85944 <scalbn+0x84>
   858da:	4b35      	ldr	r3, [pc, #212]	; (859b0 <scalbn+0xf0>)
   858dc:	2200      	movs	r2, #0
   858de:	f000 fa31 	bl	85d44 <__aeabi_dmul>
   858e2:	4b34      	ldr	r3, [pc, #208]	; (859b4 <scalbn+0xf4>)
   858e4:	4606      	mov	r6, r0
   858e6:	4598      	cmp	r8, r3
   858e8:	460f      	mov	r7, r1
   858ea:	db3b      	blt.n	85964 <scalbn+0xa4>
   858ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
   858f0:	3b36      	subs	r3, #54	; 0x36
   858f2:	460a      	mov	r2, r1
   858f4:	4443      	add	r3, r8
   858f6:	f240 71fe 	movw	r1, #2046	; 0x7fe
   858fa:	428b      	cmp	r3, r1
   858fc:	dd16      	ble.n	8592c <scalbn+0x6c>
   858fe:	a128      	add	r1, pc, #160	; (adr r1, 859a0 <scalbn+0xe0>)
   85900:	e9d1 0100 	ldrd	r0, r1, [r1]
   85904:	4632      	mov	r2, r6
   85906:	463b      	mov	r3, r7
   85908:	f000 f85a 	bl	859c0 <copysign>
   8590c:	a324      	add	r3, pc, #144	; (adr r3, 859a0 <scalbn+0xe0>)
   8590e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85912:	f000 fa17 	bl	85d44 <__aeabi_dmul>
   85916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8591a:	f240 74ff 	movw	r4, #2047	; 0x7ff
   8591e:	42a3      	cmp	r3, r4
   85920:	d027      	beq.n	85972 <scalbn+0xb2>
   85922:	4443      	add	r3, r8
   85924:	f240 71fe 	movw	r1, #2046	; 0x7fe
   85928:	428b      	cmp	r3, r1
   8592a:	dce8      	bgt.n	858fe <scalbn+0x3e>
   8592c:	2b00      	cmp	r3, #0
   8592e:	dd0b      	ble.n	85948 <scalbn+0x88>
   85930:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85934:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85938:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   8593c:	4630      	mov	r0, r6
   8593e:	4639      	mov	r1, r7
   85940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85948:	f113 0f35 	cmn.w	r3, #53	; 0x35
   8594c:	da17      	bge.n	8597e <scalbn+0xbe>
   8594e:	f24c 3350 	movw	r3, #50000	; 0xc350
   85952:	4598      	cmp	r8, r3
   85954:	dcd3      	bgt.n	858fe <scalbn+0x3e>
   85956:	a114      	add	r1, pc, #80	; (adr r1, 859a8 <scalbn+0xe8>)
   85958:	e9d1 0100 	ldrd	r0, r1, [r1]
   8595c:	4632      	mov	r2, r6
   8595e:	463b      	mov	r3, r7
   85960:	f000 f82e 	bl	859c0 <copysign>
   85964:	a310      	add	r3, pc, #64	; (adr r3, 859a8 <scalbn+0xe8>)
   85966:	e9d3 2300 	ldrd	r2, r3, [r3]
   8596a:	f000 f9eb 	bl	85d44 <__aeabi_dmul>
   8596e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85972:	4602      	mov	r2, r0
   85974:	460b      	mov	r3, r1
   85976:	f000 f833 	bl	859e0 <__adddf3>
   8597a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8597e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85982:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85986:	3336      	adds	r3, #54	; 0x36
   85988:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   8598c:	4630      	mov	r0, r6
   8598e:	4639      	mov	r1, r7
   85990:	2200      	movs	r2, #0
   85992:	4b09      	ldr	r3, [pc, #36]	; (859b8 <scalbn+0xf8>)
   85994:	f000 f9d6 	bl	85d44 <__aeabi_dmul>
   85998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8599c:	f3af 8000 	nop.w
   859a0:	8800759c 	.word	0x8800759c
   859a4:	7e37e43c 	.word	0x7e37e43c
   859a8:	c2f8f359 	.word	0xc2f8f359
   859ac:	01a56e1f 	.word	0x01a56e1f
   859b0:	43500000 	.word	0x43500000
   859b4:	ffff3cb0 	.word	0xffff3cb0
   859b8:	3c900000 	.word	0x3c900000
   859bc:	f3af 8000 	nop.w

000859c0 <copysign>:
   859c0:	b430      	push	{r4, r5}
   859c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   859c6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   859ca:	ea43 0102 	orr.w	r1, r3, r2
   859ce:	bc30      	pop	{r4, r5}
   859d0:	4770      	bx	lr
   859d2:	bf00      	nop

000859d4 <__aeabi_drsub>:
   859d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   859d8:	e002      	b.n	859e0 <__adddf3>
   859da:	bf00      	nop

000859dc <__aeabi_dsub>:
   859dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000859e0 <__adddf3>:
   859e0:	b530      	push	{r4, r5, lr}
   859e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   859e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   859ea:	ea94 0f05 	teq	r4, r5
   859ee:	bf08      	it	eq
   859f0:	ea90 0f02 	teqeq	r0, r2
   859f4:	bf1f      	itttt	ne
   859f6:	ea54 0c00 	orrsne.w	ip, r4, r0
   859fa:	ea55 0c02 	orrsne.w	ip, r5, r2
   859fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   85a02:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85a06:	f000 80e2 	beq.w	85bce <__adddf3+0x1ee>
   85a0a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   85a0e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   85a12:	bfb8      	it	lt
   85a14:	426d      	neglt	r5, r5
   85a16:	dd0c      	ble.n	85a32 <__adddf3+0x52>
   85a18:	442c      	add	r4, r5
   85a1a:	ea80 0202 	eor.w	r2, r0, r2
   85a1e:	ea81 0303 	eor.w	r3, r1, r3
   85a22:	ea82 0000 	eor.w	r0, r2, r0
   85a26:	ea83 0101 	eor.w	r1, r3, r1
   85a2a:	ea80 0202 	eor.w	r2, r0, r2
   85a2e:	ea81 0303 	eor.w	r3, r1, r3
   85a32:	2d36      	cmp	r5, #54	; 0x36
   85a34:	bf88      	it	hi
   85a36:	bd30      	pophi	{r4, r5, pc}
   85a38:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85a3c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85a40:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   85a44:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   85a48:	d002      	beq.n	85a50 <__adddf3+0x70>
   85a4a:	4240      	negs	r0, r0
   85a4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85a50:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   85a54:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85a58:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   85a5c:	d002      	beq.n	85a64 <__adddf3+0x84>
   85a5e:	4252      	negs	r2, r2
   85a60:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85a64:	ea94 0f05 	teq	r4, r5
   85a68:	f000 80a7 	beq.w	85bba <__adddf3+0x1da>
   85a6c:	f1a4 0401 	sub.w	r4, r4, #1
   85a70:	f1d5 0e20 	rsbs	lr, r5, #32
   85a74:	db0d      	blt.n	85a92 <__adddf3+0xb2>
   85a76:	fa02 fc0e 	lsl.w	ip, r2, lr
   85a7a:	fa22 f205 	lsr.w	r2, r2, r5
   85a7e:	1880      	adds	r0, r0, r2
   85a80:	f141 0100 	adc.w	r1, r1, #0
   85a84:	fa03 f20e 	lsl.w	r2, r3, lr
   85a88:	1880      	adds	r0, r0, r2
   85a8a:	fa43 f305 	asr.w	r3, r3, r5
   85a8e:	4159      	adcs	r1, r3
   85a90:	e00e      	b.n	85ab0 <__adddf3+0xd0>
   85a92:	f1a5 0520 	sub.w	r5, r5, #32
   85a96:	f10e 0e20 	add.w	lr, lr, #32
   85a9a:	2a01      	cmp	r2, #1
   85a9c:	fa03 fc0e 	lsl.w	ip, r3, lr
   85aa0:	bf28      	it	cs
   85aa2:	f04c 0c02 	orrcs.w	ip, ip, #2
   85aa6:	fa43 f305 	asr.w	r3, r3, r5
   85aaa:	18c0      	adds	r0, r0, r3
   85aac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   85ab0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85ab4:	d507      	bpl.n	85ac6 <__adddf3+0xe6>
   85ab6:	f04f 0e00 	mov.w	lr, #0
   85aba:	f1dc 0c00 	rsbs	ip, ip, #0
   85abe:	eb7e 0000 	sbcs.w	r0, lr, r0
   85ac2:	eb6e 0101 	sbc.w	r1, lr, r1
   85ac6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   85aca:	d31b      	bcc.n	85b04 <__adddf3+0x124>
   85acc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   85ad0:	d30c      	bcc.n	85aec <__adddf3+0x10c>
   85ad2:	0849      	lsrs	r1, r1, #1
   85ad4:	ea5f 0030 	movs.w	r0, r0, rrx
   85ad8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   85adc:	f104 0401 	add.w	r4, r4, #1
   85ae0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   85ae4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   85ae8:	f080 809a 	bcs.w	85c20 <__adddf3+0x240>
   85aec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   85af0:	bf08      	it	eq
   85af2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85af6:	f150 0000 	adcs.w	r0, r0, #0
   85afa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85afe:	ea41 0105 	orr.w	r1, r1, r5
   85b02:	bd30      	pop	{r4, r5, pc}
   85b04:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   85b08:	4140      	adcs	r0, r0
   85b0a:	eb41 0101 	adc.w	r1, r1, r1
   85b0e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85b12:	f1a4 0401 	sub.w	r4, r4, #1
   85b16:	d1e9      	bne.n	85aec <__adddf3+0x10c>
   85b18:	f091 0f00 	teq	r1, #0
   85b1c:	bf04      	itt	eq
   85b1e:	4601      	moveq	r1, r0
   85b20:	2000      	moveq	r0, #0
   85b22:	fab1 f381 	clz	r3, r1
   85b26:	bf08      	it	eq
   85b28:	3320      	addeq	r3, #32
   85b2a:	f1a3 030b 	sub.w	r3, r3, #11
   85b2e:	f1b3 0220 	subs.w	r2, r3, #32
   85b32:	da0c      	bge.n	85b4e <__adddf3+0x16e>
   85b34:	320c      	adds	r2, #12
   85b36:	dd08      	ble.n	85b4a <__adddf3+0x16a>
   85b38:	f102 0c14 	add.w	ip, r2, #20
   85b3c:	f1c2 020c 	rsb	r2, r2, #12
   85b40:	fa01 f00c 	lsl.w	r0, r1, ip
   85b44:	fa21 f102 	lsr.w	r1, r1, r2
   85b48:	e00c      	b.n	85b64 <__adddf3+0x184>
   85b4a:	f102 0214 	add.w	r2, r2, #20
   85b4e:	bfd8      	it	le
   85b50:	f1c2 0c20 	rsble	ip, r2, #32
   85b54:	fa01 f102 	lsl.w	r1, r1, r2
   85b58:	fa20 fc0c 	lsr.w	ip, r0, ip
   85b5c:	bfdc      	itt	le
   85b5e:	ea41 010c 	orrle.w	r1, r1, ip
   85b62:	4090      	lslle	r0, r2
   85b64:	1ae4      	subs	r4, r4, r3
   85b66:	bfa2      	ittt	ge
   85b68:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   85b6c:	4329      	orrge	r1, r5
   85b6e:	bd30      	popge	{r4, r5, pc}
   85b70:	ea6f 0404 	mvn.w	r4, r4
   85b74:	3c1f      	subs	r4, #31
   85b76:	da1c      	bge.n	85bb2 <__adddf3+0x1d2>
   85b78:	340c      	adds	r4, #12
   85b7a:	dc0e      	bgt.n	85b9a <__adddf3+0x1ba>
   85b7c:	f104 0414 	add.w	r4, r4, #20
   85b80:	f1c4 0220 	rsb	r2, r4, #32
   85b84:	fa20 f004 	lsr.w	r0, r0, r4
   85b88:	fa01 f302 	lsl.w	r3, r1, r2
   85b8c:	ea40 0003 	orr.w	r0, r0, r3
   85b90:	fa21 f304 	lsr.w	r3, r1, r4
   85b94:	ea45 0103 	orr.w	r1, r5, r3
   85b98:	bd30      	pop	{r4, r5, pc}
   85b9a:	f1c4 040c 	rsb	r4, r4, #12
   85b9e:	f1c4 0220 	rsb	r2, r4, #32
   85ba2:	fa20 f002 	lsr.w	r0, r0, r2
   85ba6:	fa01 f304 	lsl.w	r3, r1, r4
   85baa:	ea40 0003 	orr.w	r0, r0, r3
   85bae:	4629      	mov	r1, r5
   85bb0:	bd30      	pop	{r4, r5, pc}
   85bb2:	fa21 f004 	lsr.w	r0, r1, r4
   85bb6:	4629      	mov	r1, r5
   85bb8:	bd30      	pop	{r4, r5, pc}
   85bba:	f094 0f00 	teq	r4, #0
   85bbe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   85bc2:	bf06      	itte	eq
   85bc4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   85bc8:	3401      	addeq	r4, #1
   85bca:	3d01      	subne	r5, #1
   85bcc:	e74e      	b.n	85a6c <__adddf3+0x8c>
   85bce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85bd2:	bf18      	it	ne
   85bd4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85bd8:	d029      	beq.n	85c2e <__adddf3+0x24e>
   85bda:	ea94 0f05 	teq	r4, r5
   85bde:	bf08      	it	eq
   85be0:	ea90 0f02 	teqeq	r0, r2
   85be4:	d005      	beq.n	85bf2 <__adddf3+0x212>
   85be6:	ea54 0c00 	orrs.w	ip, r4, r0
   85bea:	bf04      	itt	eq
   85bec:	4619      	moveq	r1, r3
   85bee:	4610      	moveq	r0, r2
   85bf0:	bd30      	pop	{r4, r5, pc}
   85bf2:	ea91 0f03 	teq	r1, r3
   85bf6:	bf1e      	ittt	ne
   85bf8:	2100      	movne	r1, #0
   85bfa:	2000      	movne	r0, #0
   85bfc:	bd30      	popne	{r4, r5, pc}
   85bfe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   85c02:	d105      	bne.n	85c10 <__adddf3+0x230>
   85c04:	0040      	lsls	r0, r0, #1
   85c06:	4149      	adcs	r1, r1
   85c08:	bf28      	it	cs
   85c0a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   85c0e:	bd30      	pop	{r4, r5, pc}
   85c10:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   85c14:	bf3c      	itt	cc
   85c16:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   85c1a:	bd30      	popcc	{r4, r5, pc}
   85c1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85c20:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   85c24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85c28:	f04f 0000 	mov.w	r0, #0
   85c2c:	bd30      	pop	{r4, r5, pc}
   85c2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85c32:	bf1a      	itte	ne
   85c34:	4619      	movne	r1, r3
   85c36:	4610      	movne	r0, r2
   85c38:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   85c3c:	bf1c      	itt	ne
   85c3e:	460b      	movne	r3, r1
   85c40:	4602      	movne	r2, r0
   85c42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85c46:	bf06      	itte	eq
   85c48:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   85c4c:	ea91 0f03 	teqeq	r1, r3
   85c50:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   85c54:	bd30      	pop	{r4, r5, pc}
   85c56:	bf00      	nop

00085c58 <__aeabi_ui2d>:
   85c58:	f090 0f00 	teq	r0, #0
   85c5c:	bf04      	itt	eq
   85c5e:	2100      	moveq	r1, #0
   85c60:	4770      	bxeq	lr
   85c62:	b530      	push	{r4, r5, lr}
   85c64:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85c68:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85c6c:	f04f 0500 	mov.w	r5, #0
   85c70:	f04f 0100 	mov.w	r1, #0
   85c74:	e750      	b.n	85b18 <__adddf3+0x138>
   85c76:	bf00      	nop

00085c78 <__aeabi_i2d>:
   85c78:	f090 0f00 	teq	r0, #0
   85c7c:	bf04      	itt	eq
   85c7e:	2100      	moveq	r1, #0
   85c80:	4770      	bxeq	lr
   85c82:	b530      	push	{r4, r5, lr}
   85c84:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85c88:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85c8c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   85c90:	bf48      	it	mi
   85c92:	4240      	negmi	r0, r0
   85c94:	f04f 0100 	mov.w	r1, #0
   85c98:	e73e      	b.n	85b18 <__adddf3+0x138>
   85c9a:	bf00      	nop

00085c9c <__aeabi_f2d>:
   85c9c:	0042      	lsls	r2, r0, #1
   85c9e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   85ca2:	ea4f 0131 	mov.w	r1, r1, rrx
   85ca6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   85caa:	bf1f      	itttt	ne
   85cac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   85cb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85cb4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   85cb8:	4770      	bxne	lr
   85cba:	f092 0f00 	teq	r2, #0
   85cbe:	bf14      	ite	ne
   85cc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85cc4:	4770      	bxeq	lr
   85cc6:	b530      	push	{r4, r5, lr}
   85cc8:	f44f 7460 	mov.w	r4, #896	; 0x380
   85ccc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85cd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85cd4:	e720      	b.n	85b18 <__adddf3+0x138>
   85cd6:	bf00      	nop

00085cd8 <__aeabi_ul2d>:
   85cd8:	ea50 0201 	orrs.w	r2, r0, r1
   85cdc:	bf08      	it	eq
   85cde:	4770      	bxeq	lr
   85ce0:	b530      	push	{r4, r5, lr}
   85ce2:	f04f 0500 	mov.w	r5, #0
   85ce6:	e00a      	b.n	85cfe <__aeabi_l2d+0x16>

00085ce8 <__aeabi_l2d>:
   85ce8:	ea50 0201 	orrs.w	r2, r0, r1
   85cec:	bf08      	it	eq
   85cee:	4770      	bxeq	lr
   85cf0:	b530      	push	{r4, r5, lr}
   85cf2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   85cf6:	d502      	bpl.n	85cfe <__aeabi_l2d+0x16>
   85cf8:	4240      	negs	r0, r0
   85cfa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85cfe:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85d02:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85d06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   85d0a:	f43f aedc 	beq.w	85ac6 <__adddf3+0xe6>
   85d0e:	f04f 0203 	mov.w	r2, #3
   85d12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85d16:	bf18      	it	ne
   85d18:	3203      	addne	r2, #3
   85d1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85d1e:	bf18      	it	ne
   85d20:	3203      	addne	r2, #3
   85d22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   85d26:	f1c2 0320 	rsb	r3, r2, #32
   85d2a:	fa00 fc03 	lsl.w	ip, r0, r3
   85d2e:	fa20 f002 	lsr.w	r0, r0, r2
   85d32:	fa01 fe03 	lsl.w	lr, r1, r3
   85d36:	ea40 000e 	orr.w	r0, r0, lr
   85d3a:	fa21 f102 	lsr.w	r1, r1, r2
   85d3e:	4414      	add	r4, r2
   85d40:	e6c1      	b.n	85ac6 <__adddf3+0xe6>
   85d42:	bf00      	nop

00085d44 <__aeabi_dmul>:
   85d44:	b570      	push	{r4, r5, r6, lr}
   85d46:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85d4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85d4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85d52:	bf1d      	ittte	ne
   85d54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85d58:	ea94 0f0c 	teqne	r4, ip
   85d5c:	ea95 0f0c 	teqne	r5, ip
   85d60:	f000 f8de 	bleq	85f20 <__aeabi_dmul+0x1dc>
   85d64:	442c      	add	r4, r5
   85d66:	ea81 0603 	eor.w	r6, r1, r3
   85d6a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   85d6e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   85d72:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   85d76:	bf18      	it	ne
   85d78:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   85d7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85d80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   85d84:	d038      	beq.n	85df8 <__aeabi_dmul+0xb4>
   85d86:	fba0 ce02 	umull	ip, lr, r0, r2
   85d8a:	f04f 0500 	mov.w	r5, #0
   85d8e:	fbe1 e502 	umlal	lr, r5, r1, r2
   85d92:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   85d96:	fbe0 e503 	umlal	lr, r5, r0, r3
   85d9a:	f04f 0600 	mov.w	r6, #0
   85d9e:	fbe1 5603 	umlal	r5, r6, r1, r3
   85da2:	f09c 0f00 	teq	ip, #0
   85da6:	bf18      	it	ne
   85da8:	f04e 0e01 	orrne.w	lr, lr, #1
   85dac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   85db0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   85db4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   85db8:	d204      	bcs.n	85dc4 <__aeabi_dmul+0x80>
   85dba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   85dbe:	416d      	adcs	r5, r5
   85dc0:	eb46 0606 	adc.w	r6, r6, r6
   85dc4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   85dc8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   85dcc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   85dd0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   85dd4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   85dd8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   85ddc:	bf88      	it	hi
   85dde:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   85de2:	d81e      	bhi.n	85e22 <__aeabi_dmul+0xde>
   85de4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   85de8:	bf08      	it	eq
   85dea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   85dee:	f150 0000 	adcs.w	r0, r0, #0
   85df2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85df6:	bd70      	pop	{r4, r5, r6, pc}
   85df8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   85dfc:	ea46 0101 	orr.w	r1, r6, r1
   85e00:	ea40 0002 	orr.w	r0, r0, r2
   85e04:	ea81 0103 	eor.w	r1, r1, r3
   85e08:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   85e0c:	bfc2      	ittt	gt
   85e0e:	ebd4 050c 	rsbsgt	r5, r4, ip
   85e12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85e16:	bd70      	popgt	{r4, r5, r6, pc}
   85e18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85e1c:	f04f 0e00 	mov.w	lr, #0
   85e20:	3c01      	subs	r4, #1
   85e22:	f300 80ab 	bgt.w	85f7c <__aeabi_dmul+0x238>
   85e26:	f114 0f36 	cmn.w	r4, #54	; 0x36
   85e2a:	bfde      	ittt	le
   85e2c:	2000      	movle	r0, #0
   85e2e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   85e32:	bd70      	pople	{r4, r5, r6, pc}
   85e34:	f1c4 0400 	rsb	r4, r4, #0
   85e38:	3c20      	subs	r4, #32
   85e3a:	da35      	bge.n	85ea8 <__aeabi_dmul+0x164>
   85e3c:	340c      	adds	r4, #12
   85e3e:	dc1b      	bgt.n	85e78 <__aeabi_dmul+0x134>
   85e40:	f104 0414 	add.w	r4, r4, #20
   85e44:	f1c4 0520 	rsb	r5, r4, #32
   85e48:	fa00 f305 	lsl.w	r3, r0, r5
   85e4c:	fa20 f004 	lsr.w	r0, r0, r4
   85e50:	fa01 f205 	lsl.w	r2, r1, r5
   85e54:	ea40 0002 	orr.w	r0, r0, r2
   85e58:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   85e5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85e60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85e64:	fa21 f604 	lsr.w	r6, r1, r4
   85e68:	eb42 0106 	adc.w	r1, r2, r6
   85e6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85e70:	bf08      	it	eq
   85e72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85e76:	bd70      	pop	{r4, r5, r6, pc}
   85e78:	f1c4 040c 	rsb	r4, r4, #12
   85e7c:	f1c4 0520 	rsb	r5, r4, #32
   85e80:	fa00 f304 	lsl.w	r3, r0, r4
   85e84:	fa20 f005 	lsr.w	r0, r0, r5
   85e88:	fa01 f204 	lsl.w	r2, r1, r4
   85e8c:	ea40 0002 	orr.w	r0, r0, r2
   85e90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85e94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85e98:	f141 0100 	adc.w	r1, r1, #0
   85e9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85ea0:	bf08      	it	eq
   85ea2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85ea6:	bd70      	pop	{r4, r5, r6, pc}
   85ea8:	f1c4 0520 	rsb	r5, r4, #32
   85eac:	fa00 f205 	lsl.w	r2, r0, r5
   85eb0:	ea4e 0e02 	orr.w	lr, lr, r2
   85eb4:	fa20 f304 	lsr.w	r3, r0, r4
   85eb8:	fa01 f205 	lsl.w	r2, r1, r5
   85ebc:	ea43 0302 	orr.w	r3, r3, r2
   85ec0:	fa21 f004 	lsr.w	r0, r1, r4
   85ec4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85ec8:	fa21 f204 	lsr.w	r2, r1, r4
   85ecc:	ea20 0002 	bic.w	r0, r0, r2
   85ed0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   85ed4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85ed8:	bf08      	it	eq
   85eda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85ede:	bd70      	pop	{r4, r5, r6, pc}
   85ee0:	f094 0f00 	teq	r4, #0
   85ee4:	d10f      	bne.n	85f06 <__aeabi_dmul+0x1c2>
   85ee6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   85eea:	0040      	lsls	r0, r0, #1
   85eec:	eb41 0101 	adc.w	r1, r1, r1
   85ef0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85ef4:	bf08      	it	eq
   85ef6:	3c01      	subeq	r4, #1
   85ef8:	d0f7      	beq.n	85eea <__aeabi_dmul+0x1a6>
   85efa:	ea41 0106 	orr.w	r1, r1, r6
   85efe:	f095 0f00 	teq	r5, #0
   85f02:	bf18      	it	ne
   85f04:	4770      	bxne	lr
   85f06:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   85f0a:	0052      	lsls	r2, r2, #1
   85f0c:	eb43 0303 	adc.w	r3, r3, r3
   85f10:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   85f14:	bf08      	it	eq
   85f16:	3d01      	subeq	r5, #1
   85f18:	d0f7      	beq.n	85f0a <__aeabi_dmul+0x1c6>
   85f1a:	ea43 0306 	orr.w	r3, r3, r6
   85f1e:	4770      	bx	lr
   85f20:	ea94 0f0c 	teq	r4, ip
   85f24:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85f28:	bf18      	it	ne
   85f2a:	ea95 0f0c 	teqne	r5, ip
   85f2e:	d00c      	beq.n	85f4a <__aeabi_dmul+0x206>
   85f30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85f34:	bf18      	it	ne
   85f36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85f3a:	d1d1      	bne.n	85ee0 <__aeabi_dmul+0x19c>
   85f3c:	ea81 0103 	eor.w	r1, r1, r3
   85f40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85f44:	f04f 0000 	mov.w	r0, #0
   85f48:	bd70      	pop	{r4, r5, r6, pc}
   85f4a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85f4e:	bf06      	itte	eq
   85f50:	4610      	moveq	r0, r2
   85f52:	4619      	moveq	r1, r3
   85f54:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85f58:	d019      	beq.n	85f8e <__aeabi_dmul+0x24a>
   85f5a:	ea94 0f0c 	teq	r4, ip
   85f5e:	d102      	bne.n	85f66 <__aeabi_dmul+0x222>
   85f60:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   85f64:	d113      	bne.n	85f8e <__aeabi_dmul+0x24a>
   85f66:	ea95 0f0c 	teq	r5, ip
   85f6a:	d105      	bne.n	85f78 <__aeabi_dmul+0x234>
   85f6c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   85f70:	bf1c      	itt	ne
   85f72:	4610      	movne	r0, r2
   85f74:	4619      	movne	r1, r3
   85f76:	d10a      	bne.n	85f8e <__aeabi_dmul+0x24a>
   85f78:	ea81 0103 	eor.w	r1, r1, r3
   85f7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85f80:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85f84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85f88:	f04f 0000 	mov.w	r0, #0
   85f8c:	bd70      	pop	{r4, r5, r6, pc}
   85f8e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85f92:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   85f96:	bd70      	pop	{r4, r5, r6, pc}

00085f98 <__aeabi_ddiv>:
   85f98:	b570      	push	{r4, r5, r6, lr}
   85f9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85f9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85fa2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85fa6:	bf1d      	ittte	ne
   85fa8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85fac:	ea94 0f0c 	teqne	r4, ip
   85fb0:	ea95 0f0c 	teqne	r5, ip
   85fb4:	f000 f8a7 	bleq	86106 <__aeabi_ddiv+0x16e>
   85fb8:	eba4 0405 	sub.w	r4, r4, r5
   85fbc:	ea81 0e03 	eor.w	lr, r1, r3
   85fc0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   85fc4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85fc8:	f000 8088 	beq.w	860dc <__aeabi_ddiv+0x144>
   85fcc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85fd0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   85fd4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   85fd8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   85fdc:	ea4f 2202 	mov.w	r2, r2, lsl #8
   85fe0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   85fe4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   85fe8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   85fec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   85ff0:	429d      	cmp	r5, r3
   85ff2:	bf08      	it	eq
   85ff4:	4296      	cmpeq	r6, r2
   85ff6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   85ffa:	f504 7440 	add.w	r4, r4, #768	; 0x300
   85ffe:	d202      	bcs.n	86006 <__aeabi_ddiv+0x6e>
   86000:	085b      	lsrs	r3, r3, #1
   86002:	ea4f 0232 	mov.w	r2, r2, rrx
   86006:	1ab6      	subs	r6, r6, r2
   86008:	eb65 0503 	sbc.w	r5, r5, r3
   8600c:	085b      	lsrs	r3, r3, #1
   8600e:	ea4f 0232 	mov.w	r2, r2, rrx
   86012:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   86016:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8601a:	ebb6 0e02 	subs.w	lr, r6, r2
   8601e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86022:	bf22      	ittt	cs
   86024:	1ab6      	subcs	r6, r6, r2
   86026:	4675      	movcs	r5, lr
   86028:	ea40 000c 	orrcs.w	r0, r0, ip
   8602c:	085b      	lsrs	r3, r3, #1
   8602e:	ea4f 0232 	mov.w	r2, r2, rrx
   86032:	ebb6 0e02 	subs.w	lr, r6, r2
   86036:	eb75 0e03 	sbcs.w	lr, r5, r3
   8603a:	bf22      	ittt	cs
   8603c:	1ab6      	subcs	r6, r6, r2
   8603e:	4675      	movcs	r5, lr
   86040:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86044:	085b      	lsrs	r3, r3, #1
   86046:	ea4f 0232 	mov.w	r2, r2, rrx
   8604a:	ebb6 0e02 	subs.w	lr, r6, r2
   8604e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86052:	bf22      	ittt	cs
   86054:	1ab6      	subcs	r6, r6, r2
   86056:	4675      	movcs	r5, lr
   86058:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8605c:	085b      	lsrs	r3, r3, #1
   8605e:	ea4f 0232 	mov.w	r2, r2, rrx
   86062:	ebb6 0e02 	subs.w	lr, r6, r2
   86066:	eb75 0e03 	sbcs.w	lr, r5, r3
   8606a:	bf22      	ittt	cs
   8606c:	1ab6      	subcs	r6, r6, r2
   8606e:	4675      	movcs	r5, lr
   86070:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86074:	ea55 0e06 	orrs.w	lr, r5, r6
   86078:	d018      	beq.n	860ac <__aeabi_ddiv+0x114>
   8607a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8607e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   86082:	ea4f 1606 	mov.w	r6, r6, lsl #4
   86086:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8608a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8608e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   86092:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   86096:	d1c0      	bne.n	8601a <__aeabi_ddiv+0x82>
   86098:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8609c:	d10b      	bne.n	860b6 <__aeabi_ddiv+0x11e>
   8609e:	ea41 0100 	orr.w	r1, r1, r0
   860a2:	f04f 0000 	mov.w	r0, #0
   860a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   860aa:	e7b6      	b.n	8601a <__aeabi_ddiv+0x82>
   860ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   860b0:	bf04      	itt	eq
   860b2:	4301      	orreq	r1, r0
   860b4:	2000      	moveq	r0, #0
   860b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   860ba:	bf88      	it	hi
   860bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   860c0:	f63f aeaf 	bhi.w	85e22 <__aeabi_dmul+0xde>
   860c4:	ebb5 0c03 	subs.w	ip, r5, r3
   860c8:	bf04      	itt	eq
   860ca:	ebb6 0c02 	subseq.w	ip, r6, r2
   860ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   860d2:	f150 0000 	adcs.w	r0, r0, #0
   860d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   860da:	bd70      	pop	{r4, r5, r6, pc}
   860dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   860e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   860e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   860e8:	bfc2      	ittt	gt
   860ea:	ebd4 050c 	rsbsgt	r5, r4, ip
   860ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   860f2:	bd70      	popgt	{r4, r5, r6, pc}
   860f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   860f8:	f04f 0e00 	mov.w	lr, #0
   860fc:	3c01      	subs	r4, #1
   860fe:	e690      	b.n	85e22 <__aeabi_dmul+0xde>
   86100:	ea45 0e06 	orr.w	lr, r5, r6
   86104:	e68d      	b.n	85e22 <__aeabi_dmul+0xde>
   86106:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8610a:	ea94 0f0c 	teq	r4, ip
   8610e:	bf08      	it	eq
   86110:	ea95 0f0c 	teqeq	r5, ip
   86114:	f43f af3b 	beq.w	85f8e <__aeabi_dmul+0x24a>
   86118:	ea94 0f0c 	teq	r4, ip
   8611c:	d10a      	bne.n	86134 <__aeabi_ddiv+0x19c>
   8611e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86122:	f47f af34 	bne.w	85f8e <__aeabi_dmul+0x24a>
   86126:	ea95 0f0c 	teq	r5, ip
   8612a:	f47f af25 	bne.w	85f78 <__aeabi_dmul+0x234>
   8612e:	4610      	mov	r0, r2
   86130:	4619      	mov	r1, r3
   86132:	e72c      	b.n	85f8e <__aeabi_dmul+0x24a>
   86134:	ea95 0f0c 	teq	r5, ip
   86138:	d106      	bne.n	86148 <__aeabi_ddiv+0x1b0>
   8613a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8613e:	f43f aefd 	beq.w	85f3c <__aeabi_dmul+0x1f8>
   86142:	4610      	mov	r0, r2
   86144:	4619      	mov	r1, r3
   86146:	e722      	b.n	85f8e <__aeabi_dmul+0x24a>
   86148:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8614c:	bf18      	it	ne
   8614e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86152:	f47f aec5 	bne.w	85ee0 <__aeabi_dmul+0x19c>
   86156:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8615a:	f47f af0d 	bne.w	85f78 <__aeabi_dmul+0x234>
   8615e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   86162:	f47f aeeb 	bne.w	85f3c <__aeabi_dmul+0x1f8>
   86166:	e712      	b.n	85f8e <__aeabi_dmul+0x24a>

00086168 <__gedf2>:
   86168:	f04f 3cff 	mov.w	ip, #4294967295
   8616c:	e006      	b.n	8617c <__cmpdf2+0x4>
   8616e:	bf00      	nop

00086170 <__ledf2>:
   86170:	f04f 0c01 	mov.w	ip, #1
   86174:	e002      	b.n	8617c <__cmpdf2+0x4>
   86176:	bf00      	nop

00086178 <__cmpdf2>:
   86178:	f04f 0c01 	mov.w	ip, #1
   8617c:	f84d cd04 	str.w	ip, [sp, #-4]!
   86180:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   86184:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   86188:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8618c:	bf18      	it	ne
   8618e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   86192:	d01b      	beq.n	861cc <__cmpdf2+0x54>
   86194:	b001      	add	sp, #4
   86196:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8619a:	bf0c      	ite	eq
   8619c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   861a0:	ea91 0f03 	teqne	r1, r3
   861a4:	bf02      	ittt	eq
   861a6:	ea90 0f02 	teqeq	r0, r2
   861aa:	2000      	moveq	r0, #0
   861ac:	4770      	bxeq	lr
   861ae:	f110 0f00 	cmn.w	r0, #0
   861b2:	ea91 0f03 	teq	r1, r3
   861b6:	bf58      	it	pl
   861b8:	4299      	cmppl	r1, r3
   861ba:	bf08      	it	eq
   861bc:	4290      	cmpeq	r0, r2
   861be:	bf2c      	ite	cs
   861c0:	17d8      	asrcs	r0, r3, #31
   861c2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   861c6:	f040 0001 	orr.w	r0, r0, #1
   861ca:	4770      	bx	lr
   861cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   861d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   861d4:	d102      	bne.n	861dc <__cmpdf2+0x64>
   861d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   861da:	d107      	bne.n	861ec <__cmpdf2+0x74>
   861dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   861e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   861e4:	d1d6      	bne.n	86194 <__cmpdf2+0x1c>
   861e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   861ea:	d0d3      	beq.n	86194 <__cmpdf2+0x1c>
   861ec:	f85d 0b04 	ldr.w	r0, [sp], #4
   861f0:	4770      	bx	lr
   861f2:	bf00      	nop

000861f4 <__aeabi_cdrcmple>:
   861f4:	4684      	mov	ip, r0
   861f6:	4610      	mov	r0, r2
   861f8:	4662      	mov	r2, ip
   861fa:	468c      	mov	ip, r1
   861fc:	4619      	mov	r1, r3
   861fe:	4663      	mov	r3, ip
   86200:	e000      	b.n	86204 <__aeabi_cdcmpeq>
   86202:	bf00      	nop

00086204 <__aeabi_cdcmpeq>:
   86204:	b501      	push	{r0, lr}
   86206:	f7ff ffb7 	bl	86178 <__cmpdf2>
   8620a:	2800      	cmp	r0, #0
   8620c:	bf48      	it	mi
   8620e:	f110 0f00 	cmnmi.w	r0, #0
   86212:	bd01      	pop	{r0, pc}

00086214 <__aeabi_dcmpeq>:
   86214:	f84d ed08 	str.w	lr, [sp, #-8]!
   86218:	f7ff fff4 	bl	86204 <__aeabi_cdcmpeq>
   8621c:	bf0c      	ite	eq
   8621e:	2001      	moveq	r0, #1
   86220:	2000      	movne	r0, #0
   86222:	f85d fb08 	ldr.w	pc, [sp], #8
   86226:	bf00      	nop

00086228 <__aeabi_dcmplt>:
   86228:	f84d ed08 	str.w	lr, [sp, #-8]!
   8622c:	f7ff ffea 	bl	86204 <__aeabi_cdcmpeq>
   86230:	bf34      	ite	cc
   86232:	2001      	movcc	r0, #1
   86234:	2000      	movcs	r0, #0
   86236:	f85d fb08 	ldr.w	pc, [sp], #8
   8623a:	bf00      	nop

0008623c <__aeabi_dcmple>:
   8623c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86240:	f7ff ffe0 	bl	86204 <__aeabi_cdcmpeq>
   86244:	bf94      	ite	ls
   86246:	2001      	movls	r0, #1
   86248:	2000      	movhi	r0, #0
   8624a:	f85d fb08 	ldr.w	pc, [sp], #8
   8624e:	bf00      	nop

00086250 <__aeabi_dcmpge>:
   86250:	f84d ed08 	str.w	lr, [sp, #-8]!
   86254:	f7ff ffce 	bl	861f4 <__aeabi_cdrcmple>
   86258:	bf94      	ite	ls
   8625a:	2001      	movls	r0, #1
   8625c:	2000      	movhi	r0, #0
   8625e:	f85d fb08 	ldr.w	pc, [sp], #8
   86262:	bf00      	nop

00086264 <__aeabi_dcmpgt>:
   86264:	f84d ed08 	str.w	lr, [sp, #-8]!
   86268:	f7ff ffc4 	bl	861f4 <__aeabi_cdrcmple>
   8626c:	bf34      	ite	cc
   8626e:	2001      	movcc	r0, #1
   86270:	2000      	movcs	r0, #0
   86272:	f85d fb08 	ldr.w	pc, [sp], #8
   86276:	bf00      	nop

00086278 <__aeabi_d2iz>:
   86278:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8627c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   86280:	d215      	bcs.n	862ae <__aeabi_d2iz+0x36>
   86282:	d511      	bpl.n	862a8 <__aeabi_d2iz+0x30>
   86284:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   86288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8628c:	d912      	bls.n	862b4 <__aeabi_d2iz+0x3c>
   8628e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   86292:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8629a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8629e:	fa23 f002 	lsr.w	r0, r3, r2
   862a2:	bf18      	it	ne
   862a4:	4240      	negne	r0, r0
   862a6:	4770      	bx	lr
   862a8:	f04f 0000 	mov.w	r0, #0
   862ac:	4770      	bx	lr
   862ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   862b2:	d105      	bne.n	862c0 <__aeabi_d2iz+0x48>
   862b4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   862b8:	bf08      	it	eq
   862ba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   862be:	4770      	bx	lr
   862c0:	f04f 0000 	mov.w	r0, #0
   862c4:	4770      	bx	lr
   862c6:	bf00      	nop

000862c8 <__aeabi_d2uiz>:
   862c8:	004a      	lsls	r2, r1, #1
   862ca:	d211      	bcs.n	862f0 <__aeabi_d2uiz+0x28>
   862cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   862d0:	d211      	bcs.n	862f6 <__aeabi_d2uiz+0x2e>
   862d2:	d50d      	bpl.n	862f0 <__aeabi_d2uiz+0x28>
   862d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   862d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   862dc:	d40e      	bmi.n	862fc <__aeabi_d2uiz+0x34>
   862de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   862e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   862e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   862ea:	fa23 f002 	lsr.w	r0, r3, r2
   862ee:	4770      	bx	lr
   862f0:	f04f 0000 	mov.w	r0, #0
   862f4:	4770      	bx	lr
   862f6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   862fa:	d102      	bne.n	86302 <__aeabi_d2uiz+0x3a>
   862fc:	f04f 30ff 	mov.w	r0, #4294967295
   86300:	4770      	bx	lr
   86302:	f04f 0000 	mov.w	r0, #0
   86306:	4770      	bx	lr

00086308 <__aeabi_uldivmod>:
   86308:	b94b      	cbnz	r3, 8631e <__aeabi_uldivmod+0x16>
   8630a:	b942      	cbnz	r2, 8631e <__aeabi_uldivmod+0x16>
   8630c:	2900      	cmp	r1, #0
   8630e:	bf08      	it	eq
   86310:	2800      	cmpeq	r0, #0
   86312:	d002      	beq.n	8631a <__aeabi_uldivmod+0x12>
   86314:	f04f 31ff 	mov.w	r1, #4294967295
   86318:	4608      	mov	r0, r1
   8631a:	f000 b83b 	b.w	86394 <__aeabi_idiv0>
   8631e:	b082      	sub	sp, #8
   86320:	46ec      	mov	ip, sp
   86322:	e92d 5000 	stmdb	sp!, {ip, lr}
   86326:	f000 f81d 	bl	86364 <__gnu_uldivmod_helper>
   8632a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8632e:	b002      	add	sp, #8
   86330:	bc0c      	pop	{r2, r3}
   86332:	4770      	bx	lr

00086334 <__gnu_ldivmod_helper>:
   86334:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86338:	9e08      	ldr	r6, [sp, #32]
   8633a:	4614      	mov	r4, r2
   8633c:	461d      	mov	r5, r3
   8633e:	4680      	mov	r8, r0
   86340:	4689      	mov	r9, r1
   86342:	f000 f829 	bl	86398 <__divdi3>
   86346:	fb04 f301 	mul.w	r3, r4, r1
   8634a:	fba4 ab00 	umull	sl, fp, r4, r0
   8634e:	fb00 3205 	mla	r2, r0, r5, r3
   86352:	4493      	add	fp, r2
   86354:	ebb8 080a 	subs.w	r8, r8, sl
   86358:	eb69 090b 	sbc.w	r9, r9, fp
   8635c:	e9c6 8900 	strd	r8, r9, [r6]
   86360:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086364 <__gnu_uldivmod_helper>:
   86364:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86368:	9e08      	ldr	r6, [sp, #32]
   8636a:	4614      	mov	r4, r2
   8636c:	461d      	mov	r5, r3
   8636e:	4680      	mov	r8, r0
   86370:	4689      	mov	r9, r1
   86372:	f000 f961 	bl	86638 <__udivdi3>
   86376:	fb00 f505 	mul.w	r5, r0, r5
   8637a:	fba0 ab04 	umull	sl, fp, r0, r4
   8637e:	fb04 5401 	mla	r4, r4, r1, r5
   86382:	44a3      	add	fp, r4
   86384:	ebb8 080a 	subs.w	r8, r8, sl
   86388:	eb69 090b 	sbc.w	r9, r9, fp
   8638c:	e9c6 8900 	strd	r8, r9, [r6]
   86390:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086394 <__aeabi_idiv0>:
   86394:	4770      	bx	lr
   86396:	bf00      	nop

00086398 <__divdi3>:
   86398:	2900      	cmp	r1, #0
   8639a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8639e:	f2c0 80a1 	blt.w	864e4 <__divdi3+0x14c>
   863a2:	2400      	movs	r4, #0
   863a4:	2b00      	cmp	r3, #0
   863a6:	f2c0 8098 	blt.w	864da <__divdi3+0x142>
   863aa:	4615      	mov	r5, r2
   863ac:	4606      	mov	r6, r0
   863ae:	460f      	mov	r7, r1
   863b0:	2b00      	cmp	r3, #0
   863b2:	d13f      	bne.n	86434 <__divdi3+0x9c>
   863b4:	428a      	cmp	r2, r1
   863b6:	d958      	bls.n	8646a <__divdi3+0xd2>
   863b8:	fab2 f382 	clz	r3, r2
   863bc:	b14b      	cbz	r3, 863d2 <__divdi3+0x3a>
   863be:	f1c3 0220 	rsb	r2, r3, #32
   863c2:	fa01 f703 	lsl.w	r7, r1, r3
   863c6:	fa20 f202 	lsr.w	r2, r0, r2
   863ca:	409d      	lsls	r5, r3
   863cc:	fa00 f603 	lsl.w	r6, r0, r3
   863d0:	4317      	orrs	r7, r2
   863d2:	0c29      	lsrs	r1, r5, #16
   863d4:	fbb7 f2f1 	udiv	r2, r7, r1
   863d8:	fb01 7712 	mls	r7, r1, r2, r7
   863dc:	b2a8      	uxth	r0, r5
   863de:	fb00 f302 	mul.w	r3, r0, r2
   863e2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   863e6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   863ea:	42bb      	cmp	r3, r7
   863ec:	d909      	bls.n	86402 <__divdi3+0x6a>
   863ee:	197f      	adds	r7, r7, r5
   863f0:	f102 3cff 	add.w	ip, r2, #4294967295
   863f4:	f080 8105 	bcs.w	86602 <__divdi3+0x26a>
   863f8:	42bb      	cmp	r3, r7
   863fa:	f240 8102 	bls.w	86602 <__divdi3+0x26a>
   863fe:	3a02      	subs	r2, #2
   86400:	442f      	add	r7, r5
   86402:	1aff      	subs	r7, r7, r3
   86404:	fbb7 f3f1 	udiv	r3, r7, r1
   86408:	fb01 7113 	mls	r1, r1, r3, r7
   8640c:	fb00 f003 	mul.w	r0, r0, r3
   86410:	b2b6      	uxth	r6, r6
   86412:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   86416:	4288      	cmp	r0, r1
   86418:	d908      	bls.n	8642c <__divdi3+0x94>
   8641a:	1949      	adds	r1, r1, r5
   8641c:	f103 37ff 	add.w	r7, r3, #4294967295
   86420:	f080 80f1 	bcs.w	86606 <__divdi3+0x26e>
   86424:	4288      	cmp	r0, r1
   86426:	f240 80ee 	bls.w	86606 <__divdi3+0x26e>
   8642a:	3b02      	subs	r3, #2
   8642c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86430:	2300      	movs	r3, #0
   86432:	e003      	b.n	8643c <__divdi3+0xa4>
   86434:	428b      	cmp	r3, r1
   86436:	d90a      	bls.n	8644e <__divdi3+0xb6>
   86438:	2300      	movs	r3, #0
   8643a:	461a      	mov	r2, r3
   8643c:	4610      	mov	r0, r2
   8643e:	4619      	mov	r1, r3
   86440:	b114      	cbz	r4, 86448 <__divdi3+0xb0>
   86442:	4240      	negs	r0, r0
   86444:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86448:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8644c:	4770      	bx	lr
   8644e:	fab3 f883 	clz	r8, r3
   86452:	f1b8 0f00 	cmp.w	r8, #0
   86456:	f040 8088 	bne.w	8656a <__divdi3+0x1d2>
   8645a:	428b      	cmp	r3, r1
   8645c:	d302      	bcc.n	86464 <__divdi3+0xcc>
   8645e:	4282      	cmp	r2, r0
   86460:	f200 80e2 	bhi.w	86628 <__divdi3+0x290>
   86464:	2300      	movs	r3, #0
   86466:	2201      	movs	r2, #1
   86468:	e7e8      	b.n	8643c <__divdi3+0xa4>
   8646a:	b912      	cbnz	r2, 86472 <__divdi3+0xda>
   8646c:	2301      	movs	r3, #1
   8646e:	fbb3 f5f2 	udiv	r5, r3, r2
   86472:	fab5 f285 	clz	r2, r5
   86476:	2a00      	cmp	r2, #0
   86478:	d13a      	bne.n	864f0 <__divdi3+0x158>
   8647a:	1b7f      	subs	r7, r7, r5
   8647c:	0c28      	lsrs	r0, r5, #16
   8647e:	fa1f fc85 	uxth.w	ip, r5
   86482:	2301      	movs	r3, #1
   86484:	fbb7 f1f0 	udiv	r1, r7, r0
   86488:	fb00 7711 	mls	r7, r0, r1, r7
   8648c:	fb0c f201 	mul.w	r2, ip, r1
   86490:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86494:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86498:	42ba      	cmp	r2, r7
   8649a:	d907      	bls.n	864ac <__divdi3+0x114>
   8649c:	197f      	adds	r7, r7, r5
   8649e:	f101 38ff 	add.w	r8, r1, #4294967295
   864a2:	d202      	bcs.n	864aa <__divdi3+0x112>
   864a4:	42ba      	cmp	r2, r7
   864a6:	f200 80c4 	bhi.w	86632 <__divdi3+0x29a>
   864aa:	4641      	mov	r1, r8
   864ac:	1abf      	subs	r7, r7, r2
   864ae:	fbb7 f2f0 	udiv	r2, r7, r0
   864b2:	fb00 7012 	mls	r0, r0, r2, r7
   864b6:	fb0c fc02 	mul.w	ip, ip, r2
   864ba:	b2b6      	uxth	r6, r6
   864bc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   864c0:	4584      	cmp	ip, r0
   864c2:	d907      	bls.n	864d4 <__divdi3+0x13c>
   864c4:	1940      	adds	r0, r0, r5
   864c6:	f102 37ff 	add.w	r7, r2, #4294967295
   864ca:	d202      	bcs.n	864d2 <__divdi3+0x13a>
   864cc:	4584      	cmp	ip, r0
   864ce:	f200 80ae 	bhi.w	8662e <__divdi3+0x296>
   864d2:	463a      	mov	r2, r7
   864d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   864d8:	e7b0      	b.n	8643c <__divdi3+0xa4>
   864da:	43e4      	mvns	r4, r4
   864dc:	4252      	negs	r2, r2
   864de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   864e2:	e762      	b.n	863aa <__divdi3+0x12>
   864e4:	4240      	negs	r0, r0
   864e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   864ea:	f04f 34ff 	mov.w	r4, #4294967295
   864ee:	e759      	b.n	863a4 <__divdi3+0xc>
   864f0:	4095      	lsls	r5, r2
   864f2:	f1c2 0920 	rsb	r9, r2, #32
   864f6:	fa27 f109 	lsr.w	r1, r7, r9
   864fa:	fa26 f909 	lsr.w	r9, r6, r9
   864fe:	4097      	lsls	r7, r2
   86500:	0c28      	lsrs	r0, r5, #16
   86502:	fbb1 f8f0 	udiv	r8, r1, r0
   86506:	fb00 1118 	mls	r1, r0, r8, r1
   8650a:	fa1f fc85 	uxth.w	ip, r5
   8650e:	fb0c f308 	mul.w	r3, ip, r8
   86512:	ea49 0907 	orr.w	r9, r9, r7
   86516:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8651a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8651e:	428b      	cmp	r3, r1
   86520:	fa06 f602 	lsl.w	r6, r6, r2
   86524:	d908      	bls.n	86538 <__divdi3+0x1a0>
   86526:	1949      	adds	r1, r1, r5
   86528:	f108 32ff 	add.w	r2, r8, #4294967295
   8652c:	d27a      	bcs.n	86624 <__divdi3+0x28c>
   8652e:	428b      	cmp	r3, r1
   86530:	d978      	bls.n	86624 <__divdi3+0x28c>
   86532:	f1a8 0802 	sub.w	r8, r8, #2
   86536:	4429      	add	r1, r5
   86538:	1ac9      	subs	r1, r1, r3
   8653a:	fbb1 f3f0 	udiv	r3, r1, r0
   8653e:	fb00 1713 	mls	r7, r0, r3, r1
   86542:	fb0c f203 	mul.w	r2, ip, r3
   86546:	fa1f f989 	uxth.w	r9, r9
   8654a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8654e:	42ba      	cmp	r2, r7
   86550:	d907      	bls.n	86562 <__divdi3+0x1ca>
   86552:	197f      	adds	r7, r7, r5
   86554:	f103 31ff 	add.w	r1, r3, #4294967295
   86558:	d260      	bcs.n	8661c <__divdi3+0x284>
   8655a:	42ba      	cmp	r2, r7
   8655c:	d95e      	bls.n	8661c <__divdi3+0x284>
   8655e:	3b02      	subs	r3, #2
   86560:	442f      	add	r7, r5
   86562:	1abf      	subs	r7, r7, r2
   86564:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86568:	e78c      	b.n	86484 <__divdi3+0xec>
   8656a:	f1c8 0220 	rsb	r2, r8, #32
   8656e:	fa25 f102 	lsr.w	r1, r5, r2
   86572:	fa03 fc08 	lsl.w	ip, r3, r8
   86576:	fa27 f302 	lsr.w	r3, r7, r2
   8657a:	fa20 f202 	lsr.w	r2, r0, r2
   8657e:	fa07 f708 	lsl.w	r7, r7, r8
   86582:	ea41 0c0c 	orr.w	ip, r1, ip
   86586:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8658a:	fbb3 f1f9 	udiv	r1, r3, r9
   8658e:	fb09 3311 	mls	r3, r9, r1, r3
   86592:	fa1f fa8c 	uxth.w	sl, ip
   86596:	fb0a fb01 	mul.w	fp, sl, r1
   8659a:	4317      	orrs	r7, r2
   8659c:	0c3a      	lsrs	r2, r7, #16
   8659e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   865a2:	459b      	cmp	fp, r3
   865a4:	fa05 f008 	lsl.w	r0, r5, r8
   865a8:	d908      	bls.n	865bc <__divdi3+0x224>
   865aa:	eb13 030c 	adds.w	r3, r3, ip
   865ae:	f101 32ff 	add.w	r2, r1, #4294967295
   865b2:	d235      	bcs.n	86620 <__divdi3+0x288>
   865b4:	459b      	cmp	fp, r3
   865b6:	d933      	bls.n	86620 <__divdi3+0x288>
   865b8:	3902      	subs	r1, #2
   865ba:	4463      	add	r3, ip
   865bc:	ebcb 0303 	rsb	r3, fp, r3
   865c0:	fbb3 f2f9 	udiv	r2, r3, r9
   865c4:	fb09 3312 	mls	r3, r9, r2, r3
   865c8:	fb0a fa02 	mul.w	sl, sl, r2
   865cc:	b2bf      	uxth	r7, r7
   865ce:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   865d2:	45ba      	cmp	sl, r7
   865d4:	d908      	bls.n	865e8 <__divdi3+0x250>
   865d6:	eb17 070c 	adds.w	r7, r7, ip
   865da:	f102 33ff 	add.w	r3, r2, #4294967295
   865de:	d21b      	bcs.n	86618 <__divdi3+0x280>
   865e0:	45ba      	cmp	sl, r7
   865e2:	d919      	bls.n	86618 <__divdi3+0x280>
   865e4:	3a02      	subs	r2, #2
   865e6:	4467      	add	r7, ip
   865e8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   865ec:	fba5 0100 	umull	r0, r1, r5, r0
   865f0:	ebca 0707 	rsb	r7, sl, r7
   865f4:	428f      	cmp	r7, r1
   865f6:	f04f 0300 	mov.w	r3, #0
   865fa:	d30a      	bcc.n	86612 <__divdi3+0x27a>
   865fc:	d005      	beq.n	8660a <__divdi3+0x272>
   865fe:	462a      	mov	r2, r5
   86600:	e71c      	b.n	8643c <__divdi3+0xa4>
   86602:	4662      	mov	r2, ip
   86604:	e6fd      	b.n	86402 <__divdi3+0x6a>
   86606:	463b      	mov	r3, r7
   86608:	e710      	b.n	8642c <__divdi3+0x94>
   8660a:	fa06 f608 	lsl.w	r6, r6, r8
   8660e:	4286      	cmp	r6, r0
   86610:	d2f5      	bcs.n	865fe <__divdi3+0x266>
   86612:	1e6a      	subs	r2, r5, #1
   86614:	2300      	movs	r3, #0
   86616:	e711      	b.n	8643c <__divdi3+0xa4>
   86618:	461a      	mov	r2, r3
   8661a:	e7e5      	b.n	865e8 <__divdi3+0x250>
   8661c:	460b      	mov	r3, r1
   8661e:	e7a0      	b.n	86562 <__divdi3+0x1ca>
   86620:	4611      	mov	r1, r2
   86622:	e7cb      	b.n	865bc <__divdi3+0x224>
   86624:	4690      	mov	r8, r2
   86626:	e787      	b.n	86538 <__divdi3+0x1a0>
   86628:	4643      	mov	r3, r8
   8662a:	4642      	mov	r2, r8
   8662c:	e706      	b.n	8643c <__divdi3+0xa4>
   8662e:	3a02      	subs	r2, #2
   86630:	e750      	b.n	864d4 <__divdi3+0x13c>
   86632:	3902      	subs	r1, #2
   86634:	442f      	add	r7, r5
   86636:	e739      	b.n	864ac <__divdi3+0x114>

00086638 <__udivdi3>:
   86638:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8663c:	4614      	mov	r4, r2
   8663e:	4605      	mov	r5, r0
   86640:	460e      	mov	r6, r1
   86642:	2b00      	cmp	r3, #0
   86644:	d143      	bne.n	866ce <__udivdi3+0x96>
   86646:	428a      	cmp	r2, r1
   86648:	d953      	bls.n	866f2 <__udivdi3+0xba>
   8664a:	fab2 f782 	clz	r7, r2
   8664e:	b157      	cbz	r7, 86666 <__udivdi3+0x2e>
   86650:	f1c7 0620 	rsb	r6, r7, #32
   86654:	fa20 f606 	lsr.w	r6, r0, r6
   86658:	fa01 f307 	lsl.w	r3, r1, r7
   8665c:	fa02 f407 	lsl.w	r4, r2, r7
   86660:	fa00 f507 	lsl.w	r5, r0, r7
   86664:	431e      	orrs	r6, r3
   86666:	0c21      	lsrs	r1, r4, #16
   86668:	fbb6 f2f1 	udiv	r2, r6, r1
   8666c:	fb01 6612 	mls	r6, r1, r2, r6
   86670:	b2a0      	uxth	r0, r4
   86672:	fb00 f302 	mul.w	r3, r0, r2
   86676:	0c2f      	lsrs	r7, r5, #16
   86678:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8667c:	42b3      	cmp	r3, r6
   8667e:	d909      	bls.n	86694 <__udivdi3+0x5c>
   86680:	1936      	adds	r6, r6, r4
   86682:	f102 37ff 	add.w	r7, r2, #4294967295
   86686:	f080 80fd 	bcs.w	86884 <__udivdi3+0x24c>
   8668a:	42b3      	cmp	r3, r6
   8668c:	f240 80fa 	bls.w	86884 <__udivdi3+0x24c>
   86690:	3a02      	subs	r2, #2
   86692:	4426      	add	r6, r4
   86694:	1af6      	subs	r6, r6, r3
   86696:	fbb6 f3f1 	udiv	r3, r6, r1
   8669a:	fb01 6113 	mls	r1, r1, r3, r6
   8669e:	fb00 f003 	mul.w	r0, r0, r3
   866a2:	b2ad      	uxth	r5, r5
   866a4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   866a8:	4288      	cmp	r0, r1
   866aa:	d908      	bls.n	866be <__udivdi3+0x86>
   866ac:	1909      	adds	r1, r1, r4
   866ae:	f103 36ff 	add.w	r6, r3, #4294967295
   866b2:	f080 80e9 	bcs.w	86888 <__udivdi3+0x250>
   866b6:	4288      	cmp	r0, r1
   866b8:	f240 80e6 	bls.w	86888 <__udivdi3+0x250>
   866bc:	3b02      	subs	r3, #2
   866be:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   866c2:	2300      	movs	r3, #0
   866c4:	4610      	mov	r0, r2
   866c6:	4619      	mov	r1, r3
   866c8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866cc:	4770      	bx	lr
   866ce:	428b      	cmp	r3, r1
   866d0:	d84c      	bhi.n	8676c <__udivdi3+0x134>
   866d2:	fab3 f683 	clz	r6, r3
   866d6:	2e00      	cmp	r6, #0
   866d8:	d14f      	bne.n	8677a <__udivdi3+0x142>
   866da:	428b      	cmp	r3, r1
   866dc:	d302      	bcc.n	866e4 <__udivdi3+0xac>
   866de:	4282      	cmp	r2, r0
   866e0:	f200 80dd 	bhi.w	8689e <__udivdi3+0x266>
   866e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866e8:	2300      	movs	r3, #0
   866ea:	2201      	movs	r2, #1
   866ec:	4610      	mov	r0, r2
   866ee:	4619      	mov	r1, r3
   866f0:	4770      	bx	lr
   866f2:	b912      	cbnz	r2, 866fa <__udivdi3+0xc2>
   866f4:	2401      	movs	r4, #1
   866f6:	fbb4 f4f2 	udiv	r4, r4, r2
   866fa:	fab4 f284 	clz	r2, r4
   866fe:	2a00      	cmp	r2, #0
   86700:	f040 8082 	bne.w	86808 <__udivdi3+0x1d0>
   86704:	1b09      	subs	r1, r1, r4
   86706:	0c26      	lsrs	r6, r4, #16
   86708:	b2a7      	uxth	r7, r4
   8670a:	2301      	movs	r3, #1
   8670c:	fbb1 f0f6 	udiv	r0, r1, r6
   86710:	fb06 1110 	mls	r1, r6, r0, r1
   86714:	fb07 f200 	mul.w	r2, r7, r0
   86718:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8671c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86720:	428a      	cmp	r2, r1
   86722:	d907      	bls.n	86734 <__udivdi3+0xfc>
   86724:	1909      	adds	r1, r1, r4
   86726:	f100 3cff 	add.w	ip, r0, #4294967295
   8672a:	d202      	bcs.n	86732 <__udivdi3+0xfa>
   8672c:	428a      	cmp	r2, r1
   8672e:	f200 80c8 	bhi.w	868c2 <__udivdi3+0x28a>
   86732:	4660      	mov	r0, ip
   86734:	1a89      	subs	r1, r1, r2
   86736:	fbb1 f2f6 	udiv	r2, r1, r6
   8673a:	fb06 1112 	mls	r1, r6, r2, r1
   8673e:	fb07 f702 	mul.w	r7, r7, r2
   86742:	b2ad      	uxth	r5, r5
   86744:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86748:	42af      	cmp	r7, r5
   8674a:	d908      	bls.n	8675e <__udivdi3+0x126>
   8674c:	192c      	adds	r4, r5, r4
   8674e:	f102 31ff 	add.w	r1, r2, #4294967295
   86752:	f080 809b 	bcs.w	8688c <__udivdi3+0x254>
   86756:	42a7      	cmp	r7, r4
   86758:	f240 8098 	bls.w	8688c <__udivdi3+0x254>
   8675c:	3a02      	subs	r2, #2
   8675e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86762:	4610      	mov	r0, r2
   86764:	4619      	mov	r1, r3
   86766:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8676a:	4770      	bx	lr
   8676c:	2300      	movs	r3, #0
   8676e:	461a      	mov	r2, r3
   86770:	4610      	mov	r0, r2
   86772:	4619      	mov	r1, r3
   86774:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86778:	4770      	bx	lr
   8677a:	f1c6 0520 	rsb	r5, r6, #32
   8677e:	fa22 f705 	lsr.w	r7, r2, r5
   86782:	fa03 f406 	lsl.w	r4, r3, r6
   86786:	fa21 f305 	lsr.w	r3, r1, r5
   8678a:	fa01 fb06 	lsl.w	fp, r1, r6
   8678e:	fa20 f505 	lsr.w	r5, r0, r5
   86792:	433c      	orrs	r4, r7
   86794:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86798:	fbb3 fcf8 	udiv	ip, r3, r8
   8679c:	fb08 331c 	mls	r3, r8, ip, r3
   867a0:	fa1f f984 	uxth.w	r9, r4
   867a4:	fb09 fa0c 	mul.w	sl, r9, ip
   867a8:	ea45 0b0b 	orr.w	fp, r5, fp
   867ac:	ea4f 451b 	mov.w	r5, fp, lsr #16
   867b0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   867b4:	459a      	cmp	sl, r3
   867b6:	fa02 f206 	lsl.w	r2, r2, r6
   867ba:	d904      	bls.n	867c6 <__udivdi3+0x18e>
   867bc:	191b      	adds	r3, r3, r4
   867be:	f10c 35ff 	add.w	r5, ip, #4294967295
   867c2:	d36f      	bcc.n	868a4 <__udivdi3+0x26c>
   867c4:	46ac      	mov	ip, r5
   867c6:	ebca 0303 	rsb	r3, sl, r3
   867ca:	fbb3 f5f8 	udiv	r5, r3, r8
   867ce:	fb08 3315 	mls	r3, r8, r5, r3
   867d2:	fb09 f905 	mul.w	r9, r9, r5
   867d6:	fa1f fb8b 	uxth.w	fp, fp
   867da:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   867de:	45b9      	cmp	r9, r7
   867e0:	d904      	bls.n	867ec <__udivdi3+0x1b4>
   867e2:	193f      	adds	r7, r7, r4
   867e4:	f105 33ff 	add.w	r3, r5, #4294967295
   867e8:	d362      	bcc.n	868b0 <__udivdi3+0x278>
   867ea:	461d      	mov	r5, r3
   867ec:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   867f0:	fbac 2302 	umull	r2, r3, ip, r2
   867f4:	ebc9 0707 	rsb	r7, r9, r7
   867f8:	429f      	cmp	r7, r3
   867fa:	f04f 0500 	mov.w	r5, #0
   867fe:	d34a      	bcc.n	86896 <__udivdi3+0x25e>
   86800:	d046      	beq.n	86890 <__udivdi3+0x258>
   86802:	4662      	mov	r2, ip
   86804:	462b      	mov	r3, r5
   86806:	e75d      	b.n	866c4 <__udivdi3+0x8c>
   86808:	4094      	lsls	r4, r2
   8680a:	f1c2 0920 	rsb	r9, r2, #32
   8680e:	fa21 fc09 	lsr.w	ip, r1, r9
   86812:	4091      	lsls	r1, r2
   86814:	fa20 f909 	lsr.w	r9, r0, r9
   86818:	0c26      	lsrs	r6, r4, #16
   8681a:	fbbc f8f6 	udiv	r8, ip, r6
   8681e:	fb06 cc18 	mls	ip, r6, r8, ip
   86822:	b2a7      	uxth	r7, r4
   86824:	fb07 f308 	mul.w	r3, r7, r8
   86828:	ea49 0901 	orr.w	r9, r9, r1
   8682c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86830:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86834:	4563      	cmp	r3, ip
   86836:	fa00 f502 	lsl.w	r5, r0, r2
   8683a:	d909      	bls.n	86850 <__udivdi3+0x218>
   8683c:	eb1c 0c04 	adds.w	ip, ip, r4
   86840:	f108 32ff 	add.w	r2, r8, #4294967295
   86844:	d23b      	bcs.n	868be <__udivdi3+0x286>
   86846:	4563      	cmp	r3, ip
   86848:	d939      	bls.n	868be <__udivdi3+0x286>
   8684a:	f1a8 0802 	sub.w	r8, r8, #2
   8684e:	44a4      	add	ip, r4
   86850:	ebc3 0c0c 	rsb	ip, r3, ip
   86854:	fbbc f3f6 	udiv	r3, ip, r6
   86858:	fb06 c113 	mls	r1, r6, r3, ip
   8685c:	fb07 f203 	mul.w	r2, r7, r3
   86860:	fa1f f989 	uxth.w	r9, r9
   86864:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86868:	428a      	cmp	r2, r1
   8686a:	d907      	bls.n	8687c <__udivdi3+0x244>
   8686c:	1909      	adds	r1, r1, r4
   8686e:	f103 30ff 	add.w	r0, r3, #4294967295
   86872:	d222      	bcs.n	868ba <__udivdi3+0x282>
   86874:	428a      	cmp	r2, r1
   86876:	d920      	bls.n	868ba <__udivdi3+0x282>
   86878:	3b02      	subs	r3, #2
   8687a:	4421      	add	r1, r4
   8687c:	1a89      	subs	r1, r1, r2
   8687e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86882:	e743      	b.n	8670c <__udivdi3+0xd4>
   86884:	463a      	mov	r2, r7
   86886:	e705      	b.n	86694 <__udivdi3+0x5c>
   86888:	4633      	mov	r3, r6
   8688a:	e718      	b.n	866be <__udivdi3+0x86>
   8688c:	460a      	mov	r2, r1
   8688e:	e766      	b.n	8675e <__udivdi3+0x126>
   86890:	40b0      	lsls	r0, r6
   86892:	4290      	cmp	r0, r2
   86894:	d2b5      	bcs.n	86802 <__udivdi3+0x1ca>
   86896:	f10c 32ff 	add.w	r2, ip, #4294967295
   8689a:	2300      	movs	r3, #0
   8689c:	e712      	b.n	866c4 <__udivdi3+0x8c>
   8689e:	4633      	mov	r3, r6
   868a0:	4632      	mov	r2, r6
   868a2:	e70f      	b.n	866c4 <__udivdi3+0x8c>
   868a4:	459a      	cmp	sl, r3
   868a6:	d98d      	bls.n	867c4 <__udivdi3+0x18c>
   868a8:	f1ac 0c02 	sub.w	ip, ip, #2
   868ac:	4423      	add	r3, r4
   868ae:	e78a      	b.n	867c6 <__udivdi3+0x18e>
   868b0:	45b9      	cmp	r9, r7
   868b2:	d99a      	bls.n	867ea <__udivdi3+0x1b2>
   868b4:	3d02      	subs	r5, #2
   868b6:	4427      	add	r7, r4
   868b8:	e798      	b.n	867ec <__udivdi3+0x1b4>
   868ba:	4603      	mov	r3, r0
   868bc:	e7de      	b.n	8687c <__udivdi3+0x244>
   868be:	4690      	mov	r8, r2
   868c0:	e7c6      	b.n	86850 <__udivdi3+0x218>
   868c2:	3802      	subs	r0, #2
   868c4:	4421      	add	r1, r4
   868c6:	e735      	b.n	86734 <__udivdi3+0xfc>

000868c8 <__errno>:
   868c8:	4b01      	ldr	r3, [pc, #4]	; (868d0 <__errno+0x8>)
   868ca:	6818      	ldr	r0, [r3, #0]
   868cc:	4770      	bx	lr
   868ce:	bf00      	nop
   868d0:	20070668 	.word	0x20070668

000868d4 <__libc_init_array>:
   868d4:	b570      	push	{r4, r5, r6, lr}
   868d6:	4e0f      	ldr	r6, [pc, #60]	; (86914 <__libc_init_array+0x40>)
   868d8:	4d0f      	ldr	r5, [pc, #60]	; (86918 <__libc_init_array+0x44>)
   868da:	1b76      	subs	r6, r6, r5
   868dc:	10b6      	asrs	r6, r6, #2
   868de:	d007      	beq.n	868f0 <__libc_init_array+0x1c>
   868e0:	3d04      	subs	r5, #4
   868e2:	2400      	movs	r4, #0
   868e4:	3401      	adds	r4, #1
   868e6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   868ea:	4798      	blx	r3
   868ec:	42a6      	cmp	r6, r4
   868ee:	d1f9      	bne.n	868e4 <__libc_init_array+0x10>
   868f0:	4e0a      	ldr	r6, [pc, #40]	; (8691c <__libc_init_array+0x48>)
   868f2:	4d0b      	ldr	r5, [pc, #44]	; (86920 <__libc_init_array+0x4c>)
   868f4:	f004 fc14 	bl	8b120 <_init>
   868f8:	1b76      	subs	r6, r6, r5
   868fa:	10b6      	asrs	r6, r6, #2
   868fc:	d008      	beq.n	86910 <__libc_init_array+0x3c>
   868fe:	3d04      	subs	r5, #4
   86900:	2400      	movs	r4, #0
   86902:	3401      	adds	r4, #1
   86904:	f855 3f04 	ldr.w	r3, [r5, #4]!
   86908:	4798      	blx	r3
   8690a:	42a6      	cmp	r6, r4
   8690c:	d1f9      	bne.n	86902 <__libc_init_array+0x2e>
   8690e:	bd70      	pop	{r4, r5, r6, pc}
   86910:	bd70      	pop	{r4, r5, r6, pc}
   86912:	bf00      	nop
   86914:	0008b12c 	.word	0x0008b12c
   86918:	0008b12c 	.word	0x0008b12c
   8691c:	0008b134 	.word	0x0008b134
   86920:	0008b12c 	.word	0x0008b12c

00086924 <iprintf>:
   86924:	b40f      	push	{r0, r1, r2, r3}
   86926:	b510      	push	{r4, lr}
   86928:	4b07      	ldr	r3, [pc, #28]	; (86948 <iprintf+0x24>)
   8692a:	b082      	sub	sp, #8
   8692c:	ac04      	add	r4, sp, #16
   8692e:	f854 2b04 	ldr.w	r2, [r4], #4
   86932:	6818      	ldr	r0, [r3, #0]
   86934:	4623      	mov	r3, r4
   86936:	6881      	ldr	r1, [r0, #8]
   86938:	9401      	str	r4, [sp, #4]
   8693a:	f000 fa39 	bl	86db0 <_vfiprintf_r>
   8693e:	b002      	add	sp, #8
   86940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86944:	b004      	add	sp, #16
   86946:	4770      	bx	lr
   86948:	20070668 	.word	0x20070668

0008694c <iscanf>:
   8694c:	b40f      	push	{r0, r1, r2, r3}
   8694e:	b510      	push	{r4, lr}
   86950:	4b07      	ldr	r3, [pc, #28]	; (86970 <iscanf+0x24>)
   86952:	b082      	sub	sp, #8
   86954:	ac04      	add	r4, sp, #16
   86956:	f854 2b04 	ldr.w	r2, [r4], #4
   8695a:	6818      	ldr	r0, [r3, #0]
   8695c:	4623      	mov	r3, r4
   8695e:	6841      	ldr	r1, [r0, #4]
   86960:	9401      	str	r4, [sp, #4]
   86962:	f001 f88d 	bl	87a80 <__svfiscanf_r>
   86966:	b002      	add	sp, #8
   86968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8696c:	b004      	add	sp, #16
   8696e:	4770      	bx	lr
   86970:	20070668 	.word	0x20070668

00086974 <memcpy>:
   86974:	4684      	mov	ip, r0
   86976:	ea41 0300 	orr.w	r3, r1, r0
   8697a:	f013 0303 	ands.w	r3, r3, #3
   8697e:	d149      	bne.n	86a14 <memcpy+0xa0>
   86980:	3a40      	subs	r2, #64	; 0x40
   86982:	d323      	bcc.n	869cc <memcpy+0x58>
   86984:	680b      	ldr	r3, [r1, #0]
   86986:	6003      	str	r3, [r0, #0]
   86988:	684b      	ldr	r3, [r1, #4]
   8698a:	6043      	str	r3, [r0, #4]
   8698c:	688b      	ldr	r3, [r1, #8]
   8698e:	6083      	str	r3, [r0, #8]
   86990:	68cb      	ldr	r3, [r1, #12]
   86992:	60c3      	str	r3, [r0, #12]
   86994:	690b      	ldr	r3, [r1, #16]
   86996:	6103      	str	r3, [r0, #16]
   86998:	694b      	ldr	r3, [r1, #20]
   8699a:	6143      	str	r3, [r0, #20]
   8699c:	698b      	ldr	r3, [r1, #24]
   8699e:	6183      	str	r3, [r0, #24]
   869a0:	69cb      	ldr	r3, [r1, #28]
   869a2:	61c3      	str	r3, [r0, #28]
   869a4:	6a0b      	ldr	r3, [r1, #32]
   869a6:	6203      	str	r3, [r0, #32]
   869a8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   869aa:	6243      	str	r3, [r0, #36]	; 0x24
   869ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   869ae:	6283      	str	r3, [r0, #40]	; 0x28
   869b0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   869b2:	62c3      	str	r3, [r0, #44]	; 0x2c
   869b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   869b6:	6303      	str	r3, [r0, #48]	; 0x30
   869b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   869ba:	6343      	str	r3, [r0, #52]	; 0x34
   869bc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   869be:	6383      	str	r3, [r0, #56]	; 0x38
   869c0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   869c2:	63c3      	str	r3, [r0, #60]	; 0x3c
   869c4:	3040      	adds	r0, #64	; 0x40
   869c6:	3140      	adds	r1, #64	; 0x40
   869c8:	3a40      	subs	r2, #64	; 0x40
   869ca:	d2db      	bcs.n	86984 <memcpy+0x10>
   869cc:	3230      	adds	r2, #48	; 0x30
   869ce:	d30b      	bcc.n	869e8 <memcpy+0x74>
   869d0:	680b      	ldr	r3, [r1, #0]
   869d2:	6003      	str	r3, [r0, #0]
   869d4:	684b      	ldr	r3, [r1, #4]
   869d6:	6043      	str	r3, [r0, #4]
   869d8:	688b      	ldr	r3, [r1, #8]
   869da:	6083      	str	r3, [r0, #8]
   869dc:	68cb      	ldr	r3, [r1, #12]
   869de:	60c3      	str	r3, [r0, #12]
   869e0:	3010      	adds	r0, #16
   869e2:	3110      	adds	r1, #16
   869e4:	3a10      	subs	r2, #16
   869e6:	d2f3      	bcs.n	869d0 <memcpy+0x5c>
   869e8:	320c      	adds	r2, #12
   869ea:	d305      	bcc.n	869f8 <memcpy+0x84>
   869ec:	f851 3b04 	ldr.w	r3, [r1], #4
   869f0:	f840 3b04 	str.w	r3, [r0], #4
   869f4:	3a04      	subs	r2, #4
   869f6:	d2f9      	bcs.n	869ec <memcpy+0x78>
   869f8:	3204      	adds	r2, #4
   869fa:	d008      	beq.n	86a0e <memcpy+0x9a>
   869fc:	07d2      	lsls	r2, r2, #31
   869fe:	bf1c      	itt	ne
   86a00:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86a04:	f800 3b01 	strbne.w	r3, [r0], #1
   86a08:	d301      	bcc.n	86a0e <memcpy+0x9a>
   86a0a:	880b      	ldrh	r3, [r1, #0]
   86a0c:	8003      	strh	r3, [r0, #0]
   86a0e:	4660      	mov	r0, ip
   86a10:	4770      	bx	lr
   86a12:	bf00      	nop
   86a14:	2a08      	cmp	r2, #8
   86a16:	d313      	bcc.n	86a40 <memcpy+0xcc>
   86a18:	078b      	lsls	r3, r1, #30
   86a1a:	d0b1      	beq.n	86980 <memcpy+0xc>
   86a1c:	f010 0303 	ands.w	r3, r0, #3
   86a20:	d0ae      	beq.n	86980 <memcpy+0xc>
   86a22:	f1c3 0304 	rsb	r3, r3, #4
   86a26:	1ad2      	subs	r2, r2, r3
   86a28:	07db      	lsls	r3, r3, #31
   86a2a:	bf1c      	itt	ne
   86a2c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86a30:	f800 3b01 	strbne.w	r3, [r0], #1
   86a34:	d3a4      	bcc.n	86980 <memcpy+0xc>
   86a36:	f831 3b02 	ldrh.w	r3, [r1], #2
   86a3a:	f820 3b02 	strh.w	r3, [r0], #2
   86a3e:	e79f      	b.n	86980 <memcpy+0xc>
   86a40:	3a04      	subs	r2, #4
   86a42:	d3d9      	bcc.n	869f8 <memcpy+0x84>
   86a44:	3a01      	subs	r2, #1
   86a46:	f811 3b01 	ldrb.w	r3, [r1], #1
   86a4a:	f800 3b01 	strb.w	r3, [r0], #1
   86a4e:	d2f9      	bcs.n	86a44 <memcpy+0xd0>
   86a50:	780b      	ldrb	r3, [r1, #0]
   86a52:	7003      	strb	r3, [r0, #0]
   86a54:	784b      	ldrb	r3, [r1, #1]
   86a56:	7043      	strb	r3, [r0, #1]
   86a58:	788b      	ldrb	r3, [r1, #2]
   86a5a:	7083      	strb	r3, [r0, #2]
   86a5c:	4660      	mov	r0, ip
   86a5e:	4770      	bx	lr

00086a60 <memset>:
   86a60:	b4f0      	push	{r4, r5, r6, r7}
   86a62:	0784      	lsls	r4, r0, #30
   86a64:	d043      	beq.n	86aee <memset+0x8e>
   86a66:	1e54      	subs	r4, r2, #1
   86a68:	2a00      	cmp	r2, #0
   86a6a:	d03e      	beq.n	86aea <memset+0x8a>
   86a6c:	b2cd      	uxtb	r5, r1
   86a6e:	4603      	mov	r3, r0
   86a70:	e003      	b.n	86a7a <memset+0x1a>
   86a72:	1e62      	subs	r2, r4, #1
   86a74:	2c00      	cmp	r4, #0
   86a76:	d038      	beq.n	86aea <memset+0x8a>
   86a78:	4614      	mov	r4, r2
   86a7a:	f803 5b01 	strb.w	r5, [r3], #1
   86a7e:	079a      	lsls	r2, r3, #30
   86a80:	d1f7      	bne.n	86a72 <memset+0x12>
   86a82:	2c03      	cmp	r4, #3
   86a84:	d92a      	bls.n	86adc <memset+0x7c>
   86a86:	b2cd      	uxtb	r5, r1
   86a88:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   86a8c:	2c0f      	cmp	r4, #15
   86a8e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   86a92:	d915      	bls.n	86ac0 <memset+0x60>
   86a94:	f1a4 0710 	sub.w	r7, r4, #16
   86a98:	093f      	lsrs	r7, r7, #4
   86a9a:	f103 0610 	add.w	r6, r3, #16
   86a9e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   86aa2:	461a      	mov	r2, r3
   86aa4:	6015      	str	r5, [r2, #0]
   86aa6:	6055      	str	r5, [r2, #4]
   86aa8:	6095      	str	r5, [r2, #8]
   86aaa:	60d5      	str	r5, [r2, #12]
   86aac:	3210      	adds	r2, #16
   86aae:	42b2      	cmp	r2, r6
   86ab0:	d1f8      	bne.n	86aa4 <memset+0x44>
   86ab2:	f004 040f 	and.w	r4, r4, #15
   86ab6:	3701      	adds	r7, #1
   86ab8:	2c03      	cmp	r4, #3
   86aba:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   86abe:	d90d      	bls.n	86adc <memset+0x7c>
   86ac0:	461e      	mov	r6, r3
   86ac2:	4622      	mov	r2, r4
   86ac4:	3a04      	subs	r2, #4
   86ac6:	2a03      	cmp	r2, #3
   86ac8:	f846 5b04 	str.w	r5, [r6], #4
   86acc:	d8fa      	bhi.n	86ac4 <memset+0x64>
   86ace:	1f22      	subs	r2, r4, #4
   86ad0:	f022 0203 	bic.w	r2, r2, #3
   86ad4:	3204      	adds	r2, #4
   86ad6:	4413      	add	r3, r2
   86ad8:	f004 0403 	and.w	r4, r4, #3
   86adc:	b12c      	cbz	r4, 86aea <memset+0x8a>
   86ade:	b2c9      	uxtb	r1, r1
   86ae0:	441c      	add	r4, r3
   86ae2:	f803 1b01 	strb.w	r1, [r3], #1
   86ae6:	42a3      	cmp	r3, r4
   86ae8:	d1fb      	bne.n	86ae2 <memset+0x82>
   86aea:	bcf0      	pop	{r4, r5, r6, r7}
   86aec:	4770      	bx	lr
   86aee:	4614      	mov	r4, r2
   86af0:	4603      	mov	r3, r0
   86af2:	e7c6      	b.n	86a82 <memset+0x22>

00086af4 <_puts_r>:
   86af4:	b5f0      	push	{r4, r5, r6, r7, lr}
   86af6:	4604      	mov	r4, r0
   86af8:	b089      	sub	sp, #36	; 0x24
   86afa:	4608      	mov	r0, r1
   86afc:	460d      	mov	r5, r1
   86afe:	f000 f8b9 	bl	86c74 <strlen>
   86b02:	68a3      	ldr	r3, [r4, #8]
   86b04:	2102      	movs	r1, #2
   86b06:	899a      	ldrh	r2, [r3, #12]
   86b08:	f8df e044 	ldr.w	lr, [pc, #68]	; 86b50 <_puts_r+0x5c>
   86b0c:	f100 0c01 	add.w	ip, r0, #1
   86b10:	2701      	movs	r7, #1
   86b12:	ae04      	add	r6, sp, #16
   86b14:	9102      	str	r1, [sp, #8]
   86b16:	0491      	lsls	r1, r2, #18
   86b18:	9504      	str	r5, [sp, #16]
   86b1a:	9005      	str	r0, [sp, #20]
   86b1c:	f8cd c00c 	str.w	ip, [sp, #12]
   86b20:	f8cd e018 	str.w	lr, [sp, #24]
   86b24:	9707      	str	r7, [sp, #28]
   86b26:	9601      	str	r6, [sp, #4]
   86b28:	d406      	bmi.n	86b38 <_puts_r+0x44>
   86b2a:	6e59      	ldr	r1, [r3, #100]	; 0x64
   86b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86b30:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   86b34:	819a      	strh	r2, [r3, #12]
   86b36:	6659      	str	r1, [r3, #100]	; 0x64
   86b38:	4620      	mov	r0, r4
   86b3a:	4619      	mov	r1, r3
   86b3c:	aa01      	add	r2, sp, #4
   86b3e:	f002 f887 	bl	88c50 <__sfvwrite_r>
   86b42:	2800      	cmp	r0, #0
   86b44:	bf0c      	ite	eq
   86b46:	200a      	moveq	r0, #10
   86b48:	f04f 30ff 	movne.w	r0, #4294967295
   86b4c:	b009      	add	sp, #36	; 0x24
   86b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86b50:	0008aa50 	.word	0x0008aa50

00086b54 <puts>:
   86b54:	4b02      	ldr	r3, [pc, #8]	; (86b60 <puts+0xc>)
   86b56:	4601      	mov	r1, r0
   86b58:	6818      	ldr	r0, [r3, #0]
   86b5a:	f7ff bfcb 	b.w	86af4 <_puts_r>
   86b5e:	bf00      	nop
   86b60:	20070668 	.word	0x20070668

00086b64 <setbuf>:
   86b64:	2900      	cmp	r1, #0
   86b66:	bf0c      	ite	eq
   86b68:	2202      	moveq	r2, #2
   86b6a:	2200      	movne	r2, #0
   86b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   86b70:	f000 b800 	b.w	86b74 <setvbuf>

00086b74 <setvbuf>:
   86b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86b78:	4d3c      	ldr	r5, [pc, #240]	; (86c6c <setvbuf+0xf8>)
   86b7a:	4604      	mov	r4, r0
   86b7c:	682d      	ldr	r5, [r5, #0]
   86b7e:	4688      	mov	r8, r1
   86b80:	4616      	mov	r6, r2
   86b82:	461f      	mov	r7, r3
   86b84:	b115      	cbz	r5, 86b8c <setvbuf+0x18>
   86b86:	6bab      	ldr	r3, [r5, #56]	; 0x38
   86b88:	2b00      	cmp	r3, #0
   86b8a:	d04f      	beq.n	86c2c <setvbuf+0xb8>
   86b8c:	2e02      	cmp	r6, #2
   86b8e:	d830      	bhi.n	86bf2 <setvbuf+0x7e>
   86b90:	2f00      	cmp	r7, #0
   86b92:	db2e      	blt.n	86bf2 <setvbuf+0x7e>
   86b94:	4628      	mov	r0, r5
   86b96:	4621      	mov	r1, r4
   86b98:	f001 fd54 	bl	88644 <_fflush_r>
   86b9c:	89a3      	ldrh	r3, [r4, #12]
   86b9e:	2200      	movs	r2, #0
   86ba0:	6062      	str	r2, [r4, #4]
   86ba2:	61a2      	str	r2, [r4, #24]
   86ba4:	061a      	lsls	r2, r3, #24
   86ba6:	d428      	bmi.n	86bfa <setvbuf+0x86>
   86ba8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   86bac:	b29b      	uxth	r3, r3
   86bae:	2e02      	cmp	r6, #2
   86bb0:	81a3      	strh	r3, [r4, #12]
   86bb2:	d02d      	beq.n	86c10 <setvbuf+0x9c>
   86bb4:	f1b8 0f00 	cmp.w	r8, #0
   86bb8:	d03c      	beq.n	86c34 <setvbuf+0xc0>
   86bba:	2e01      	cmp	r6, #1
   86bbc:	d013      	beq.n	86be6 <setvbuf+0x72>
   86bbe:	b29b      	uxth	r3, r3
   86bc0:	f003 0008 	and.w	r0, r3, #8
   86bc4:	4a2a      	ldr	r2, [pc, #168]	; (86c70 <setvbuf+0xfc>)
   86bc6:	b280      	uxth	r0, r0
   86bc8:	63ea      	str	r2, [r5, #60]	; 0x3c
   86bca:	f8c4 8000 	str.w	r8, [r4]
   86bce:	f8c4 8010 	str.w	r8, [r4, #16]
   86bd2:	6167      	str	r7, [r4, #20]
   86bd4:	b178      	cbz	r0, 86bf6 <setvbuf+0x82>
   86bd6:	f013 0f03 	tst.w	r3, #3
   86bda:	bf18      	it	ne
   86bdc:	2700      	movne	r7, #0
   86bde:	60a7      	str	r7, [r4, #8]
   86be0:	2000      	movs	r0, #0
   86be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86be6:	f043 0301 	orr.w	r3, r3, #1
   86bea:	427a      	negs	r2, r7
   86bec:	81a3      	strh	r3, [r4, #12]
   86bee:	61a2      	str	r2, [r4, #24]
   86bf0:	e7e5      	b.n	86bbe <setvbuf+0x4a>
   86bf2:	f04f 30ff 	mov.w	r0, #4294967295
   86bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86bfa:	4628      	mov	r0, r5
   86bfc:	6921      	ldr	r1, [r4, #16]
   86bfe:	f001 ff5b 	bl	88ab8 <_free_r>
   86c02:	89a3      	ldrh	r3, [r4, #12]
   86c04:	2e02      	cmp	r6, #2
   86c06:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   86c0a:	b29b      	uxth	r3, r3
   86c0c:	81a3      	strh	r3, [r4, #12]
   86c0e:	d1d1      	bne.n	86bb4 <setvbuf+0x40>
   86c10:	2000      	movs	r0, #0
   86c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
   86c16:	f043 0302 	orr.w	r3, r3, #2
   86c1a:	2500      	movs	r5, #0
   86c1c:	2101      	movs	r1, #1
   86c1e:	81a3      	strh	r3, [r4, #12]
   86c20:	60a5      	str	r5, [r4, #8]
   86c22:	6022      	str	r2, [r4, #0]
   86c24:	6122      	str	r2, [r4, #16]
   86c26:	6161      	str	r1, [r4, #20]
   86c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86c2c:	4628      	mov	r0, r5
   86c2e:	f001 fd37 	bl	886a0 <__sinit>
   86c32:	e7ab      	b.n	86b8c <setvbuf+0x18>
   86c34:	2f00      	cmp	r7, #0
   86c36:	bf08      	it	eq
   86c38:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   86c3c:	4638      	mov	r0, r7
   86c3e:	f002 fa65 	bl	8910c <malloc>
   86c42:	4680      	mov	r8, r0
   86c44:	b128      	cbz	r0, 86c52 <setvbuf+0xde>
   86c46:	89a3      	ldrh	r3, [r4, #12]
   86c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86c4c:	b29b      	uxth	r3, r3
   86c4e:	81a3      	strh	r3, [r4, #12]
   86c50:	e7b3      	b.n	86bba <setvbuf+0x46>
   86c52:	f44f 6080 	mov.w	r0, #1024	; 0x400
   86c56:	f002 fa59 	bl	8910c <malloc>
   86c5a:	4680      	mov	r8, r0
   86c5c:	b918      	cbnz	r0, 86c66 <setvbuf+0xf2>
   86c5e:	89a3      	ldrh	r3, [r4, #12]
   86c60:	f04f 30ff 	mov.w	r0, #4294967295
   86c64:	e7d5      	b.n	86c12 <setvbuf+0x9e>
   86c66:	f44f 6780 	mov.w	r7, #1024	; 0x400
   86c6a:	e7ec      	b.n	86c46 <setvbuf+0xd2>
   86c6c:	20070668 	.word	0x20070668
   86c70:	00088695 	.word	0x00088695

00086c74 <strlen>:
   86c74:	f020 0103 	bic.w	r1, r0, #3
   86c78:	f010 0003 	ands.w	r0, r0, #3
   86c7c:	f1c0 0000 	rsb	r0, r0, #0
   86c80:	f851 3b04 	ldr.w	r3, [r1], #4
   86c84:	f100 0c04 	add.w	ip, r0, #4
   86c88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   86c8c:	f06f 0200 	mvn.w	r2, #0
   86c90:	bf1c      	itt	ne
   86c92:	fa22 f20c 	lsrne.w	r2, r2, ip
   86c96:	4313      	orrne	r3, r2
   86c98:	f04f 0c01 	mov.w	ip, #1
   86c9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   86ca0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   86ca4:	eba3 020c 	sub.w	r2, r3, ip
   86ca8:	ea22 0203 	bic.w	r2, r2, r3
   86cac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   86cb0:	bf04      	itt	eq
   86cb2:	f851 3b04 	ldreq.w	r3, [r1], #4
   86cb6:	3004      	addeq	r0, #4
   86cb8:	d0f4      	beq.n	86ca4 <strlen+0x30>
   86cba:	f013 0fff 	tst.w	r3, #255	; 0xff
   86cbe:	bf1f      	itttt	ne
   86cc0:	3001      	addne	r0, #1
   86cc2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   86cc6:	3001      	addne	r0, #1
   86cc8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   86ccc:	bf18      	it	ne
   86cce:	3001      	addne	r0, #1
   86cd0:	4770      	bx	lr
   86cd2:	bf00      	nop

00086cd4 <strncpy>:
   86cd4:	ea40 0301 	orr.w	r3, r0, r1
   86cd8:	079b      	lsls	r3, r3, #30
   86cda:	b470      	push	{r4, r5, r6}
   86cdc:	d12a      	bne.n	86d34 <strncpy+0x60>
   86cde:	2a03      	cmp	r2, #3
   86ce0:	d928      	bls.n	86d34 <strncpy+0x60>
   86ce2:	460c      	mov	r4, r1
   86ce4:	4603      	mov	r3, r0
   86ce6:	4621      	mov	r1, r4
   86ce8:	f854 5b04 	ldr.w	r5, [r4], #4
   86cec:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   86cf0:	ea26 0605 	bic.w	r6, r6, r5
   86cf4:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   86cf8:	d105      	bne.n	86d06 <strncpy+0x32>
   86cfa:	3a04      	subs	r2, #4
   86cfc:	2a03      	cmp	r2, #3
   86cfe:	f843 5b04 	str.w	r5, [r3], #4
   86d02:	4621      	mov	r1, r4
   86d04:	d8ef      	bhi.n	86ce6 <strncpy+0x12>
   86d06:	b19a      	cbz	r2, 86d30 <strncpy+0x5c>
   86d08:	780c      	ldrb	r4, [r1, #0]
   86d0a:	3a01      	subs	r2, #1
   86d0c:	701c      	strb	r4, [r3, #0]
   86d0e:	3301      	adds	r3, #1
   86d10:	b13c      	cbz	r4, 86d22 <strncpy+0x4e>
   86d12:	b16a      	cbz	r2, 86d30 <strncpy+0x5c>
   86d14:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   86d18:	3a01      	subs	r2, #1
   86d1a:	f803 4b01 	strb.w	r4, [r3], #1
   86d1e:	2c00      	cmp	r4, #0
   86d20:	d1f7      	bne.n	86d12 <strncpy+0x3e>
   86d22:	b12a      	cbz	r2, 86d30 <strncpy+0x5c>
   86d24:	441a      	add	r2, r3
   86d26:	2100      	movs	r1, #0
   86d28:	f803 1b01 	strb.w	r1, [r3], #1
   86d2c:	4293      	cmp	r3, r2
   86d2e:	d1fb      	bne.n	86d28 <strncpy+0x54>
   86d30:	bc70      	pop	{r4, r5, r6}
   86d32:	4770      	bx	lr
   86d34:	4603      	mov	r3, r0
   86d36:	e7e6      	b.n	86d06 <strncpy+0x32>

00086d38 <__sprint_r.part.0>:
   86d38:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   86d3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   86d3e:	049c      	lsls	r4, r3, #18
   86d40:	460e      	mov	r6, r1
   86d42:	4680      	mov	r8, r0
   86d44:	4691      	mov	r9, r2
   86d46:	d52a      	bpl.n	86d9e <__sprint_r.part.0+0x66>
   86d48:	6893      	ldr	r3, [r2, #8]
   86d4a:	6812      	ldr	r2, [r2, #0]
   86d4c:	f102 0a08 	add.w	sl, r2, #8
   86d50:	b31b      	cbz	r3, 86d9a <__sprint_r.part.0+0x62>
   86d52:	e91a 00a0 	ldmdb	sl, {r5, r7}
   86d56:	08bf      	lsrs	r7, r7, #2
   86d58:	d017      	beq.n	86d8a <__sprint_r.part.0+0x52>
   86d5a:	3d04      	subs	r5, #4
   86d5c:	2400      	movs	r4, #0
   86d5e:	e001      	b.n	86d64 <__sprint_r.part.0+0x2c>
   86d60:	42a7      	cmp	r7, r4
   86d62:	d010      	beq.n	86d86 <__sprint_r.part.0+0x4e>
   86d64:	4640      	mov	r0, r8
   86d66:	f855 1f04 	ldr.w	r1, [r5, #4]!
   86d6a:	4632      	mov	r2, r6
   86d6c:	f001 fd2e 	bl	887cc <_fputwc_r>
   86d70:	1c43      	adds	r3, r0, #1
   86d72:	f104 0401 	add.w	r4, r4, #1
   86d76:	d1f3      	bne.n	86d60 <__sprint_r.part.0+0x28>
   86d78:	2300      	movs	r3, #0
   86d7a:	f8c9 3008 	str.w	r3, [r9, #8]
   86d7e:	f8c9 3004 	str.w	r3, [r9, #4]
   86d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86d86:	f8d9 3008 	ldr.w	r3, [r9, #8]
   86d8a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   86d8e:	f8c9 3008 	str.w	r3, [r9, #8]
   86d92:	f10a 0a08 	add.w	sl, sl, #8
   86d96:	2b00      	cmp	r3, #0
   86d98:	d1db      	bne.n	86d52 <__sprint_r.part.0+0x1a>
   86d9a:	2000      	movs	r0, #0
   86d9c:	e7ec      	b.n	86d78 <__sprint_r.part.0+0x40>
   86d9e:	f001 ff57 	bl	88c50 <__sfvwrite_r>
   86da2:	2300      	movs	r3, #0
   86da4:	f8c9 3008 	str.w	r3, [r9, #8]
   86da8:	f8c9 3004 	str.w	r3, [r9, #4]
   86dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00086db0 <_vfiprintf_r>:
   86db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86db4:	b0b1      	sub	sp, #196	; 0xc4
   86db6:	461c      	mov	r4, r3
   86db8:	9102      	str	r1, [sp, #8]
   86dba:	4690      	mov	r8, r2
   86dbc:	9308      	str	r3, [sp, #32]
   86dbe:	9006      	str	r0, [sp, #24]
   86dc0:	b118      	cbz	r0, 86dca <_vfiprintf_r+0x1a>
   86dc2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86dc4:	2b00      	cmp	r3, #0
   86dc6:	f000 80e8 	beq.w	86f9a <_vfiprintf_r+0x1ea>
   86dca:	9d02      	ldr	r5, [sp, #8]
   86dcc:	89ab      	ldrh	r3, [r5, #12]
   86dce:	b29a      	uxth	r2, r3
   86dd0:	0490      	lsls	r0, r2, #18
   86dd2:	d407      	bmi.n	86de4 <_vfiprintf_r+0x34>
   86dd4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   86dd6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   86dda:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   86dde:	81ab      	strh	r3, [r5, #12]
   86de0:	b29a      	uxth	r2, r3
   86de2:	6669      	str	r1, [r5, #100]	; 0x64
   86de4:	0711      	lsls	r1, r2, #28
   86de6:	f140 80b7 	bpl.w	86f58 <_vfiprintf_r+0x1a8>
   86dea:	f8dd b008 	ldr.w	fp, [sp, #8]
   86dee:	f8db 3010 	ldr.w	r3, [fp, #16]
   86df2:	2b00      	cmp	r3, #0
   86df4:	f000 80b0 	beq.w	86f58 <_vfiprintf_r+0x1a8>
   86df8:	f002 021a 	and.w	r2, r2, #26
   86dfc:	2a0a      	cmp	r2, #10
   86dfe:	f000 80b7 	beq.w	86f70 <_vfiprintf_r+0x1c0>
   86e02:	2300      	movs	r3, #0
   86e04:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   86e08:	930a      	str	r3, [sp, #40]	; 0x28
   86e0a:	9315      	str	r3, [sp, #84]	; 0x54
   86e0c:	9314      	str	r3, [sp, #80]	; 0x50
   86e0e:	9309      	str	r3, [sp, #36]	; 0x24
   86e10:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   86e14:	464e      	mov	r6, r9
   86e16:	f898 3000 	ldrb.w	r3, [r8]
   86e1a:	2b00      	cmp	r3, #0
   86e1c:	f000 84c8 	beq.w	877b0 <_vfiprintf_r+0xa00>
   86e20:	2b25      	cmp	r3, #37	; 0x25
   86e22:	f000 84c5 	beq.w	877b0 <_vfiprintf_r+0xa00>
   86e26:	f108 0201 	add.w	r2, r8, #1
   86e2a:	e001      	b.n	86e30 <_vfiprintf_r+0x80>
   86e2c:	2b25      	cmp	r3, #37	; 0x25
   86e2e:	d004      	beq.n	86e3a <_vfiprintf_r+0x8a>
   86e30:	7813      	ldrb	r3, [r2, #0]
   86e32:	4614      	mov	r4, r2
   86e34:	3201      	adds	r2, #1
   86e36:	2b00      	cmp	r3, #0
   86e38:	d1f8      	bne.n	86e2c <_vfiprintf_r+0x7c>
   86e3a:	ebc8 0504 	rsb	r5, r8, r4
   86e3e:	b195      	cbz	r5, 86e66 <_vfiprintf_r+0xb6>
   86e40:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86e42:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86e44:	3301      	adds	r3, #1
   86e46:	442a      	add	r2, r5
   86e48:	2b07      	cmp	r3, #7
   86e4a:	f8c6 8000 	str.w	r8, [r6]
   86e4e:	6075      	str	r5, [r6, #4]
   86e50:	9215      	str	r2, [sp, #84]	; 0x54
   86e52:	9314      	str	r3, [sp, #80]	; 0x50
   86e54:	dd7b      	ble.n	86f4e <_vfiprintf_r+0x19e>
   86e56:	2a00      	cmp	r2, #0
   86e58:	f040 84d5 	bne.w	87806 <_vfiprintf_r+0xa56>
   86e5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   86e5e:	9214      	str	r2, [sp, #80]	; 0x50
   86e60:	4428      	add	r0, r5
   86e62:	464e      	mov	r6, r9
   86e64:	9009      	str	r0, [sp, #36]	; 0x24
   86e66:	7823      	ldrb	r3, [r4, #0]
   86e68:	2b00      	cmp	r3, #0
   86e6a:	f000 83ed 	beq.w	87648 <_vfiprintf_r+0x898>
   86e6e:	2100      	movs	r1, #0
   86e70:	f04f 0200 	mov.w	r2, #0
   86e74:	f04f 3cff 	mov.w	ip, #4294967295
   86e78:	7863      	ldrb	r3, [r4, #1]
   86e7a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   86e7e:	9104      	str	r1, [sp, #16]
   86e80:	468a      	mov	sl, r1
   86e82:	f104 0801 	add.w	r8, r4, #1
   86e86:	4608      	mov	r0, r1
   86e88:	4665      	mov	r5, ip
   86e8a:	f108 0801 	add.w	r8, r8, #1
   86e8e:	f1a3 0220 	sub.w	r2, r3, #32
   86e92:	2a58      	cmp	r2, #88	; 0x58
   86e94:	f200 82d9 	bhi.w	8744a <_vfiprintf_r+0x69a>
   86e98:	e8df f012 	tbh	[pc, r2, lsl #1]
   86e9c:	02d702cb 	.word	0x02d702cb
   86ea0:	02d202d7 	.word	0x02d202d7
   86ea4:	02d702d7 	.word	0x02d702d7
   86ea8:	02d702d7 	.word	0x02d702d7
   86eac:	02d702d7 	.word	0x02d702d7
   86eb0:	028f0282 	.word	0x028f0282
   86eb4:	008402d7 	.word	0x008402d7
   86eb8:	02d70293 	.word	0x02d70293
   86ebc:	0196012b 	.word	0x0196012b
   86ec0:	01960196 	.word	0x01960196
   86ec4:	01960196 	.word	0x01960196
   86ec8:	01960196 	.word	0x01960196
   86ecc:	01960196 	.word	0x01960196
   86ed0:	02d702d7 	.word	0x02d702d7
   86ed4:	02d702d7 	.word	0x02d702d7
   86ed8:	02d702d7 	.word	0x02d702d7
   86edc:	02d702d7 	.word	0x02d702d7
   86ee0:	02d702d7 	.word	0x02d702d7
   86ee4:	02d70130 	.word	0x02d70130
   86ee8:	02d702d7 	.word	0x02d702d7
   86eec:	02d702d7 	.word	0x02d702d7
   86ef0:	02d702d7 	.word	0x02d702d7
   86ef4:	02d702d7 	.word	0x02d702d7
   86ef8:	017b02d7 	.word	0x017b02d7
   86efc:	02d702d7 	.word	0x02d702d7
   86f00:	02d702d7 	.word	0x02d702d7
   86f04:	01a402d7 	.word	0x01a402d7
   86f08:	02d702d7 	.word	0x02d702d7
   86f0c:	02d701bf 	.word	0x02d701bf
   86f10:	02d702d7 	.word	0x02d702d7
   86f14:	02d702d7 	.word	0x02d702d7
   86f18:	02d702d7 	.word	0x02d702d7
   86f1c:	02d702d7 	.word	0x02d702d7
   86f20:	01e402d7 	.word	0x01e402d7
   86f24:	02d701fa 	.word	0x02d701fa
   86f28:	02d702d7 	.word	0x02d702d7
   86f2c:	01fa0216 	.word	0x01fa0216
   86f30:	02d702d7 	.word	0x02d702d7
   86f34:	02d7021b 	.word	0x02d7021b
   86f38:	00890228 	.word	0x00890228
   86f3c:	027d0266 	.word	0x027d0266
   86f40:	023a02d7 	.word	0x023a02d7
   86f44:	011902d7 	.word	0x011902d7
   86f48:	02d702d7 	.word	0x02d702d7
   86f4c:	02af      	.short	0x02af
   86f4e:	3608      	adds	r6, #8
   86f50:	9809      	ldr	r0, [sp, #36]	; 0x24
   86f52:	4428      	add	r0, r5
   86f54:	9009      	str	r0, [sp, #36]	; 0x24
   86f56:	e786      	b.n	86e66 <_vfiprintf_r+0xb6>
   86f58:	9806      	ldr	r0, [sp, #24]
   86f5a:	9902      	ldr	r1, [sp, #8]
   86f5c:	f001 fa5c 	bl	88418 <__swsetup_r>
   86f60:	b9b0      	cbnz	r0, 86f90 <_vfiprintf_r+0x1e0>
   86f62:	9d02      	ldr	r5, [sp, #8]
   86f64:	89aa      	ldrh	r2, [r5, #12]
   86f66:	f002 021a 	and.w	r2, r2, #26
   86f6a:	2a0a      	cmp	r2, #10
   86f6c:	f47f af49 	bne.w	86e02 <_vfiprintf_r+0x52>
   86f70:	f8dd b008 	ldr.w	fp, [sp, #8]
   86f74:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   86f78:	2b00      	cmp	r3, #0
   86f7a:	f6ff af42 	blt.w	86e02 <_vfiprintf_r+0x52>
   86f7e:	9806      	ldr	r0, [sp, #24]
   86f80:	4659      	mov	r1, fp
   86f82:	4642      	mov	r2, r8
   86f84:	4623      	mov	r3, r4
   86f86:	f000 fd3d 	bl	87a04 <__sbprintf>
   86f8a:	b031      	add	sp, #196	; 0xc4
   86f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86f90:	f04f 30ff 	mov.w	r0, #4294967295
   86f94:	b031      	add	sp, #196	; 0xc4
   86f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86f9a:	f001 fb81 	bl	886a0 <__sinit>
   86f9e:	e714      	b.n	86dca <_vfiprintf_r+0x1a>
   86fa0:	4240      	negs	r0, r0
   86fa2:	9308      	str	r3, [sp, #32]
   86fa4:	f04a 0a04 	orr.w	sl, sl, #4
   86fa8:	f898 3000 	ldrb.w	r3, [r8]
   86fac:	e76d      	b.n	86e8a <_vfiprintf_r+0xda>
   86fae:	f01a 0320 	ands.w	r3, sl, #32
   86fb2:	9004      	str	r0, [sp, #16]
   86fb4:	46ac      	mov	ip, r5
   86fb6:	f000 80f4 	beq.w	871a2 <_vfiprintf_r+0x3f2>
   86fba:	f8dd b020 	ldr.w	fp, [sp, #32]
   86fbe:	f10b 0307 	add.w	r3, fp, #7
   86fc2:	f023 0307 	bic.w	r3, r3, #7
   86fc6:	f103 0408 	add.w	r4, r3, #8
   86fca:	9408      	str	r4, [sp, #32]
   86fcc:	e9d3 4500 	ldrd	r4, r5, [r3]
   86fd0:	2300      	movs	r3, #0
   86fd2:	f04f 0000 	mov.w	r0, #0
   86fd6:	2100      	movs	r1, #0
   86fd8:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   86fdc:	f8cd c014 	str.w	ip, [sp, #20]
   86fe0:	9107      	str	r1, [sp, #28]
   86fe2:	f1bc 0f00 	cmp.w	ip, #0
   86fe6:	bfa8      	it	ge
   86fe8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   86fec:	ea54 0205 	orrs.w	r2, r4, r5
   86ff0:	f040 80ad 	bne.w	8714e <_vfiprintf_r+0x39e>
   86ff4:	f1bc 0f00 	cmp.w	ip, #0
   86ff8:	f040 80a9 	bne.w	8714e <_vfiprintf_r+0x39e>
   86ffc:	2b00      	cmp	r3, #0
   86ffe:	f040 83c0 	bne.w	87782 <_vfiprintf_r+0x9d2>
   87002:	f01a 0f01 	tst.w	sl, #1
   87006:	f000 83bc 	beq.w	87782 <_vfiprintf_r+0x9d2>
   8700a:	2330      	movs	r3, #48	; 0x30
   8700c:	af30      	add	r7, sp, #192	; 0xc0
   8700e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   87012:	ebc7 0409 	rsb	r4, r7, r9
   87016:	9405      	str	r4, [sp, #20]
   87018:	f8dd b014 	ldr.w	fp, [sp, #20]
   8701c:	9c07      	ldr	r4, [sp, #28]
   8701e:	45e3      	cmp	fp, ip
   87020:	bfb8      	it	lt
   87022:	46e3      	movlt	fp, ip
   87024:	f8cd b00c 	str.w	fp, [sp, #12]
   87028:	b11c      	cbz	r4, 87032 <_vfiprintf_r+0x282>
   8702a:	f10b 0b01 	add.w	fp, fp, #1
   8702e:	f8cd b00c 	str.w	fp, [sp, #12]
   87032:	f01a 0502 	ands.w	r5, sl, #2
   87036:	9507      	str	r5, [sp, #28]
   87038:	d005      	beq.n	87046 <_vfiprintf_r+0x296>
   8703a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8703e:	f10b 0b02 	add.w	fp, fp, #2
   87042:	f8cd b00c 	str.w	fp, [sp, #12]
   87046:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8704a:	930b      	str	r3, [sp, #44]	; 0x2c
   8704c:	f040 821b 	bne.w	87486 <_vfiprintf_r+0x6d6>
   87050:	9d04      	ldr	r5, [sp, #16]
   87052:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87056:	ebcb 0405 	rsb	r4, fp, r5
   8705a:	2c00      	cmp	r4, #0
   8705c:	f340 8213 	ble.w	87486 <_vfiprintf_r+0x6d6>
   87060:	2c10      	cmp	r4, #16
   87062:	f340 8489 	ble.w	87978 <_vfiprintf_r+0xbc8>
   87066:	4dbe      	ldr	r5, [pc, #760]	; (87360 <_vfiprintf_r+0x5b0>)
   87068:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8706a:	462b      	mov	r3, r5
   8706c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8706e:	4625      	mov	r5, r4
   87070:	f04f 0b10 	mov.w	fp, #16
   87074:	4664      	mov	r4, ip
   87076:	46b4      	mov	ip, r6
   87078:	461e      	mov	r6, r3
   8707a:	e006      	b.n	8708a <_vfiprintf_r+0x2da>
   8707c:	1c83      	adds	r3, r0, #2
   8707e:	f10c 0c08 	add.w	ip, ip, #8
   87082:	4608      	mov	r0, r1
   87084:	3d10      	subs	r5, #16
   87086:	2d10      	cmp	r5, #16
   87088:	dd11      	ble.n	870ae <_vfiprintf_r+0x2fe>
   8708a:	1c41      	adds	r1, r0, #1
   8708c:	3210      	adds	r2, #16
   8708e:	2907      	cmp	r1, #7
   87090:	9215      	str	r2, [sp, #84]	; 0x54
   87092:	e88c 0840 	stmia.w	ip, {r6, fp}
   87096:	9114      	str	r1, [sp, #80]	; 0x50
   87098:	ddf0      	ble.n	8707c <_vfiprintf_r+0x2cc>
   8709a:	2a00      	cmp	r2, #0
   8709c:	f040 81e6 	bne.w	8746c <_vfiprintf_r+0x6bc>
   870a0:	3d10      	subs	r5, #16
   870a2:	2d10      	cmp	r5, #16
   870a4:	f04f 0301 	mov.w	r3, #1
   870a8:	4610      	mov	r0, r2
   870aa:	46cc      	mov	ip, r9
   870ac:	dced      	bgt.n	8708a <_vfiprintf_r+0x2da>
   870ae:	4631      	mov	r1, r6
   870b0:	4666      	mov	r6, ip
   870b2:	46a4      	mov	ip, r4
   870b4:	462c      	mov	r4, r5
   870b6:	460d      	mov	r5, r1
   870b8:	4422      	add	r2, r4
   870ba:	2b07      	cmp	r3, #7
   870bc:	9215      	str	r2, [sp, #84]	; 0x54
   870be:	6035      	str	r5, [r6, #0]
   870c0:	6074      	str	r4, [r6, #4]
   870c2:	9314      	str	r3, [sp, #80]	; 0x50
   870c4:	f300 836d 	bgt.w	877a2 <_vfiprintf_r+0x9f2>
   870c8:	3608      	adds	r6, #8
   870ca:	1c59      	adds	r1, r3, #1
   870cc:	e1de      	b.n	8748c <_vfiprintf_r+0x6dc>
   870ce:	f01a 0f20 	tst.w	sl, #32
   870d2:	9004      	str	r0, [sp, #16]
   870d4:	46ac      	mov	ip, r5
   870d6:	f000 808d 	beq.w	871f4 <_vfiprintf_r+0x444>
   870da:	9d08      	ldr	r5, [sp, #32]
   870dc:	1deb      	adds	r3, r5, #7
   870de:	f023 0307 	bic.w	r3, r3, #7
   870e2:	f103 0b08 	add.w	fp, r3, #8
   870e6:	e9d3 4500 	ldrd	r4, r5, [r3]
   870ea:	f8cd b020 	str.w	fp, [sp, #32]
   870ee:	2301      	movs	r3, #1
   870f0:	e76f      	b.n	86fd2 <_vfiprintf_r+0x222>
   870f2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   870f6:	f898 3000 	ldrb.w	r3, [r8]
   870fa:	e6c6      	b.n	86e8a <_vfiprintf_r+0xda>
   870fc:	f04a 0a10 	orr.w	sl, sl, #16
   87100:	f01a 0f20 	tst.w	sl, #32
   87104:	9004      	str	r0, [sp, #16]
   87106:	46ac      	mov	ip, r5
   87108:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8710c:	f000 80c8 	beq.w	872a0 <_vfiprintf_r+0x4f0>
   87110:	9c08      	ldr	r4, [sp, #32]
   87112:	1de1      	adds	r1, r4, #7
   87114:	f021 0107 	bic.w	r1, r1, #7
   87118:	e9d1 2300 	ldrd	r2, r3, [r1]
   8711c:	3108      	adds	r1, #8
   8711e:	9108      	str	r1, [sp, #32]
   87120:	4614      	mov	r4, r2
   87122:	461d      	mov	r5, r3
   87124:	2a00      	cmp	r2, #0
   87126:	f173 0b00 	sbcs.w	fp, r3, #0
   8712a:	f2c0 83ce 	blt.w	878ca <_vfiprintf_r+0xb1a>
   8712e:	f1bc 0f00 	cmp.w	ip, #0
   87132:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   87136:	bfa8      	it	ge
   87138:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8713c:	ea54 0205 	orrs.w	r2, r4, r5
   87140:	9007      	str	r0, [sp, #28]
   87142:	f8cd c014 	str.w	ip, [sp, #20]
   87146:	f04f 0301 	mov.w	r3, #1
   8714a:	f43f af53 	beq.w	86ff4 <_vfiprintf_r+0x244>
   8714e:	2b01      	cmp	r3, #1
   87150:	f000 8319 	beq.w	87786 <_vfiprintf_r+0x9d6>
   87154:	2b02      	cmp	r3, #2
   87156:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   8715a:	f040 824c 	bne.w	875f6 <_vfiprintf_r+0x846>
   8715e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   87162:	4619      	mov	r1, r3
   87164:	f004 000f 	and.w	r0, r4, #15
   87168:	0922      	lsrs	r2, r4, #4
   8716a:	f81b 0000 	ldrb.w	r0, [fp, r0]
   8716e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   87172:	092b      	lsrs	r3, r5, #4
   87174:	7008      	strb	r0, [r1, #0]
   87176:	ea52 0003 	orrs.w	r0, r2, r3
   8717a:	460f      	mov	r7, r1
   8717c:	4614      	mov	r4, r2
   8717e:	461d      	mov	r5, r3
   87180:	f101 31ff 	add.w	r1, r1, #4294967295
   87184:	d1ee      	bne.n	87164 <_vfiprintf_r+0x3b4>
   87186:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   8718a:	ebc7 0309 	rsb	r3, r7, r9
   8718e:	9305      	str	r3, [sp, #20]
   87190:	e742      	b.n	87018 <_vfiprintf_r+0x268>
   87192:	f04a 0a10 	orr.w	sl, sl, #16
   87196:	f01a 0320 	ands.w	r3, sl, #32
   8719a:	9004      	str	r0, [sp, #16]
   8719c:	46ac      	mov	ip, r5
   8719e:	f47f af0c 	bne.w	86fba <_vfiprintf_r+0x20a>
   871a2:	f01a 0210 	ands.w	r2, sl, #16
   871a6:	f040 8311 	bne.w	877cc <_vfiprintf_r+0xa1c>
   871aa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   871ae:	f000 830d 	beq.w	877cc <_vfiprintf_r+0xa1c>
   871b2:	f8dd b020 	ldr.w	fp, [sp, #32]
   871b6:	4613      	mov	r3, r2
   871b8:	f8bb 4000 	ldrh.w	r4, [fp]
   871bc:	f10b 0b04 	add.w	fp, fp, #4
   871c0:	2500      	movs	r5, #0
   871c2:	f8cd b020 	str.w	fp, [sp, #32]
   871c6:	e704      	b.n	86fd2 <_vfiprintf_r+0x222>
   871c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   871cc:	2000      	movs	r0, #0
   871ce:	f818 3b01 	ldrb.w	r3, [r8], #1
   871d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   871d6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   871da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   871de:	2a09      	cmp	r2, #9
   871e0:	d9f5      	bls.n	871ce <_vfiprintf_r+0x41e>
   871e2:	e654      	b.n	86e8e <_vfiprintf_r+0xde>
   871e4:	f04a 0a10 	orr.w	sl, sl, #16
   871e8:	f01a 0f20 	tst.w	sl, #32
   871ec:	9004      	str	r0, [sp, #16]
   871ee:	46ac      	mov	ip, r5
   871f0:	f47f af73 	bne.w	870da <_vfiprintf_r+0x32a>
   871f4:	f01a 0f10 	tst.w	sl, #16
   871f8:	f040 82ef 	bne.w	877da <_vfiprintf_r+0xa2a>
   871fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   87200:	f000 82eb 	beq.w	877da <_vfiprintf_r+0xa2a>
   87204:	f8dd b020 	ldr.w	fp, [sp, #32]
   87208:	2500      	movs	r5, #0
   8720a:	f8bb 4000 	ldrh.w	r4, [fp]
   8720e:	f10b 0b04 	add.w	fp, fp, #4
   87212:	2301      	movs	r3, #1
   87214:	f8cd b020 	str.w	fp, [sp, #32]
   87218:	e6db      	b.n	86fd2 <_vfiprintf_r+0x222>
   8721a:	46ac      	mov	ip, r5
   8721c:	4d51      	ldr	r5, [pc, #324]	; (87364 <_vfiprintf_r+0x5b4>)
   8721e:	f01a 0f20 	tst.w	sl, #32
   87222:	9004      	str	r0, [sp, #16]
   87224:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87228:	950a      	str	r5, [sp, #40]	; 0x28
   8722a:	f000 80f0 	beq.w	8740e <_vfiprintf_r+0x65e>
   8722e:	9d08      	ldr	r5, [sp, #32]
   87230:	1dea      	adds	r2, r5, #7
   87232:	f022 0207 	bic.w	r2, r2, #7
   87236:	f102 0b08 	add.w	fp, r2, #8
   8723a:	f8cd b020 	str.w	fp, [sp, #32]
   8723e:	e9d2 4500 	ldrd	r4, r5, [r2]
   87242:	f01a 0f01 	tst.w	sl, #1
   87246:	f000 82aa 	beq.w	8779e <_vfiprintf_r+0x9ee>
   8724a:	ea54 0b05 	orrs.w	fp, r4, r5
   8724e:	f000 82a6 	beq.w	8779e <_vfiprintf_r+0x9ee>
   87252:	2230      	movs	r2, #48	; 0x30
   87254:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   87258:	f04a 0a02 	orr.w	sl, sl, #2
   8725c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   87260:	2302      	movs	r3, #2
   87262:	e6b6      	b.n	86fd2 <_vfiprintf_r+0x222>
   87264:	9b08      	ldr	r3, [sp, #32]
   87266:	f8dd b020 	ldr.w	fp, [sp, #32]
   8726a:	681b      	ldr	r3, [r3, #0]
   8726c:	2401      	movs	r4, #1
   8726e:	f04f 0500 	mov.w	r5, #0
   87272:	f10b 0b04 	add.w	fp, fp, #4
   87276:	9004      	str	r0, [sp, #16]
   87278:	9403      	str	r4, [sp, #12]
   8727a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8727e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   87282:	f8cd b020 	str.w	fp, [sp, #32]
   87286:	9405      	str	r4, [sp, #20]
   87288:	af16      	add	r7, sp, #88	; 0x58
   8728a:	f04f 0c00 	mov.w	ip, #0
   8728e:	e6d0      	b.n	87032 <_vfiprintf_r+0x282>
   87290:	f01a 0f20 	tst.w	sl, #32
   87294:	9004      	str	r0, [sp, #16]
   87296:	46ac      	mov	ip, r5
   87298:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8729c:	f47f af38 	bne.w	87110 <_vfiprintf_r+0x360>
   872a0:	f01a 0f10 	tst.w	sl, #16
   872a4:	f040 82a7 	bne.w	877f6 <_vfiprintf_r+0xa46>
   872a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   872ac:	f000 82a3 	beq.w	877f6 <_vfiprintf_r+0xa46>
   872b0:	f8dd b020 	ldr.w	fp, [sp, #32]
   872b4:	f9bb 4000 	ldrsh.w	r4, [fp]
   872b8:	f10b 0b04 	add.w	fp, fp, #4
   872bc:	17e5      	asrs	r5, r4, #31
   872be:	4622      	mov	r2, r4
   872c0:	462b      	mov	r3, r5
   872c2:	f8cd b020 	str.w	fp, [sp, #32]
   872c6:	e72d      	b.n	87124 <_vfiprintf_r+0x374>
   872c8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   872cc:	f898 3000 	ldrb.w	r3, [r8]
   872d0:	e5db      	b.n	86e8a <_vfiprintf_r+0xda>
   872d2:	f898 3000 	ldrb.w	r3, [r8]
   872d6:	4642      	mov	r2, r8
   872d8:	2b6c      	cmp	r3, #108	; 0x6c
   872da:	bf03      	ittte	eq
   872dc:	f108 0801 	addeq.w	r8, r8, #1
   872e0:	f04a 0a20 	orreq.w	sl, sl, #32
   872e4:	7853      	ldrbeq	r3, [r2, #1]
   872e6:	f04a 0a10 	orrne.w	sl, sl, #16
   872ea:	e5ce      	b.n	86e8a <_vfiprintf_r+0xda>
   872ec:	f01a 0f20 	tst.w	sl, #32
   872f0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   872f4:	f000 82f7 	beq.w	878e6 <_vfiprintf_r+0xb36>
   872f8:	9c08      	ldr	r4, [sp, #32]
   872fa:	6821      	ldr	r1, [r4, #0]
   872fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   872fe:	17e5      	asrs	r5, r4, #31
   87300:	462b      	mov	r3, r5
   87302:	9d08      	ldr	r5, [sp, #32]
   87304:	4622      	mov	r2, r4
   87306:	3504      	adds	r5, #4
   87308:	9508      	str	r5, [sp, #32]
   8730a:	e9c1 2300 	strd	r2, r3, [r1]
   8730e:	e582      	b.n	86e16 <_vfiprintf_r+0x66>
   87310:	9c08      	ldr	r4, [sp, #32]
   87312:	46ac      	mov	ip, r5
   87314:	6827      	ldr	r7, [r4, #0]
   87316:	f04f 0500 	mov.w	r5, #0
   8731a:	9004      	str	r0, [sp, #16]
   8731c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   87320:	3404      	adds	r4, #4
   87322:	2f00      	cmp	r7, #0
   87324:	f000 8332 	beq.w	8798c <_vfiprintf_r+0xbdc>
   87328:	f1bc 0f00 	cmp.w	ip, #0
   8732c:	4638      	mov	r0, r7
   8732e:	f2c0 8307 	blt.w	87940 <_vfiprintf_r+0xb90>
   87332:	4662      	mov	r2, ip
   87334:	2100      	movs	r1, #0
   87336:	f8cd c004 	str.w	ip, [sp, #4]
   8733a:	f002 f9cf 	bl	896dc <memchr>
   8733e:	f8dd c004 	ldr.w	ip, [sp, #4]
   87342:	2800      	cmp	r0, #0
   87344:	f000 833a 	beq.w	879bc <_vfiprintf_r+0xc0c>
   87348:	1bc0      	subs	r0, r0, r7
   8734a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8734e:	4560      	cmp	r0, ip
   87350:	bfa8      	it	ge
   87352:	4660      	movge	r0, ip
   87354:	9005      	str	r0, [sp, #20]
   87356:	9408      	str	r4, [sp, #32]
   87358:	9507      	str	r5, [sp, #28]
   8735a:	f04f 0c00 	mov.w	ip, #0
   8735e:	e65b      	b.n	87018 <_vfiprintf_r+0x268>
   87360:	0008afe8 	.word	0x0008afe8
   87364:	0008afa8 	.word	0x0008afa8
   87368:	9b08      	ldr	r3, [sp, #32]
   8736a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8736e:	9004      	str	r0, [sp, #16]
   87370:	48b2      	ldr	r0, [pc, #712]	; (8763c <_vfiprintf_r+0x88c>)
   87372:	681c      	ldr	r4, [r3, #0]
   87374:	2230      	movs	r2, #48	; 0x30
   87376:	2378      	movs	r3, #120	; 0x78
   87378:	f10b 0b04 	add.w	fp, fp, #4
   8737c:	46ac      	mov	ip, r5
   8737e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   87382:	f04a 0a02 	orr.w	sl, sl, #2
   87386:	f8cd b020 	str.w	fp, [sp, #32]
   8738a:	2500      	movs	r5, #0
   8738c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   87390:	900a      	str	r0, [sp, #40]	; 0x28
   87392:	2302      	movs	r3, #2
   87394:	e61d      	b.n	86fd2 <_vfiprintf_r+0x222>
   87396:	f04a 0a20 	orr.w	sl, sl, #32
   8739a:	f898 3000 	ldrb.w	r3, [r8]
   8739e:	e574      	b.n	86e8a <_vfiprintf_r+0xda>
   873a0:	f8dd b020 	ldr.w	fp, [sp, #32]
   873a4:	f8db 0000 	ldr.w	r0, [fp]
   873a8:	f10b 0304 	add.w	r3, fp, #4
   873ac:	2800      	cmp	r0, #0
   873ae:	f6ff adf7 	blt.w	86fa0 <_vfiprintf_r+0x1f0>
   873b2:	9308      	str	r3, [sp, #32]
   873b4:	f898 3000 	ldrb.w	r3, [r8]
   873b8:	e567      	b.n	86e8a <_vfiprintf_r+0xda>
   873ba:	f898 3000 	ldrb.w	r3, [r8]
   873be:	212b      	movs	r1, #43	; 0x2b
   873c0:	e563      	b.n	86e8a <_vfiprintf_r+0xda>
   873c2:	f898 3000 	ldrb.w	r3, [r8]
   873c6:	f108 0401 	add.w	r4, r8, #1
   873ca:	2b2a      	cmp	r3, #42	; 0x2a
   873cc:	f000 8305 	beq.w	879da <_vfiprintf_r+0xc2a>
   873d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   873d4:	2a09      	cmp	r2, #9
   873d6:	bf98      	it	ls
   873d8:	2500      	movls	r5, #0
   873da:	f200 82fa 	bhi.w	879d2 <_vfiprintf_r+0xc22>
   873de:	f814 3b01 	ldrb.w	r3, [r4], #1
   873e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   873e6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   873ea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   873ee:	2a09      	cmp	r2, #9
   873f0:	d9f5      	bls.n	873de <_vfiprintf_r+0x62e>
   873f2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   873f6:	46a0      	mov	r8, r4
   873f8:	e549      	b.n	86e8e <_vfiprintf_r+0xde>
   873fa:	4c90      	ldr	r4, [pc, #576]	; (8763c <_vfiprintf_r+0x88c>)
   873fc:	f01a 0f20 	tst.w	sl, #32
   87400:	9004      	str	r0, [sp, #16]
   87402:	46ac      	mov	ip, r5
   87404:	940a      	str	r4, [sp, #40]	; 0x28
   87406:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8740a:	f47f af10 	bne.w	8722e <_vfiprintf_r+0x47e>
   8740e:	f01a 0f10 	tst.w	sl, #16
   87412:	f040 81ea 	bne.w	877ea <_vfiprintf_r+0xa3a>
   87416:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8741a:	f000 81e6 	beq.w	877ea <_vfiprintf_r+0xa3a>
   8741e:	f8dd b020 	ldr.w	fp, [sp, #32]
   87422:	2500      	movs	r5, #0
   87424:	f8bb 4000 	ldrh.w	r4, [fp]
   87428:	f10b 0b04 	add.w	fp, fp, #4
   8742c:	f8cd b020 	str.w	fp, [sp, #32]
   87430:	e707      	b.n	87242 <_vfiprintf_r+0x492>
   87432:	f898 3000 	ldrb.w	r3, [r8]
   87436:	2900      	cmp	r1, #0
   87438:	f47f ad27 	bne.w	86e8a <_vfiprintf_r+0xda>
   8743c:	2120      	movs	r1, #32
   8743e:	e524      	b.n	86e8a <_vfiprintf_r+0xda>
   87440:	f04a 0a01 	orr.w	sl, sl, #1
   87444:	f898 3000 	ldrb.w	r3, [r8]
   87448:	e51f      	b.n	86e8a <_vfiprintf_r+0xda>
   8744a:	9004      	str	r0, [sp, #16]
   8744c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87450:	2b00      	cmp	r3, #0
   87452:	f000 80f9 	beq.w	87648 <_vfiprintf_r+0x898>
   87456:	2501      	movs	r5, #1
   87458:	f04f 0b00 	mov.w	fp, #0
   8745c:	9503      	str	r5, [sp, #12]
   8745e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   87462:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   87466:	9505      	str	r5, [sp, #20]
   87468:	af16      	add	r7, sp, #88	; 0x58
   8746a:	e70e      	b.n	8728a <_vfiprintf_r+0x4da>
   8746c:	9806      	ldr	r0, [sp, #24]
   8746e:	9902      	ldr	r1, [sp, #8]
   87470:	aa13      	add	r2, sp, #76	; 0x4c
   87472:	f7ff fc61 	bl	86d38 <__sprint_r.part.0>
   87476:	2800      	cmp	r0, #0
   87478:	f040 80ed 	bne.w	87656 <_vfiprintf_r+0x8a6>
   8747c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8747e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87480:	1c43      	adds	r3, r0, #1
   87482:	46cc      	mov	ip, r9
   87484:	e5fe      	b.n	87084 <_vfiprintf_r+0x2d4>
   87486:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87488:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8748a:	1c59      	adds	r1, r3, #1
   8748c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   87490:	b168      	cbz	r0, 874ae <_vfiprintf_r+0x6fe>
   87492:	3201      	adds	r2, #1
   87494:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   87498:	2301      	movs	r3, #1
   8749a:	2907      	cmp	r1, #7
   8749c:	9215      	str	r2, [sp, #84]	; 0x54
   8749e:	9114      	str	r1, [sp, #80]	; 0x50
   874a0:	e886 0009 	stmia.w	r6, {r0, r3}
   874a4:	f300 8160 	bgt.w	87768 <_vfiprintf_r+0x9b8>
   874a8:	460b      	mov	r3, r1
   874aa:	3608      	adds	r6, #8
   874ac:	3101      	adds	r1, #1
   874ae:	9c07      	ldr	r4, [sp, #28]
   874b0:	b164      	cbz	r4, 874cc <_vfiprintf_r+0x71c>
   874b2:	3202      	adds	r2, #2
   874b4:	a812      	add	r0, sp, #72	; 0x48
   874b6:	2302      	movs	r3, #2
   874b8:	2907      	cmp	r1, #7
   874ba:	9215      	str	r2, [sp, #84]	; 0x54
   874bc:	9114      	str	r1, [sp, #80]	; 0x50
   874be:	e886 0009 	stmia.w	r6, {r0, r3}
   874c2:	f300 8157 	bgt.w	87774 <_vfiprintf_r+0x9c4>
   874c6:	460b      	mov	r3, r1
   874c8:	3608      	adds	r6, #8
   874ca:	3101      	adds	r1, #1
   874cc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   874ce:	2d80      	cmp	r5, #128	; 0x80
   874d0:	f000 8101 	beq.w	876d6 <_vfiprintf_r+0x926>
   874d4:	9d05      	ldr	r5, [sp, #20]
   874d6:	ebc5 040c 	rsb	r4, r5, ip
   874da:	2c00      	cmp	r4, #0
   874dc:	dd2f      	ble.n	8753e <_vfiprintf_r+0x78e>
   874de:	2c10      	cmp	r4, #16
   874e0:	4d57      	ldr	r5, [pc, #348]	; (87640 <_vfiprintf_r+0x890>)
   874e2:	dd22      	ble.n	8752a <_vfiprintf_r+0x77a>
   874e4:	4630      	mov	r0, r6
   874e6:	f04f 0b10 	mov.w	fp, #16
   874ea:	462e      	mov	r6, r5
   874ec:	4625      	mov	r5, r4
   874ee:	9c06      	ldr	r4, [sp, #24]
   874f0:	e006      	b.n	87500 <_vfiprintf_r+0x750>
   874f2:	f103 0c02 	add.w	ip, r3, #2
   874f6:	3008      	adds	r0, #8
   874f8:	460b      	mov	r3, r1
   874fa:	3d10      	subs	r5, #16
   874fc:	2d10      	cmp	r5, #16
   874fe:	dd10      	ble.n	87522 <_vfiprintf_r+0x772>
   87500:	1c59      	adds	r1, r3, #1
   87502:	3210      	adds	r2, #16
   87504:	2907      	cmp	r1, #7
   87506:	9215      	str	r2, [sp, #84]	; 0x54
   87508:	e880 0840 	stmia.w	r0, {r6, fp}
   8750c:	9114      	str	r1, [sp, #80]	; 0x50
   8750e:	ddf0      	ble.n	874f2 <_vfiprintf_r+0x742>
   87510:	2a00      	cmp	r2, #0
   87512:	d163      	bne.n	875dc <_vfiprintf_r+0x82c>
   87514:	3d10      	subs	r5, #16
   87516:	2d10      	cmp	r5, #16
   87518:	f04f 0c01 	mov.w	ip, #1
   8751c:	4613      	mov	r3, r2
   8751e:	4648      	mov	r0, r9
   87520:	dcee      	bgt.n	87500 <_vfiprintf_r+0x750>
   87522:	462c      	mov	r4, r5
   87524:	4661      	mov	r1, ip
   87526:	4635      	mov	r5, r6
   87528:	4606      	mov	r6, r0
   8752a:	4422      	add	r2, r4
   8752c:	2907      	cmp	r1, #7
   8752e:	9215      	str	r2, [sp, #84]	; 0x54
   87530:	6035      	str	r5, [r6, #0]
   87532:	6074      	str	r4, [r6, #4]
   87534:	9114      	str	r1, [sp, #80]	; 0x50
   87536:	f300 80c1 	bgt.w	876bc <_vfiprintf_r+0x90c>
   8753a:	3608      	adds	r6, #8
   8753c:	3101      	adds	r1, #1
   8753e:	9d05      	ldr	r5, [sp, #20]
   87540:	2907      	cmp	r1, #7
   87542:	442a      	add	r2, r5
   87544:	9215      	str	r2, [sp, #84]	; 0x54
   87546:	6037      	str	r7, [r6, #0]
   87548:	6075      	str	r5, [r6, #4]
   8754a:	9114      	str	r1, [sp, #80]	; 0x50
   8754c:	f340 80c1 	ble.w	876d2 <_vfiprintf_r+0x922>
   87550:	2a00      	cmp	r2, #0
   87552:	f040 8130 	bne.w	877b6 <_vfiprintf_r+0xa06>
   87556:	9214      	str	r2, [sp, #80]	; 0x50
   87558:	464e      	mov	r6, r9
   8755a:	f01a 0f04 	tst.w	sl, #4
   8755e:	f000 808b 	beq.w	87678 <_vfiprintf_r+0x8c8>
   87562:	9d04      	ldr	r5, [sp, #16]
   87564:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87568:	ebcb 0405 	rsb	r4, fp, r5
   8756c:	2c00      	cmp	r4, #0
   8756e:	f340 8083 	ble.w	87678 <_vfiprintf_r+0x8c8>
   87572:	2c10      	cmp	r4, #16
   87574:	f340 821e 	ble.w	879b4 <_vfiprintf_r+0xc04>
   87578:	9914      	ldr	r1, [sp, #80]	; 0x50
   8757a:	4d32      	ldr	r5, [pc, #200]	; (87644 <_vfiprintf_r+0x894>)
   8757c:	2710      	movs	r7, #16
   8757e:	f8dd a018 	ldr.w	sl, [sp, #24]
   87582:	f8dd b008 	ldr.w	fp, [sp, #8]
   87586:	e005      	b.n	87594 <_vfiprintf_r+0x7e4>
   87588:	1c88      	adds	r0, r1, #2
   8758a:	3608      	adds	r6, #8
   8758c:	4619      	mov	r1, r3
   8758e:	3c10      	subs	r4, #16
   87590:	2c10      	cmp	r4, #16
   87592:	dd10      	ble.n	875b6 <_vfiprintf_r+0x806>
   87594:	1c4b      	adds	r3, r1, #1
   87596:	3210      	adds	r2, #16
   87598:	2b07      	cmp	r3, #7
   8759a:	9215      	str	r2, [sp, #84]	; 0x54
   8759c:	e886 00a0 	stmia.w	r6, {r5, r7}
   875a0:	9314      	str	r3, [sp, #80]	; 0x50
   875a2:	ddf1      	ble.n	87588 <_vfiprintf_r+0x7d8>
   875a4:	2a00      	cmp	r2, #0
   875a6:	d17d      	bne.n	876a4 <_vfiprintf_r+0x8f4>
   875a8:	3c10      	subs	r4, #16
   875aa:	2c10      	cmp	r4, #16
   875ac:	f04f 0001 	mov.w	r0, #1
   875b0:	4611      	mov	r1, r2
   875b2:	464e      	mov	r6, r9
   875b4:	dcee      	bgt.n	87594 <_vfiprintf_r+0x7e4>
   875b6:	4422      	add	r2, r4
   875b8:	2807      	cmp	r0, #7
   875ba:	9215      	str	r2, [sp, #84]	; 0x54
   875bc:	6035      	str	r5, [r6, #0]
   875be:	6074      	str	r4, [r6, #4]
   875c0:	9014      	str	r0, [sp, #80]	; 0x50
   875c2:	dd59      	ble.n	87678 <_vfiprintf_r+0x8c8>
   875c4:	2a00      	cmp	r2, #0
   875c6:	d14f      	bne.n	87668 <_vfiprintf_r+0x8b8>
   875c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   875ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
   875ce:	9d04      	ldr	r5, [sp, #16]
   875d0:	45ab      	cmp	fp, r5
   875d2:	bfac      	ite	ge
   875d4:	445c      	addge	r4, fp
   875d6:	1964      	addlt	r4, r4, r5
   875d8:	9409      	str	r4, [sp, #36]	; 0x24
   875da:	e05e      	b.n	8769a <_vfiprintf_r+0x8ea>
   875dc:	4620      	mov	r0, r4
   875de:	9902      	ldr	r1, [sp, #8]
   875e0:	aa13      	add	r2, sp, #76	; 0x4c
   875e2:	f7ff fba9 	bl	86d38 <__sprint_r.part.0>
   875e6:	2800      	cmp	r0, #0
   875e8:	d135      	bne.n	87656 <_vfiprintf_r+0x8a6>
   875ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   875ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   875ee:	f103 0c01 	add.w	ip, r3, #1
   875f2:	4648      	mov	r0, r9
   875f4:	e781      	b.n	874fa <_vfiprintf_r+0x74a>
   875f6:	08e0      	lsrs	r0, r4, #3
   875f8:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   875fc:	f004 0207 	and.w	r2, r4, #7
   87600:	08e9      	lsrs	r1, r5, #3
   87602:	3230      	adds	r2, #48	; 0x30
   87604:	ea50 0b01 	orrs.w	fp, r0, r1
   87608:	461f      	mov	r7, r3
   8760a:	701a      	strb	r2, [r3, #0]
   8760c:	4604      	mov	r4, r0
   8760e:	460d      	mov	r5, r1
   87610:	f103 33ff 	add.w	r3, r3, #4294967295
   87614:	d1ef      	bne.n	875f6 <_vfiprintf_r+0x846>
   87616:	f01a 0f01 	tst.w	sl, #1
   8761a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8761e:	4639      	mov	r1, r7
   87620:	f000 80b9 	beq.w	87796 <_vfiprintf_r+0x9e6>
   87624:	2a30      	cmp	r2, #48	; 0x30
   87626:	f43f acf4 	beq.w	87012 <_vfiprintf_r+0x262>
   8762a:	461f      	mov	r7, r3
   8762c:	ebc7 0509 	rsb	r5, r7, r9
   87630:	2330      	movs	r3, #48	; 0x30
   87632:	9505      	str	r5, [sp, #20]
   87634:	f801 3c01 	strb.w	r3, [r1, #-1]
   87638:	e4ee      	b.n	87018 <_vfiprintf_r+0x268>
   8763a:	bf00      	nop
   8763c:	0008afbc 	.word	0x0008afbc
   87640:	0008afd8 	.word	0x0008afd8
   87644:	0008afe8 	.word	0x0008afe8
   87648:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8764a:	b123      	cbz	r3, 87656 <_vfiprintf_r+0x8a6>
   8764c:	9806      	ldr	r0, [sp, #24]
   8764e:	9902      	ldr	r1, [sp, #8]
   87650:	aa13      	add	r2, sp, #76	; 0x4c
   87652:	f7ff fb71 	bl	86d38 <__sprint_r.part.0>
   87656:	9c02      	ldr	r4, [sp, #8]
   87658:	89a3      	ldrh	r3, [r4, #12]
   8765a:	065b      	lsls	r3, r3, #25
   8765c:	f53f ac98 	bmi.w	86f90 <_vfiprintf_r+0x1e0>
   87660:	9809      	ldr	r0, [sp, #36]	; 0x24
   87662:	b031      	add	sp, #196	; 0xc4
   87664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87668:	9806      	ldr	r0, [sp, #24]
   8766a:	9902      	ldr	r1, [sp, #8]
   8766c:	aa13      	add	r2, sp, #76	; 0x4c
   8766e:	f7ff fb63 	bl	86d38 <__sprint_r.part.0>
   87672:	2800      	cmp	r0, #0
   87674:	d1ef      	bne.n	87656 <_vfiprintf_r+0x8a6>
   87676:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87678:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8767a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8767e:	9d04      	ldr	r5, [sp, #16]
   87680:	45ab      	cmp	fp, r5
   87682:	bfac      	ite	ge
   87684:	445c      	addge	r4, fp
   87686:	1964      	addlt	r4, r4, r5
   87688:	9409      	str	r4, [sp, #36]	; 0x24
   8768a:	b132      	cbz	r2, 8769a <_vfiprintf_r+0x8ea>
   8768c:	9806      	ldr	r0, [sp, #24]
   8768e:	9902      	ldr	r1, [sp, #8]
   87690:	aa13      	add	r2, sp, #76	; 0x4c
   87692:	f7ff fb51 	bl	86d38 <__sprint_r.part.0>
   87696:	2800      	cmp	r0, #0
   87698:	d1dd      	bne.n	87656 <_vfiprintf_r+0x8a6>
   8769a:	2000      	movs	r0, #0
   8769c:	9014      	str	r0, [sp, #80]	; 0x50
   8769e:	464e      	mov	r6, r9
   876a0:	f7ff bbb9 	b.w	86e16 <_vfiprintf_r+0x66>
   876a4:	4650      	mov	r0, sl
   876a6:	4659      	mov	r1, fp
   876a8:	aa13      	add	r2, sp, #76	; 0x4c
   876aa:	f7ff fb45 	bl	86d38 <__sprint_r.part.0>
   876ae:	2800      	cmp	r0, #0
   876b0:	d1d1      	bne.n	87656 <_vfiprintf_r+0x8a6>
   876b2:	9914      	ldr	r1, [sp, #80]	; 0x50
   876b4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   876b6:	1c48      	adds	r0, r1, #1
   876b8:	464e      	mov	r6, r9
   876ba:	e768      	b.n	8758e <_vfiprintf_r+0x7de>
   876bc:	2a00      	cmp	r2, #0
   876be:	f040 80f7 	bne.w	878b0 <_vfiprintf_r+0xb00>
   876c2:	9c05      	ldr	r4, [sp, #20]
   876c4:	2301      	movs	r3, #1
   876c6:	9720      	str	r7, [sp, #128]	; 0x80
   876c8:	9421      	str	r4, [sp, #132]	; 0x84
   876ca:	9415      	str	r4, [sp, #84]	; 0x54
   876cc:	4622      	mov	r2, r4
   876ce:	9314      	str	r3, [sp, #80]	; 0x50
   876d0:	464e      	mov	r6, r9
   876d2:	3608      	adds	r6, #8
   876d4:	e741      	b.n	8755a <_vfiprintf_r+0x7aa>
   876d6:	9d04      	ldr	r5, [sp, #16]
   876d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
   876dc:	ebcb 0405 	rsb	r4, fp, r5
   876e0:	2c00      	cmp	r4, #0
   876e2:	f77f aef7 	ble.w	874d4 <_vfiprintf_r+0x724>
   876e6:	2c10      	cmp	r4, #16
   876e8:	4da6      	ldr	r5, [pc, #664]	; (87984 <_vfiprintf_r+0xbd4>)
   876ea:	f340 8170 	ble.w	879ce <_vfiprintf_r+0xc1e>
   876ee:	4629      	mov	r1, r5
   876f0:	f04f 0b10 	mov.w	fp, #16
   876f4:	4625      	mov	r5, r4
   876f6:	4664      	mov	r4, ip
   876f8:	46b4      	mov	ip, r6
   876fa:	460e      	mov	r6, r1
   876fc:	e006      	b.n	8770c <_vfiprintf_r+0x95c>
   876fe:	1c98      	adds	r0, r3, #2
   87700:	f10c 0c08 	add.w	ip, ip, #8
   87704:	460b      	mov	r3, r1
   87706:	3d10      	subs	r5, #16
   87708:	2d10      	cmp	r5, #16
   8770a:	dd0f      	ble.n	8772c <_vfiprintf_r+0x97c>
   8770c:	1c59      	adds	r1, r3, #1
   8770e:	3210      	adds	r2, #16
   87710:	2907      	cmp	r1, #7
   87712:	9215      	str	r2, [sp, #84]	; 0x54
   87714:	e88c 0840 	stmia.w	ip, {r6, fp}
   87718:	9114      	str	r1, [sp, #80]	; 0x50
   8771a:	ddf0      	ble.n	876fe <_vfiprintf_r+0x94e>
   8771c:	b9ba      	cbnz	r2, 8774e <_vfiprintf_r+0x99e>
   8771e:	3d10      	subs	r5, #16
   87720:	2d10      	cmp	r5, #16
   87722:	f04f 0001 	mov.w	r0, #1
   87726:	4613      	mov	r3, r2
   87728:	46cc      	mov	ip, r9
   8772a:	dcef      	bgt.n	8770c <_vfiprintf_r+0x95c>
   8772c:	4633      	mov	r3, r6
   8772e:	4666      	mov	r6, ip
   87730:	46a4      	mov	ip, r4
   87732:	462c      	mov	r4, r5
   87734:	461d      	mov	r5, r3
   87736:	4422      	add	r2, r4
   87738:	2807      	cmp	r0, #7
   8773a:	9215      	str	r2, [sp, #84]	; 0x54
   8773c:	6035      	str	r5, [r6, #0]
   8773e:	6074      	str	r4, [r6, #4]
   87740:	9014      	str	r0, [sp, #80]	; 0x50
   87742:	f300 80af 	bgt.w	878a4 <_vfiprintf_r+0xaf4>
   87746:	3608      	adds	r6, #8
   87748:	1c41      	adds	r1, r0, #1
   8774a:	4603      	mov	r3, r0
   8774c:	e6c2      	b.n	874d4 <_vfiprintf_r+0x724>
   8774e:	9806      	ldr	r0, [sp, #24]
   87750:	9902      	ldr	r1, [sp, #8]
   87752:	aa13      	add	r2, sp, #76	; 0x4c
   87754:	f7ff faf0 	bl	86d38 <__sprint_r.part.0>
   87758:	2800      	cmp	r0, #0
   8775a:	f47f af7c 	bne.w	87656 <_vfiprintf_r+0x8a6>
   8775e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87760:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87762:	1c58      	adds	r0, r3, #1
   87764:	46cc      	mov	ip, r9
   87766:	e7ce      	b.n	87706 <_vfiprintf_r+0x956>
   87768:	2a00      	cmp	r2, #0
   8776a:	d179      	bne.n	87860 <_vfiprintf_r+0xab0>
   8776c:	4619      	mov	r1, r3
   8776e:	464e      	mov	r6, r9
   87770:	4613      	mov	r3, r2
   87772:	e69c      	b.n	874ae <_vfiprintf_r+0x6fe>
   87774:	2a00      	cmp	r2, #0
   87776:	f040 8084 	bne.w	87882 <_vfiprintf_r+0xad2>
   8777a:	2101      	movs	r1, #1
   8777c:	4613      	mov	r3, r2
   8777e:	464e      	mov	r6, r9
   87780:	e6a4      	b.n	874cc <_vfiprintf_r+0x71c>
   87782:	464f      	mov	r7, r9
   87784:	e448      	b.n	87018 <_vfiprintf_r+0x268>
   87786:	2d00      	cmp	r5, #0
   87788:	bf08      	it	eq
   8778a:	2c0a      	cmpeq	r4, #10
   8778c:	d246      	bcs.n	8781c <_vfiprintf_r+0xa6c>
   8778e:	3430      	adds	r4, #48	; 0x30
   87790:	af30      	add	r7, sp, #192	; 0xc0
   87792:	f807 4d41 	strb.w	r4, [r7, #-65]!
   87796:	ebc7 0309 	rsb	r3, r7, r9
   8779a:	9305      	str	r3, [sp, #20]
   8779c:	e43c      	b.n	87018 <_vfiprintf_r+0x268>
   8779e:	2302      	movs	r3, #2
   877a0:	e417      	b.n	86fd2 <_vfiprintf_r+0x222>
   877a2:	2a00      	cmp	r2, #0
   877a4:	f040 80af 	bne.w	87906 <_vfiprintf_r+0xb56>
   877a8:	4613      	mov	r3, r2
   877aa:	2101      	movs	r1, #1
   877ac:	464e      	mov	r6, r9
   877ae:	e66d      	b.n	8748c <_vfiprintf_r+0x6dc>
   877b0:	4644      	mov	r4, r8
   877b2:	f7ff bb58 	b.w	86e66 <_vfiprintf_r+0xb6>
   877b6:	9806      	ldr	r0, [sp, #24]
   877b8:	9902      	ldr	r1, [sp, #8]
   877ba:	aa13      	add	r2, sp, #76	; 0x4c
   877bc:	f7ff fabc 	bl	86d38 <__sprint_r.part.0>
   877c0:	2800      	cmp	r0, #0
   877c2:	f47f af48 	bne.w	87656 <_vfiprintf_r+0x8a6>
   877c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   877c8:	464e      	mov	r6, r9
   877ca:	e6c6      	b.n	8755a <_vfiprintf_r+0x7aa>
   877cc:	9d08      	ldr	r5, [sp, #32]
   877ce:	682c      	ldr	r4, [r5, #0]
   877d0:	3504      	adds	r5, #4
   877d2:	9508      	str	r5, [sp, #32]
   877d4:	2500      	movs	r5, #0
   877d6:	f7ff bbfc 	b.w	86fd2 <_vfiprintf_r+0x222>
   877da:	9d08      	ldr	r5, [sp, #32]
   877dc:	2301      	movs	r3, #1
   877de:	682c      	ldr	r4, [r5, #0]
   877e0:	3504      	adds	r5, #4
   877e2:	9508      	str	r5, [sp, #32]
   877e4:	2500      	movs	r5, #0
   877e6:	f7ff bbf4 	b.w	86fd2 <_vfiprintf_r+0x222>
   877ea:	9d08      	ldr	r5, [sp, #32]
   877ec:	682c      	ldr	r4, [r5, #0]
   877ee:	3504      	adds	r5, #4
   877f0:	9508      	str	r5, [sp, #32]
   877f2:	2500      	movs	r5, #0
   877f4:	e525      	b.n	87242 <_vfiprintf_r+0x492>
   877f6:	9d08      	ldr	r5, [sp, #32]
   877f8:	682c      	ldr	r4, [r5, #0]
   877fa:	3504      	adds	r5, #4
   877fc:	9508      	str	r5, [sp, #32]
   877fe:	17e5      	asrs	r5, r4, #31
   87800:	4622      	mov	r2, r4
   87802:	462b      	mov	r3, r5
   87804:	e48e      	b.n	87124 <_vfiprintf_r+0x374>
   87806:	9806      	ldr	r0, [sp, #24]
   87808:	9902      	ldr	r1, [sp, #8]
   8780a:	aa13      	add	r2, sp, #76	; 0x4c
   8780c:	f7ff fa94 	bl	86d38 <__sprint_r.part.0>
   87810:	2800      	cmp	r0, #0
   87812:	f47f af20 	bne.w	87656 <_vfiprintf_r+0x8a6>
   87816:	464e      	mov	r6, r9
   87818:	f7ff bb9a 	b.w	86f50 <_vfiprintf_r+0x1a0>
   8781c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   87820:	9603      	str	r6, [sp, #12]
   87822:	465e      	mov	r6, fp
   87824:	46e3      	mov	fp, ip
   87826:	4620      	mov	r0, r4
   87828:	4629      	mov	r1, r5
   8782a:	220a      	movs	r2, #10
   8782c:	2300      	movs	r3, #0
   8782e:	f7fe fd6b 	bl	86308 <__aeabi_uldivmod>
   87832:	3230      	adds	r2, #48	; 0x30
   87834:	7032      	strb	r2, [r6, #0]
   87836:	4620      	mov	r0, r4
   87838:	4629      	mov	r1, r5
   8783a:	220a      	movs	r2, #10
   8783c:	2300      	movs	r3, #0
   8783e:	f7fe fd63 	bl	86308 <__aeabi_uldivmod>
   87842:	4604      	mov	r4, r0
   87844:	460d      	mov	r5, r1
   87846:	ea54 0005 	orrs.w	r0, r4, r5
   8784a:	4637      	mov	r7, r6
   8784c:	f106 36ff 	add.w	r6, r6, #4294967295
   87850:	d1e9      	bne.n	87826 <_vfiprintf_r+0xa76>
   87852:	ebc7 0309 	rsb	r3, r7, r9
   87856:	46dc      	mov	ip, fp
   87858:	9e03      	ldr	r6, [sp, #12]
   8785a:	9305      	str	r3, [sp, #20]
   8785c:	f7ff bbdc 	b.w	87018 <_vfiprintf_r+0x268>
   87860:	9806      	ldr	r0, [sp, #24]
   87862:	9902      	ldr	r1, [sp, #8]
   87864:	aa13      	add	r2, sp, #76	; 0x4c
   87866:	f8cd c004 	str.w	ip, [sp, #4]
   8786a:	f7ff fa65 	bl	86d38 <__sprint_r.part.0>
   8786e:	f8dd c004 	ldr.w	ip, [sp, #4]
   87872:	2800      	cmp	r0, #0
   87874:	f47f aeef 	bne.w	87656 <_vfiprintf_r+0x8a6>
   87878:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8787a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8787c:	1c59      	adds	r1, r3, #1
   8787e:	464e      	mov	r6, r9
   87880:	e615      	b.n	874ae <_vfiprintf_r+0x6fe>
   87882:	9806      	ldr	r0, [sp, #24]
   87884:	9902      	ldr	r1, [sp, #8]
   87886:	aa13      	add	r2, sp, #76	; 0x4c
   87888:	f8cd c004 	str.w	ip, [sp, #4]
   8788c:	f7ff fa54 	bl	86d38 <__sprint_r.part.0>
   87890:	f8dd c004 	ldr.w	ip, [sp, #4]
   87894:	2800      	cmp	r0, #0
   87896:	f47f aede 	bne.w	87656 <_vfiprintf_r+0x8a6>
   8789a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8789c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8789e:	1c59      	adds	r1, r3, #1
   878a0:	464e      	mov	r6, r9
   878a2:	e613      	b.n	874cc <_vfiprintf_r+0x71c>
   878a4:	2a00      	cmp	r2, #0
   878a6:	d156      	bne.n	87956 <_vfiprintf_r+0xba6>
   878a8:	2101      	movs	r1, #1
   878aa:	4613      	mov	r3, r2
   878ac:	464e      	mov	r6, r9
   878ae:	e611      	b.n	874d4 <_vfiprintf_r+0x724>
   878b0:	9806      	ldr	r0, [sp, #24]
   878b2:	9902      	ldr	r1, [sp, #8]
   878b4:	aa13      	add	r2, sp, #76	; 0x4c
   878b6:	f7ff fa3f 	bl	86d38 <__sprint_r.part.0>
   878ba:	2800      	cmp	r0, #0
   878bc:	f47f aecb 	bne.w	87656 <_vfiprintf_r+0x8a6>
   878c0:	9914      	ldr	r1, [sp, #80]	; 0x50
   878c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   878c4:	3101      	adds	r1, #1
   878c6:	464e      	mov	r6, r9
   878c8:	e639      	b.n	8753e <_vfiprintf_r+0x78e>
   878ca:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   878ce:	4264      	negs	r4, r4
   878d0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   878d4:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   878d8:	f8cd b01c 	str.w	fp, [sp, #28]
   878dc:	f8cd c014 	str.w	ip, [sp, #20]
   878e0:	2301      	movs	r3, #1
   878e2:	f7ff bb7e 	b.w	86fe2 <_vfiprintf_r+0x232>
   878e6:	f01a 0f10 	tst.w	sl, #16
   878ea:	d11d      	bne.n	87928 <_vfiprintf_r+0xb78>
   878ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
   878f0:	d058      	beq.n	879a4 <_vfiprintf_r+0xbf4>
   878f2:	9d08      	ldr	r5, [sp, #32]
   878f4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   878f8:	682b      	ldr	r3, [r5, #0]
   878fa:	3504      	adds	r5, #4
   878fc:	9508      	str	r5, [sp, #32]
   878fe:	f8a3 b000 	strh.w	fp, [r3]
   87902:	f7ff ba88 	b.w	86e16 <_vfiprintf_r+0x66>
   87906:	9806      	ldr	r0, [sp, #24]
   87908:	9902      	ldr	r1, [sp, #8]
   8790a:	aa13      	add	r2, sp, #76	; 0x4c
   8790c:	f8cd c004 	str.w	ip, [sp, #4]
   87910:	f7ff fa12 	bl	86d38 <__sprint_r.part.0>
   87914:	f8dd c004 	ldr.w	ip, [sp, #4]
   87918:	2800      	cmp	r0, #0
   8791a:	f47f ae9c 	bne.w	87656 <_vfiprintf_r+0x8a6>
   8791e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87920:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87922:	1c59      	adds	r1, r3, #1
   87924:	464e      	mov	r6, r9
   87926:	e5b1      	b.n	8748c <_vfiprintf_r+0x6dc>
   87928:	f8dd b020 	ldr.w	fp, [sp, #32]
   8792c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8792e:	f8db 3000 	ldr.w	r3, [fp]
   87932:	f10b 0b04 	add.w	fp, fp, #4
   87936:	f8cd b020 	str.w	fp, [sp, #32]
   8793a:	601c      	str	r4, [r3, #0]
   8793c:	f7ff ba6b 	b.w	86e16 <_vfiprintf_r+0x66>
   87940:	9408      	str	r4, [sp, #32]
   87942:	f7ff f997 	bl	86c74 <strlen>
   87946:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   8794a:	9005      	str	r0, [sp, #20]
   8794c:	9407      	str	r4, [sp, #28]
   8794e:	f04f 0c00 	mov.w	ip, #0
   87952:	f7ff bb61 	b.w	87018 <_vfiprintf_r+0x268>
   87956:	9806      	ldr	r0, [sp, #24]
   87958:	9902      	ldr	r1, [sp, #8]
   8795a:	aa13      	add	r2, sp, #76	; 0x4c
   8795c:	f8cd c004 	str.w	ip, [sp, #4]
   87960:	f7ff f9ea 	bl	86d38 <__sprint_r.part.0>
   87964:	f8dd c004 	ldr.w	ip, [sp, #4]
   87968:	2800      	cmp	r0, #0
   8796a:	f47f ae74 	bne.w	87656 <_vfiprintf_r+0x8a6>
   8796e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87970:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87972:	1c59      	adds	r1, r3, #1
   87974:	464e      	mov	r6, r9
   87976:	e5ad      	b.n	874d4 <_vfiprintf_r+0x724>
   87978:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8797a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8797c:	3301      	adds	r3, #1
   8797e:	4d02      	ldr	r5, [pc, #8]	; (87988 <_vfiprintf_r+0xbd8>)
   87980:	f7ff bb9a 	b.w	870b8 <_vfiprintf_r+0x308>
   87984:	0008afd8 	.word	0x0008afd8
   87988:	0008afe8 	.word	0x0008afe8
   8798c:	f1bc 0f06 	cmp.w	ip, #6
   87990:	bf34      	ite	cc
   87992:	4663      	movcc	r3, ip
   87994:	2306      	movcs	r3, #6
   87996:	9408      	str	r4, [sp, #32]
   87998:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   8799c:	9305      	str	r3, [sp, #20]
   8799e:	9403      	str	r4, [sp, #12]
   879a0:	4f16      	ldr	r7, [pc, #88]	; (879fc <_vfiprintf_r+0xc4c>)
   879a2:	e472      	b.n	8728a <_vfiprintf_r+0x4da>
   879a4:	9c08      	ldr	r4, [sp, #32]
   879a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
   879a8:	6823      	ldr	r3, [r4, #0]
   879aa:	3404      	adds	r4, #4
   879ac:	9408      	str	r4, [sp, #32]
   879ae:	601d      	str	r5, [r3, #0]
   879b0:	f7ff ba31 	b.w	86e16 <_vfiprintf_r+0x66>
   879b4:	9814      	ldr	r0, [sp, #80]	; 0x50
   879b6:	4d12      	ldr	r5, [pc, #72]	; (87a00 <_vfiprintf_r+0xc50>)
   879b8:	3001      	adds	r0, #1
   879ba:	e5fc      	b.n	875b6 <_vfiprintf_r+0x806>
   879bc:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   879c0:	f8cd c014 	str.w	ip, [sp, #20]
   879c4:	9507      	str	r5, [sp, #28]
   879c6:	9408      	str	r4, [sp, #32]
   879c8:	4684      	mov	ip, r0
   879ca:	f7ff bb25 	b.w	87018 <_vfiprintf_r+0x268>
   879ce:	4608      	mov	r0, r1
   879d0:	e6b1      	b.n	87736 <_vfiprintf_r+0x986>
   879d2:	46a0      	mov	r8, r4
   879d4:	2500      	movs	r5, #0
   879d6:	f7ff ba5a 	b.w	86e8e <_vfiprintf_r+0xde>
   879da:	f8dd b020 	ldr.w	fp, [sp, #32]
   879de:	f898 3001 	ldrb.w	r3, [r8, #1]
   879e2:	f8db 5000 	ldr.w	r5, [fp]
   879e6:	f10b 0204 	add.w	r2, fp, #4
   879ea:	2d00      	cmp	r5, #0
   879ec:	9208      	str	r2, [sp, #32]
   879ee:	46a0      	mov	r8, r4
   879f0:	f6bf aa4b 	bge.w	86e8a <_vfiprintf_r+0xda>
   879f4:	f04f 35ff 	mov.w	r5, #4294967295
   879f8:	f7ff ba47 	b.w	86e8a <_vfiprintf_r+0xda>
   879fc:	0008afd0 	.word	0x0008afd0
   87a00:	0008afe8 	.word	0x0008afe8

00087a04 <__sbprintf>:
   87a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87a08:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   87a0a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   87a0e:	4688      	mov	r8, r1
   87a10:	9719      	str	r7, [sp, #100]	; 0x64
   87a12:	f8d8 701c 	ldr.w	r7, [r8, #28]
   87a16:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   87a1a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   87a1e:	9707      	str	r7, [sp, #28]
   87a20:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   87a24:	ac1a      	add	r4, sp, #104	; 0x68
   87a26:	f44f 6580 	mov.w	r5, #1024	; 0x400
   87a2a:	f02a 0a02 	bic.w	sl, sl, #2
   87a2e:	2600      	movs	r6, #0
   87a30:	4669      	mov	r1, sp
   87a32:	9400      	str	r4, [sp, #0]
   87a34:	9404      	str	r4, [sp, #16]
   87a36:	9502      	str	r5, [sp, #8]
   87a38:	9505      	str	r5, [sp, #20]
   87a3a:	f8ad a00c 	strh.w	sl, [sp, #12]
   87a3e:	f8ad 900e 	strh.w	r9, [sp, #14]
   87a42:	9709      	str	r7, [sp, #36]	; 0x24
   87a44:	9606      	str	r6, [sp, #24]
   87a46:	4605      	mov	r5, r0
   87a48:	f7ff f9b2 	bl	86db0 <_vfiprintf_r>
   87a4c:	1e04      	subs	r4, r0, #0
   87a4e:	db07      	blt.n	87a60 <__sbprintf+0x5c>
   87a50:	4628      	mov	r0, r5
   87a52:	4669      	mov	r1, sp
   87a54:	f000 fdf6 	bl	88644 <_fflush_r>
   87a58:	42b0      	cmp	r0, r6
   87a5a:	bf18      	it	ne
   87a5c:	f04f 34ff 	movne.w	r4, #4294967295
   87a60:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   87a64:	065b      	lsls	r3, r3, #25
   87a66:	d505      	bpl.n	87a74 <__sbprintf+0x70>
   87a68:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   87a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87a70:	f8a8 300c 	strh.w	r3, [r8, #12]
   87a74:	4620      	mov	r0, r4
   87a76:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   87a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87a7e:	bf00      	nop

00087a80 <__svfiscanf_r>:
   87a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87a84:	460c      	mov	r4, r1
   87a86:	8989      	ldrh	r1, [r1, #12]
   87a88:	b0dd      	sub	sp, #372	; 0x174
   87a8a:	048f      	lsls	r7, r1, #18
   87a8c:	4683      	mov	fp, r0
   87a8e:	9307      	str	r3, [sp, #28]
   87a90:	d406      	bmi.n	87aa0 <__svfiscanf_r+0x20>
   87a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87a94:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
   87a98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87a9c:	81a1      	strh	r1, [r4, #12]
   87a9e:	6663      	str	r3, [r4, #100]	; 0x64
   87aa0:	4690      	mov	r8, r2
   87aa2:	f818 3b01 	ldrb.w	r3, [r8], #1
   87aa6:	2600      	movs	r6, #0
   87aa8:	9606      	str	r6, [sp, #24]
   87aaa:	9609      	str	r6, [sp, #36]	; 0x24
   87aac:	4635      	mov	r5, r6
   87aae:	960a      	str	r6, [sp, #40]	; 0x28
   87ab0:	4f8f      	ldr	r7, [pc, #572]	; (87cf0 <__svfiscanf_r+0x270>)
   87ab2:	930f      	str	r3, [sp, #60]	; 0x3c
   87ab4:	b32b      	cbz	r3, 87b02 <__svfiscanf_r+0x82>
   87ab6:	6839      	ldr	r1, [r7, #0]
   87ab8:	18c8      	adds	r0, r1, r3
   87aba:	7840      	ldrb	r0, [r0, #1]
   87abc:	f000 0008 	and.w	r0, r0, #8
   87ac0:	f000 09ff 	and.w	r9, r0, #255	; 0xff
   87ac4:	b308      	cbz	r0, 87b0a <__svfiscanf_r+0x8a>
   87ac6:	6862      	ldr	r2, [r4, #4]
   87ac8:	e00c      	b.n	87ae4 <__svfiscanf_r+0x64>
   87aca:	6823      	ldr	r3, [r4, #0]
   87acc:	683a      	ldr	r2, [r7, #0]
   87ace:	7819      	ldrb	r1, [r3, #0]
   87ad0:	3301      	adds	r3, #1
   87ad2:	440a      	add	r2, r1
   87ad4:	7852      	ldrb	r2, [r2, #1]
   87ad6:	0716      	lsls	r6, r2, #28
   87ad8:	d50c      	bpl.n	87af4 <__svfiscanf_r+0x74>
   87ada:	6862      	ldr	r2, [r4, #4]
   87adc:	3501      	adds	r5, #1
   87ade:	3a01      	subs	r2, #1
   87ae0:	6023      	str	r3, [r4, #0]
   87ae2:	6062      	str	r2, [r4, #4]
   87ae4:	2a00      	cmp	r2, #0
   87ae6:	dcf0      	bgt.n	87aca <__svfiscanf_r+0x4a>
   87ae8:	4658      	mov	r0, fp
   87aea:	4621      	mov	r1, r4
   87aec:	f002 f894 	bl	89c18 <__srefill_r>
   87af0:	2800      	cmp	r0, #0
   87af2:	d0ea      	beq.n	87aca <__svfiscanf_r+0x4a>
   87af4:	4642      	mov	r2, r8
   87af6:	4690      	mov	r8, r2
   87af8:	f818 3b01 	ldrb.w	r3, [r8], #1
   87afc:	930f      	str	r3, [sp, #60]	; 0x3c
   87afe:	2b00      	cmp	r3, #0
   87b00:	d1d9      	bne.n	87ab6 <__svfiscanf_r+0x36>
   87b02:	980a      	ldr	r0, [sp, #40]	; 0x28
   87b04:	b05d      	add	sp, #372	; 0x174
   87b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87b0a:	2b25      	cmp	r3, #37	; 0x25
   87b0c:	f040 8089 	bne.w	87c22 <__svfiscanf_r+0x1a2>
   87b10:	7853      	ldrb	r3, [r2, #1]
   87b12:	464e      	mov	r6, r9
   87b14:	f108 0201 	add.w	r2, r8, #1
   87b18:	2b78      	cmp	r3, #120	; 0x78
   87b1a:	f200 81a5 	bhi.w	87e68 <__svfiscanf_r+0x3e8>
   87b1e:	e8df f013 	tbh	[pc, r3, lsl #1]
   87b22:	0079      	.short	0x0079
   87b24:	01a301a3 	.word	0x01a301a3
   87b28:	01a301a3 	.word	0x01a301a3
   87b2c:	01a301a3 	.word	0x01a301a3
   87b30:	01a301a3 	.word	0x01a301a3
   87b34:	01a301a3 	.word	0x01a301a3
   87b38:	01a301a3 	.word	0x01a301a3
   87b3c:	01a301a3 	.word	0x01a301a3
   87b40:	01a301a3 	.word	0x01a301a3
   87b44:	01a301a3 	.word	0x01a301a3
   87b48:	01a301a3 	.word	0x01a301a3
   87b4c:	01a301a3 	.word	0x01a301a3
   87b50:	01a301a3 	.word	0x01a301a3
   87b54:	01a301a3 	.word	0x01a301a3
   87b58:	01a301a3 	.word	0x01a301a3
   87b5c:	01a301a3 	.word	0x01a301a3
   87b60:	01a301a3 	.word	0x01a301a3
   87b64:	01a301a3 	.word	0x01a301a3
   87b68:	01a301a3 	.word	0x01a301a3
   87b6c:	01a3007e 	.word	0x01a3007e
   87b70:	01a301a3 	.word	0x01a301a3
   87b74:	017901a3 	.word	0x017901a3
   87b78:	01a301a3 	.word	0x01a301a3
   87b7c:	01a301a3 	.word	0x01a301a3
   87b80:	016f01a3 	.word	0x016f01a3
   87b84:	016f016f 	.word	0x016f016f
   87b88:	016f016f 	.word	0x016f016f
   87b8c:	016f016f 	.word	0x016f016f
   87b90:	016f016f 	.word	0x016f016f
   87b94:	01a3016f 	.word	0x01a3016f
   87b98:	01a301a3 	.word	0x01a301a3
   87b9c:	01a301a3 	.word	0x01a301a3
   87ba0:	01a301a3 	.word	0x01a301a3
   87ba4:	01a301a3 	.word	0x01a301a3
   87ba8:	016b01a3 	.word	0x016b01a3
   87bac:	01a301a3 	.word	0x01a301a3
   87bb0:	01a301a3 	.word	0x01a301a3
   87bb4:	01a301a3 	.word	0x01a301a3
   87bb8:	016501a3 	.word	0x016501a3
   87bbc:	01a301a3 	.word	0x01a301a3
   87bc0:	01a30161 	.word	0x01a30161
   87bc4:	01a301a3 	.word	0x01a301a3
   87bc8:	01a301a3 	.word	0x01a301a3
   87bcc:	01a301a3 	.word	0x01a301a3
   87bd0:	015701a3 	.word	0x015701a3
   87bd4:	01a301a3 	.word	0x01a301a3
   87bd8:	01a3014c 	.word	0x01a3014c
   87bdc:	01a301a3 	.word	0x01a301a3
   87be0:	01a301a3 	.word	0x01a301a3
   87be4:	01a301a3 	.word	0x01a301a3
   87be8:	013e0146 	.word	0x013e0146
   87bec:	01a301a3 	.word	0x01a301a3
   87bf0:	013801a3 	.word	0x013801a3
   87bf4:	01a30130 	.word	0x01a30130
   87bf8:	012701a3 	.word	0x012701a3
   87bfc:	010d01a3 	.word	0x010d01a3
   87c00:	011d0105 	.word	0x011d0105
   87c04:	01a301a3 	.word	0x01a301a3
   87c08:	01a300eb 	.word	0x01a300eb
   87c0c:	01a30093 	.word	0x01a30093
   87c10:	015701a3 	.word	0x015701a3
   87c14:	f04f 30ff 	mov.w	r0, #4294967295
   87c18:	b05d      	add	sp, #372	; 0x174
   87c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87c1e:	9205      	str	r2, [sp, #20]
   87c20:	4690      	mov	r8, r2
   87c22:	6863      	ldr	r3, [r4, #4]
   87c24:	2b00      	cmp	r3, #0
   87c26:	f340 8343 	ble.w	882b0 <__svfiscanf_r+0x830>
   87c2a:	6823      	ldr	r3, [r4, #0]
   87c2c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
   87c30:	7819      	ldrb	r1, [r3, #0]
   87c32:	4291      	cmp	r1, r2
   87c34:	f47f af65 	bne.w	87b02 <__svfiscanf_r+0x82>
   87c38:	6862      	ldr	r2, [r4, #4]
   87c3a:	3301      	adds	r3, #1
   87c3c:	3a01      	subs	r2, #1
   87c3e:	6062      	str	r2, [r4, #4]
   87c40:	6023      	str	r3, [r4, #0]
   87c42:	3501      	adds	r5, #1
   87c44:	4642      	mov	r2, r8
   87c46:	e756      	b.n	87af6 <__svfiscanf_r+0x76>
   87c48:	492a      	ldr	r1, [pc, #168]	; (87cf4 <__svfiscanf_r+0x274>)
   87c4a:	9205      	str	r2, [sp, #20]
   87c4c:	220a      	movs	r2, #10
   87c4e:	9106      	str	r1, [sp, #24]
   87c50:	9209      	str	r2, [sp, #36]	; 0x24
   87c52:	f04f 0803 	mov.w	r8, #3
   87c56:	6863      	ldr	r3, [r4, #4]
   87c58:	2b00      	cmp	r3, #0
   87c5a:	dd53      	ble.n	87d04 <__svfiscanf_r+0x284>
   87c5c:	f019 0f40 	tst.w	r9, #64	; 0x40
   87c60:	d034      	beq.n	87ccc <__svfiscanf_r+0x24c>
   87c62:	f1b8 0f02 	cmp.w	r8, #2
   87c66:	f000 81f0 	beq.w	8804a <__svfiscanf_r+0x5ca>
   87c6a:	f1b8 0f03 	cmp.w	r8, #3
   87c6e:	f000 813a 	beq.w	87ee6 <__svfiscanf_r+0x466>
   87c72:	f1b8 0f01 	cmp.w	r8, #1
   87c76:	f000 8106 	beq.w	87e86 <__svfiscanf_r+0x406>
   87c7a:	2e00      	cmp	r6, #0
   87c7c:	bf08      	it	eq
   87c7e:	2601      	moveq	r6, #1
   87c80:	f019 0801 	ands.w	r8, r9, #1
   87c84:	f040 8265 	bne.w	88152 <__svfiscanf_r+0x6d2>
   87c88:	f019 0f10 	tst.w	r9, #16
   87c8c:	d109      	bne.n	87ca2 <__svfiscanf_r+0x222>
   87c8e:	e2f7      	b.n	88280 <__svfiscanf_r+0x800>
   87c90:	441a      	add	r2, r3
   87c92:	6022      	str	r2, [r4, #0]
   87c94:	4498      	add	r8, r3
   87c96:	1af6      	subs	r6, r6, r3
   87c98:	f001 ffbe 	bl	89c18 <__srefill_r>
   87c9c:	2800      	cmp	r0, #0
   87c9e:	f040 82e8 	bne.w	88272 <__svfiscanf_r+0x7f2>
   87ca2:	6863      	ldr	r3, [r4, #4]
   87ca4:	4658      	mov	r0, fp
   87ca6:	42b3      	cmp	r3, r6
   87ca8:	4621      	mov	r1, r4
   87caa:	6822      	ldr	r2, [r4, #0]
   87cac:	dbf0      	blt.n	87c90 <__svfiscanf_r+0x210>
   87cae:	1b9b      	subs	r3, r3, r6
   87cb0:	4432      	add	r2, r6
   87cb2:	6063      	str	r3, [r4, #4]
   87cb4:	44b0      	add	r8, r6
   87cb6:	6022      	str	r2, [r4, #0]
   87cb8:	4445      	add	r5, r8
   87cba:	f8dd 8014 	ldr.w	r8, [sp, #20]
   87cbe:	4642      	mov	r2, r8
   87cc0:	e719      	b.n	87af6 <__svfiscanf_r+0x76>
   87cc2:	4658      	mov	r0, fp
   87cc4:	4621      	mov	r1, r4
   87cc6:	f001 ffa7 	bl	89c18 <__srefill_r>
   87cca:	bb08      	cbnz	r0, 87d10 <__svfiscanf_r+0x290>
   87ccc:	6839      	ldr	r1, [r7, #0]
   87cce:	6823      	ldr	r3, [r4, #0]
   87cd0:	e000      	b.n	87cd4 <__svfiscanf_r+0x254>
   87cd2:	6023      	str	r3, [r4, #0]
   87cd4:	781a      	ldrb	r2, [r3, #0]
   87cd6:	3301      	adds	r3, #1
   87cd8:	440a      	add	r2, r1
   87cda:	7852      	ldrb	r2, [r2, #1]
   87cdc:	0710      	lsls	r0, r2, #28
   87cde:	d5c0      	bpl.n	87c62 <__svfiscanf_r+0x1e2>
   87ce0:	6862      	ldr	r2, [r4, #4]
   87ce2:	3501      	adds	r5, #1
   87ce4:	3a01      	subs	r2, #1
   87ce6:	2a00      	cmp	r2, #0
   87ce8:	6062      	str	r2, [r4, #4]
   87cea:	dcf2      	bgt.n	87cd2 <__svfiscanf_r+0x252>
   87cec:	e7e9      	b.n	87cc2 <__svfiscanf_r+0x242>
   87cee:	bf00      	nop
   87cf0:	2007066c 	.word	0x2007066c
   87cf4:	0008a0f5 	.word	0x0008a0f5
   87cf8:	6863      	ldr	r3, [r4, #4]
   87cfa:	9205      	str	r2, [sp, #20]
   87cfc:	2b00      	cmp	r3, #0
   87cfe:	f04f 0802 	mov.w	r8, #2
   87d02:	dcab      	bgt.n	87c5c <__svfiscanf_r+0x1dc>
   87d04:	4658      	mov	r0, fp
   87d06:	4621      	mov	r1, r4
   87d08:	f001 ff86 	bl	89c18 <__srefill_r>
   87d0c:	2800      	cmp	r0, #0
   87d0e:	d0a5      	beq.n	87c5c <__svfiscanf_r+0x1dc>
   87d10:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   87d12:	2e00      	cmp	r6, #0
   87d14:	f43f af7e 	beq.w	87c14 <__svfiscanf_r+0x194>
   87d18:	89a3      	ldrh	r3, [r4, #12]
   87d1a:	4630      	mov	r0, r6
   87d1c:	f013 0f40 	tst.w	r3, #64	; 0x40
   87d20:	bf18      	it	ne
   87d22:	f04f 30ff 	movne.w	r0, #4294967295
   87d26:	b05d      	add	sp, #372	; 0x174
   87d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87d2c:	9205      	str	r2, [sp, #20]
   87d2e:	4b8f      	ldr	r3, [pc, #572]	; (87f6c <__svfiscanf_r+0x4ec>)
   87d30:	2008      	movs	r0, #8
   87d32:	9306      	str	r3, [sp, #24]
   87d34:	9009      	str	r0, [sp, #36]	; 0x24
   87d36:	f04f 0803 	mov.w	r8, #3
   87d3a:	e78c      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87d3c:	f019 0f10 	tst.w	r9, #16
   87d40:	9205      	str	r2, [sp, #20]
   87d42:	f040 808d 	bne.w	87e60 <__svfiscanf_r+0x3e0>
   87d46:	f019 0f04 	tst.w	r9, #4
   87d4a:	f000 82cc 	beq.w	882e6 <__svfiscanf_r+0x866>
   87d4e:	9e07      	ldr	r6, [sp, #28]
   87d50:	4690      	mov	r8, r2
   87d52:	6833      	ldr	r3, [r6, #0]
   87d54:	3604      	adds	r6, #4
   87d56:	801d      	strh	r5, [r3, #0]
   87d58:	9607      	str	r6, [sp, #28]
   87d5a:	e6cb      	b.n	87af4 <__svfiscanf_r+0x74>
   87d5c:	4983      	ldr	r1, [pc, #524]	; (87f6c <__svfiscanf_r+0x4ec>)
   87d5e:	9205      	str	r2, [sp, #20]
   87d60:	2210      	movs	r2, #16
   87d62:	f449 7908 	orr.w	r9, r9, #544	; 0x220
   87d66:	9106      	str	r1, [sp, #24]
   87d68:	9209      	str	r2, [sp, #36]	; 0x24
   87d6a:	f04f 0803 	mov.w	r8, #3
   87d6e:	e772      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87d70:	f898 3001 	ldrb.w	r3, [r8, #1]
   87d74:	2b6c      	cmp	r3, #108	; 0x6c
   87d76:	f000 82af 	beq.w	882d8 <__svfiscanf_r+0x858>
   87d7a:	f049 0901 	orr.w	r9, r9, #1
   87d7e:	4690      	mov	r8, r2
   87d80:	e6c8      	b.n	87b14 <__svfiscanf_r+0x94>
   87d82:	9205      	str	r2, [sp, #20]
   87d84:	4a7a      	ldr	r2, [pc, #488]	; (87f70 <__svfiscanf_r+0x4f0>)
   87d86:	2300      	movs	r3, #0
   87d88:	9206      	str	r2, [sp, #24]
   87d8a:	9309      	str	r3, [sp, #36]	; 0x24
   87d8c:	f04f 0803 	mov.w	r8, #3
   87d90:	e761      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87d92:	f898 3001 	ldrb.w	r3, [r8, #1]
   87d96:	f049 0904 	orr.w	r9, r9, #4
   87d9a:	4690      	mov	r8, r2
   87d9c:	e6ba      	b.n	87b14 <__svfiscanf_r+0x94>
   87d9e:	9205      	str	r2, [sp, #20]
   87da0:	4973      	ldr	r1, [pc, #460]	; (87f70 <__svfiscanf_r+0x4f0>)
   87da2:	220a      	movs	r2, #10
   87da4:	9106      	str	r1, [sp, #24]
   87da6:	9209      	str	r2, [sp, #36]	; 0x24
   87da8:	f04f 0803 	mov.w	r8, #3
   87dac:	e753      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87dae:	9205      	str	r2, [sp, #20]
   87db0:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   87db4:	f04f 0800 	mov.w	r8, #0
   87db8:	e74d      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87dba:	4611      	mov	r1, r2
   87dbc:	a81c      	add	r0, sp, #112	; 0x70
   87dbe:	9205      	str	r2, [sp, #20]
   87dc0:	f001 ffc6 	bl	89d50 <__sccl>
   87dc4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   87dc8:	9005      	str	r0, [sp, #20]
   87dca:	f04f 0801 	mov.w	r8, #1
   87dce:	e742      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87dd0:	4b66      	ldr	r3, [pc, #408]	; (87f6c <__svfiscanf_r+0x4ec>)
   87dd2:	2010      	movs	r0, #16
   87dd4:	9205      	str	r2, [sp, #20]
   87dd6:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   87dda:	9306      	str	r3, [sp, #24]
   87ddc:	9009      	str	r0, [sp, #36]	; 0x24
   87dde:	f04f 0803 	mov.w	r8, #3
   87de2:	e738      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87de4:	9205      	str	r2, [sp, #20]
   87de6:	f049 0901 	orr.w	r9, r9, #1
   87dea:	e7a0      	b.n	87d2e <__svfiscanf_r+0x2ae>
   87dec:	f898 3001 	ldrb.w	r3, [r8, #1]
   87df0:	f049 0902 	orr.w	r9, r9, #2
   87df4:	4690      	mov	r8, r2
   87df6:	e68d      	b.n	87b14 <__svfiscanf_r+0x94>
   87df8:	9205      	str	r2, [sp, #20]
   87dfa:	f049 0901 	orr.w	r9, r9, #1
   87dfe:	e7cf      	b.n	87da0 <__svfiscanf_r+0x320>
   87e00:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   87e04:	eb03 0346 	add.w	r3, r3, r6, lsl #1
   87e08:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
   87e0c:	f898 3001 	ldrb.w	r3, [r8, #1]
   87e10:	4690      	mov	r8, r2
   87e12:	e67f      	b.n	87b14 <__svfiscanf_r+0x94>
   87e14:	f898 3001 	ldrb.w	r3, [r8, #1]
   87e18:	f049 0910 	orr.w	r9, r9, #16
   87e1c:	4690      	mov	r8, r2
   87e1e:	e679      	b.n	87b14 <__svfiscanf_r+0x94>
   87e20:	a810      	add	r0, sp, #64	; 0x40
   87e22:	2100      	movs	r1, #0
   87e24:	2208      	movs	r2, #8
   87e26:	900b      	str	r0, [sp, #44]	; 0x2c
   87e28:	f7fe fe1a 	bl	86a60 <memset>
   87e2c:	f019 0a10 	ands.w	sl, r9, #16
   87e30:	f000 8209 	beq.w	88246 <__svfiscanf_r+0x7c6>
   87e34:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
   87e38:	2200      	movs	r2, #0
   87e3a:	4690      	mov	r8, r2
   87e3c:	6822      	ldr	r2, [r4, #0]
   87e3e:	683b      	ldr	r3, [r7, #0]
   87e40:	7812      	ldrb	r2, [r2, #0]
   87e42:	4413      	add	r3, r2
   87e44:	785b      	ldrb	r3, [r3, #1]
   87e46:	071b      	lsls	r3, r3, #28
   87e48:	d402      	bmi.n	87e50 <__svfiscanf_r+0x3d0>
   87e4a:	2e00      	cmp	r6, #0
   87e4c:	f040 827e 	bne.w	8834c <__svfiscanf_r+0x8cc>
   87e50:	f1ba 0f00 	cmp.w	sl, #0
   87e54:	d104      	bne.n	87e60 <__svfiscanf_r+0x3e0>
   87e56:	f8c9 a000 	str.w	sl, [r9]
   87e5a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   87e5c:	3601      	adds	r6, #1
   87e5e:	960a      	str	r6, [sp, #40]	; 0x28
   87e60:	f8dd 8014 	ldr.w	r8, [sp, #20]
   87e64:	4642      	mov	r2, r8
   87e66:	e646      	b.n	87af6 <__svfiscanf_r+0x76>
   87e68:	440b      	add	r3, r1
   87e6a:	785b      	ldrb	r3, [r3, #1]
   87e6c:	9205      	str	r2, [sp, #20]
   87e6e:	f003 0303 	and.w	r3, r3, #3
   87e72:	2b01      	cmp	r3, #1
   87e74:	f000 822d 	beq.w	882d2 <__svfiscanf_r+0x852>
   87e78:	483d      	ldr	r0, [pc, #244]	; (87f70 <__svfiscanf_r+0x4f0>)
   87e7a:	210a      	movs	r1, #10
   87e7c:	9006      	str	r0, [sp, #24]
   87e7e:	9109      	str	r1, [sp, #36]	; 0x24
   87e80:	f04f 0803 	mov.w	r8, #3
   87e84:	e6e7      	b.n	87c56 <__svfiscanf_r+0x1d6>
   87e86:	2e00      	cmp	r6, #0
   87e88:	bf08      	it	eq
   87e8a:	f04f 36ff 	moveq.w	r6, #4294967295
   87e8e:	f019 0f10 	tst.w	r9, #16
   87e92:	f000 8130 	beq.w	880f6 <__svfiscanf_r+0x676>
   87e96:	6823      	ldr	r3, [r4, #0]
   87e98:	f04f 0800 	mov.w	r8, #0
   87e9c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   87ea0:	781a      	ldrb	r2, [r3, #0]
   87ea2:	3301      	adds	r3, #1
   87ea4:	f819 2002 	ldrb.w	r2, [r9, r2]
   87ea8:	b1c2      	cbz	r2, 87edc <__svfiscanf_r+0x45c>
   87eaa:	6862      	ldr	r2, [r4, #4]
   87eac:	f108 0801 	add.w	r8, r8, #1
   87eb0:	3a01      	subs	r2, #1
   87eb2:	4546      	cmp	r6, r8
   87eb4:	6023      	str	r3, [r4, #0]
   87eb6:	6062      	str	r2, [r4, #4]
   87eb8:	f43f aefe 	beq.w	87cb8 <__svfiscanf_r+0x238>
   87ebc:	2a00      	cmp	r2, #0
   87ebe:	dcef      	bgt.n	87ea0 <__svfiscanf_r+0x420>
   87ec0:	4658      	mov	r0, fp
   87ec2:	4621      	mov	r1, r4
   87ec4:	f001 fea8 	bl	89c18 <__srefill_r>
   87ec8:	2800      	cmp	r0, #0
   87eca:	f47f aef5 	bne.w	87cb8 <__svfiscanf_r+0x238>
   87ece:	6823      	ldr	r3, [r4, #0]
   87ed0:	781a      	ldrb	r2, [r3, #0]
   87ed2:	3301      	adds	r3, #1
   87ed4:	f819 2002 	ldrb.w	r2, [r9, r2]
   87ed8:	2a00      	cmp	r2, #0
   87eda:	d1e6      	bne.n	87eaa <__svfiscanf_r+0x42a>
   87edc:	f1b8 0f00 	cmp.w	r8, #0
   87ee0:	f47f aeea 	bne.w	87cb8 <__svfiscanf_r+0x238>
   87ee4:	e60d      	b.n	87b02 <__svfiscanf_r+0x82>
   87ee6:	1e73      	subs	r3, r6, #1
   87ee8:	2b26      	cmp	r3, #38	; 0x26
   87eea:	bf8c      	ite	hi
   87eec:	f1a6 0327 	subhi.w	r3, r6, #39	; 0x27
   87ef0:	2300      	movls	r3, #0
   87ef2:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
   87ef6:	f04f 0000 	mov.w	r0, #0
   87efa:	46ac      	mov	ip, r5
   87efc:	bf88      	it	hi
   87efe:	2627      	movhi	r6, #39	; 0x27
   87f00:	9d09      	ldr	r5, [sp, #36]	; 0x24
   87f02:	f449 6958 	orr.w	r9, r9, #3456	; 0xd80
   87f06:	46d0      	mov	r8, sl
   87f08:	9008      	str	r0, [sp, #32]
   87f0a:	9309      	str	r3, [sp, #36]	; 0x24
   87f0c:	6820      	ldr	r0, [r4, #0]
   87f0e:	7801      	ldrb	r1, [r0, #0]
   87f10:	f1a1 022b 	sub.w	r2, r1, #43	; 0x2b
   87f14:	2a4d      	cmp	r2, #77	; 0x4d
   87f16:	d844      	bhi.n	87fa2 <__svfiscanf_r+0x522>
   87f18:	e8df f002 	tbb	[pc, r2]
   87f1c:	43914391 	.word	0x43914391
   87f20:	60606643 	.word	0x60606643
   87f24:	60606060 	.word	0x60606060
   87f28:	438b8b60 	.word	0x438b8b60
   87f2c:	43434343 	.word	0x43434343
   87f30:	5b5b4343 	.word	0x5b5b4343
   87f34:	5b5b5b5b 	.word	0x5b5b5b5b
   87f38:	43434343 	.word	0x43434343
   87f3c:	43434343 	.word	0x43434343
   87f40:	43434343 	.word	0x43434343
   87f44:	43434343 	.word	0x43434343
   87f48:	43432c43 	.word	0x43432c43
   87f4c:	43434343 	.word	0x43434343
   87f50:	5b5b4343 	.word	0x5b5b4343
   87f54:	5b5b5b5b 	.word	0x5b5b5b5b
   87f58:	43434343 	.word	0x43434343
   87f5c:	43434343 	.word	0x43434343
   87f60:	43434343 	.word	0x43434343
   87f64:	43434343 	.word	0x43434343
   87f68:	2c43      	.short	0x2c43
   87f6a:	bf00      	nop
   87f6c:	0008a0f5 	.word	0x0008a0f5
   87f70:	00089e45 	.word	0x00089e45
   87f74:	f409 62c0 	and.w	r2, r9, #1536	; 0x600
   87f78:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   87f7c:	d111      	bne.n	87fa2 <__svfiscanf_r+0x522>
   87f7e:	f429 7900 	bic.w	r9, r9, #512	; 0x200
   87f82:	f449 69a0 	orr.w	r9, r9, #1280	; 0x500
   87f86:	2510      	movs	r5, #16
   87f88:	6862      	ldr	r2, [r4, #4]
   87f8a:	f888 1000 	strb.w	r1, [r8]
   87f8e:	3a01      	subs	r2, #1
   87f90:	2a00      	cmp	r2, #0
   87f92:	f108 0801 	add.w	r8, r8, #1
   87f96:	6062      	str	r2, [r4, #4]
   87f98:	dd40      	ble.n	8801c <__svfiscanf_r+0x59c>
   87f9a:	3001      	adds	r0, #1
   87f9c:	6020      	str	r0, [r4, #0]
   87f9e:	3e01      	subs	r6, #1
   87fa0:	d1b4      	bne.n	87f0c <__svfiscanf_r+0x48c>
   87fa2:	f419 7f80 	tst.w	r9, #256	; 0x100
   87fa6:	9509      	str	r5, [sp, #36]	; 0x24
   87fa8:	4665      	mov	r5, ip
   87faa:	d005      	beq.n	87fb8 <__svfiscanf_r+0x538>
   87fac:	45d0      	cmp	r8, sl
   87fae:	f200 8187 	bhi.w	882c0 <__svfiscanf_r+0x840>
   87fb2:	45d0      	cmp	r8, sl
   87fb4:	f43f ada5 	beq.w	87b02 <__svfiscanf_r+0x82>
   87fb8:	f019 0610 	ands.w	r6, r9, #16
   87fbc:	f000 8115 	beq.w	881ea <__svfiscanf_r+0x76a>
   87fc0:	9e08      	ldr	r6, [sp, #32]
   87fc2:	ebca 0308 	rsb	r3, sl, r8
   87fc6:	f8dd 8014 	ldr.w	r8, [sp, #20]
   87fca:	4433      	add	r3, r6
   87fcc:	441d      	add	r5, r3
   87fce:	4642      	mov	r2, r8
   87fd0:	e591      	b.n	87af6 <__svfiscanf_r+0x76>
   87fd2:	2d0a      	cmp	r5, #10
   87fd4:	dde5      	ble.n	87fa2 <__svfiscanf_r+0x522>
   87fd6:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   87fda:	e7d5      	b.n	87f88 <__svfiscanf_r+0x508>
   87fdc:	4aa7      	ldr	r2, [pc, #668]	; (8827c <__svfiscanf_r+0x7fc>)
   87fde:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   87fe2:	f932 5015 	ldrsh.w	r5, [r2, r5, lsl #1]
   87fe6:	e7cf      	b.n	87f88 <__svfiscanf_r+0x508>
   87fe8:	f419 6f00 	tst.w	r9, #2048	; 0x800
   87fec:	d0cc      	beq.n	87f88 <__svfiscanf_r+0x508>
   87fee:	b915      	cbnz	r5, 87ff6 <__svfiscanf_r+0x576>
   87ff0:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   87ff4:	2508      	movs	r5, #8
   87ff6:	f419 6f80 	tst.w	r9, #1024	; 0x400
   87ffa:	f040 810a 	bne.w	88212 <__svfiscanf_r+0x792>
   87ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
   88000:	f429 7960 	bic.w	r9, r9, #896	; 0x380
   88004:	b112      	cbz	r2, 8800c <__svfiscanf_r+0x58c>
   88006:	3a01      	subs	r2, #1
   88008:	9209      	str	r2, [sp, #36]	; 0x24
   8800a:	3601      	adds	r6, #1
   8800c:	6862      	ldr	r2, [r4, #4]
   8800e:	9b08      	ldr	r3, [sp, #32]
   88010:	3a01      	subs	r2, #1
   88012:	3301      	adds	r3, #1
   88014:	2a00      	cmp	r2, #0
   88016:	9308      	str	r3, [sp, #32]
   88018:	6062      	str	r2, [r4, #4]
   8801a:	dcbe      	bgt.n	87f9a <__svfiscanf_r+0x51a>
   8801c:	4658      	mov	r0, fp
   8801e:	4621      	mov	r1, r4
   88020:	f8cd c010 	str.w	ip, [sp, #16]
   88024:	f001 fdf8 	bl	89c18 <__srefill_r>
   88028:	f8dd c010 	ldr.w	ip, [sp, #16]
   8802c:	2800      	cmp	r0, #0
   8802e:	d0b6      	beq.n	87f9e <__svfiscanf_r+0x51e>
   88030:	e7b7      	b.n	87fa2 <__svfiscanf_r+0x522>
   88032:	4b92      	ldr	r3, [pc, #584]	; (8827c <__svfiscanf_r+0x7fc>)
   88034:	f933 5015 	ldrsh.w	r5, [r3, r5, lsl #1]
   88038:	2d08      	cmp	r5, #8
   8803a:	dccc      	bgt.n	87fd6 <__svfiscanf_r+0x556>
   8803c:	e7b1      	b.n	87fa2 <__svfiscanf_r+0x522>
   8803e:	f019 0f80 	tst.w	r9, #128	; 0x80
   88042:	d0ae      	beq.n	87fa2 <__svfiscanf_r+0x522>
   88044:	f029 0980 	bic.w	r9, r9, #128	; 0x80
   88048:	e79e      	b.n	87f88 <__svfiscanf_r+0x508>
   8804a:	2e00      	cmp	r6, #0
   8804c:	bf08      	it	eq
   8804e:	f04f 36ff 	moveq.w	r6, #4294967295
   88052:	f019 0801 	ands.w	r8, r9, #1
   88056:	f47f aee3 	bne.w	87e20 <__svfiscanf_r+0x3a0>
   8805a:	f019 0f10 	tst.w	r9, #16
   8805e:	d135      	bne.n	880cc <__svfiscanf_r+0x64c>
   88060:	9807      	ldr	r0, [sp, #28]
   88062:	f8d0 8000 	ldr.w	r8, [r0]
   88066:	f100 0904 	add.w	r9, r0, #4
   8806a:	46c2      	mov	sl, r8
   8806c:	6823      	ldr	r3, [r4, #0]
   8806e:	683a      	ldr	r2, [r7, #0]
   88070:	7818      	ldrb	r0, [r3, #0]
   88072:	1c59      	adds	r1, r3, #1
   88074:	4402      	add	r2, r0
   88076:	7852      	ldrb	r2, [r2, #1]
   88078:	0712      	lsls	r2, r2, #28
   8807a:	d411      	bmi.n	880a0 <__svfiscanf_r+0x620>
   8807c:	6862      	ldr	r2, [r4, #4]
   8807e:	6021      	str	r1, [r4, #0]
   88080:	3a01      	subs	r2, #1
   88082:	6062      	str	r2, [r4, #4]
   88084:	781b      	ldrb	r3, [r3, #0]
   88086:	3e01      	subs	r6, #1
   88088:	f80a 3b01 	strb.w	r3, [sl], #1
   8808c:	d008      	beq.n	880a0 <__svfiscanf_r+0x620>
   8808e:	6863      	ldr	r3, [r4, #4]
   88090:	2b00      	cmp	r3, #0
   88092:	dceb      	bgt.n	8806c <__svfiscanf_r+0x5ec>
   88094:	4658      	mov	r0, fp
   88096:	4621      	mov	r1, r4
   88098:	f001 fdbe 	bl	89c18 <__srefill_r>
   8809c:	2800      	cmp	r0, #0
   8809e:	d0e5      	beq.n	8806c <__svfiscanf_r+0x5ec>
   880a0:	ebc8 080a 	rsb	r8, r8, sl
   880a4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   880a6:	4445      	add	r5, r8
   880a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
   880ac:	2300      	movs	r3, #0
   880ae:	3601      	adds	r6, #1
   880b0:	960a      	str	r6, [sp, #40]	; 0x28
   880b2:	f8cd 901c 	str.w	r9, [sp, #28]
   880b6:	f88a 3000 	strb.w	r3, [sl]
   880ba:	4642      	mov	r2, r8
   880bc:	e51b      	b.n	87af6 <__svfiscanf_r+0x76>
   880be:	4658      	mov	r0, fp
   880c0:	4621      	mov	r1, r4
   880c2:	f001 fda9 	bl	89c18 <__srefill_r>
   880c6:	2800      	cmp	r0, #0
   880c8:	f47f adf6 	bne.w	87cb8 <__svfiscanf_r+0x238>
   880cc:	6839      	ldr	r1, [r7, #0]
   880ce:	6823      	ldr	r3, [r4, #0]
   880d0:	781a      	ldrb	r2, [r3, #0]
   880d2:	3301      	adds	r3, #1
   880d4:	440a      	add	r2, r1
   880d6:	7852      	ldrb	r2, [r2, #1]
   880d8:	0710      	lsls	r0, r2, #28
   880da:	f53f aded 	bmi.w	87cb8 <__svfiscanf_r+0x238>
   880de:	6862      	ldr	r2, [r4, #4]
   880e0:	f108 0801 	add.w	r8, r8, #1
   880e4:	3a01      	subs	r2, #1
   880e6:	4546      	cmp	r6, r8
   880e8:	6023      	str	r3, [r4, #0]
   880ea:	6062      	str	r2, [r4, #4]
   880ec:	f43f ade4 	beq.w	87cb8 <__svfiscanf_r+0x238>
   880f0:	2a00      	cmp	r2, #0
   880f2:	dced      	bgt.n	880d0 <__svfiscanf_r+0x650>
   880f4:	e7e3      	b.n	880be <__svfiscanf_r+0x63e>
   880f6:	9807      	ldr	r0, [sp, #28]
   880f8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   880fc:	f8d0 8000 	ldr.w	r8, [r0]
   88100:	1d02      	adds	r2, r0, #4
   88102:	9207      	str	r2, [sp, #28]
   88104:	46c2      	mov	sl, r8
   88106:	6823      	ldr	r3, [r4, #0]
   88108:	781a      	ldrb	r2, [r3, #0]
   8810a:	1c59      	adds	r1, r3, #1
   8810c:	f819 2002 	ldrb.w	r2, [r9, r2]
   88110:	b1a2      	cbz	r2, 8813c <__svfiscanf_r+0x6bc>
   88112:	6862      	ldr	r2, [r4, #4]
   88114:	6021      	str	r1, [r4, #0]
   88116:	3a01      	subs	r2, #1
   88118:	6062      	str	r2, [r4, #4]
   8811a:	781b      	ldrb	r3, [r3, #0]
   8811c:	3e01      	subs	r6, #1
   8811e:	f80a 3b01 	strb.w	r3, [sl], #1
   88122:	d00b      	beq.n	8813c <__svfiscanf_r+0x6bc>
   88124:	6863      	ldr	r3, [r4, #4]
   88126:	2b00      	cmp	r3, #0
   88128:	dced      	bgt.n	88106 <__svfiscanf_r+0x686>
   8812a:	4658      	mov	r0, fp
   8812c:	4621      	mov	r1, r4
   8812e:	f001 fd73 	bl	89c18 <__srefill_r>
   88132:	2800      	cmp	r0, #0
   88134:	d0e7      	beq.n	88106 <__svfiscanf_r+0x686>
   88136:	45d0      	cmp	r8, sl
   88138:	f43f adea 	beq.w	87d10 <__svfiscanf_r+0x290>
   8813c:	ebba 0808 	subs.w	r8, sl, r8
   88140:	f43f acdf 	beq.w	87b02 <__svfiscanf_r+0x82>
   88144:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   88146:	2300      	movs	r3, #0
   88148:	3601      	adds	r6, #1
   8814a:	960a      	str	r6, [sp, #40]	; 0x28
   8814c:	f88a 3000 	strb.w	r3, [sl]
   88150:	e5b2      	b.n	87cb8 <__svfiscanf_r+0x238>
   88152:	aa10      	add	r2, sp, #64	; 0x40
   88154:	920b      	str	r2, [sp, #44]	; 0x2c
   88156:	4610      	mov	r0, r2
   88158:	2100      	movs	r1, #0
   8815a:	2208      	movs	r2, #8
   8815c:	f7fe fc80 	bl	86a60 <memset>
   88160:	f019 0310 	ands.w	r3, r9, #16
   88164:	930d      	str	r3, [sp, #52]	; 0x34
   88166:	d074      	beq.n	88252 <__svfiscanf_r+0x7d2>
   88168:	f04f 0900 	mov.w	r9, #0
   8816c:	f04f 0a00 	mov.w	sl, #0
   88170:	9508      	str	r5, [sp, #32]
   88172:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   88174:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
   88178:	f10d 0848 	add.w	r8, sp, #72	; 0x48
   8817c:	46d3      	mov	fp, sl
   8817e:	f000 ff4f 	bl	89020 <__locale_mb_cur_max>
   88182:	4558      	cmp	r0, fp
   88184:	f43f adc4 	beq.w	87d10 <__svfiscanf_r+0x290>
   88188:	6823      	ldr	r3, [r4, #0]
   8818a:	6861      	ldr	r1, [r4, #4]
   8818c:	f813 eb01 	ldrb.w	lr, [r3], #1
   88190:	980b      	ldr	r0, [sp, #44]	; 0x2c
   88192:	3901      	subs	r1, #1
   88194:	f10b 0a01 	add.w	sl, fp, #1
   88198:	6023      	str	r3, [r4, #0]
   8819a:	4642      	mov	r2, r8
   8819c:	9000      	str	r0, [sp, #0]
   8819e:	4653      	mov	r3, sl
   881a0:	6061      	str	r1, [r4, #4]
   881a2:	980c      	ldr	r0, [sp, #48]	; 0x30
   881a4:	4649      	mov	r1, r9
   881a6:	f808 e00b 	strb.w	lr, [r8, fp]
   881aa:	f001 fa53 	bl	89654 <_mbrtowc_r>
   881ae:	1c41      	adds	r1, r0, #1
   881b0:	f43f adae 	beq.w	87d10 <__svfiscanf_r+0x290>
   881b4:	2800      	cmp	r0, #0
   881b6:	d155      	bne.n	88264 <__svfiscanf_r+0x7e4>
   881b8:	b90d      	cbnz	r5, 881be <__svfiscanf_r+0x73e>
   881ba:	f8c9 5000 	str.w	r5, [r9]
   881be:	9908      	ldr	r1, [sp, #32]
   881c0:	3e01      	subs	r6, #1
   881c2:	4451      	add	r1, sl
   881c4:	9108      	str	r1, [sp, #32]
   881c6:	2d00      	cmp	r5, #0
   881c8:	d150      	bne.n	8826c <__svfiscanf_r+0x7ec>
   881ca:	f109 0904 	add.w	r9, r9, #4
   881ce:	46ab      	mov	fp, r5
   881d0:	6863      	ldr	r3, [r4, #4]
   881d2:	2b00      	cmp	r3, #0
   881d4:	dd29      	ble.n	8822a <__svfiscanf_r+0x7aa>
   881d6:	2e00      	cmp	r6, #0
   881d8:	d1d1      	bne.n	8817e <__svfiscanf_r+0x6fe>
   881da:	9d08      	ldr	r5, [sp, #32]
   881dc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   881e0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   881e2:	2e00      	cmp	r6, #0
   881e4:	f43f ae39 	beq.w	87e5a <__svfiscanf_r+0x3da>
   881e8:	e63a      	b.n	87e60 <__svfiscanf_r+0x3e0>
   881ea:	4632      	mov	r2, r6
   881ec:	f888 6000 	strb.w	r6, [r8]
   881f0:	4658      	mov	r0, fp
   881f2:	4651      	mov	r1, sl
   881f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   881f6:	9e06      	ldr	r6, [sp, #24]
   881f8:	47b0      	blx	r6
   881fa:	f019 0f20 	tst.w	r9, #32
   881fe:	d00b      	beq.n	88218 <__svfiscanf_r+0x798>
   88200:	9e07      	ldr	r6, [sp, #28]
   88202:	6833      	ldr	r3, [r6, #0]
   88204:	3604      	adds	r6, #4
   88206:	9607      	str	r6, [sp, #28]
   88208:	6018      	str	r0, [r3, #0]
   8820a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8820c:	3601      	adds	r6, #1
   8820e:	960a      	str	r6, [sp, #40]	; 0x28
   88210:	e6d6      	b.n	87fc0 <__svfiscanf_r+0x540>
   88212:	f429 69b0 	bic.w	r9, r9, #1408	; 0x580
   88216:	e6b7      	b.n	87f88 <__svfiscanf_r+0x508>
   88218:	f019 0f04 	tst.w	r9, #4
   8821c:	d07e      	beq.n	8831c <__svfiscanf_r+0x89c>
   8821e:	9e07      	ldr	r6, [sp, #28]
   88220:	6833      	ldr	r3, [r6, #0]
   88222:	3604      	adds	r6, #4
   88224:	9607      	str	r6, [sp, #28]
   88226:	8018      	strh	r0, [r3, #0]
   88228:	e7ef      	b.n	8820a <__svfiscanf_r+0x78a>
   8822a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8822c:	4621      	mov	r1, r4
   8822e:	f001 fcf3 	bl	89c18 <__srefill_r>
   88232:	2800      	cmp	r0, #0
   88234:	d0cf      	beq.n	881d6 <__svfiscanf_r+0x756>
   88236:	46da      	mov	sl, fp
   88238:	9d08      	ldr	r5, [sp, #32]
   8823a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   8823e:	f1ba 0f00 	cmp.w	sl, #0
   88242:	d0cd      	beq.n	881e0 <__svfiscanf_r+0x760>
   88244:	e564      	b.n	87d10 <__svfiscanf_r+0x290>
   88246:	9907      	ldr	r1, [sp, #28]
   88248:	f8d1 9000 	ldr.w	r9, [r1]
   8824c:	3104      	adds	r1, #4
   8824e:	9107      	str	r1, [sp, #28]
   88250:	e5f2      	b.n	87e38 <__svfiscanf_r+0x3b8>
   88252:	f8dd e01c 	ldr.w	lr, [sp, #28]
   88256:	f8de 9000 	ldr.w	r9, [lr]
   8825a:	f10e 0e04 	add.w	lr, lr, #4
   8825e:	f8cd e01c 	str.w	lr, [sp, #28]
   88262:	e783      	b.n	8816c <__svfiscanf_r+0x6ec>
   88264:	3002      	adds	r0, #2
   88266:	d1aa      	bne.n	881be <__svfiscanf_r+0x73e>
   88268:	46d3      	mov	fp, sl
   8826a:	e7b1      	b.n	881d0 <__svfiscanf_r+0x750>
   8826c:	f04f 0b00 	mov.w	fp, #0
   88270:	e7ae      	b.n	881d0 <__svfiscanf_r+0x750>
   88272:	f1b8 0f00 	cmp.w	r8, #0
   88276:	f47f ad1f 	bne.w	87cb8 <__svfiscanf_r+0x238>
   8827a:	e549      	b.n	87d10 <__svfiscanf_r+0x290>
   8827c:	0008aff8 	.word	0x0008aff8
   88280:	f8dd e01c 	ldr.w	lr, [sp, #28]
   88284:	4633      	mov	r3, r6
   88286:	f8de 1000 	ldr.w	r1, [lr]
   8828a:	4658      	mov	r0, fp
   8828c:	9400      	str	r4, [sp, #0]
   8828e:	2201      	movs	r2, #1
   88290:	f000 fafc 	bl	8888c <_fread_r>
   88294:	9e07      	ldr	r6, [sp, #28]
   88296:	1d33      	adds	r3, r6, #4
   88298:	2800      	cmp	r0, #0
   8829a:	f43f ad39 	beq.w	87d10 <__svfiscanf_r+0x290>
   8829e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   882a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
   882a4:	3601      	adds	r6, #1
   882a6:	4405      	add	r5, r0
   882a8:	960a      	str	r6, [sp, #40]	; 0x28
   882aa:	9307      	str	r3, [sp, #28]
   882ac:	4642      	mov	r2, r8
   882ae:	e422      	b.n	87af6 <__svfiscanf_r+0x76>
   882b0:	4658      	mov	r0, fp
   882b2:	4621      	mov	r1, r4
   882b4:	f001 fcb0 	bl	89c18 <__srefill_r>
   882b8:	2800      	cmp	r0, #0
   882ba:	f43f acb6 	beq.w	87c2a <__svfiscanf_r+0x1aa>
   882be:	e527      	b.n	87d10 <__svfiscanf_r+0x290>
   882c0:	f818 1c01 	ldrb.w	r1, [r8, #-1]
   882c4:	4658      	mov	r0, fp
   882c6:	4622      	mov	r2, r4
   882c8:	f002 f8b2 	bl	8a430 <_ungetc_r>
   882cc:	f108 38ff 	add.w	r8, r8, #4294967295
   882d0:	e66f      	b.n	87fb2 <__svfiscanf_r+0x532>
   882d2:	f049 0901 	orr.w	r9, r9, #1
   882d6:	e5cf      	b.n	87e78 <__svfiscanf_r+0x3f8>
   882d8:	f898 3002 	ldrb.w	r3, [r8, #2]
   882dc:	f049 0902 	orr.w	r9, r9, #2
   882e0:	f108 0802 	add.w	r8, r8, #2
   882e4:	e416      	b.n	87b14 <__svfiscanf_r+0x94>
   882e6:	f019 0f01 	tst.w	r9, #1
   882ea:	d10e      	bne.n	8830a <__svfiscanf_r+0x88a>
   882ec:	f019 0f02 	tst.w	r9, #2
   882f0:	d00b      	beq.n	8830a <__svfiscanf_r+0x88a>
   882f2:	9e07      	ldr	r6, [sp, #28]
   882f4:	462a      	mov	r2, r5
   882f6:	6831      	ldr	r1, [r6, #0]
   882f8:	17eb      	asrs	r3, r5, #31
   882fa:	3604      	adds	r6, #4
   882fc:	f8dd 8014 	ldr.w	r8, [sp, #20]
   88300:	9607      	str	r6, [sp, #28]
   88302:	e9c1 2300 	strd	r2, r3, [r1]
   88306:	f7ff bbf5 	b.w	87af4 <__svfiscanf_r+0x74>
   8830a:	9e07      	ldr	r6, [sp, #28]
   8830c:	f8dd 8014 	ldr.w	r8, [sp, #20]
   88310:	6833      	ldr	r3, [r6, #0]
   88312:	3604      	adds	r6, #4
   88314:	601d      	str	r5, [r3, #0]
   88316:	9607      	str	r6, [sp, #28]
   88318:	f7ff bbec 	b.w	87af4 <__svfiscanf_r+0x74>
   8831c:	f019 0201 	ands.w	r2, r9, #1
   88320:	f47f af6e 	bne.w	88200 <__svfiscanf_r+0x780>
   88324:	f019 0f02 	tst.w	r9, #2
   88328:	f43f af6a 	beq.w	88200 <__svfiscanf_r+0x780>
   8832c:	4b39      	ldr	r3, [pc, #228]	; (88414 <__svfiscanf_r+0x994>)
   8832e:	9e06      	ldr	r6, [sp, #24]
   88330:	4658      	mov	r0, fp
   88332:	429e      	cmp	r6, r3
   88334:	4651      	mov	r1, sl
   88336:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88338:	d065      	beq.n	88406 <__svfiscanf_r+0x986>
   8833a:	f001 fe0d 	bl	89f58 <_strtoll_r>
   8833e:	9e07      	ldr	r6, [sp, #28]
   88340:	6833      	ldr	r3, [r6, #0]
   88342:	3604      	adds	r6, #4
   88344:	9607      	str	r6, [sp, #28]
   88346:	e9c3 0100 	strd	r0, r1, [r3]
   8834a:	e75e      	b.n	8820a <__svfiscanf_r+0x78a>
   8834c:	f000 fe68 	bl	89020 <__locale_mb_cur_max>
   88350:	4540      	cmp	r0, r8
   88352:	f43f acdd 	beq.w	87d10 <__svfiscanf_r+0x290>
   88356:	6823      	ldr	r3, [r4, #0]
   88358:	6861      	ldr	r1, [r4, #4]
   8835a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8835e:	f108 0c01 	add.w	ip, r8, #1
   88362:	6023      	str	r3, [r4, #0]
   88364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   88366:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
   8836a:	3901      	subs	r1, #1
   8836c:	9300      	str	r3, [sp, #0]
   8836e:	4658      	mov	r0, fp
   88370:	6061      	str	r1, [r4, #4]
   88372:	f80e 2008 	strb.w	r2, [lr, r8]
   88376:	4663      	mov	r3, ip
   88378:	4672      	mov	r2, lr
   8837a:	4649      	mov	r1, r9
   8837c:	f8cd c010 	str.w	ip, [sp, #16]
   88380:	f001 f968 	bl	89654 <_mbrtowc_r>
   88384:	1c42      	adds	r2, r0, #1
   88386:	f8dd c010 	ldr.w	ip, [sp, #16]
   8838a:	f43f acc1 	beq.w	87d10 <__svfiscanf_r+0x290>
   8838e:	b198      	cbz	r0, 883b8 <__svfiscanf_r+0x938>
   88390:	3002      	adds	r0, #2
   88392:	bf08      	it	eq
   88394:	46e0      	moveq	r8, ip
   88396:	d139      	bne.n	8840c <__svfiscanf_r+0x98c>
   88398:	6863      	ldr	r3, [r4, #4]
   8839a:	2b00      	cmp	r3, #0
   8839c:	f73f ad4e 	bgt.w	87e3c <__svfiscanf_r+0x3bc>
   883a0:	4658      	mov	r0, fp
   883a2:	4621      	mov	r1, r4
   883a4:	f001 fc38 	bl	89c18 <__srefill_r>
   883a8:	2800      	cmp	r0, #0
   883aa:	f43f ad47 	beq.w	87e3c <__svfiscanf_r+0x3bc>
   883ae:	4642      	mov	r2, r8
   883b0:	2a00      	cmp	r2, #0
   883b2:	f47f acad 	bne.w	87d10 <__svfiscanf_r+0x290>
   883b6:	e54b      	b.n	87e50 <__svfiscanf_r+0x3d0>
   883b8:	f8c9 0000 	str.w	r0, [r9]
   883bc:	f8cd c010 	str.w	ip, [sp, #16]
   883c0:	f000 fe1c 	bl	88ffc <iswspace>
   883c4:	f8dd c010 	ldr.w	ip, [sp, #16]
   883c8:	b190      	cbz	r0, 883f0 <__svfiscanf_r+0x970>
   883ca:	46e0      	mov	r8, ip
   883cc:	f1bc 0f00 	cmp.w	ip, #0
   883d0:	f43f ad3e 	beq.w	87e50 <__svfiscanf_r+0x3d0>
   883d4:	ae12      	add	r6, sp, #72	; 0x48
   883d6:	4466      	add	r6, ip
   883d8:	f108 38ff 	add.w	r8, r8, #4294967295
   883dc:	4658      	mov	r0, fp
   883de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
   883e2:	4622      	mov	r2, r4
   883e4:	f002 f824 	bl	8a430 <_ungetc_r>
   883e8:	f1b8 0f00 	cmp.w	r8, #0
   883ec:	d1f4      	bne.n	883d8 <__svfiscanf_r+0x958>
   883ee:	e52f      	b.n	87e50 <__svfiscanf_r+0x3d0>
   883f0:	4465      	add	r5, ip
   883f2:	3e01      	subs	r6, #1
   883f4:	f1ba 0f00 	cmp.w	sl, #0
   883f8:	d103      	bne.n	88402 <__svfiscanf_r+0x982>
   883fa:	f109 0904 	add.w	r9, r9, #4
   883fe:	46d0      	mov	r8, sl
   88400:	e7ca      	b.n	88398 <__svfiscanf_r+0x918>
   88402:	4680      	mov	r8, r0
   88404:	e7c8      	b.n	88398 <__svfiscanf_r+0x918>
   88406:	f001 ff0d 	bl	8a224 <_strtoull_r>
   8840a:	e798      	b.n	8833e <__svfiscanf_r+0x8be>
   8840c:	f8d9 0000 	ldr.w	r0, [r9]
   88410:	e7d4      	b.n	883bc <__svfiscanf_r+0x93c>
   88412:	bf00      	nop
   88414:	0008a0f5 	.word	0x0008a0f5

00088418 <__swsetup_r>:
   88418:	4b2f      	ldr	r3, [pc, #188]	; (884d8 <__swsetup_r+0xc0>)
   8841a:	b570      	push	{r4, r5, r6, lr}
   8841c:	4606      	mov	r6, r0
   8841e:	6818      	ldr	r0, [r3, #0]
   88420:	460c      	mov	r4, r1
   88422:	b110      	cbz	r0, 8842a <__swsetup_r+0x12>
   88424:	6b82      	ldr	r2, [r0, #56]	; 0x38
   88426:	2a00      	cmp	r2, #0
   88428:	d036      	beq.n	88498 <__swsetup_r+0x80>
   8842a:	89a5      	ldrh	r5, [r4, #12]
   8842c:	b2ab      	uxth	r3, r5
   8842e:	0719      	lsls	r1, r3, #28
   88430:	d50c      	bpl.n	8844c <__swsetup_r+0x34>
   88432:	6922      	ldr	r2, [r4, #16]
   88434:	b1aa      	cbz	r2, 88462 <__swsetup_r+0x4a>
   88436:	f013 0101 	ands.w	r1, r3, #1
   8843a:	d01e      	beq.n	8847a <__swsetup_r+0x62>
   8843c:	6963      	ldr	r3, [r4, #20]
   8843e:	2100      	movs	r1, #0
   88440:	425b      	negs	r3, r3
   88442:	61a3      	str	r3, [r4, #24]
   88444:	60a1      	str	r1, [r4, #8]
   88446:	b1f2      	cbz	r2, 88486 <__swsetup_r+0x6e>
   88448:	2000      	movs	r0, #0
   8844a:	bd70      	pop	{r4, r5, r6, pc}
   8844c:	06da      	lsls	r2, r3, #27
   8844e:	d53a      	bpl.n	884c6 <__swsetup_r+0xae>
   88450:	075b      	lsls	r3, r3, #29
   88452:	d424      	bmi.n	8849e <__swsetup_r+0x86>
   88454:	6922      	ldr	r2, [r4, #16]
   88456:	f045 0308 	orr.w	r3, r5, #8
   8845a:	81a3      	strh	r3, [r4, #12]
   8845c:	b29b      	uxth	r3, r3
   8845e:	2a00      	cmp	r2, #0
   88460:	d1e9      	bne.n	88436 <__swsetup_r+0x1e>
   88462:	f403 7120 	and.w	r1, r3, #640	; 0x280
   88466:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8846a:	d0e4      	beq.n	88436 <__swsetup_r+0x1e>
   8846c:	4630      	mov	r0, r6
   8846e:	4621      	mov	r1, r4
   88470:	f000 fddc 	bl	8902c <__smakebuf_r>
   88474:	89a3      	ldrh	r3, [r4, #12]
   88476:	6922      	ldr	r2, [r4, #16]
   88478:	e7dd      	b.n	88436 <__swsetup_r+0x1e>
   8847a:	0798      	lsls	r0, r3, #30
   8847c:	bf58      	it	pl
   8847e:	6961      	ldrpl	r1, [r4, #20]
   88480:	60a1      	str	r1, [r4, #8]
   88482:	2a00      	cmp	r2, #0
   88484:	d1e0      	bne.n	88448 <__swsetup_r+0x30>
   88486:	89a3      	ldrh	r3, [r4, #12]
   88488:	061a      	lsls	r2, r3, #24
   8848a:	d5dd      	bpl.n	88448 <__swsetup_r+0x30>
   8848c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88490:	81a3      	strh	r3, [r4, #12]
   88492:	f04f 30ff 	mov.w	r0, #4294967295
   88496:	bd70      	pop	{r4, r5, r6, pc}
   88498:	f000 f902 	bl	886a0 <__sinit>
   8849c:	e7c5      	b.n	8842a <__swsetup_r+0x12>
   8849e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   884a0:	b149      	cbz	r1, 884b6 <__swsetup_r+0x9e>
   884a2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   884a6:	4299      	cmp	r1, r3
   884a8:	d003      	beq.n	884b2 <__swsetup_r+0x9a>
   884aa:	4630      	mov	r0, r6
   884ac:	f000 fb04 	bl	88ab8 <_free_r>
   884b0:	89a5      	ldrh	r5, [r4, #12]
   884b2:	2300      	movs	r3, #0
   884b4:	6323      	str	r3, [r4, #48]	; 0x30
   884b6:	6922      	ldr	r2, [r4, #16]
   884b8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   884bc:	2100      	movs	r1, #0
   884be:	b2ad      	uxth	r5, r5
   884c0:	6022      	str	r2, [r4, #0]
   884c2:	6061      	str	r1, [r4, #4]
   884c4:	e7c7      	b.n	88456 <__swsetup_r+0x3e>
   884c6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   884ca:	2309      	movs	r3, #9
   884cc:	6033      	str	r3, [r6, #0]
   884ce:	f04f 30ff 	mov.w	r0, #4294967295
   884d2:	81a5      	strh	r5, [r4, #12]
   884d4:	bd70      	pop	{r4, r5, r6, pc}
   884d6:	bf00      	nop
   884d8:	20070668 	.word	0x20070668

000884dc <register_fini>:
   884dc:	4b02      	ldr	r3, [pc, #8]	; (884e8 <register_fini+0xc>)
   884de:	b113      	cbz	r3, 884e6 <register_fini+0xa>
   884e0:	4802      	ldr	r0, [pc, #8]	; (884ec <register_fini+0x10>)
   884e2:	f000 b805 	b.w	884f0 <atexit>
   884e6:	4770      	bx	lr
   884e8:	00000000 	.word	0x00000000
   884ec:	0008879d 	.word	0x0008879d

000884f0 <atexit>:
   884f0:	4601      	mov	r1, r0
   884f2:	2000      	movs	r0, #0
   884f4:	4602      	mov	r2, r0
   884f6:	4603      	mov	r3, r0
   884f8:	f002 b8a2 	b.w	8a640 <__register_exitproc>

000884fc <__sflush_r>:
   884fc:	898b      	ldrh	r3, [r1, #12]
   884fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88502:	b29a      	uxth	r2, r3
   88504:	460d      	mov	r5, r1
   88506:	0711      	lsls	r1, r2, #28
   88508:	4680      	mov	r8, r0
   8850a:	d43c      	bmi.n	88586 <__sflush_r+0x8a>
   8850c:	686a      	ldr	r2, [r5, #4]
   8850e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   88512:	2a00      	cmp	r2, #0
   88514:	81ab      	strh	r3, [r5, #12]
   88516:	dd59      	ble.n	885cc <__sflush_r+0xd0>
   88518:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8851a:	2c00      	cmp	r4, #0
   8851c:	d04b      	beq.n	885b6 <__sflush_r+0xba>
   8851e:	b29b      	uxth	r3, r3
   88520:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   88524:	2100      	movs	r1, #0
   88526:	b292      	uxth	r2, r2
   88528:	f8d8 6000 	ldr.w	r6, [r8]
   8852c:	f8c8 1000 	str.w	r1, [r8]
   88530:	2a00      	cmp	r2, #0
   88532:	d04f      	beq.n	885d4 <__sflush_r+0xd8>
   88534:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   88536:	075f      	lsls	r7, r3, #29
   88538:	d505      	bpl.n	88546 <__sflush_r+0x4a>
   8853a:	6869      	ldr	r1, [r5, #4]
   8853c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8853e:	1a52      	subs	r2, r2, r1
   88540:	b10b      	cbz	r3, 88546 <__sflush_r+0x4a>
   88542:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   88544:	1ad2      	subs	r2, r2, r3
   88546:	4640      	mov	r0, r8
   88548:	69e9      	ldr	r1, [r5, #28]
   8854a:	2300      	movs	r3, #0
   8854c:	47a0      	blx	r4
   8854e:	1c44      	adds	r4, r0, #1
   88550:	d04a      	beq.n	885e8 <__sflush_r+0xec>
   88552:	89ab      	ldrh	r3, [r5, #12]
   88554:	692a      	ldr	r2, [r5, #16]
   88556:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8855a:	b29b      	uxth	r3, r3
   8855c:	2100      	movs	r1, #0
   8855e:	602a      	str	r2, [r5, #0]
   88560:	04da      	lsls	r2, r3, #19
   88562:	81ab      	strh	r3, [r5, #12]
   88564:	6069      	str	r1, [r5, #4]
   88566:	d44c      	bmi.n	88602 <__sflush_r+0x106>
   88568:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8856a:	f8c8 6000 	str.w	r6, [r8]
   8856e:	b311      	cbz	r1, 885b6 <__sflush_r+0xba>
   88570:	f105 0340 	add.w	r3, r5, #64	; 0x40
   88574:	4299      	cmp	r1, r3
   88576:	d002      	beq.n	8857e <__sflush_r+0x82>
   88578:	4640      	mov	r0, r8
   8857a:	f000 fa9d 	bl	88ab8 <_free_r>
   8857e:	2000      	movs	r0, #0
   88580:	6328      	str	r0, [r5, #48]	; 0x30
   88582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88586:	692e      	ldr	r6, [r5, #16]
   88588:	b1ae      	cbz	r6, 885b6 <__sflush_r+0xba>
   8858a:	0791      	lsls	r1, r2, #30
   8858c:	682c      	ldr	r4, [r5, #0]
   8858e:	bf0c      	ite	eq
   88590:	696b      	ldreq	r3, [r5, #20]
   88592:	2300      	movne	r3, #0
   88594:	602e      	str	r6, [r5, #0]
   88596:	1ba4      	subs	r4, r4, r6
   88598:	60ab      	str	r3, [r5, #8]
   8859a:	e00a      	b.n	885b2 <__sflush_r+0xb6>
   8859c:	4632      	mov	r2, r6
   8859e:	4623      	mov	r3, r4
   885a0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   885a2:	4640      	mov	r0, r8
   885a4:	69e9      	ldr	r1, [r5, #28]
   885a6:	47b8      	blx	r7
   885a8:	2800      	cmp	r0, #0
   885aa:	ebc0 0404 	rsb	r4, r0, r4
   885ae:	4406      	add	r6, r0
   885b0:	dd04      	ble.n	885bc <__sflush_r+0xc0>
   885b2:	2c00      	cmp	r4, #0
   885b4:	dcf2      	bgt.n	8859c <__sflush_r+0xa0>
   885b6:	2000      	movs	r0, #0
   885b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   885bc:	89ab      	ldrh	r3, [r5, #12]
   885be:	f04f 30ff 	mov.w	r0, #4294967295
   885c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   885c6:	81ab      	strh	r3, [r5, #12]
   885c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   885cc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   885ce:	2a00      	cmp	r2, #0
   885d0:	dca2      	bgt.n	88518 <__sflush_r+0x1c>
   885d2:	e7f0      	b.n	885b6 <__sflush_r+0xba>
   885d4:	2301      	movs	r3, #1
   885d6:	4640      	mov	r0, r8
   885d8:	69e9      	ldr	r1, [r5, #28]
   885da:	47a0      	blx	r4
   885dc:	1c43      	adds	r3, r0, #1
   885de:	4602      	mov	r2, r0
   885e0:	d01e      	beq.n	88620 <__sflush_r+0x124>
   885e2:	89ab      	ldrh	r3, [r5, #12]
   885e4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   885e6:	e7a6      	b.n	88536 <__sflush_r+0x3a>
   885e8:	f8d8 3000 	ldr.w	r3, [r8]
   885ec:	b95b      	cbnz	r3, 88606 <__sflush_r+0x10a>
   885ee:	89aa      	ldrh	r2, [r5, #12]
   885f0:	6929      	ldr	r1, [r5, #16]
   885f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   885f6:	b292      	uxth	r2, r2
   885f8:	606b      	str	r3, [r5, #4]
   885fa:	04d3      	lsls	r3, r2, #19
   885fc:	81aa      	strh	r2, [r5, #12]
   885fe:	6029      	str	r1, [r5, #0]
   88600:	d5b2      	bpl.n	88568 <__sflush_r+0x6c>
   88602:	6528      	str	r0, [r5, #80]	; 0x50
   88604:	e7b0      	b.n	88568 <__sflush_r+0x6c>
   88606:	2b1d      	cmp	r3, #29
   88608:	d001      	beq.n	8860e <__sflush_r+0x112>
   8860a:	2b16      	cmp	r3, #22
   8860c:	d113      	bne.n	88636 <__sflush_r+0x13a>
   8860e:	89a9      	ldrh	r1, [r5, #12]
   88610:	692b      	ldr	r3, [r5, #16]
   88612:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   88616:	2200      	movs	r2, #0
   88618:	81a9      	strh	r1, [r5, #12]
   8861a:	602b      	str	r3, [r5, #0]
   8861c:	606a      	str	r2, [r5, #4]
   8861e:	e7a3      	b.n	88568 <__sflush_r+0x6c>
   88620:	f8d8 3000 	ldr.w	r3, [r8]
   88624:	2b00      	cmp	r3, #0
   88626:	d0dc      	beq.n	885e2 <__sflush_r+0xe6>
   88628:	2b1d      	cmp	r3, #29
   8862a:	d001      	beq.n	88630 <__sflush_r+0x134>
   8862c:	2b16      	cmp	r3, #22
   8862e:	d1c5      	bne.n	885bc <__sflush_r+0xc0>
   88630:	f8c8 6000 	str.w	r6, [r8]
   88634:	e7bf      	b.n	885b6 <__sflush_r+0xba>
   88636:	89ab      	ldrh	r3, [r5, #12]
   88638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8863c:	81ab      	strh	r3, [r5, #12]
   8863e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88642:	bf00      	nop

00088644 <_fflush_r>:
   88644:	b510      	push	{r4, lr}
   88646:	4604      	mov	r4, r0
   88648:	b082      	sub	sp, #8
   8864a:	b108      	cbz	r0, 88650 <_fflush_r+0xc>
   8864c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8864e:	b153      	cbz	r3, 88666 <_fflush_r+0x22>
   88650:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   88654:	b908      	cbnz	r0, 8865a <_fflush_r+0x16>
   88656:	b002      	add	sp, #8
   88658:	bd10      	pop	{r4, pc}
   8865a:	4620      	mov	r0, r4
   8865c:	b002      	add	sp, #8
   8865e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   88662:	f7ff bf4b 	b.w	884fc <__sflush_r>
   88666:	9101      	str	r1, [sp, #4]
   88668:	f000 f81a 	bl	886a0 <__sinit>
   8866c:	9901      	ldr	r1, [sp, #4]
   8866e:	e7ef      	b.n	88650 <_fflush_r+0xc>

00088670 <fflush>:
   88670:	b120      	cbz	r0, 8867c <fflush+0xc>
   88672:	4b05      	ldr	r3, [pc, #20]	; (88688 <fflush+0x18>)
   88674:	4601      	mov	r1, r0
   88676:	6818      	ldr	r0, [r3, #0]
   88678:	f7ff bfe4 	b.w	88644 <_fflush_r>
   8867c:	4b03      	ldr	r3, [pc, #12]	; (8868c <fflush+0x1c>)
   8867e:	4904      	ldr	r1, [pc, #16]	; (88690 <fflush+0x20>)
   88680:	6818      	ldr	r0, [r3, #0]
   88682:	f000 bc95 	b.w	88fb0 <_fwalk_reent>
   88686:	bf00      	nop
   88688:	20070668 	.word	0x20070668
   8868c:	0008afa4 	.word	0x0008afa4
   88690:	00088645 	.word	0x00088645

00088694 <_cleanup_r>:
   88694:	4901      	ldr	r1, [pc, #4]	; (8869c <_cleanup_r+0x8>)
   88696:	f000 bc67 	b.w	88f68 <_fwalk>
   8869a:	bf00      	nop
   8869c:	0008a78d 	.word	0x0008a78d

000886a0 <__sinit>:
   886a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   886a4:	6b84      	ldr	r4, [r0, #56]	; 0x38
   886a6:	b083      	sub	sp, #12
   886a8:	4607      	mov	r7, r0
   886aa:	2c00      	cmp	r4, #0
   886ac:	d165      	bne.n	8877a <__sinit+0xda>
   886ae:	687d      	ldr	r5, [r7, #4]
   886b0:	4833      	ldr	r0, [pc, #204]	; (88780 <__sinit+0xe0>)
   886b2:	2304      	movs	r3, #4
   886b4:	2103      	movs	r1, #3
   886b6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   886ba:	63f8      	str	r0, [r7, #60]	; 0x3c
   886bc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   886c0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   886c4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   886c8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   886cc:	81ab      	strh	r3, [r5, #12]
   886ce:	602c      	str	r4, [r5, #0]
   886d0:	606c      	str	r4, [r5, #4]
   886d2:	60ac      	str	r4, [r5, #8]
   886d4:	666c      	str	r4, [r5, #100]	; 0x64
   886d6:	81ec      	strh	r4, [r5, #14]
   886d8:	612c      	str	r4, [r5, #16]
   886da:	616c      	str	r4, [r5, #20]
   886dc:	61ac      	str	r4, [r5, #24]
   886de:	4621      	mov	r1, r4
   886e0:	2208      	movs	r2, #8
   886e2:	f7fe f9bd 	bl	86a60 <memset>
   886e6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 88784 <__sinit+0xe4>
   886ea:	68be      	ldr	r6, [r7, #8]
   886ec:	f8df a098 	ldr.w	sl, [pc, #152]	; 88788 <__sinit+0xe8>
   886f0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8878c <__sinit+0xec>
   886f4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 88790 <__sinit+0xf0>
   886f8:	2301      	movs	r3, #1
   886fa:	2209      	movs	r2, #9
   886fc:	61ed      	str	r5, [r5, #28]
   886fe:	f8c5 b020 	str.w	fp, [r5, #32]
   88702:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   88706:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8870a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8870e:	4621      	mov	r1, r4
   88710:	81f3      	strh	r3, [r6, #14]
   88712:	81b2      	strh	r2, [r6, #12]
   88714:	6034      	str	r4, [r6, #0]
   88716:	6074      	str	r4, [r6, #4]
   88718:	60b4      	str	r4, [r6, #8]
   8871a:	6674      	str	r4, [r6, #100]	; 0x64
   8871c:	6134      	str	r4, [r6, #16]
   8871e:	6174      	str	r4, [r6, #20]
   88720:	61b4      	str	r4, [r6, #24]
   88722:	2208      	movs	r2, #8
   88724:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   88728:	9301      	str	r3, [sp, #4]
   8872a:	f7fe f999 	bl	86a60 <memset>
   8872e:	68fd      	ldr	r5, [r7, #12]
   88730:	2012      	movs	r0, #18
   88732:	2202      	movs	r2, #2
   88734:	61f6      	str	r6, [r6, #28]
   88736:	f8c6 b020 	str.w	fp, [r6, #32]
   8873a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8873e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   88742:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   88746:	4621      	mov	r1, r4
   88748:	81a8      	strh	r0, [r5, #12]
   8874a:	81ea      	strh	r2, [r5, #14]
   8874c:	602c      	str	r4, [r5, #0]
   8874e:	606c      	str	r4, [r5, #4]
   88750:	60ac      	str	r4, [r5, #8]
   88752:	666c      	str	r4, [r5, #100]	; 0x64
   88754:	612c      	str	r4, [r5, #16]
   88756:	616c      	str	r4, [r5, #20]
   88758:	61ac      	str	r4, [r5, #24]
   8875a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8875e:	2208      	movs	r2, #8
   88760:	f7fe f97e 	bl	86a60 <memset>
   88764:	9b01      	ldr	r3, [sp, #4]
   88766:	61ed      	str	r5, [r5, #28]
   88768:	f8c5 b020 	str.w	fp, [r5, #32]
   8876c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   88770:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   88774:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   88778:	63bb      	str	r3, [r7, #56]	; 0x38
   8877a:	b003      	add	sp, #12
   8877c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88780:	00088695 	.word	0x00088695
   88784:	00089dc1 	.word	0x00089dc1
   88788:	00089de5 	.word	0x00089de5
   8878c:	00089e1d 	.word	0x00089e1d
   88790:	00089e3d 	.word	0x00089e3d

00088794 <__sfp_lock_acquire>:
   88794:	4770      	bx	lr
   88796:	bf00      	nop

00088798 <__sfp_lock_release>:
   88798:	4770      	bx	lr
   8879a:	bf00      	nop

0008879c <__libc_fini_array>:
   8879c:	b538      	push	{r3, r4, r5, lr}
   8879e:	4d09      	ldr	r5, [pc, #36]	; (887c4 <__libc_fini_array+0x28>)
   887a0:	4c09      	ldr	r4, [pc, #36]	; (887c8 <__libc_fini_array+0x2c>)
   887a2:	1b64      	subs	r4, r4, r5
   887a4:	10a4      	asrs	r4, r4, #2
   887a6:	bf18      	it	ne
   887a8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   887ac:	d005      	beq.n	887ba <__libc_fini_array+0x1e>
   887ae:	3c01      	subs	r4, #1
   887b0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   887b4:	4798      	blx	r3
   887b6:	2c00      	cmp	r4, #0
   887b8:	d1f9      	bne.n	887ae <__libc_fini_array+0x12>
   887ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   887be:	f002 bcb9 	b.w	8b134 <_fini>
   887c2:	bf00      	nop
   887c4:	0008b140 	.word	0x0008b140
   887c8:	0008b144 	.word	0x0008b144

000887cc <_fputwc_r>:
   887cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   887d0:	8993      	ldrh	r3, [r2, #12]
   887d2:	460f      	mov	r7, r1
   887d4:	0499      	lsls	r1, r3, #18
   887d6:	b082      	sub	sp, #8
   887d8:	4614      	mov	r4, r2
   887da:	4680      	mov	r8, r0
   887dc:	d406      	bmi.n	887ec <_fputwc_r+0x20>
   887de:	6e52      	ldr	r2, [r2, #100]	; 0x64
   887e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   887e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   887e8:	81a3      	strh	r3, [r4, #12]
   887ea:	6662      	str	r2, [r4, #100]	; 0x64
   887ec:	f000 fc18 	bl	89020 <__locale_mb_cur_max>
   887f0:	2801      	cmp	r0, #1
   887f2:	d03e      	beq.n	88872 <_fputwc_r+0xa6>
   887f4:	463a      	mov	r2, r7
   887f6:	4640      	mov	r0, r8
   887f8:	a901      	add	r1, sp, #4
   887fa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   887fe:	f001 fed5 	bl	8a5ac <_wcrtomb_r>
   88802:	1c42      	adds	r2, r0, #1
   88804:	4606      	mov	r6, r0
   88806:	d02d      	beq.n	88864 <_fputwc_r+0x98>
   88808:	2800      	cmp	r0, #0
   8880a:	d03a      	beq.n	88882 <_fputwc_r+0xb6>
   8880c:	f89d 1004 	ldrb.w	r1, [sp, #4]
   88810:	2500      	movs	r5, #0
   88812:	e009      	b.n	88828 <_fputwc_r+0x5c>
   88814:	6823      	ldr	r3, [r4, #0]
   88816:	7019      	strb	r1, [r3, #0]
   88818:	6823      	ldr	r3, [r4, #0]
   8881a:	3301      	adds	r3, #1
   8881c:	6023      	str	r3, [r4, #0]
   8881e:	3501      	adds	r5, #1
   88820:	42b5      	cmp	r5, r6
   88822:	d22e      	bcs.n	88882 <_fputwc_r+0xb6>
   88824:	ab01      	add	r3, sp, #4
   88826:	5ce9      	ldrb	r1, [r5, r3]
   88828:	68a3      	ldr	r3, [r4, #8]
   8882a:	3b01      	subs	r3, #1
   8882c:	2b00      	cmp	r3, #0
   8882e:	60a3      	str	r3, [r4, #8]
   88830:	daf0      	bge.n	88814 <_fputwc_r+0x48>
   88832:	69a2      	ldr	r2, [r4, #24]
   88834:	4293      	cmp	r3, r2
   88836:	db06      	blt.n	88846 <_fputwc_r+0x7a>
   88838:	6823      	ldr	r3, [r4, #0]
   8883a:	7019      	strb	r1, [r3, #0]
   8883c:	6823      	ldr	r3, [r4, #0]
   8883e:	7819      	ldrb	r1, [r3, #0]
   88840:	3301      	adds	r3, #1
   88842:	290a      	cmp	r1, #10
   88844:	d1ea      	bne.n	8881c <_fputwc_r+0x50>
   88846:	4640      	mov	r0, r8
   88848:	4622      	mov	r2, r4
   8884a:	f001 fe5b 	bl	8a504 <__swbuf_r>
   8884e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   88852:	4258      	negs	r0, r3
   88854:	4158      	adcs	r0, r3
   88856:	2800      	cmp	r0, #0
   88858:	d0e1      	beq.n	8881e <_fputwc_r+0x52>
   8885a:	f04f 30ff 	mov.w	r0, #4294967295
   8885e:	b002      	add	sp, #8
   88860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88864:	89a3      	ldrh	r3, [r4, #12]
   88866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8886a:	81a3      	strh	r3, [r4, #12]
   8886c:	b002      	add	sp, #8
   8886e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88872:	1e7b      	subs	r3, r7, #1
   88874:	2bfe      	cmp	r3, #254	; 0xfe
   88876:	d8bd      	bhi.n	887f4 <_fputwc_r+0x28>
   88878:	b2f9      	uxtb	r1, r7
   8887a:	4606      	mov	r6, r0
   8887c:	f88d 1004 	strb.w	r1, [sp, #4]
   88880:	e7c6      	b.n	88810 <_fputwc_r+0x44>
   88882:	4638      	mov	r0, r7
   88884:	b002      	add	sp, #8
   88886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8888a:	bf00      	nop

0008888c <_fread_r>:
   8888c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88890:	fb02 f503 	mul.w	r5, r2, r3
   88894:	b085      	sub	sp, #20
   88896:	4690      	mov	r8, r2
   88898:	9301      	str	r3, [sp, #4]
   8889a:	4689      	mov	r9, r1
   8889c:	4604      	mov	r4, r0
   8889e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
   888a2:	2d00      	cmp	r5, #0
   888a4:	d046      	beq.n	88934 <_fread_r+0xa8>
   888a6:	b118      	cbz	r0, 888b0 <_fread_r+0x24>
   888a8:	6b82      	ldr	r2, [r0, #56]	; 0x38
   888aa:	2a00      	cmp	r2, #0
   888ac:	f000 80a7 	beq.w	889fe <_fread_r+0x172>
   888b0:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   888b4:	b291      	uxth	r1, r2
   888b6:	0488      	lsls	r0, r1, #18
   888b8:	d40a      	bmi.n	888d0 <_fread_r+0x44>
   888ba:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
   888be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   888c2:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
   888c6:	f8ab 200c 	strh.w	r2, [fp, #12]
   888ca:	b291      	uxth	r1, r2
   888cc:	f8cb 0064 	str.w	r0, [fp, #100]	; 0x64
   888d0:	f8db 7004 	ldr.w	r7, [fp, #4]
   888d4:	2f00      	cmp	r7, #0
   888d6:	db38      	blt.n	8894a <_fread_r+0xbe>
   888d8:	078b      	lsls	r3, r1, #30
   888da:	46ba      	mov	sl, r7
   888dc:	d43c      	bmi.n	88958 <_fread_r+0xcc>
   888de:	46aa      	mov	sl, r5
   888e0:	e010      	b.n	88904 <_fread_r+0x78>
   888e2:	f7fe f847 	bl	86974 <memcpy>
   888e6:	f8db 2000 	ldr.w	r2, [fp]
   888ea:	4620      	mov	r0, r4
   888ec:	443a      	add	r2, r7
   888ee:	f8cb 2000 	str.w	r2, [fp]
   888f2:	4659      	mov	r1, fp
   888f4:	44b9      	add	r9, r7
   888f6:	ebc7 0a0a 	rsb	sl, r7, sl
   888fa:	f001 f98d 	bl	89c18 <__srefill_r>
   888fe:	b9e8      	cbnz	r0, 8893c <_fread_r+0xb0>
   88900:	f8db 7004 	ldr.w	r7, [fp, #4]
   88904:	45ba      	cmp	sl, r7
   88906:	463a      	mov	r2, r7
   88908:	4648      	mov	r0, r9
   8890a:	f8db 1000 	ldr.w	r1, [fp]
   8890e:	d8e8      	bhi.n	888e2 <_fread_r+0x56>
   88910:	4652      	mov	r2, sl
   88912:	f7fe f82f 	bl	86974 <memcpy>
   88916:	f8db 1004 	ldr.w	r1, [fp, #4]
   8891a:	f8db 2000 	ldr.w	r2, [fp]
   8891e:	ebca 0101 	rsb	r1, sl, r1
   88922:	4452      	add	r2, sl
   88924:	9801      	ldr	r0, [sp, #4]
   88926:	f8cb 1004 	str.w	r1, [fp, #4]
   8892a:	f8cb 2000 	str.w	r2, [fp]
   8892e:	b005      	add	sp, #20
   88930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88934:	4628      	mov	r0, r5
   88936:	b005      	add	sp, #20
   88938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8893c:	ebca 0505 	rsb	r5, sl, r5
   88940:	fbb5 f0f8 	udiv	r0, r5, r8
   88944:	b005      	add	sp, #20
   88946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8894a:	2200      	movs	r2, #0
   8894c:	078b      	lsls	r3, r1, #30
   8894e:	4692      	mov	sl, r2
   88950:	f8cb 2004 	str.w	r2, [fp, #4]
   88954:	4617      	mov	r7, r2
   88956:	d5c2      	bpl.n	888de <_fread_r+0x52>
   88958:	45aa      	cmp	sl, r5
   8895a:	bf28      	it	cs
   8895c:	46aa      	movcs	sl, r5
   8895e:	4652      	mov	r2, sl
   88960:	f8db 1000 	ldr.w	r1, [fp]
   88964:	4648      	mov	r0, r9
   88966:	f7fe f805 	bl	86974 <memcpy>
   8896a:	f8db 7000 	ldr.w	r7, [fp]
   8896e:	f8db 2004 	ldr.w	r2, [fp, #4]
   88972:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   88976:	4457      	add	r7, sl
   88978:	ebca 0202 	rsb	r2, sl, r2
   8897c:	9702      	str	r7, [sp, #8]
   8897e:	f8cb 7000 	str.w	r7, [fp]
   88982:	eb09 060a 	add.w	r6, r9, sl
   88986:	f8cb 2004 	str.w	r2, [fp, #4]
   8898a:	ebca 0705 	rsb	r7, sl, r5
   8898e:	2900      	cmp	r1, #0
   88990:	d03e      	beq.n	88a10 <_fread_r+0x184>
   88992:	2f00      	cmp	r7, #0
   88994:	d03e      	beq.n	88a14 <_fread_r+0x188>
   88996:	f10b 0040 	add.w	r0, fp, #64	; 0x40
   8899a:	4281      	cmp	r1, r0
   8899c:	d005      	beq.n	889aa <_fread_r+0x11e>
   8899e:	4620      	mov	r0, r4
   889a0:	f000 f88a 	bl	88ab8 <_free_r>
   889a4:	f8db 3000 	ldr.w	r3, [fp]
   889a8:	9302      	str	r3, [sp, #8]
   889aa:	2100      	movs	r1, #0
   889ac:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
   889b0:	f8db 3010 	ldr.w	r3, [fp, #16]
   889b4:	f8db a014 	ldr.w	sl, [fp, #20]
   889b8:	9303      	str	r3, [sp, #12]
   889ba:	f04f 0900 	mov.w	r9, #0
   889be:	e000      	b.n	889c2 <_fread_r+0x136>
   889c0:	b347      	cbz	r7, 88a14 <_fread_r+0x188>
   889c2:	f8cb 6010 	str.w	r6, [fp, #16]
   889c6:	f8cb 7014 	str.w	r7, [fp, #20]
   889ca:	f8cb 6000 	str.w	r6, [fp]
   889ce:	4659      	mov	r1, fp
   889d0:	4620      	mov	r0, r4
   889d2:	f001 f921 	bl	89c18 <__srefill_r>
   889d6:	9b03      	ldr	r3, [sp, #12]
   889d8:	f8db 1004 	ldr.w	r1, [fp, #4]
   889dc:	f8cb 3010 	str.w	r3, [fp, #16]
   889e0:	9b02      	ldr	r3, [sp, #8]
   889e2:	f8cb a014 	str.w	sl, [fp, #20]
   889e6:	f8cb 3000 	str.w	r3, [fp]
   889ea:	1a7f      	subs	r7, r7, r1
   889ec:	440e      	add	r6, r1
   889ee:	f8cb 9004 	str.w	r9, [fp, #4]
   889f2:	2800      	cmp	r0, #0
   889f4:	d0e4      	beq.n	889c0 <_fread_r+0x134>
   889f6:	1bed      	subs	r5, r5, r7
   889f8:	fbb5 f0f8 	udiv	r0, r5, r8
   889fc:	e797      	b.n	8892e <_fread_r+0xa2>
   889fe:	f7ff fe4f 	bl	886a0 <__sinit>
   88a02:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   88a06:	b291      	uxth	r1, r2
   88a08:	0488      	lsls	r0, r1, #18
   88a0a:	f53f af61 	bmi.w	888d0 <_fread_r+0x44>
   88a0e:	e754      	b.n	888ba <_fread_r+0x2e>
   88a10:	2f00      	cmp	r7, #0
   88a12:	d1cd      	bne.n	889b0 <_fread_r+0x124>
   88a14:	9801      	ldr	r0, [sp, #4]
   88a16:	b005      	add	sp, #20
   88a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00088a1c <_malloc_trim_r>:
   88a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88a1e:	4d23      	ldr	r5, [pc, #140]	; (88aac <_malloc_trim_r+0x90>)
   88a20:	460f      	mov	r7, r1
   88a22:	4604      	mov	r4, r0
   88a24:	f000 ff0a 	bl	8983c <__malloc_lock>
   88a28:	68ab      	ldr	r3, [r5, #8]
   88a2a:	685e      	ldr	r6, [r3, #4]
   88a2c:	f026 0603 	bic.w	r6, r6, #3
   88a30:	1bf1      	subs	r1, r6, r7
   88a32:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   88a36:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   88a3a:	f021 010f 	bic.w	r1, r1, #15
   88a3e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   88a42:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   88a46:	db07      	blt.n	88a58 <_malloc_trim_r+0x3c>
   88a48:	4620      	mov	r0, r4
   88a4a:	2100      	movs	r1, #0
   88a4c:	f001 f96e 	bl	89d2c <_sbrk_r>
   88a50:	68ab      	ldr	r3, [r5, #8]
   88a52:	4433      	add	r3, r6
   88a54:	4298      	cmp	r0, r3
   88a56:	d004      	beq.n	88a62 <_malloc_trim_r+0x46>
   88a58:	4620      	mov	r0, r4
   88a5a:	f000 fef1 	bl	89840 <__malloc_unlock>
   88a5e:	2000      	movs	r0, #0
   88a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88a62:	4620      	mov	r0, r4
   88a64:	4279      	negs	r1, r7
   88a66:	f001 f961 	bl	89d2c <_sbrk_r>
   88a6a:	3001      	adds	r0, #1
   88a6c:	d00d      	beq.n	88a8a <_malloc_trim_r+0x6e>
   88a6e:	4b10      	ldr	r3, [pc, #64]	; (88ab0 <_malloc_trim_r+0x94>)
   88a70:	68aa      	ldr	r2, [r5, #8]
   88a72:	6819      	ldr	r1, [r3, #0]
   88a74:	1bf6      	subs	r6, r6, r7
   88a76:	f046 0601 	orr.w	r6, r6, #1
   88a7a:	4620      	mov	r0, r4
   88a7c:	1bc9      	subs	r1, r1, r7
   88a7e:	6056      	str	r6, [r2, #4]
   88a80:	6019      	str	r1, [r3, #0]
   88a82:	f000 fedd 	bl	89840 <__malloc_unlock>
   88a86:	2001      	movs	r0, #1
   88a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88a8a:	4620      	mov	r0, r4
   88a8c:	2100      	movs	r1, #0
   88a8e:	f001 f94d 	bl	89d2c <_sbrk_r>
   88a92:	68ab      	ldr	r3, [r5, #8]
   88a94:	1ac2      	subs	r2, r0, r3
   88a96:	2a0f      	cmp	r2, #15
   88a98:	ddde      	ble.n	88a58 <_malloc_trim_r+0x3c>
   88a9a:	4d06      	ldr	r5, [pc, #24]	; (88ab4 <_malloc_trim_r+0x98>)
   88a9c:	4904      	ldr	r1, [pc, #16]	; (88ab0 <_malloc_trim_r+0x94>)
   88a9e:	682d      	ldr	r5, [r5, #0]
   88aa0:	f042 0201 	orr.w	r2, r2, #1
   88aa4:	1b40      	subs	r0, r0, r5
   88aa6:	605a      	str	r2, [r3, #4]
   88aa8:	6008      	str	r0, [r1, #0]
   88aaa:	e7d5      	b.n	88a58 <_malloc_trim_r+0x3c>
   88aac:	20070694 	.word	0x20070694
   88ab0:	2007ad78 	.word	0x2007ad78
   88ab4:	20070aa0 	.word	0x20070aa0

00088ab8 <_free_r>:
   88ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88abc:	460d      	mov	r5, r1
   88abe:	4606      	mov	r6, r0
   88ac0:	2900      	cmp	r1, #0
   88ac2:	d055      	beq.n	88b70 <_free_r+0xb8>
   88ac4:	f000 feba 	bl	8983c <__malloc_lock>
   88ac8:	f855 1c04 	ldr.w	r1, [r5, #-4]
   88acc:	f8df c170 	ldr.w	ip, [pc, #368]	; 88c40 <_free_r+0x188>
   88ad0:	f1a5 0408 	sub.w	r4, r5, #8
   88ad4:	f021 0301 	bic.w	r3, r1, #1
   88ad8:	18e2      	adds	r2, r4, r3
   88ada:	f8dc 0008 	ldr.w	r0, [ip, #8]
   88ade:	6857      	ldr	r7, [r2, #4]
   88ae0:	4290      	cmp	r0, r2
   88ae2:	f027 0703 	bic.w	r7, r7, #3
   88ae6:	d068      	beq.n	88bba <_free_r+0x102>
   88ae8:	f011 0101 	ands.w	r1, r1, #1
   88aec:	6057      	str	r7, [r2, #4]
   88aee:	d032      	beq.n	88b56 <_free_r+0x9e>
   88af0:	2100      	movs	r1, #0
   88af2:	19d0      	adds	r0, r2, r7
   88af4:	6840      	ldr	r0, [r0, #4]
   88af6:	07c0      	lsls	r0, r0, #31
   88af8:	d406      	bmi.n	88b08 <_free_r+0x50>
   88afa:	443b      	add	r3, r7
   88afc:	6890      	ldr	r0, [r2, #8]
   88afe:	2900      	cmp	r1, #0
   88b00:	d04d      	beq.n	88b9e <_free_r+0xe6>
   88b02:	68d2      	ldr	r2, [r2, #12]
   88b04:	60c2      	str	r2, [r0, #12]
   88b06:	6090      	str	r0, [r2, #8]
   88b08:	f043 0201 	orr.w	r2, r3, #1
   88b0c:	6062      	str	r2, [r4, #4]
   88b0e:	50e3      	str	r3, [r4, r3]
   88b10:	b9e1      	cbnz	r1, 88b4c <_free_r+0x94>
   88b12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   88b16:	d32d      	bcc.n	88b74 <_free_r+0xbc>
   88b18:	0a5a      	lsrs	r2, r3, #9
   88b1a:	2a04      	cmp	r2, #4
   88b1c:	d869      	bhi.n	88bf2 <_free_r+0x13a>
   88b1e:	0998      	lsrs	r0, r3, #6
   88b20:	3038      	adds	r0, #56	; 0x38
   88b22:	0041      	lsls	r1, r0, #1
   88b24:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   88b28:	f8dc 2008 	ldr.w	r2, [ip, #8]
   88b2c:	4944      	ldr	r1, [pc, #272]	; (88c40 <_free_r+0x188>)
   88b2e:	4562      	cmp	r2, ip
   88b30:	d065      	beq.n	88bfe <_free_r+0x146>
   88b32:	6851      	ldr	r1, [r2, #4]
   88b34:	f021 0103 	bic.w	r1, r1, #3
   88b38:	428b      	cmp	r3, r1
   88b3a:	d202      	bcs.n	88b42 <_free_r+0x8a>
   88b3c:	6892      	ldr	r2, [r2, #8]
   88b3e:	4594      	cmp	ip, r2
   88b40:	d1f7      	bne.n	88b32 <_free_r+0x7a>
   88b42:	68d3      	ldr	r3, [r2, #12]
   88b44:	60e3      	str	r3, [r4, #12]
   88b46:	60a2      	str	r2, [r4, #8]
   88b48:	609c      	str	r4, [r3, #8]
   88b4a:	60d4      	str	r4, [r2, #12]
   88b4c:	4630      	mov	r0, r6
   88b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88b52:	f000 be75 	b.w	89840 <__malloc_unlock>
   88b56:	f855 5c08 	ldr.w	r5, [r5, #-8]
   88b5a:	f10c 0808 	add.w	r8, ip, #8
   88b5e:	1b64      	subs	r4, r4, r5
   88b60:	68a0      	ldr	r0, [r4, #8]
   88b62:	442b      	add	r3, r5
   88b64:	4540      	cmp	r0, r8
   88b66:	d042      	beq.n	88bee <_free_r+0x136>
   88b68:	68e5      	ldr	r5, [r4, #12]
   88b6a:	60c5      	str	r5, [r0, #12]
   88b6c:	60a8      	str	r0, [r5, #8]
   88b6e:	e7c0      	b.n	88af2 <_free_r+0x3a>
   88b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88b74:	08db      	lsrs	r3, r3, #3
   88b76:	109a      	asrs	r2, r3, #2
   88b78:	2001      	movs	r0, #1
   88b7a:	4090      	lsls	r0, r2
   88b7c:	f8dc 1004 	ldr.w	r1, [ip, #4]
   88b80:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   88b84:	689a      	ldr	r2, [r3, #8]
   88b86:	4301      	orrs	r1, r0
   88b88:	60a2      	str	r2, [r4, #8]
   88b8a:	60e3      	str	r3, [r4, #12]
   88b8c:	f8cc 1004 	str.w	r1, [ip, #4]
   88b90:	4630      	mov	r0, r6
   88b92:	609c      	str	r4, [r3, #8]
   88b94:	60d4      	str	r4, [r2, #12]
   88b96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88b9a:	f000 be51 	b.w	89840 <__malloc_unlock>
   88b9e:	4d29      	ldr	r5, [pc, #164]	; (88c44 <_free_r+0x18c>)
   88ba0:	42a8      	cmp	r0, r5
   88ba2:	d1ae      	bne.n	88b02 <_free_r+0x4a>
   88ba4:	f043 0201 	orr.w	r2, r3, #1
   88ba8:	f8cc 4014 	str.w	r4, [ip, #20]
   88bac:	f8cc 4010 	str.w	r4, [ip, #16]
   88bb0:	60e0      	str	r0, [r4, #12]
   88bb2:	60a0      	str	r0, [r4, #8]
   88bb4:	6062      	str	r2, [r4, #4]
   88bb6:	50e3      	str	r3, [r4, r3]
   88bb8:	e7c8      	b.n	88b4c <_free_r+0x94>
   88bba:	441f      	add	r7, r3
   88bbc:	07cb      	lsls	r3, r1, #31
   88bbe:	d407      	bmi.n	88bd0 <_free_r+0x118>
   88bc0:	f855 1c08 	ldr.w	r1, [r5, #-8]
   88bc4:	1a64      	subs	r4, r4, r1
   88bc6:	68e3      	ldr	r3, [r4, #12]
   88bc8:	68a2      	ldr	r2, [r4, #8]
   88bca:	440f      	add	r7, r1
   88bcc:	60d3      	str	r3, [r2, #12]
   88bce:	609a      	str	r2, [r3, #8]
   88bd0:	4b1d      	ldr	r3, [pc, #116]	; (88c48 <_free_r+0x190>)
   88bd2:	f047 0201 	orr.w	r2, r7, #1
   88bd6:	681b      	ldr	r3, [r3, #0]
   88bd8:	6062      	str	r2, [r4, #4]
   88bda:	429f      	cmp	r7, r3
   88bdc:	f8cc 4008 	str.w	r4, [ip, #8]
   88be0:	d3b4      	bcc.n	88b4c <_free_r+0x94>
   88be2:	4b1a      	ldr	r3, [pc, #104]	; (88c4c <_free_r+0x194>)
   88be4:	4630      	mov	r0, r6
   88be6:	6819      	ldr	r1, [r3, #0]
   88be8:	f7ff ff18 	bl	88a1c <_malloc_trim_r>
   88bec:	e7ae      	b.n	88b4c <_free_r+0x94>
   88bee:	2101      	movs	r1, #1
   88bf0:	e77f      	b.n	88af2 <_free_r+0x3a>
   88bf2:	2a14      	cmp	r2, #20
   88bf4:	d80b      	bhi.n	88c0e <_free_r+0x156>
   88bf6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   88bfa:	0041      	lsls	r1, r0, #1
   88bfc:	e792      	b.n	88b24 <_free_r+0x6c>
   88bfe:	1080      	asrs	r0, r0, #2
   88c00:	2501      	movs	r5, #1
   88c02:	4085      	lsls	r5, r0
   88c04:	6848      	ldr	r0, [r1, #4]
   88c06:	4613      	mov	r3, r2
   88c08:	4328      	orrs	r0, r5
   88c0a:	6048      	str	r0, [r1, #4]
   88c0c:	e79a      	b.n	88b44 <_free_r+0x8c>
   88c0e:	2a54      	cmp	r2, #84	; 0x54
   88c10:	d803      	bhi.n	88c1a <_free_r+0x162>
   88c12:	0b18      	lsrs	r0, r3, #12
   88c14:	306e      	adds	r0, #110	; 0x6e
   88c16:	0041      	lsls	r1, r0, #1
   88c18:	e784      	b.n	88b24 <_free_r+0x6c>
   88c1a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   88c1e:	d803      	bhi.n	88c28 <_free_r+0x170>
   88c20:	0bd8      	lsrs	r0, r3, #15
   88c22:	3077      	adds	r0, #119	; 0x77
   88c24:	0041      	lsls	r1, r0, #1
   88c26:	e77d      	b.n	88b24 <_free_r+0x6c>
   88c28:	f240 5154 	movw	r1, #1364	; 0x554
   88c2c:	428a      	cmp	r2, r1
   88c2e:	d803      	bhi.n	88c38 <_free_r+0x180>
   88c30:	0c98      	lsrs	r0, r3, #18
   88c32:	307c      	adds	r0, #124	; 0x7c
   88c34:	0041      	lsls	r1, r0, #1
   88c36:	e775      	b.n	88b24 <_free_r+0x6c>
   88c38:	21fc      	movs	r1, #252	; 0xfc
   88c3a:	207e      	movs	r0, #126	; 0x7e
   88c3c:	e772      	b.n	88b24 <_free_r+0x6c>
   88c3e:	bf00      	nop
   88c40:	20070694 	.word	0x20070694
   88c44:	2007069c 	.word	0x2007069c
   88c48:	20070a9c 	.word	0x20070a9c
   88c4c:	2007ad74 	.word	0x2007ad74

00088c50 <__sfvwrite_r>:
   88c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88c54:	6893      	ldr	r3, [r2, #8]
   88c56:	b083      	sub	sp, #12
   88c58:	4616      	mov	r6, r2
   88c5a:	4681      	mov	r9, r0
   88c5c:	460c      	mov	r4, r1
   88c5e:	b32b      	cbz	r3, 88cac <__sfvwrite_r+0x5c>
   88c60:	898b      	ldrh	r3, [r1, #12]
   88c62:	0719      	lsls	r1, r3, #28
   88c64:	d526      	bpl.n	88cb4 <__sfvwrite_r+0x64>
   88c66:	6922      	ldr	r2, [r4, #16]
   88c68:	b322      	cbz	r2, 88cb4 <__sfvwrite_r+0x64>
   88c6a:	f003 0202 	and.w	r2, r3, #2
   88c6e:	b292      	uxth	r2, r2
   88c70:	6835      	ldr	r5, [r6, #0]
   88c72:	2a00      	cmp	r2, #0
   88c74:	d02c      	beq.n	88cd0 <__sfvwrite_r+0x80>
   88c76:	f04f 0a00 	mov.w	sl, #0
   88c7a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 88f64 <__sfvwrite_r+0x314>
   88c7e:	46d0      	mov	r8, sl
   88c80:	45d8      	cmp	r8, fp
   88c82:	bf34      	ite	cc
   88c84:	4643      	movcc	r3, r8
   88c86:	465b      	movcs	r3, fp
   88c88:	4652      	mov	r2, sl
   88c8a:	4648      	mov	r0, r9
   88c8c:	f1b8 0f00 	cmp.w	r8, #0
   88c90:	d04f      	beq.n	88d32 <__sfvwrite_r+0xe2>
   88c92:	69e1      	ldr	r1, [r4, #28]
   88c94:	6a67      	ldr	r7, [r4, #36]	; 0x24
   88c96:	47b8      	blx	r7
   88c98:	2800      	cmp	r0, #0
   88c9a:	dd56      	ble.n	88d4a <__sfvwrite_r+0xfa>
   88c9c:	68b3      	ldr	r3, [r6, #8]
   88c9e:	4482      	add	sl, r0
   88ca0:	1a1b      	subs	r3, r3, r0
   88ca2:	ebc0 0808 	rsb	r8, r0, r8
   88ca6:	60b3      	str	r3, [r6, #8]
   88ca8:	2b00      	cmp	r3, #0
   88caa:	d1e9      	bne.n	88c80 <__sfvwrite_r+0x30>
   88cac:	2000      	movs	r0, #0
   88cae:	b003      	add	sp, #12
   88cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88cb4:	4648      	mov	r0, r9
   88cb6:	4621      	mov	r1, r4
   88cb8:	f7ff fbae 	bl	88418 <__swsetup_r>
   88cbc:	2800      	cmp	r0, #0
   88cbe:	f040 8148 	bne.w	88f52 <__sfvwrite_r+0x302>
   88cc2:	89a3      	ldrh	r3, [r4, #12]
   88cc4:	6835      	ldr	r5, [r6, #0]
   88cc6:	f003 0202 	and.w	r2, r3, #2
   88cca:	b292      	uxth	r2, r2
   88ccc:	2a00      	cmp	r2, #0
   88cce:	d1d2      	bne.n	88c76 <__sfvwrite_r+0x26>
   88cd0:	f013 0a01 	ands.w	sl, r3, #1
   88cd4:	d142      	bne.n	88d5c <__sfvwrite_r+0x10c>
   88cd6:	46d0      	mov	r8, sl
   88cd8:	f1b8 0f00 	cmp.w	r8, #0
   88cdc:	d023      	beq.n	88d26 <__sfvwrite_r+0xd6>
   88cde:	059a      	lsls	r2, r3, #22
   88ce0:	68a7      	ldr	r7, [r4, #8]
   88ce2:	d576      	bpl.n	88dd2 <__sfvwrite_r+0x182>
   88ce4:	45b8      	cmp	r8, r7
   88ce6:	f0c0 80a4 	bcc.w	88e32 <__sfvwrite_r+0x1e2>
   88cea:	f413 6f90 	tst.w	r3, #1152	; 0x480
   88cee:	f040 80b2 	bne.w	88e56 <__sfvwrite_r+0x206>
   88cf2:	6820      	ldr	r0, [r4, #0]
   88cf4:	46bb      	mov	fp, r7
   88cf6:	4651      	mov	r1, sl
   88cf8:	465a      	mov	r2, fp
   88cfa:	f000 fd39 	bl	89770 <memmove>
   88cfe:	68a2      	ldr	r2, [r4, #8]
   88d00:	6821      	ldr	r1, [r4, #0]
   88d02:	1bd2      	subs	r2, r2, r7
   88d04:	eb01 030b 	add.w	r3, r1, fp
   88d08:	60a2      	str	r2, [r4, #8]
   88d0a:	6023      	str	r3, [r4, #0]
   88d0c:	4642      	mov	r2, r8
   88d0e:	68b3      	ldr	r3, [r6, #8]
   88d10:	4492      	add	sl, r2
   88d12:	1a9b      	subs	r3, r3, r2
   88d14:	ebc2 0808 	rsb	r8, r2, r8
   88d18:	60b3      	str	r3, [r6, #8]
   88d1a:	2b00      	cmp	r3, #0
   88d1c:	d0c6      	beq.n	88cac <__sfvwrite_r+0x5c>
   88d1e:	89a3      	ldrh	r3, [r4, #12]
   88d20:	f1b8 0f00 	cmp.w	r8, #0
   88d24:	d1db      	bne.n	88cde <__sfvwrite_r+0x8e>
   88d26:	f8d5 a000 	ldr.w	sl, [r5]
   88d2a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   88d2e:	3508      	adds	r5, #8
   88d30:	e7d2      	b.n	88cd8 <__sfvwrite_r+0x88>
   88d32:	f8d5 a000 	ldr.w	sl, [r5]
   88d36:	f8d5 8004 	ldr.w	r8, [r5, #4]
   88d3a:	3508      	adds	r5, #8
   88d3c:	e7a0      	b.n	88c80 <__sfvwrite_r+0x30>
   88d3e:	4648      	mov	r0, r9
   88d40:	4621      	mov	r1, r4
   88d42:	f7ff fc7f 	bl	88644 <_fflush_r>
   88d46:	2800      	cmp	r0, #0
   88d48:	d059      	beq.n	88dfe <__sfvwrite_r+0x1ae>
   88d4a:	89a3      	ldrh	r3, [r4, #12]
   88d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88d50:	f04f 30ff 	mov.w	r0, #4294967295
   88d54:	81a3      	strh	r3, [r4, #12]
   88d56:	b003      	add	sp, #12
   88d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88d5c:	4692      	mov	sl, r2
   88d5e:	9201      	str	r2, [sp, #4]
   88d60:	4693      	mov	fp, r2
   88d62:	4690      	mov	r8, r2
   88d64:	f1b8 0f00 	cmp.w	r8, #0
   88d68:	d02b      	beq.n	88dc2 <__sfvwrite_r+0x172>
   88d6a:	9f01      	ldr	r7, [sp, #4]
   88d6c:	2f00      	cmp	r7, #0
   88d6e:	d064      	beq.n	88e3a <__sfvwrite_r+0x1ea>
   88d70:	6820      	ldr	r0, [r4, #0]
   88d72:	6921      	ldr	r1, [r4, #16]
   88d74:	45c2      	cmp	sl, r8
   88d76:	bf34      	ite	cc
   88d78:	4653      	movcc	r3, sl
   88d7a:	4643      	movcs	r3, r8
   88d7c:	4288      	cmp	r0, r1
   88d7e:	461f      	mov	r7, r3
   88d80:	f8d4 c008 	ldr.w	ip, [r4, #8]
   88d84:	6962      	ldr	r2, [r4, #20]
   88d86:	d903      	bls.n	88d90 <__sfvwrite_r+0x140>
   88d88:	4494      	add	ip, r2
   88d8a:	4563      	cmp	r3, ip
   88d8c:	f300 80ae 	bgt.w	88eec <__sfvwrite_r+0x29c>
   88d90:	4293      	cmp	r3, r2
   88d92:	db36      	blt.n	88e02 <__sfvwrite_r+0x1b2>
   88d94:	4613      	mov	r3, r2
   88d96:	6a67      	ldr	r7, [r4, #36]	; 0x24
   88d98:	4648      	mov	r0, r9
   88d9a:	69e1      	ldr	r1, [r4, #28]
   88d9c:	465a      	mov	r2, fp
   88d9e:	47b8      	blx	r7
   88da0:	1e07      	subs	r7, r0, #0
   88da2:	ddd2      	ble.n	88d4a <__sfvwrite_r+0xfa>
   88da4:	ebba 0a07 	subs.w	sl, sl, r7
   88da8:	d03a      	beq.n	88e20 <__sfvwrite_r+0x1d0>
   88daa:	68b3      	ldr	r3, [r6, #8]
   88dac:	44bb      	add	fp, r7
   88dae:	1bdb      	subs	r3, r3, r7
   88db0:	ebc7 0808 	rsb	r8, r7, r8
   88db4:	60b3      	str	r3, [r6, #8]
   88db6:	2b00      	cmp	r3, #0
   88db8:	f43f af78 	beq.w	88cac <__sfvwrite_r+0x5c>
   88dbc:	f1b8 0f00 	cmp.w	r8, #0
   88dc0:	d1d3      	bne.n	88d6a <__sfvwrite_r+0x11a>
   88dc2:	2700      	movs	r7, #0
   88dc4:	f8d5 b000 	ldr.w	fp, [r5]
   88dc8:	f8d5 8004 	ldr.w	r8, [r5, #4]
   88dcc:	9701      	str	r7, [sp, #4]
   88dce:	3508      	adds	r5, #8
   88dd0:	e7c8      	b.n	88d64 <__sfvwrite_r+0x114>
   88dd2:	6820      	ldr	r0, [r4, #0]
   88dd4:	6923      	ldr	r3, [r4, #16]
   88dd6:	4298      	cmp	r0, r3
   88dd8:	d802      	bhi.n	88de0 <__sfvwrite_r+0x190>
   88dda:	6963      	ldr	r3, [r4, #20]
   88ddc:	4598      	cmp	r8, r3
   88dde:	d272      	bcs.n	88ec6 <__sfvwrite_r+0x276>
   88de0:	45b8      	cmp	r8, r7
   88de2:	bf38      	it	cc
   88de4:	4647      	movcc	r7, r8
   88de6:	463a      	mov	r2, r7
   88de8:	4651      	mov	r1, sl
   88dea:	f000 fcc1 	bl	89770 <memmove>
   88dee:	68a3      	ldr	r3, [r4, #8]
   88df0:	6822      	ldr	r2, [r4, #0]
   88df2:	1bdb      	subs	r3, r3, r7
   88df4:	443a      	add	r2, r7
   88df6:	60a3      	str	r3, [r4, #8]
   88df8:	6022      	str	r2, [r4, #0]
   88dfa:	2b00      	cmp	r3, #0
   88dfc:	d09f      	beq.n	88d3e <__sfvwrite_r+0xee>
   88dfe:	463a      	mov	r2, r7
   88e00:	e785      	b.n	88d0e <__sfvwrite_r+0xbe>
   88e02:	461a      	mov	r2, r3
   88e04:	4659      	mov	r1, fp
   88e06:	9300      	str	r3, [sp, #0]
   88e08:	f000 fcb2 	bl	89770 <memmove>
   88e0c:	9b00      	ldr	r3, [sp, #0]
   88e0e:	68a1      	ldr	r1, [r4, #8]
   88e10:	6822      	ldr	r2, [r4, #0]
   88e12:	1ac9      	subs	r1, r1, r3
   88e14:	ebba 0a07 	subs.w	sl, sl, r7
   88e18:	4413      	add	r3, r2
   88e1a:	60a1      	str	r1, [r4, #8]
   88e1c:	6023      	str	r3, [r4, #0]
   88e1e:	d1c4      	bne.n	88daa <__sfvwrite_r+0x15a>
   88e20:	4648      	mov	r0, r9
   88e22:	4621      	mov	r1, r4
   88e24:	f7ff fc0e 	bl	88644 <_fflush_r>
   88e28:	2800      	cmp	r0, #0
   88e2a:	d18e      	bne.n	88d4a <__sfvwrite_r+0xfa>
   88e2c:	f8cd a004 	str.w	sl, [sp, #4]
   88e30:	e7bb      	b.n	88daa <__sfvwrite_r+0x15a>
   88e32:	6820      	ldr	r0, [r4, #0]
   88e34:	4647      	mov	r7, r8
   88e36:	46c3      	mov	fp, r8
   88e38:	e75d      	b.n	88cf6 <__sfvwrite_r+0xa6>
   88e3a:	4658      	mov	r0, fp
   88e3c:	210a      	movs	r1, #10
   88e3e:	4642      	mov	r2, r8
   88e40:	f000 fc4c 	bl	896dc <memchr>
   88e44:	2800      	cmp	r0, #0
   88e46:	d07f      	beq.n	88f48 <__sfvwrite_r+0x2f8>
   88e48:	f100 0a01 	add.w	sl, r0, #1
   88e4c:	2701      	movs	r7, #1
   88e4e:	ebcb 0a0a 	rsb	sl, fp, sl
   88e52:	9701      	str	r7, [sp, #4]
   88e54:	e78c      	b.n	88d70 <__sfvwrite_r+0x120>
   88e56:	6822      	ldr	r2, [r4, #0]
   88e58:	6921      	ldr	r1, [r4, #16]
   88e5a:	6967      	ldr	r7, [r4, #20]
   88e5c:	ebc1 0c02 	rsb	ip, r1, r2
   88e60:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   88e64:	f10c 0201 	add.w	r2, ip, #1
   88e68:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   88e6c:	4442      	add	r2, r8
   88e6e:	107f      	asrs	r7, r7, #1
   88e70:	4297      	cmp	r7, r2
   88e72:	bf34      	ite	cc
   88e74:	4617      	movcc	r7, r2
   88e76:	463a      	movcs	r2, r7
   88e78:	055b      	lsls	r3, r3, #21
   88e7a:	d54f      	bpl.n	88f1c <__sfvwrite_r+0x2cc>
   88e7c:	4611      	mov	r1, r2
   88e7e:	4648      	mov	r0, r9
   88e80:	f8cd c000 	str.w	ip, [sp]
   88e84:	f000 f94a 	bl	8911c <_malloc_r>
   88e88:	f8dd c000 	ldr.w	ip, [sp]
   88e8c:	4683      	mov	fp, r0
   88e8e:	2800      	cmp	r0, #0
   88e90:	d062      	beq.n	88f58 <__sfvwrite_r+0x308>
   88e92:	4662      	mov	r2, ip
   88e94:	6921      	ldr	r1, [r4, #16]
   88e96:	f8cd c000 	str.w	ip, [sp]
   88e9a:	f7fd fd6b 	bl	86974 <memcpy>
   88e9e:	89a2      	ldrh	r2, [r4, #12]
   88ea0:	f8dd c000 	ldr.w	ip, [sp]
   88ea4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   88ea8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   88eac:	81a2      	strh	r2, [r4, #12]
   88eae:	eb0b 000c 	add.w	r0, fp, ip
   88eb2:	ebcc 0207 	rsb	r2, ip, r7
   88eb6:	f8c4 b010 	str.w	fp, [r4, #16]
   88eba:	6167      	str	r7, [r4, #20]
   88ebc:	6020      	str	r0, [r4, #0]
   88ebe:	60a2      	str	r2, [r4, #8]
   88ec0:	4647      	mov	r7, r8
   88ec2:	46c3      	mov	fp, r8
   88ec4:	e717      	b.n	88cf6 <__sfvwrite_r+0xa6>
   88ec6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   88eca:	4590      	cmp	r8, r2
   88ecc:	bf38      	it	cc
   88ece:	4642      	movcc	r2, r8
   88ed0:	fb92 f2f3 	sdiv	r2, r2, r3
   88ed4:	fb02 f303 	mul.w	r3, r2, r3
   88ed8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   88eda:	4648      	mov	r0, r9
   88edc:	69e1      	ldr	r1, [r4, #28]
   88ede:	4652      	mov	r2, sl
   88ee0:	47b8      	blx	r7
   88ee2:	2800      	cmp	r0, #0
   88ee4:	f77f af31 	ble.w	88d4a <__sfvwrite_r+0xfa>
   88ee8:	4602      	mov	r2, r0
   88eea:	e710      	b.n	88d0e <__sfvwrite_r+0xbe>
   88eec:	4662      	mov	r2, ip
   88eee:	4659      	mov	r1, fp
   88ef0:	f8cd c000 	str.w	ip, [sp]
   88ef4:	f000 fc3c 	bl	89770 <memmove>
   88ef8:	f8dd c000 	ldr.w	ip, [sp]
   88efc:	6823      	ldr	r3, [r4, #0]
   88efe:	4648      	mov	r0, r9
   88f00:	4463      	add	r3, ip
   88f02:	6023      	str	r3, [r4, #0]
   88f04:	4621      	mov	r1, r4
   88f06:	f8cd c000 	str.w	ip, [sp]
   88f0a:	f7ff fb9b 	bl	88644 <_fflush_r>
   88f0e:	f8dd c000 	ldr.w	ip, [sp]
   88f12:	2800      	cmp	r0, #0
   88f14:	f47f af19 	bne.w	88d4a <__sfvwrite_r+0xfa>
   88f18:	4667      	mov	r7, ip
   88f1a:	e743      	b.n	88da4 <__sfvwrite_r+0x154>
   88f1c:	4648      	mov	r0, r9
   88f1e:	f8cd c000 	str.w	ip, [sp]
   88f22:	f000 fc8f 	bl	89844 <_realloc_r>
   88f26:	f8dd c000 	ldr.w	ip, [sp]
   88f2a:	4683      	mov	fp, r0
   88f2c:	2800      	cmp	r0, #0
   88f2e:	d1be      	bne.n	88eae <__sfvwrite_r+0x25e>
   88f30:	4648      	mov	r0, r9
   88f32:	6921      	ldr	r1, [r4, #16]
   88f34:	f7ff fdc0 	bl	88ab8 <_free_r>
   88f38:	89a3      	ldrh	r3, [r4, #12]
   88f3a:	220c      	movs	r2, #12
   88f3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   88f40:	b29b      	uxth	r3, r3
   88f42:	f8c9 2000 	str.w	r2, [r9]
   88f46:	e701      	b.n	88d4c <__sfvwrite_r+0xfc>
   88f48:	2701      	movs	r7, #1
   88f4a:	f108 0a01 	add.w	sl, r8, #1
   88f4e:	9701      	str	r7, [sp, #4]
   88f50:	e70e      	b.n	88d70 <__sfvwrite_r+0x120>
   88f52:	f04f 30ff 	mov.w	r0, #4294967295
   88f56:	e6aa      	b.n	88cae <__sfvwrite_r+0x5e>
   88f58:	230c      	movs	r3, #12
   88f5a:	f8c9 3000 	str.w	r3, [r9]
   88f5e:	89a3      	ldrh	r3, [r4, #12]
   88f60:	e6f4      	b.n	88d4c <__sfvwrite_r+0xfc>
   88f62:	bf00      	nop
   88f64:	7ffffc00 	.word	0x7ffffc00

00088f68 <_fwalk>:
   88f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88f6c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   88f70:	4688      	mov	r8, r1
   88f72:	d019      	beq.n	88fa8 <_fwalk+0x40>
   88f74:	2600      	movs	r6, #0
   88f76:	687d      	ldr	r5, [r7, #4]
   88f78:	68bc      	ldr	r4, [r7, #8]
   88f7a:	3d01      	subs	r5, #1
   88f7c:	d40e      	bmi.n	88f9c <_fwalk+0x34>
   88f7e:	89a3      	ldrh	r3, [r4, #12]
   88f80:	3d01      	subs	r5, #1
   88f82:	2b01      	cmp	r3, #1
   88f84:	d906      	bls.n	88f94 <_fwalk+0x2c>
   88f86:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   88f8a:	4620      	mov	r0, r4
   88f8c:	3301      	adds	r3, #1
   88f8e:	d001      	beq.n	88f94 <_fwalk+0x2c>
   88f90:	47c0      	blx	r8
   88f92:	4306      	orrs	r6, r0
   88f94:	1c6b      	adds	r3, r5, #1
   88f96:	f104 0468 	add.w	r4, r4, #104	; 0x68
   88f9a:	d1f0      	bne.n	88f7e <_fwalk+0x16>
   88f9c:	683f      	ldr	r7, [r7, #0]
   88f9e:	2f00      	cmp	r7, #0
   88fa0:	d1e9      	bne.n	88f76 <_fwalk+0xe>
   88fa2:	4630      	mov	r0, r6
   88fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88fa8:	463e      	mov	r6, r7
   88faa:	4630      	mov	r0, r6
   88fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00088fb0 <_fwalk_reent>:
   88fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   88fb4:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   88fb8:	4680      	mov	r8, r0
   88fba:	4689      	mov	r9, r1
   88fbc:	d01a      	beq.n	88ff4 <_fwalk_reent+0x44>
   88fbe:	2700      	movs	r7, #0
   88fc0:	6875      	ldr	r5, [r6, #4]
   88fc2:	68b4      	ldr	r4, [r6, #8]
   88fc4:	3d01      	subs	r5, #1
   88fc6:	d40f      	bmi.n	88fe8 <_fwalk_reent+0x38>
   88fc8:	89a3      	ldrh	r3, [r4, #12]
   88fca:	3d01      	subs	r5, #1
   88fcc:	2b01      	cmp	r3, #1
   88fce:	d907      	bls.n	88fe0 <_fwalk_reent+0x30>
   88fd0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   88fd4:	4621      	mov	r1, r4
   88fd6:	3301      	adds	r3, #1
   88fd8:	4640      	mov	r0, r8
   88fda:	d001      	beq.n	88fe0 <_fwalk_reent+0x30>
   88fdc:	47c8      	blx	r9
   88fde:	4307      	orrs	r7, r0
   88fe0:	1c6b      	adds	r3, r5, #1
   88fe2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   88fe6:	d1ef      	bne.n	88fc8 <_fwalk_reent+0x18>
   88fe8:	6836      	ldr	r6, [r6, #0]
   88fea:	2e00      	cmp	r6, #0
   88fec:	d1e8      	bne.n	88fc0 <_fwalk_reent+0x10>
   88fee:	4638      	mov	r0, r7
   88ff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   88ff4:	4637      	mov	r7, r6
   88ff6:	4638      	mov	r0, r7
   88ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00088ffc <iswspace>:
   88ffc:	28ff      	cmp	r0, #255	; 0xff
   88ffe:	d807      	bhi.n	89010 <iswspace+0x14>
   89000:	4b04      	ldr	r3, [pc, #16]	; (89014 <iswspace+0x18>)
   89002:	681b      	ldr	r3, [r3, #0]
   89004:	4418      	add	r0, r3
   89006:	7840      	ldrb	r0, [r0, #1]
   89008:	f000 0008 	and.w	r0, r0, #8
   8900c:	b2c0      	uxtb	r0, r0
   8900e:	4770      	bx	lr
   89010:	2000      	movs	r0, #0
   89012:	4770      	bx	lr
   89014:	2007066c 	.word	0x2007066c

00089018 <__locale_charset>:
   89018:	4800      	ldr	r0, [pc, #0]	; (8901c <__locale_charset+0x4>)
   8901a:	4770      	bx	lr
   8901c:	20070670 	.word	0x20070670

00089020 <__locale_mb_cur_max>:
   89020:	4b01      	ldr	r3, [pc, #4]	; (89028 <__locale_mb_cur_max+0x8>)
   89022:	6818      	ldr	r0, [r3, #0]
   89024:	4770      	bx	lr
   89026:	bf00      	nop
   89028:	20070690 	.word	0x20070690

0008902c <__smakebuf_r>:
   8902c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8902e:	898b      	ldrh	r3, [r1, #12]
   89030:	b091      	sub	sp, #68	; 0x44
   89032:	b29a      	uxth	r2, r3
   89034:	0796      	lsls	r6, r2, #30
   89036:	460c      	mov	r4, r1
   89038:	4605      	mov	r5, r0
   8903a:	d437      	bmi.n	890ac <__smakebuf_r+0x80>
   8903c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89040:	2900      	cmp	r1, #0
   89042:	db17      	blt.n	89074 <__smakebuf_r+0x48>
   89044:	aa01      	add	r2, sp, #4
   89046:	f001 fba9 	bl	8a79c <_fstat_r>
   8904a:	2800      	cmp	r0, #0
   8904c:	db10      	blt.n	89070 <__smakebuf_r+0x44>
   8904e:	9b02      	ldr	r3, [sp, #8]
   89050:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   89054:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   89058:	424f      	negs	r7, r1
   8905a:	414f      	adcs	r7, r1
   8905c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   89060:	d02c      	beq.n	890bc <__smakebuf_r+0x90>
   89062:	89a3      	ldrh	r3, [r4, #12]
   89064:	f44f 6680 	mov.w	r6, #1024	; 0x400
   89068:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8906c:	81a3      	strh	r3, [r4, #12]
   8906e:	e00b      	b.n	89088 <__smakebuf_r+0x5c>
   89070:	89a3      	ldrh	r3, [r4, #12]
   89072:	b29a      	uxth	r2, r3
   89074:	f012 0f80 	tst.w	r2, #128	; 0x80
   89078:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8907c:	81a3      	strh	r3, [r4, #12]
   8907e:	bf14      	ite	ne
   89080:	2640      	movne	r6, #64	; 0x40
   89082:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   89086:	2700      	movs	r7, #0
   89088:	4628      	mov	r0, r5
   8908a:	4631      	mov	r1, r6
   8908c:	f000 f846 	bl	8911c <_malloc_r>
   89090:	89a3      	ldrh	r3, [r4, #12]
   89092:	2800      	cmp	r0, #0
   89094:	d029      	beq.n	890ea <__smakebuf_r+0xbe>
   89096:	4a1b      	ldr	r2, [pc, #108]	; (89104 <__smakebuf_r+0xd8>)
   89098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8909c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8909e:	81a3      	strh	r3, [r4, #12]
   890a0:	6020      	str	r0, [r4, #0]
   890a2:	6120      	str	r0, [r4, #16]
   890a4:	6166      	str	r6, [r4, #20]
   890a6:	b9a7      	cbnz	r7, 890d2 <__smakebuf_r+0xa6>
   890a8:	b011      	add	sp, #68	; 0x44
   890aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   890ac:	f101 0343 	add.w	r3, r1, #67	; 0x43
   890b0:	2201      	movs	r2, #1
   890b2:	600b      	str	r3, [r1, #0]
   890b4:	610b      	str	r3, [r1, #16]
   890b6:	614a      	str	r2, [r1, #20]
   890b8:	b011      	add	sp, #68	; 0x44
   890ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   890bc:	4a12      	ldr	r2, [pc, #72]	; (89108 <__smakebuf_r+0xdc>)
   890be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   890c0:	4293      	cmp	r3, r2
   890c2:	d1ce      	bne.n	89062 <__smakebuf_r+0x36>
   890c4:	89a3      	ldrh	r3, [r4, #12]
   890c6:	f44f 6680 	mov.w	r6, #1024	; 0x400
   890ca:	4333      	orrs	r3, r6
   890cc:	81a3      	strh	r3, [r4, #12]
   890ce:	64e6      	str	r6, [r4, #76]	; 0x4c
   890d0:	e7da      	b.n	89088 <__smakebuf_r+0x5c>
   890d2:	4628      	mov	r0, r5
   890d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   890d8:	f001 fb74 	bl	8a7c4 <_isatty_r>
   890dc:	2800      	cmp	r0, #0
   890de:	d0e3      	beq.n	890a8 <__smakebuf_r+0x7c>
   890e0:	89a3      	ldrh	r3, [r4, #12]
   890e2:	f043 0301 	orr.w	r3, r3, #1
   890e6:	81a3      	strh	r3, [r4, #12]
   890e8:	e7de      	b.n	890a8 <__smakebuf_r+0x7c>
   890ea:	059a      	lsls	r2, r3, #22
   890ec:	d4dc      	bmi.n	890a8 <__smakebuf_r+0x7c>
   890ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
   890f2:	f043 0302 	orr.w	r3, r3, #2
   890f6:	2101      	movs	r1, #1
   890f8:	81a3      	strh	r3, [r4, #12]
   890fa:	6022      	str	r2, [r4, #0]
   890fc:	6122      	str	r2, [r4, #16]
   890fe:	6161      	str	r1, [r4, #20]
   89100:	e7d2      	b.n	890a8 <__smakebuf_r+0x7c>
   89102:	bf00      	nop
   89104:	00088695 	.word	0x00088695
   89108:	00089e1d 	.word	0x00089e1d

0008910c <malloc>:
   8910c:	4b02      	ldr	r3, [pc, #8]	; (89118 <malloc+0xc>)
   8910e:	4601      	mov	r1, r0
   89110:	6818      	ldr	r0, [r3, #0]
   89112:	f000 b803 	b.w	8911c <_malloc_r>
   89116:	bf00      	nop
   89118:	20070668 	.word	0x20070668

0008911c <_malloc_r>:
   8911c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89120:	f101 050b 	add.w	r5, r1, #11
   89124:	2d16      	cmp	r5, #22
   89126:	b083      	sub	sp, #12
   89128:	4606      	mov	r6, r0
   8912a:	d927      	bls.n	8917c <_malloc_r+0x60>
   8912c:	f035 0507 	bics.w	r5, r5, #7
   89130:	d427      	bmi.n	89182 <_malloc_r+0x66>
   89132:	42a9      	cmp	r1, r5
   89134:	d825      	bhi.n	89182 <_malloc_r+0x66>
   89136:	4630      	mov	r0, r6
   89138:	f000 fb80 	bl	8983c <__malloc_lock>
   8913c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   89140:	d226      	bcs.n	89190 <_malloc_r+0x74>
   89142:	4fc1      	ldr	r7, [pc, #772]	; (89448 <_malloc_r+0x32c>)
   89144:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   89148:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   8914c:	68dc      	ldr	r4, [r3, #12]
   8914e:	429c      	cmp	r4, r3
   89150:	f000 81d2 	beq.w	894f8 <_malloc_r+0x3dc>
   89154:	6863      	ldr	r3, [r4, #4]
   89156:	68e2      	ldr	r2, [r4, #12]
   89158:	f023 0303 	bic.w	r3, r3, #3
   8915c:	4423      	add	r3, r4
   8915e:	6858      	ldr	r0, [r3, #4]
   89160:	68a1      	ldr	r1, [r4, #8]
   89162:	f040 0501 	orr.w	r5, r0, #1
   89166:	60ca      	str	r2, [r1, #12]
   89168:	4630      	mov	r0, r6
   8916a:	6091      	str	r1, [r2, #8]
   8916c:	605d      	str	r5, [r3, #4]
   8916e:	f000 fb67 	bl	89840 <__malloc_unlock>
   89172:	3408      	adds	r4, #8
   89174:	4620      	mov	r0, r4
   89176:	b003      	add	sp, #12
   89178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8917c:	2510      	movs	r5, #16
   8917e:	42a9      	cmp	r1, r5
   89180:	d9d9      	bls.n	89136 <_malloc_r+0x1a>
   89182:	2400      	movs	r4, #0
   89184:	230c      	movs	r3, #12
   89186:	4620      	mov	r0, r4
   89188:	6033      	str	r3, [r6, #0]
   8918a:	b003      	add	sp, #12
   8918c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89190:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   89194:	f000 8089 	beq.w	892aa <_malloc_r+0x18e>
   89198:	f1bc 0f04 	cmp.w	ip, #4
   8919c:	f200 8160 	bhi.w	89460 <_malloc_r+0x344>
   891a0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   891a4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   891a8:	ea4f 014c 	mov.w	r1, ip, lsl #1
   891ac:	4fa6      	ldr	r7, [pc, #664]	; (89448 <_malloc_r+0x32c>)
   891ae:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   891b2:	68cc      	ldr	r4, [r1, #12]
   891b4:	42a1      	cmp	r1, r4
   891b6:	d105      	bne.n	891c4 <_malloc_r+0xa8>
   891b8:	e00c      	b.n	891d4 <_malloc_r+0xb8>
   891ba:	2b00      	cmp	r3, #0
   891bc:	da79      	bge.n	892b2 <_malloc_r+0x196>
   891be:	68e4      	ldr	r4, [r4, #12]
   891c0:	42a1      	cmp	r1, r4
   891c2:	d007      	beq.n	891d4 <_malloc_r+0xb8>
   891c4:	6862      	ldr	r2, [r4, #4]
   891c6:	f022 0203 	bic.w	r2, r2, #3
   891ca:	1b53      	subs	r3, r2, r5
   891cc:	2b0f      	cmp	r3, #15
   891ce:	ddf4      	ble.n	891ba <_malloc_r+0x9e>
   891d0:	f10c 3cff 	add.w	ip, ip, #4294967295
   891d4:	f10c 0c01 	add.w	ip, ip, #1
   891d8:	4b9b      	ldr	r3, [pc, #620]	; (89448 <_malloc_r+0x32c>)
   891da:	693c      	ldr	r4, [r7, #16]
   891dc:	f103 0e08 	add.w	lr, r3, #8
   891e0:	4574      	cmp	r4, lr
   891e2:	f000 817e 	beq.w	894e2 <_malloc_r+0x3c6>
   891e6:	6861      	ldr	r1, [r4, #4]
   891e8:	f021 0103 	bic.w	r1, r1, #3
   891ec:	1b4a      	subs	r2, r1, r5
   891ee:	2a0f      	cmp	r2, #15
   891f0:	f300 8164 	bgt.w	894bc <_malloc_r+0x3a0>
   891f4:	2a00      	cmp	r2, #0
   891f6:	f8c3 e014 	str.w	lr, [r3, #20]
   891fa:	f8c3 e010 	str.w	lr, [r3, #16]
   891fe:	da69      	bge.n	892d4 <_malloc_r+0x1b8>
   89200:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   89204:	f080 813a 	bcs.w	8947c <_malloc_r+0x360>
   89208:	08c9      	lsrs	r1, r1, #3
   8920a:	108a      	asrs	r2, r1, #2
   8920c:	f04f 0801 	mov.w	r8, #1
   89210:	fa08 f802 	lsl.w	r8, r8, r2
   89214:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   89218:	685a      	ldr	r2, [r3, #4]
   8921a:	6888      	ldr	r0, [r1, #8]
   8921c:	ea48 0202 	orr.w	r2, r8, r2
   89220:	60a0      	str	r0, [r4, #8]
   89222:	60e1      	str	r1, [r4, #12]
   89224:	605a      	str	r2, [r3, #4]
   89226:	608c      	str	r4, [r1, #8]
   89228:	60c4      	str	r4, [r0, #12]
   8922a:	ea4f 03ac 	mov.w	r3, ip, asr #2
   8922e:	2001      	movs	r0, #1
   89230:	4098      	lsls	r0, r3
   89232:	4290      	cmp	r0, r2
   89234:	d85b      	bhi.n	892ee <_malloc_r+0x1d2>
   89236:	4202      	tst	r2, r0
   89238:	d106      	bne.n	89248 <_malloc_r+0x12c>
   8923a:	f02c 0c03 	bic.w	ip, ip, #3
   8923e:	0040      	lsls	r0, r0, #1
   89240:	4202      	tst	r2, r0
   89242:	f10c 0c04 	add.w	ip, ip, #4
   89246:	d0fa      	beq.n	8923e <_malloc_r+0x122>
   89248:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   8924c:	4644      	mov	r4, r8
   8924e:	46e1      	mov	r9, ip
   89250:	68e3      	ldr	r3, [r4, #12]
   89252:	429c      	cmp	r4, r3
   89254:	d107      	bne.n	89266 <_malloc_r+0x14a>
   89256:	e146      	b.n	894e6 <_malloc_r+0x3ca>
   89258:	2a00      	cmp	r2, #0
   8925a:	f280 8157 	bge.w	8950c <_malloc_r+0x3f0>
   8925e:	68db      	ldr	r3, [r3, #12]
   89260:	429c      	cmp	r4, r3
   89262:	f000 8140 	beq.w	894e6 <_malloc_r+0x3ca>
   89266:	6859      	ldr	r1, [r3, #4]
   89268:	f021 0103 	bic.w	r1, r1, #3
   8926c:	1b4a      	subs	r2, r1, r5
   8926e:	2a0f      	cmp	r2, #15
   89270:	ddf2      	ble.n	89258 <_malloc_r+0x13c>
   89272:	461c      	mov	r4, r3
   89274:	f854 cf08 	ldr.w	ip, [r4, #8]!
   89278:	68d9      	ldr	r1, [r3, #12]
   8927a:	f045 0901 	orr.w	r9, r5, #1
   8927e:	f042 0801 	orr.w	r8, r2, #1
   89282:	441d      	add	r5, r3
   89284:	f8c3 9004 	str.w	r9, [r3, #4]
   89288:	4630      	mov	r0, r6
   8928a:	f8cc 100c 	str.w	r1, [ip, #12]
   8928e:	f8c1 c008 	str.w	ip, [r1, #8]
   89292:	617d      	str	r5, [r7, #20]
   89294:	613d      	str	r5, [r7, #16]
   89296:	f8c5 e00c 	str.w	lr, [r5, #12]
   8929a:	f8c5 e008 	str.w	lr, [r5, #8]
   8929e:	f8c5 8004 	str.w	r8, [r5, #4]
   892a2:	50aa      	str	r2, [r5, r2]
   892a4:	f000 facc 	bl	89840 <__malloc_unlock>
   892a8:	e764      	b.n	89174 <_malloc_r+0x58>
   892aa:	217e      	movs	r1, #126	; 0x7e
   892ac:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   892b0:	e77c      	b.n	891ac <_malloc_r+0x90>
   892b2:	4422      	add	r2, r4
   892b4:	6850      	ldr	r0, [r2, #4]
   892b6:	68e3      	ldr	r3, [r4, #12]
   892b8:	68a1      	ldr	r1, [r4, #8]
   892ba:	f040 0501 	orr.w	r5, r0, #1
   892be:	60cb      	str	r3, [r1, #12]
   892c0:	4630      	mov	r0, r6
   892c2:	6099      	str	r1, [r3, #8]
   892c4:	6055      	str	r5, [r2, #4]
   892c6:	f000 fabb 	bl	89840 <__malloc_unlock>
   892ca:	3408      	adds	r4, #8
   892cc:	4620      	mov	r0, r4
   892ce:	b003      	add	sp, #12
   892d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   892d4:	4421      	add	r1, r4
   892d6:	684b      	ldr	r3, [r1, #4]
   892d8:	4630      	mov	r0, r6
   892da:	f043 0301 	orr.w	r3, r3, #1
   892de:	604b      	str	r3, [r1, #4]
   892e0:	f000 faae 	bl	89840 <__malloc_unlock>
   892e4:	3408      	adds	r4, #8
   892e6:	4620      	mov	r0, r4
   892e8:	b003      	add	sp, #12
   892ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   892ee:	68bc      	ldr	r4, [r7, #8]
   892f0:	6863      	ldr	r3, [r4, #4]
   892f2:	f023 0903 	bic.w	r9, r3, #3
   892f6:	45a9      	cmp	r9, r5
   892f8:	d304      	bcc.n	89304 <_malloc_r+0x1e8>
   892fa:	ebc5 0309 	rsb	r3, r5, r9
   892fe:	2b0f      	cmp	r3, #15
   89300:	f300 8091 	bgt.w	89426 <_malloc_r+0x30a>
   89304:	4b51      	ldr	r3, [pc, #324]	; (8944c <_malloc_r+0x330>)
   89306:	4a52      	ldr	r2, [pc, #328]	; (89450 <_malloc_r+0x334>)
   89308:	6819      	ldr	r1, [r3, #0]
   8930a:	6813      	ldr	r3, [r2, #0]
   8930c:	eb05 0a01 	add.w	sl, r5, r1
   89310:	3301      	adds	r3, #1
   89312:	eb04 0b09 	add.w	fp, r4, r9
   89316:	f000 8161 	beq.w	895dc <_malloc_r+0x4c0>
   8931a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   8931e:	f10a 0a0f 	add.w	sl, sl, #15
   89322:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   89326:	f02a 0a0f 	bic.w	sl, sl, #15
   8932a:	4630      	mov	r0, r6
   8932c:	4651      	mov	r1, sl
   8932e:	9201      	str	r2, [sp, #4]
   89330:	f000 fcfc 	bl	89d2c <_sbrk_r>
   89334:	f1b0 3fff 	cmp.w	r0, #4294967295
   89338:	4680      	mov	r8, r0
   8933a:	9a01      	ldr	r2, [sp, #4]
   8933c:	f000 8101 	beq.w	89542 <_malloc_r+0x426>
   89340:	4583      	cmp	fp, r0
   89342:	f200 80fb 	bhi.w	8953c <_malloc_r+0x420>
   89346:	f8df c114 	ldr.w	ip, [pc, #276]	; 8945c <_malloc_r+0x340>
   8934a:	45c3      	cmp	fp, r8
   8934c:	f8dc 3000 	ldr.w	r3, [ip]
   89350:	4453      	add	r3, sl
   89352:	f8cc 3000 	str.w	r3, [ip]
   89356:	f000 814a 	beq.w	895ee <_malloc_r+0x4d2>
   8935a:	6812      	ldr	r2, [r2, #0]
   8935c:	493c      	ldr	r1, [pc, #240]	; (89450 <_malloc_r+0x334>)
   8935e:	3201      	adds	r2, #1
   89360:	bf1b      	ittet	ne
   89362:	ebcb 0b08 	rsbne	fp, fp, r8
   89366:	445b      	addne	r3, fp
   89368:	f8c1 8000 	streq.w	r8, [r1]
   8936c:	f8cc 3000 	strne.w	r3, [ip]
   89370:	f018 0307 	ands.w	r3, r8, #7
   89374:	f000 8114 	beq.w	895a0 <_malloc_r+0x484>
   89378:	f1c3 0208 	rsb	r2, r3, #8
   8937c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   89380:	4490      	add	r8, r2
   89382:	3308      	adds	r3, #8
   89384:	44c2      	add	sl, r8
   89386:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8938a:	ebca 0a03 	rsb	sl, sl, r3
   8938e:	4651      	mov	r1, sl
   89390:	4630      	mov	r0, r6
   89392:	f8cd c004 	str.w	ip, [sp, #4]
   89396:	f000 fcc9 	bl	89d2c <_sbrk_r>
   8939a:	1c43      	adds	r3, r0, #1
   8939c:	f8dd c004 	ldr.w	ip, [sp, #4]
   893a0:	f000 8135 	beq.w	8960e <_malloc_r+0x4f2>
   893a4:	ebc8 0200 	rsb	r2, r8, r0
   893a8:	4452      	add	r2, sl
   893aa:	f042 0201 	orr.w	r2, r2, #1
   893ae:	f8dc 3000 	ldr.w	r3, [ip]
   893b2:	42bc      	cmp	r4, r7
   893b4:	4453      	add	r3, sl
   893b6:	f8c7 8008 	str.w	r8, [r7, #8]
   893ba:	f8cc 3000 	str.w	r3, [ip]
   893be:	f8c8 2004 	str.w	r2, [r8, #4]
   893c2:	f8df a098 	ldr.w	sl, [pc, #152]	; 8945c <_malloc_r+0x340>
   893c6:	d015      	beq.n	893f4 <_malloc_r+0x2d8>
   893c8:	f1b9 0f0f 	cmp.w	r9, #15
   893cc:	f240 80eb 	bls.w	895a6 <_malloc_r+0x48a>
   893d0:	6861      	ldr	r1, [r4, #4]
   893d2:	f1a9 020c 	sub.w	r2, r9, #12
   893d6:	f022 0207 	bic.w	r2, r2, #7
   893da:	f001 0101 	and.w	r1, r1, #1
   893de:	ea42 0e01 	orr.w	lr, r2, r1
   893e2:	2005      	movs	r0, #5
   893e4:	18a1      	adds	r1, r4, r2
   893e6:	2a0f      	cmp	r2, #15
   893e8:	f8c4 e004 	str.w	lr, [r4, #4]
   893ec:	6048      	str	r0, [r1, #4]
   893ee:	6088      	str	r0, [r1, #8]
   893f0:	f200 8111 	bhi.w	89616 <_malloc_r+0x4fa>
   893f4:	4a17      	ldr	r2, [pc, #92]	; (89454 <_malloc_r+0x338>)
   893f6:	68bc      	ldr	r4, [r7, #8]
   893f8:	6811      	ldr	r1, [r2, #0]
   893fa:	428b      	cmp	r3, r1
   893fc:	bf88      	it	hi
   893fe:	6013      	strhi	r3, [r2, #0]
   89400:	4a15      	ldr	r2, [pc, #84]	; (89458 <_malloc_r+0x33c>)
   89402:	6811      	ldr	r1, [r2, #0]
   89404:	428b      	cmp	r3, r1
   89406:	bf88      	it	hi
   89408:	6013      	strhi	r3, [r2, #0]
   8940a:	6862      	ldr	r2, [r4, #4]
   8940c:	f022 0203 	bic.w	r2, r2, #3
   89410:	4295      	cmp	r5, r2
   89412:	ebc5 0302 	rsb	r3, r5, r2
   89416:	d801      	bhi.n	8941c <_malloc_r+0x300>
   89418:	2b0f      	cmp	r3, #15
   8941a:	dc04      	bgt.n	89426 <_malloc_r+0x30a>
   8941c:	4630      	mov	r0, r6
   8941e:	f000 fa0f 	bl	89840 <__malloc_unlock>
   89422:	2400      	movs	r4, #0
   89424:	e6a6      	b.n	89174 <_malloc_r+0x58>
   89426:	f045 0201 	orr.w	r2, r5, #1
   8942a:	f043 0301 	orr.w	r3, r3, #1
   8942e:	4425      	add	r5, r4
   89430:	6062      	str	r2, [r4, #4]
   89432:	4630      	mov	r0, r6
   89434:	60bd      	str	r5, [r7, #8]
   89436:	606b      	str	r3, [r5, #4]
   89438:	f000 fa02 	bl	89840 <__malloc_unlock>
   8943c:	3408      	adds	r4, #8
   8943e:	4620      	mov	r0, r4
   89440:	b003      	add	sp, #12
   89442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89446:	bf00      	nop
   89448:	20070694 	.word	0x20070694
   8944c:	2007ad74 	.word	0x2007ad74
   89450:	20070aa0 	.word	0x20070aa0
   89454:	2007ad70 	.word	0x2007ad70
   89458:	2007ad6c 	.word	0x2007ad6c
   8945c:	2007ad78 	.word	0x2007ad78
   89460:	f1bc 0f14 	cmp.w	ip, #20
   89464:	d961      	bls.n	8952a <_malloc_r+0x40e>
   89466:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8946a:	f200 808f 	bhi.w	8958c <_malloc_r+0x470>
   8946e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   89472:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   89476:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8947a:	e697      	b.n	891ac <_malloc_r+0x90>
   8947c:	0a4b      	lsrs	r3, r1, #9
   8947e:	2b04      	cmp	r3, #4
   89480:	d958      	bls.n	89534 <_malloc_r+0x418>
   89482:	2b14      	cmp	r3, #20
   89484:	f200 80ad 	bhi.w	895e2 <_malloc_r+0x4c6>
   89488:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   8948c:	0050      	lsls	r0, r2, #1
   8948e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   89492:	6883      	ldr	r3, [r0, #8]
   89494:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 89650 <_malloc_r+0x534>
   89498:	4283      	cmp	r3, r0
   8949a:	f000 808a 	beq.w	895b2 <_malloc_r+0x496>
   8949e:	685a      	ldr	r2, [r3, #4]
   894a0:	f022 0203 	bic.w	r2, r2, #3
   894a4:	4291      	cmp	r1, r2
   894a6:	d202      	bcs.n	894ae <_malloc_r+0x392>
   894a8:	689b      	ldr	r3, [r3, #8]
   894aa:	4298      	cmp	r0, r3
   894ac:	d1f7      	bne.n	8949e <_malloc_r+0x382>
   894ae:	68d9      	ldr	r1, [r3, #12]
   894b0:	687a      	ldr	r2, [r7, #4]
   894b2:	60e1      	str	r1, [r4, #12]
   894b4:	60a3      	str	r3, [r4, #8]
   894b6:	608c      	str	r4, [r1, #8]
   894b8:	60dc      	str	r4, [r3, #12]
   894ba:	e6b6      	b.n	8922a <_malloc_r+0x10e>
   894bc:	f045 0701 	orr.w	r7, r5, #1
   894c0:	f042 0101 	orr.w	r1, r2, #1
   894c4:	4425      	add	r5, r4
   894c6:	6067      	str	r7, [r4, #4]
   894c8:	4630      	mov	r0, r6
   894ca:	615d      	str	r5, [r3, #20]
   894cc:	611d      	str	r5, [r3, #16]
   894ce:	f8c5 e00c 	str.w	lr, [r5, #12]
   894d2:	f8c5 e008 	str.w	lr, [r5, #8]
   894d6:	6069      	str	r1, [r5, #4]
   894d8:	50aa      	str	r2, [r5, r2]
   894da:	3408      	adds	r4, #8
   894dc:	f000 f9b0 	bl	89840 <__malloc_unlock>
   894e0:	e648      	b.n	89174 <_malloc_r+0x58>
   894e2:	685a      	ldr	r2, [r3, #4]
   894e4:	e6a1      	b.n	8922a <_malloc_r+0x10e>
   894e6:	f109 0901 	add.w	r9, r9, #1
   894ea:	f019 0f03 	tst.w	r9, #3
   894ee:	f104 0408 	add.w	r4, r4, #8
   894f2:	f47f aead 	bne.w	89250 <_malloc_r+0x134>
   894f6:	e02d      	b.n	89554 <_malloc_r+0x438>
   894f8:	f104 0308 	add.w	r3, r4, #8
   894fc:	6964      	ldr	r4, [r4, #20]
   894fe:	42a3      	cmp	r3, r4
   89500:	bf08      	it	eq
   89502:	f10c 0c02 	addeq.w	ip, ip, #2
   89506:	f43f ae67 	beq.w	891d8 <_malloc_r+0xbc>
   8950a:	e623      	b.n	89154 <_malloc_r+0x38>
   8950c:	4419      	add	r1, r3
   8950e:	6848      	ldr	r0, [r1, #4]
   89510:	461c      	mov	r4, r3
   89512:	f854 2f08 	ldr.w	r2, [r4, #8]!
   89516:	68db      	ldr	r3, [r3, #12]
   89518:	f040 0501 	orr.w	r5, r0, #1
   8951c:	604d      	str	r5, [r1, #4]
   8951e:	4630      	mov	r0, r6
   89520:	60d3      	str	r3, [r2, #12]
   89522:	609a      	str	r2, [r3, #8]
   89524:	f000 f98c 	bl	89840 <__malloc_unlock>
   89528:	e624      	b.n	89174 <_malloc_r+0x58>
   8952a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   8952e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   89532:	e63b      	b.n	891ac <_malloc_r+0x90>
   89534:	098a      	lsrs	r2, r1, #6
   89536:	3238      	adds	r2, #56	; 0x38
   89538:	0050      	lsls	r0, r2, #1
   8953a:	e7a8      	b.n	8948e <_malloc_r+0x372>
   8953c:	42bc      	cmp	r4, r7
   8953e:	f43f af02 	beq.w	89346 <_malloc_r+0x22a>
   89542:	68bc      	ldr	r4, [r7, #8]
   89544:	6862      	ldr	r2, [r4, #4]
   89546:	f022 0203 	bic.w	r2, r2, #3
   8954a:	e761      	b.n	89410 <_malloc_r+0x2f4>
   8954c:	f8d8 8000 	ldr.w	r8, [r8]
   89550:	4598      	cmp	r8, r3
   89552:	d17a      	bne.n	8964a <_malloc_r+0x52e>
   89554:	f01c 0f03 	tst.w	ip, #3
   89558:	f1a8 0308 	sub.w	r3, r8, #8
   8955c:	f10c 3cff 	add.w	ip, ip, #4294967295
   89560:	d1f4      	bne.n	8954c <_malloc_r+0x430>
   89562:	687b      	ldr	r3, [r7, #4]
   89564:	ea23 0300 	bic.w	r3, r3, r0
   89568:	607b      	str	r3, [r7, #4]
   8956a:	0040      	lsls	r0, r0, #1
   8956c:	4298      	cmp	r0, r3
   8956e:	f63f aebe 	bhi.w	892ee <_malloc_r+0x1d2>
   89572:	2800      	cmp	r0, #0
   89574:	f43f aebb 	beq.w	892ee <_malloc_r+0x1d2>
   89578:	4203      	tst	r3, r0
   8957a:	46cc      	mov	ip, r9
   8957c:	f47f ae64 	bne.w	89248 <_malloc_r+0x12c>
   89580:	0040      	lsls	r0, r0, #1
   89582:	4203      	tst	r3, r0
   89584:	f10c 0c04 	add.w	ip, ip, #4
   89588:	d0fa      	beq.n	89580 <_malloc_r+0x464>
   8958a:	e65d      	b.n	89248 <_malloc_r+0x12c>
   8958c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   89590:	d819      	bhi.n	895c6 <_malloc_r+0x4aa>
   89592:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   89596:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8959a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8959e:	e605      	b.n	891ac <_malloc_r+0x90>
   895a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   895a4:	e6ee      	b.n	89384 <_malloc_r+0x268>
   895a6:	2301      	movs	r3, #1
   895a8:	f8c8 3004 	str.w	r3, [r8, #4]
   895ac:	4644      	mov	r4, r8
   895ae:	2200      	movs	r2, #0
   895b0:	e72e      	b.n	89410 <_malloc_r+0x2f4>
   895b2:	1092      	asrs	r2, r2, #2
   895b4:	2001      	movs	r0, #1
   895b6:	4090      	lsls	r0, r2
   895b8:	f8d8 2004 	ldr.w	r2, [r8, #4]
   895bc:	4619      	mov	r1, r3
   895be:	4302      	orrs	r2, r0
   895c0:	f8c8 2004 	str.w	r2, [r8, #4]
   895c4:	e775      	b.n	894b2 <_malloc_r+0x396>
   895c6:	f240 5354 	movw	r3, #1364	; 0x554
   895ca:	459c      	cmp	ip, r3
   895cc:	d81b      	bhi.n	89606 <_malloc_r+0x4ea>
   895ce:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   895d2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   895d6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   895da:	e5e7      	b.n	891ac <_malloc_r+0x90>
   895dc:	f10a 0a10 	add.w	sl, sl, #16
   895e0:	e6a3      	b.n	8932a <_malloc_r+0x20e>
   895e2:	2b54      	cmp	r3, #84	; 0x54
   895e4:	d81f      	bhi.n	89626 <_malloc_r+0x50a>
   895e6:	0b0a      	lsrs	r2, r1, #12
   895e8:	326e      	adds	r2, #110	; 0x6e
   895ea:	0050      	lsls	r0, r2, #1
   895ec:	e74f      	b.n	8948e <_malloc_r+0x372>
   895ee:	f3cb 010b 	ubfx	r1, fp, #0, #12
   895f2:	2900      	cmp	r1, #0
   895f4:	f47f aeb1 	bne.w	8935a <_malloc_r+0x23e>
   895f8:	eb0a 0109 	add.w	r1, sl, r9
   895fc:	68ba      	ldr	r2, [r7, #8]
   895fe:	f041 0101 	orr.w	r1, r1, #1
   89602:	6051      	str	r1, [r2, #4]
   89604:	e6f6      	b.n	893f4 <_malloc_r+0x2d8>
   89606:	21fc      	movs	r1, #252	; 0xfc
   89608:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   8960c:	e5ce      	b.n	891ac <_malloc_r+0x90>
   8960e:	2201      	movs	r2, #1
   89610:	f04f 0a00 	mov.w	sl, #0
   89614:	e6cb      	b.n	893ae <_malloc_r+0x292>
   89616:	f104 0108 	add.w	r1, r4, #8
   8961a:	4630      	mov	r0, r6
   8961c:	f7ff fa4c 	bl	88ab8 <_free_r>
   89620:	f8da 3000 	ldr.w	r3, [sl]
   89624:	e6e6      	b.n	893f4 <_malloc_r+0x2d8>
   89626:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8962a:	d803      	bhi.n	89634 <_malloc_r+0x518>
   8962c:	0bca      	lsrs	r2, r1, #15
   8962e:	3277      	adds	r2, #119	; 0x77
   89630:	0050      	lsls	r0, r2, #1
   89632:	e72c      	b.n	8948e <_malloc_r+0x372>
   89634:	f240 5254 	movw	r2, #1364	; 0x554
   89638:	4293      	cmp	r3, r2
   8963a:	d803      	bhi.n	89644 <_malloc_r+0x528>
   8963c:	0c8a      	lsrs	r2, r1, #18
   8963e:	327c      	adds	r2, #124	; 0x7c
   89640:	0050      	lsls	r0, r2, #1
   89642:	e724      	b.n	8948e <_malloc_r+0x372>
   89644:	20fc      	movs	r0, #252	; 0xfc
   89646:	227e      	movs	r2, #126	; 0x7e
   89648:	e721      	b.n	8948e <_malloc_r+0x372>
   8964a:	687b      	ldr	r3, [r7, #4]
   8964c:	e78d      	b.n	8956a <_malloc_r+0x44e>
   8964e:	bf00      	nop
   89650:	20070694 	.word	0x20070694

00089654 <_mbrtowc_r>:
   89654:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   89658:	b083      	sub	sp, #12
   8965a:	461f      	mov	r7, r3
   8965c:	4614      	mov	r4, r2
   8965e:	4605      	mov	r5, r0
   89660:	4688      	mov	r8, r1
   89662:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   89664:	4b10      	ldr	r3, [pc, #64]	; (896a8 <_mbrtowc_r+0x54>)
   89666:	b19a      	cbz	r2, 89690 <_mbrtowc_r+0x3c>
   89668:	f8d3 9000 	ldr.w	r9, [r3]
   8966c:	f7ff fcd4 	bl	89018 <__locale_charset>
   89670:	4641      	mov	r1, r8
   89672:	e88d 0041 	stmia.w	sp, {r0, r6}
   89676:	4622      	mov	r2, r4
   89678:	463b      	mov	r3, r7
   8967a:	4628      	mov	r0, r5
   8967c:	47c8      	blx	r9
   8967e:	1c43      	adds	r3, r0, #1
   89680:	d103      	bne.n	8968a <_mbrtowc_r+0x36>
   89682:	2200      	movs	r2, #0
   89684:	238a      	movs	r3, #138	; 0x8a
   89686:	6032      	str	r2, [r6, #0]
   89688:	602b      	str	r3, [r5, #0]
   8968a:	b003      	add	sp, #12
   8968c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   89690:	681f      	ldr	r7, [r3, #0]
   89692:	f7ff fcc1 	bl	89018 <__locale_charset>
   89696:	4621      	mov	r1, r4
   89698:	e88d 0041 	stmia.w	sp, {r0, r6}
   8969c:	4a03      	ldr	r2, [pc, #12]	; (896ac <_mbrtowc_r+0x58>)
   8969e:	4628      	mov	r0, r5
   896a0:	2301      	movs	r3, #1
   896a2:	47b8      	blx	r7
   896a4:	e7eb      	b.n	8967e <_mbrtowc_r+0x2a>
   896a6:	bf00      	nop
   896a8:	20070aa4 	.word	0x20070aa4
   896ac:	0008ac8c 	.word	0x0008ac8c

000896b0 <__ascii_mbtowc>:
   896b0:	b082      	sub	sp, #8
   896b2:	b149      	cbz	r1, 896c8 <__ascii_mbtowc+0x18>
   896b4:	b15a      	cbz	r2, 896ce <__ascii_mbtowc+0x1e>
   896b6:	b16b      	cbz	r3, 896d4 <__ascii_mbtowc+0x24>
   896b8:	7813      	ldrb	r3, [r2, #0]
   896ba:	600b      	str	r3, [r1, #0]
   896bc:	7810      	ldrb	r0, [r2, #0]
   896be:	3000      	adds	r0, #0
   896c0:	bf18      	it	ne
   896c2:	2001      	movne	r0, #1
   896c4:	b002      	add	sp, #8
   896c6:	4770      	bx	lr
   896c8:	a901      	add	r1, sp, #4
   896ca:	2a00      	cmp	r2, #0
   896cc:	d1f3      	bne.n	896b6 <__ascii_mbtowc+0x6>
   896ce:	4610      	mov	r0, r2
   896d0:	b002      	add	sp, #8
   896d2:	4770      	bx	lr
   896d4:	f06f 0001 	mvn.w	r0, #1
   896d8:	e7f4      	b.n	896c4 <__ascii_mbtowc+0x14>
   896da:	bf00      	nop

000896dc <memchr>:
   896dc:	0783      	lsls	r3, r0, #30
   896de:	b470      	push	{r4, r5, r6}
   896e0:	b2c9      	uxtb	r1, r1
   896e2:	d040      	beq.n	89766 <memchr+0x8a>
   896e4:	1e54      	subs	r4, r2, #1
   896e6:	b32a      	cbz	r2, 89734 <memchr+0x58>
   896e8:	7803      	ldrb	r3, [r0, #0]
   896ea:	428b      	cmp	r3, r1
   896ec:	d023      	beq.n	89736 <memchr+0x5a>
   896ee:	1c43      	adds	r3, r0, #1
   896f0:	e004      	b.n	896fc <memchr+0x20>
   896f2:	b1fc      	cbz	r4, 89734 <memchr+0x58>
   896f4:	7805      	ldrb	r5, [r0, #0]
   896f6:	4614      	mov	r4, r2
   896f8:	428d      	cmp	r5, r1
   896fa:	d01c      	beq.n	89736 <memchr+0x5a>
   896fc:	f013 0f03 	tst.w	r3, #3
   89700:	4618      	mov	r0, r3
   89702:	f104 32ff 	add.w	r2, r4, #4294967295
   89706:	f103 0301 	add.w	r3, r3, #1
   8970a:	d1f2      	bne.n	896f2 <memchr+0x16>
   8970c:	2c03      	cmp	r4, #3
   8970e:	d814      	bhi.n	8973a <memchr+0x5e>
   89710:	1e65      	subs	r5, r4, #1
   89712:	b354      	cbz	r4, 8976a <memchr+0x8e>
   89714:	7803      	ldrb	r3, [r0, #0]
   89716:	428b      	cmp	r3, r1
   89718:	d00d      	beq.n	89736 <memchr+0x5a>
   8971a:	1c42      	adds	r2, r0, #1
   8971c:	2300      	movs	r3, #0
   8971e:	e002      	b.n	89726 <memchr+0x4a>
   89720:	7804      	ldrb	r4, [r0, #0]
   89722:	428c      	cmp	r4, r1
   89724:	d007      	beq.n	89736 <memchr+0x5a>
   89726:	42ab      	cmp	r3, r5
   89728:	4610      	mov	r0, r2
   8972a:	f103 0301 	add.w	r3, r3, #1
   8972e:	f102 0201 	add.w	r2, r2, #1
   89732:	d1f5      	bne.n	89720 <memchr+0x44>
   89734:	2000      	movs	r0, #0
   89736:	bc70      	pop	{r4, r5, r6}
   89738:	4770      	bx	lr
   8973a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8973e:	4603      	mov	r3, r0
   89740:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   89744:	681a      	ldr	r2, [r3, #0]
   89746:	4618      	mov	r0, r3
   89748:	4072      	eors	r2, r6
   8974a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8974e:	ea25 0202 	bic.w	r2, r5, r2
   89752:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   89756:	f103 0304 	add.w	r3, r3, #4
   8975a:	d1d9      	bne.n	89710 <memchr+0x34>
   8975c:	3c04      	subs	r4, #4
   8975e:	2c03      	cmp	r4, #3
   89760:	4618      	mov	r0, r3
   89762:	d8ef      	bhi.n	89744 <memchr+0x68>
   89764:	e7d4      	b.n	89710 <memchr+0x34>
   89766:	4614      	mov	r4, r2
   89768:	e7d0      	b.n	8970c <memchr+0x30>
   8976a:	4620      	mov	r0, r4
   8976c:	e7e3      	b.n	89736 <memchr+0x5a>
   8976e:	bf00      	nop

00089770 <memmove>:
   89770:	4288      	cmp	r0, r1
   89772:	b4f0      	push	{r4, r5, r6, r7}
   89774:	d910      	bls.n	89798 <memmove+0x28>
   89776:	188c      	adds	r4, r1, r2
   89778:	42a0      	cmp	r0, r4
   8977a:	d20d      	bcs.n	89798 <memmove+0x28>
   8977c:	1885      	adds	r5, r0, r2
   8977e:	1e53      	subs	r3, r2, #1
   89780:	b142      	cbz	r2, 89794 <memmove+0x24>
   89782:	4621      	mov	r1, r4
   89784:	462a      	mov	r2, r5
   89786:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8978a:	3b01      	subs	r3, #1
   8978c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   89790:	1c5c      	adds	r4, r3, #1
   89792:	d1f8      	bne.n	89786 <memmove+0x16>
   89794:	bcf0      	pop	{r4, r5, r6, r7}
   89796:	4770      	bx	lr
   89798:	2a0f      	cmp	r2, #15
   8979a:	d944      	bls.n	89826 <memmove+0xb6>
   8979c:	ea40 0301 	orr.w	r3, r0, r1
   897a0:	079b      	lsls	r3, r3, #30
   897a2:	d144      	bne.n	8982e <memmove+0xbe>
   897a4:	f1a2 0710 	sub.w	r7, r2, #16
   897a8:	093f      	lsrs	r7, r7, #4
   897aa:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   897ae:	3610      	adds	r6, #16
   897b0:	460c      	mov	r4, r1
   897b2:	4603      	mov	r3, r0
   897b4:	6825      	ldr	r5, [r4, #0]
   897b6:	3310      	adds	r3, #16
   897b8:	f843 5c10 	str.w	r5, [r3, #-16]
   897bc:	6865      	ldr	r5, [r4, #4]
   897be:	3410      	adds	r4, #16
   897c0:	f843 5c0c 	str.w	r5, [r3, #-12]
   897c4:	f854 5c08 	ldr.w	r5, [r4, #-8]
   897c8:	f843 5c08 	str.w	r5, [r3, #-8]
   897cc:	f854 5c04 	ldr.w	r5, [r4, #-4]
   897d0:	f843 5c04 	str.w	r5, [r3, #-4]
   897d4:	42b3      	cmp	r3, r6
   897d6:	d1ed      	bne.n	897b4 <memmove+0x44>
   897d8:	1c7b      	adds	r3, r7, #1
   897da:	f002 0c0f 	and.w	ip, r2, #15
   897de:	011b      	lsls	r3, r3, #4
   897e0:	f1bc 0f03 	cmp.w	ip, #3
   897e4:	4419      	add	r1, r3
   897e6:	4403      	add	r3, r0
   897e8:	d923      	bls.n	89832 <memmove+0xc2>
   897ea:	460e      	mov	r6, r1
   897ec:	461d      	mov	r5, r3
   897ee:	4664      	mov	r4, ip
   897f0:	f856 7b04 	ldr.w	r7, [r6], #4
   897f4:	3c04      	subs	r4, #4
   897f6:	2c03      	cmp	r4, #3
   897f8:	f845 7b04 	str.w	r7, [r5], #4
   897fc:	d8f8      	bhi.n	897f0 <memmove+0x80>
   897fe:	f1ac 0404 	sub.w	r4, ip, #4
   89802:	f024 0403 	bic.w	r4, r4, #3
   89806:	3404      	adds	r4, #4
   89808:	f002 0203 	and.w	r2, r2, #3
   8980c:	4423      	add	r3, r4
   8980e:	4421      	add	r1, r4
   89810:	2a00      	cmp	r2, #0
   89812:	d0bf      	beq.n	89794 <memmove+0x24>
   89814:	441a      	add	r2, r3
   89816:	f811 4b01 	ldrb.w	r4, [r1], #1
   8981a:	f803 4b01 	strb.w	r4, [r3], #1
   8981e:	4293      	cmp	r3, r2
   89820:	d1f9      	bne.n	89816 <memmove+0xa6>
   89822:	bcf0      	pop	{r4, r5, r6, r7}
   89824:	4770      	bx	lr
   89826:	4603      	mov	r3, r0
   89828:	2a00      	cmp	r2, #0
   8982a:	d1f3      	bne.n	89814 <memmove+0xa4>
   8982c:	e7b2      	b.n	89794 <memmove+0x24>
   8982e:	4603      	mov	r3, r0
   89830:	e7f0      	b.n	89814 <memmove+0xa4>
   89832:	4662      	mov	r2, ip
   89834:	2a00      	cmp	r2, #0
   89836:	d1ed      	bne.n	89814 <memmove+0xa4>
   89838:	e7ac      	b.n	89794 <memmove+0x24>
   8983a:	bf00      	nop

0008983c <__malloc_lock>:
   8983c:	4770      	bx	lr
   8983e:	bf00      	nop

00089840 <__malloc_unlock>:
   89840:	4770      	bx	lr
   89842:	bf00      	nop

00089844 <_realloc_r>:
   89844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89848:	460c      	mov	r4, r1
   8984a:	b083      	sub	sp, #12
   8984c:	4690      	mov	r8, r2
   8984e:	4681      	mov	r9, r0
   89850:	2900      	cmp	r1, #0
   89852:	f000 80ba 	beq.w	899ca <_realloc_r+0x186>
   89856:	f7ff fff1 	bl	8983c <__malloc_lock>
   8985a:	f108 060b 	add.w	r6, r8, #11
   8985e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89862:	2e16      	cmp	r6, #22
   89864:	f023 0503 	bic.w	r5, r3, #3
   89868:	f1a4 0708 	sub.w	r7, r4, #8
   8986c:	d84b      	bhi.n	89906 <_realloc_r+0xc2>
   8986e:	2110      	movs	r1, #16
   89870:	460e      	mov	r6, r1
   89872:	45b0      	cmp	r8, r6
   89874:	d84c      	bhi.n	89910 <_realloc_r+0xcc>
   89876:	428d      	cmp	r5, r1
   89878:	da51      	bge.n	8991e <_realloc_r+0xda>
   8987a:	f8df b384 	ldr.w	fp, [pc, #900]	; 89c00 <_realloc_r+0x3bc>
   8987e:	1978      	adds	r0, r7, r5
   89880:	f8db e008 	ldr.w	lr, [fp, #8]
   89884:	4586      	cmp	lr, r0
   89886:	f000 80a6 	beq.w	899d6 <_realloc_r+0x192>
   8988a:	6842      	ldr	r2, [r0, #4]
   8988c:	f022 0c01 	bic.w	ip, r2, #1
   89890:	4484      	add	ip, r0
   89892:	f8dc c004 	ldr.w	ip, [ip, #4]
   89896:	f01c 0f01 	tst.w	ip, #1
   8989a:	d054      	beq.n	89946 <_realloc_r+0x102>
   8989c:	2200      	movs	r2, #0
   8989e:	4610      	mov	r0, r2
   898a0:	07db      	lsls	r3, r3, #31
   898a2:	d46f      	bmi.n	89984 <_realloc_r+0x140>
   898a4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   898a8:	ebc3 0a07 	rsb	sl, r3, r7
   898ac:	f8da 3004 	ldr.w	r3, [sl, #4]
   898b0:	f023 0303 	bic.w	r3, r3, #3
   898b4:	442b      	add	r3, r5
   898b6:	2800      	cmp	r0, #0
   898b8:	d062      	beq.n	89980 <_realloc_r+0x13c>
   898ba:	4570      	cmp	r0, lr
   898bc:	f000 80e9 	beq.w	89a92 <_realloc_r+0x24e>
   898c0:	eb02 0e03 	add.w	lr, r2, r3
   898c4:	458e      	cmp	lr, r1
   898c6:	db5b      	blt.n	89980 <_realloc_r+0x13c>
   898c8:	68c3      	ldr	r3, [r0, #12]
   898ca:	6882      	ldr	r2, [r0, #8]
   898cc:	46d0      	mov	r8, sl
   898ce:	60d3      	str	r3, [r2, #12]
   898d0:	609a      	str	r2, [r3, #8]
   898d2:	f858 1f08 	ldr.w	r1, [r8, #8]!
   898d6:	f8da 300c 	ldr.w	r3, [sl, #12]
   898da:	1f2a      	subs	r2, r5, #4
   898dc:	2a24      	cmp	r2, #36	; 0x24
   898de:	60cb      	str	r3, [r1, #12]
   898e0:	6099      	str	r1, [r3, #8]
   898e2:	f200 8123 	bhi.w	89b2c <_realloc_r+0x2e8>
   898e6:	2a13      	cmp	r2, #19
   898e8:	f240 80b0 	bls.w	89a4c <_realloc_r+0x208>
   898ec:	6823      	ldr	r3, [r4, #0]
   898ee:	2a1b      	cmp	r2, #27
   898f0:	f8ca 3008 	str.w	r3, [sl, #8]
   898f4:	6863      	ldr	r3, [r4, #4]
   898f6:	f8ca 300c 	str.w	r3, [sl, #12]
   898fa:	f200 812b 	bhi.w	89b54 <_realloc_r+0x310>
   898fe:	3408      	adds	r4, #8
   89900:	f10a 0310 	add.w	r3, sl, #16
   89904:	e0a3      	b.n	89a4e <_realloc_r+0x20a>
   89906:	f026 0607 	bic.w	r6, r6, #7
   8990a:	2e00      	cmp	r6, #0
   8990c:	4631      	mov	r1, r6
   8990e:	dab0      	bge.n	89872 <_realloc_r+0x2e>
   89910:	230c      	movs	r3, #12
   89912:	2000      	movs	r0, #0
   89914:	f8c9 3000 	str.w	r3, [r9]
   89918:	b003      	add	sp, #12
   8991a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8991e:	46a0      	mov	r8, r4
   89920:	1baa      	subs	r2, r5, r6
   89922:	2a0f      	cmp	r2, #15
   89924:	f003 0301 	and.w	r3, r3, #1
   89928:	d81a      	bhi.n	89960 <_realloc_r+0x11c>
   8992a:	432b      	orrs	r3, r5
   8992c:	607b      	str	r3, [r7, #4]
   8992e:	443d      	add	r5, r7
   89930:	686b      	ldr	r3, [r5, #4]
   89932:	f043 0301 	orr.w	r3, r3, #1
   89936:	606b      	str	r3, [r5, #4]
   89938:	4648      	mov	r0, r9
   8993a:	f7ff ff81 	bl	89840 <__malloc_unlock>
   8993e:	4640      	mov	r0, r8
   89940:	b003      	add	sp, #12
   89942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89946:	f022 0203 	bic.w	r2, r2, #3
   8994a:	eb02 0c05 	add.w	ip, r2, r5
   8994e:	458c      	cmp	ip, r1
   89950:	dba6      	blt.n	898a0 <_realloc_r+0x5c>
   89952:	68c2      	ldr	r2, [r0, #12]
   89954:	6881      	ldr	r1, [r0, #8]
   89956:	46a0      	mov	r8, r4
   89958:	60ca      	str	r2, [r1, #12]
   8995a:	4665      	mov	r5, ip
   8995c:	6091      	str	r1, [r2, #8]
   8995e:	e7df      	b.n	89920 <_realloc_r+0xdc>
   89960:	19b9      	adds	r1, r7, r6
   89962:	4333      	orrs	r3, r6
   89964:	f042 0001 	orr.w	r0, r2, #1
   89968:	607b      	str	r3, [r7, #4]
   8996a:	440a      	add	r2, r1
   8996c:	6048      	str	r0, [r1, #4]
   8996e:	6853      	ldr	r3, [r2, #4]
   89970:	3108      	adds	r1, #8
   89972:	f043 0301 	orr.w	r3, r3, #1
   89976:	6053      	str	r3, [r2, #4]
   89978:	4648      	mov	r0, r9
   8997a:	f7ff f89d 	bl	88ab8 <_free_r>
   8997e:	e7db      	b.n	89938 <_realloc_r+0xf4>
   89980:	428b      	cmp	r3, r1
   89982:	da33      	bge.n	899ec <_realloc_r+0x1a8>
   89984:	4641      	mov	r1, r8
   89986:	4648      	mov	r0, r9
   89988:	f7ff fbc8 	bl	8911c <_malloc_r>
   8998c:	4680      	mov	r8, r0
   8998e:	2800      	cmp	r0, #0
   89990:	d0d2      	beq.n	89938 <_realloc_r+0xf4>
   89992:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89996:	f1a0 0108 	sub.w	r1, r0, #8
   8999a:	f023 0201 	bic.w	r2, r3, #1
   8999e:	443a      	add	r2, r7
   899a0:	4291      	cmp	r1, r2
   899a2:	f000 80bc 	beq.w	89b1e <_realloc_r+0x2da>
   899a6:	1f2a      	subs	r2, r5, #4
   899a8:	2a24      	cmp	r2, #36	; 0x24
   899aa:	d86e      	bhi.n	89a8a <_realloc_r+0x246>
   899ac:	2a13      	cmp	r2, #19
   899ae:	d842      	bhi.n	89a36 <_realloc_r+0x1f2>
   899b0:	4603      	mov	r3, r0
   899b2:	4622      	mov	r2, r4
   899b4:	6811      	ldr	r1, [r2, #0]
   899b6:	6019      	str	r1, [r3, #0]
   899b8:	6851      	ldr	r1, [r2, #4]
   899ba:	6059      	str	r1, [r3, #4]
   899bc:	6892      	ldr	r2, [r2, #8]
   899be:	609a      	str	r2, [r3, #8]
   899c0:	4621      	mov	r1, r4
   899c2:	4648      	mov	r0, r9
   899c4:	f7ff f878 	bl	88ab8 <_free_r>
   899c8:	e7b6      	b.n	89938 <_realloc_r+0xf4>
   899ca:	4611      	mov	r1, r2
   899cc:	b003      	add	sp, #12
   899ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   899d2:	f7ff bba3 	b.w	8911c <_malloc_r>
   899d6:	f8de 2004 	ldr.w	r2, [lr, #4]
   899da:	f106 0c10 	add.w	ip, r6, #16
   899de:	f022 0203 	bic.w	r2, r2, #3
   899e2:	1950      	adds	r0, r2, r5
   899e4:	4560      	cmp	r0, ip
   899e6:	da3d      	bge.n	89a64 <_realloc_r+0x220>
   899e8:	4670      	mov	r0, lr
   899ea:	e759      	b.n	898a0 <_realloc_r+0x5c>
   899ec:	46d0      	mov	r8, sl
   899ee:	f858 0f08 	ldr.w	r0, [r8, #8]!
   899f2:	f8da 100c 	ldr.w	r1, [sl, #12]
   899f6:	1f2a      	subs	r2, r5, #4
   899f8:	2a24      	cmp	r2, #36	; 0x24
   899fa:	60c1      	str	r1, [r0, #12]
   899fc:	6088      	str	r0, [r1, #8]
   899fe:	f200 80a0 	bhi.w	89b42 <_realloc_r+0x2fe>
   89a02:	2a13      	cmp	r2, #19
   89a04:	f240 809b 	bls.w	89b3e <_realloc_r+0x2fa>
   89a08:	6821      	ldr	r1, [r4, #0]
   89a0a:	2a1b      	cmp	r2, #27
   89a0c:	f8ca 1008 	str.w	r1, [sl, #8]
   89a10:	6861      	ldr	r1, [r4, #4]
   89a12:	f8ca 100c 	str.w	r1, [sl, #12]
   89a16:	f200 80b2 	bhi.w	89b7e <_realloc_r+0x33a>
   89a1a:	3408      	adds	r4, #8
   89a1c:	f10a 0210 	add.w	r2, sl, #16
   89a20:	6821      	ldr	r1, [r4, #0]
   89a22:	461d      	mov	r5, r3
   89a24:	6011      	str	r1, [r2, #0]
   89a26:	6861      	ldr	r1, [r4, #4]
   89a28:	4657      	mov	r7, sl
   89a2a:	6051      	str	r1, [r2, #4]
   89a2c:	68a3      	ldr	r3, [r4, #8]
   89a2e:	6093      	str	r3, [r2, #8]
   89a30:	f8da 3004 	ldr.w	r3, [sl, #4]
   89a34:	e774      	b.n	89920 <_realloc_r+0xdc>
   89a36:	6823      	ldr	r3, [r4, #0]
   89a38:	2a1b      	cmp	r2, #27
   89a3a:	6003      	str	r3, [r0, #0]
   89a3c:	6863      	ldr	r3, [r4, #4]
   89a3e:	6043      	str	r3, [r0, #4]
   89a40:	d862      	bhi.n	89b08 <_realloc_r+0x2c4>
   89a42:	f100 0308 	add.w	r3, r0, #8
   89a46:	f104 0208 	add.w	r2, r4, #8
   89a4a:	e7b3      	b.n	899b4 <_realloc_r+0x170>
   89a4c:	4643      	mov	r3, r8
   89a4e:	6822      	ldr	r2, [r4, #0]
   89a50:	4675      	mov	r5, lr
   89a52:	601a      	str	r2, [r3, #0]
   89a54:	6862      	ldr	r2, [r4, #4]
   89a56:	4657      	mov	r7, sl
   89a58:	605a      	str	r2, [r3, #4]
   89a5a:	68a2      	ldr	r2, [r4, #8]
   89a5c:	609a      	str	r2, [r3, #8]
   89a5e:	f8da 3004 	ldr.w	r3, [sl, #4]
   89a62:	e75d      	b.n	89920 <_realloc_r+0xdc>
   89a64:	1b83      	subs	r3, r0, r6
   89a66:	4437      	add	r7, r6
   89a68:	f043 0301 	orr.w	r3, r3, #1
   89a6c:	f8cb 7008 	str.w	r7, [fp, #8]
   89a70:	607b      	str	r3, [r7, #4]
   89a72:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89a76:	4648      	mov	r0, r9
   89a78:	f003 0301 	and.w	r3, r3, #1
   89a7c:	431e      	orrs	r6, r3
   89a7e:	f844 6c04 	str.w	r6, [r4, #-4]
   89a82:	f7ff fedd 	bl	89840 <__malloc_unlock>
   89a86:	4620      	mov	r0, r4
   89a88:	e75a      	b.n	89940 <_realloc_r+0xfc>
   89a8a:	4621      	mov	r1, r4
   89a8c:	f7ff fe70 	bl	89770 <memmove>
   89a90:	e796      	b.n	899c0 <_realloc_r+0x17c>
   89a92:	eb02 0c03 	add.w	ip, r2, r3
   89a96:	f106 0210 	add.w	r2, r6, #16
   89a9a:	4594      	cmp	ip, r2
   89a9c:	f6ff af70 	blt.w	89980 <_realloc_r+0x13c>
   89aa0:	4657      	mov	r7, sl
   89aa2:	f857 1f08 	ldr.w	r1, [r7, #8]!
   89aa6:	f8da 300c 	ldr.w	r3, [sl, #12]
   89aaa:	1f2a      	subs	r2, r5, #4
   89aac:	2a24      	cmp	r2, #36	; 0x24
   89aae:	60cb      	str	r3, [r1, #12]
   89ab0:	6099      	str	r1, [r3, #8]
   89ab2:	f200 8086 	bhi.w	89bc2 <_realloc_r+0x37e>
   89ab6:	2a13      	cmp	r2, #19
   89ab8:	d977      	bls.n	89baa <_realloc_r+0x366>
   89aba:	6823      	ldr	r3, [r4, #0]
   89abc:	2a1b      	cmp	r2, #27
   89abe:	f8ca 3008 	str.w	r3, [sl, #8]
   89ac2:	6863      	ldr	r3, [r4, #4]
   89ac4:	f8ca 300c 	str.w	r3, [sl, #12]
   89ac8:	f200 8084 	bhi.w	89bd4 <_realloc_r+0x390>
   89acc:	3408      	adds	r4, #8
   89ace:	f10a 0310 	add.w	r3, sl, #16
   89ad2:	6822      	ldr	r2, [r4, #0]
   89ad4:	601a      	str	r2, [r3, #0]
   89ad6:	6862      	ldr	r2, [r4, #4]
   89ad8:	605a      	str	r2, [r3, #4]
   89ada:	68a2      	ldr	r2, [r4, #8]
   89adc:	609a      	str	r2, [r3, #8]
   89ade:	ebc6 020c 	rsb	r2, r6, ip
   89ae2:	eb0a 0306 	add.w	r3, sl, r6
   89ae6:	f042 0201 	orr.w	r2, r2, #1
   89aea:	f8cb 3008 	str.w	r3, [fp, #8]
   89aee:	605a      	str	r2, [r3, #4]
   89af0:	f8da 3004 	ldr.w	r3, [sl, #4]
   89af4:	4648      	mov	r0, r9
   89af6:	f003 0301 	and.w	r3, r3, #1
   89afa:	431e      	orrs	r6, r3
   89afc:	f8ca 6004 	str.w	r6, [sl, #4]
   89b00:	f7ff fe9e 	bl	89840 <__malloc_unlock>
   89b04:	4638      	mov	r0, r7
   89b06:	e71b      	b.n	89940 <_realloc_r+0xfc>
   89b08:	68a3      	ldr	r3, [r4, #8]
   89b0a:	2a24      	cmp	r2, #36	; 0x24
   89b0c:	6083      	str	r3, [r0, #8]
   89b0e:	68e3      	ldr	r3, [r4, #12]
   89b10:	60c3      	str	r3, [r0, #12]
   89b12:	d02b      	beq.n	89b6c <_realloc_r+0x328>
   89b14:	f100 0310 	add.w	r3, r0, #16
   89b18:	f104 0210 	add.w	r2, r4, #16
   89b1c:	e74a      	b.n	899b4 <_realloc_r+0x170>
   89b1e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   89b22:	46a0      	mov	r8, r4
   89b24:	f022 0203 	bic.w	r2, r2, #3
   89b28:	4415      	add	r5, r2
   89b2a:	e6f9      	b.n	89920 <_realloc_r+0xdc>
   89b2c:	4621      	mov	r1, r4
   89b2e:	4640      	mov	r0, r8
   89b30:	4675      	mov	r5, lr
   89b32:	4657      	mov	r7, sl
   89b34:	f7ff fe1c 	bl	89770 <memmove>
   89b38:	f8da 3004 	ldr.w	r3, [sl, #4]
   89b3c:	e6f0      	b.n	89920 <_realloc_r+0xdc>
   89b3e:	4642      	mov	r2, r8
   89b40:	e76e      	b.n	89a20 <_realloc_r+0x1dc>
   89b42:	4621      	mov	r1, r4
   89b44:	4640      	mov	r0, r8
   89b46:	461d      	mov	r5, r3
   89b48:	4657      	mov	r7, sl
   89b4a:	f7ff fe11 	bl	89770 <memmove>
   89b4e:	f8da 3004 	ldr.w	r3, [sl, #4]
   89b52:	e6e5      	b.n	89920 <_realloc_r+0xdc>
   89b54:	68a3      	ldr	r3, [r4, #8]
   89b56:	2a24      	cmp	r2, #36	; 0x24
   89b58:	f8ca 3010 	str.w	r3, [sl, #16]
   89b5c:	68e3      	ldr	r3, [r4, #12]
   89b5e:	f8ca 3014 	str.w	r3, [sl, #20]
   89b62:	d018      	beq.n	89b96 <_realloc_r+0x352>
   89b64:	3410      	adds	r4, #16
   89b66:	f10a 0318 	add.w	r3, sl, #24
   89b6a:	e770      	b.n	89a4e <_realloc_r+0x20a>
   89b6c:	6922      	ldr	r2, [r4, #16]
   89b6e:	f100 0318 	add.w	r3, r0, #24
   89b72:	6102      	str	r2, [r0, #16]
   89b74:	6961      	ldr	r1, [r4, #20]
   89b76:	f104 0218 	add.w	r2, r4, #24
   89b7a:	6141      	str	r1, [r0, #20]
   89b7c:	e71a      	b.n	899b4 <_realloc_r+0x170>
   89b7e:	68a1      	ldr	r1, [r4, #8]
   89b80:	2a24      	cmp	r2, #36	; 0x24
   89b82:	f8ca 1010 	str.w	r1, [sl, #16]
   89b86:	68e1      	ldr	r1, [r4, #12]
   89b88:	f8ca 1014 	str.w	r1, [sl, #20]
   89b8c:	d00f      	beq.n	89bae <_realloc_r+0x36a>
   89b8e:	3410      	adds	r4, #16
   89b90:	f10a 0218 	add.w	r2, sl, #24
   89b94:	e744      	b.n	89a20 <_realloc_r+0x1dc>
   89b96:	6922      	ldr	r2, [r4, #16]
   89b98:	f10a 0320 	add.w	r3, sl, #32
   89b9c:	f8ca 2018 	str.w	r2, [sl, #24]
   89ba0:	6962      	ldr	r2, [r4, #20]
   89ba2:	3418      	adds	r4, #24
   89ba4:	f8ca 201c 	str.w	r2, [sl, #28]
   89ba8:	e751      	b.n	89a4e <_realloc_r+0x20a>
   89baa:	463b      	mov	r3, r7
   89bac:	e791      	b.n	89ad2 <_realloc_r+0x28e>
   89bae:	6921      	ldr	r1, [r4, #16]
   89bb0:	f10a 0220 	add.w	r2, sl, #32
   89bb4:	f8ca 1018 	str.w	r1, [sl, #24]
   89bb8:	6961      	ldr	r1, [r4, #20]
   89bba:	3418      	adds	r4, #24
   89bbc:	f8ca 101c 	str.w	r1, [sl, #28]
   89bc0:	e72e      	b.n	89a20 <_realloc_r+0x1dc>
   89bc2:	4621      	mov	r1, r4
   89bc4:	4638      	mov	r0, r7
   89bc6:	f8cd c004 	str.w	ip, [sp, #4]
   89bca:	f7ff fdd1 	bl	89770 <memmove>
   89bce:	f8dd c004 	ldr.w	ip, [sp, #4]
   89bd2:	e784      	b.n	89ade <_realloc_r+0x29a>
   89bd4:	68a3      	ldr	r3, [r4, #8]
   89bd6:	2a24      	cmp	r2, #36	; 0x24
   89bd8:	f8ca 3010 	str.w	r3, [sl, #16]
   89bdc:	68e3      	ldr	r3, [r4, #12]
   89bde:	f8ca 3014 	str.w	r3, [sl, #20]
   89be2:	d003      	beq.n	89bec <_realloc_r+0x3a8>
   89be4:	3410      	adds	r4, #16
   89be6:	f10a 0318 	add.w	r3, sl, #24
   89bea:	e772      	b.n	89ad2 <_realloc_r+0x28e>
   89bec:	6922      	ldr	r2, [r4, #16]
   89bee:	f10a 0320 	add.w	r3, sl, #32
   89bf2:	f8ca 2018 	str.w	r2, [sl, #24]
   89bf6:	6962      	ldr	r2, [r4, #20]
   89bf8:	3418      	adds	r4, #24
   89bfa:	f8ca 201c 	str.w	r2, [sl, #28]
   89bfe:	e768      	b.n	89ad2 <_realloc_r+0x28e>
   89c00:	20070694 	.word	0x20070694

00089c04 <lflush>:
   89c04:	8983      	ldrh	r3, [r0, #12]
   89c06:	f003 0309 	and.w	r3, r3, #9
   89c0a:	2b09      	cmp	r3, #9
   89c0c:	d001      	beq.n	89c12 <lflush+0xe>
   89c0e:	2000      	movs	r0, #0
   89c10:	4770      	bx	lr
   89c12:	f7fe bd2d 	b.w	88670 <fflush>
   89c16:	bf00      	nop

00089c18 <__srefill_r>:
   89c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89c1a:	460c      	mov	r4, r1
   89c1c:	4605      	mov	r5, r0
   89c1e:	b110      	cbz	r0, 89c26 <__srefill_r+0xe>
   89c20:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89c22:	2b00      	cmp	r3, #0
   89c24:	d045      	beq.n	89cb2 <__srefill_r+0x9a>
   89c26:	89a2      	ldrh	r2, [r4, #12]
   89c28:	b293      	uxth	r3, r2
   89c2a:	0499      	lsls	r1, r3, #18
   89c2c:	d407      	bmi.n	89c3e <__srefill_r+0x26>
   89c2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   89c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   89c34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   89c38:	6663      	str	r3, [r4, #100]	; 0x64
   89c3a:	81a2      	strh	r2, [r4, #12]
   89c3c:	b293      	uxth	r3, r2
   89c3e:	2100      	movs	r1, #0
   89c40:	069f      	lsls	r7, r3, #26
   89c42:	6061      	str	r1, [r4, #4]
   89c44:	d432      	bmi.n	89cac <__srefill_r+0x94>
   89c46:	075e      	lsls	r6, r3, #29
   89c48:	d521      	bpl.n	89c8e <__srefill_r+0x76>
   89c4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   89c4c:	b161      	cbz	r1, 89c68 <__srefill_r+0x50>
   89c4e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   89c52:	4299      	cmp	r1, r3
   89c54:	d002      	beq.n	89c5c <__srefill_r+0x44>
   89c56:	4628      	mov	r0, r5
   89c58:	f7fe ff2e 	bl	88ab8 <_free_r>
   89c5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   89c5e:	2000      	movs	r0, #0
   89c60:	6063      	str	r3, [r4, #4]
   89c62:	6320      	str	r0, [r4, #48]	; 0x30
   89c64:	2b00      	cmp	r3, #0
   89c66:	d13f      	bne.n	89ce8 <__srefill_r+0xd0>
   89c68:	6923      	ldr	r3, [r4, #16]
   89c6a:	2b00      	cmp	r3, #0
   89c6c:	d04c      	beq.n	89d08 <__srefill_r+0xf0>
   89c6e:	89a6      	ldrh	r6, [r4, #12]
   89c70:	b2b7      	uxth	r7, r6
   89c72:	07bb      	lsls	r3, r7, #30
   89c74:	d120      	bne.n	89cb8 <__srefill_r+0xa0>
   89c76:	6922      	ldr	r2, [r4, #16]
   89c78:	4628      	mov	r0, r5
   89c7a:	6022      	str	r2, [r4, #0]
   89c7c:	6a25      	ldr	r5, [r4, #32]
   89c7e:	69e1      	ldr	r1, [r4, #28]
   89c80:	6963      	ldr	r3, [r4, #20]
   89c82:	47a8      	blx	r5
   89c84:	2800      	cmp	r0, #0
   89c86:	6060      	str	r0, [r4, #4]
   89c88:	dd09      	ble.n	89c9e <__srefill_r+0x86>
   89c8a:	2000      	movs	r0, #0
   89c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89c8e:	06d8      	lsls	r0, r3, #27
   89c90:	d53f      	bpl.n	89d12 <__srefill_r+0xfa>
   89c92:	0719      	lsls	r1, r3, #28
   89c94:	d42b      	bmi.n	89cee <__srefill_r+0xd6>
   89c96:	f042 0204 	orr.w	r2, r2, #4
   89c9a:	81a2      	strh	r2, [r4, #12]
   89c9c:	e7e4      	b.n	89c68 <__srefill_r+0x50>
   89c9e:	d01c      	beq.n	89cda <__srefill_r+0xc2>
   89ca0:	89a2      	ldrh	r2, [r4, #12]
   89ca2:	2300      	movs	r3, #0
   89ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   89ca8:	81a2      	strh	r2, [r4, #12]
   89caa:	6063      	str	r3, [r4, #4]
   89cac:	f04f 30ff 	mov.w	r0, #4294967295
   89cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89cb2:	f7fe fcf5 	bl	886a0 <__sinit>
   89cb6:	e7b6      	b.n	89c26 <__srefill_r+0xe>
   89cb8:	4a1a      	ldr	r2, [pc, #104]	; (89d24 <__srefill_r+0x10c>)
   89cba:	2301      	movs	r3, #1
   89cbc:	6810      	ldr	r0, [r2, #0]
   89cbe:	81a3      	strh	r3, [r4, #12]
   89cc0:	4919      	ldr	r1, [pc, #100]	; (89d28 <__srefill_r+0x110>)
   89cc2:	f007 0709 	and.w	r7, r7, #9
   89cc6:	f7ff f94f 	bl	88f68 <_fwalk>
   89cca:	2f09      	cmp	r7, #9
   89ccc:	81a6      	strh	r6, [r4, #12]
   89cce:	d1d2      	bne.n	89c76 <__srefill_r+0x5e>
   89cd0:	4628      	mov	r0, r5
   89cd2:	4621      	mov	r1, r4
   89cd4:	f7fe fc12 	bl	884fc <__sflush_r>
   89cd8:	e7cd      	b.n	89c76 <__srefill_r+0x5e>
   89cda:	89a3      	ldrh	r3, [r4, #12]
   89cdc:	f04f 30ff 	mov.w	r0, #4294967295
   89ce0:	f043 0320 	orr.w	r3, r3, #32
   89ce4:	81a3      	strh	r3, [r4, #12]
   89ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89ce8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   89cea:	6023      	str	r3, [r4, #0]
   89cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89cee:	4628      	mov	r0, r5
   89cf0:	4621      	mov	r1, r4
   89cf2:	f7fe fca7 	bl	88644 <_fflush_r>
   89cf6:	2800      	cmp	r0, #0
   89cf8:	d1d8      	bne.n	89cac <__srefill_r+0x94>
   89cfa:	89a2      	ldrh	r2, [r4, #12]
   89cfc:	60a0      	str	r0, [r4, #8]
   89cfe:	f022 0208 	bic.w	r2, r2, #8
   89d02:	61a0      	str	r0, [r4, #24]
   89d04:	b292      	uxth	r2, r2
   89d06:	e7c6      	b.n	89c96 <__srefill_r+0x7e>
   89d08:	4628      	mov	r0, r5
   89d0a:	4621      	mov	r1, r4
   89d0c:	f7ff f98e 	bl	8902c <__smakebuf_r>
   89d10:	e7ad      	b.n	89c6e <__srefill_r+0x56>
   89d12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   89d16:	2309      	movs	r3, #9
   89d18:	602b      	str	r3, [r5, #0]
   89d1a:	f04f 30ff 	mov.w	r0, #4294967295
   89d1e:	81a2      	strh	r2, [r4, #12]
   89d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89d22:	bf00      	nop
   89d24:	0008afa4 	.word	0x0008afa4
   89d28:	00089c05 	.word	0x00089c05

00089d2c <_sbrk_r>:
   89d2c:	b538      	push	{r3, r4, r5, lr}
   89d2e:	4c07      	ldr	r4, [pc, #28]	; (89d4c <_sbrk_r+0x20>)
   89d30:	2300      	movs	r3, #0
   89d32:	4605      	mov	r5, r0
   89d34:	4608      	mov	r0, r1
   89d36:	6023      	str	r3, [r4, #0]
   89d38:	f7f9 fd04 	bl	83744 <_sbrk>
   89d3c:	1c43      	adds	r3, r0, #1
   89d3e:	d000      	beq.n	89d42 <_sbrk_r+0x16>
   89d40:	bd38      	pop	{r3, r4, r5, pc}
   89d42:	6823      	ldr	r3, [r4, #0]
   89d44:	2b00      	cmp	r3, #0
   89d46:	d0fb      	beq.n	89d40 <_sbrk_r+0x14>
   89d48:	602b      	str	r3, [r5, #0]
   89d4a:	bd38      	pop	{r3, r4, r5, pc}
   89d4c:	2007ae94 	.word	0x2007ae94

00089d50 <__sccl>:
   89d50:	b470      	push	{r4, r5, r6}
   89d52:	780c      	ldrb	r4, [r1, #0]
   89d54:	2c5e      	cmp	r4, #94	; 0x5e
   89d56:	d02e      	beq.n	89db6 <__sccl+0x66>
   89d58:	2200      	movs	r2, #0
   89d5a:	1c4d      	adds	r5, r1, #1
   89d5c:	4616      	mov	r6, r2
   89d5e:	2300      	movs	r3, #0
   89d60:	54c2      	strb	r2, [r0, r3]
   89d62:	3301      	adds	r3, #1
   89d64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   89d68:	d1fa      	bne.n	89d60 <__sccl+0x10>
   89d6a:	b184      	cbz	r4, 89d8e <__sccl+0x3e>
   89d6c:	f086 0201 	eor.w	r2, r6, #1
   89d70:	5502      	strb	r2, [r0, r4]
   89d72:	1c6e      	adds	r6, r5, #1
   89d74:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   89d78:	2b2d      	cmp	r3, #45	; 0x2d
   89d7a:	d00e      	beq.n	89d9a <__sccl+0x4a>
   89d7c:	2b5d      	cmp	r3, #93	; 0x5d
   89d7e:	d009      	beq.n	89d94 <__sccl+0x44>
   89d80:	b113      	cbz	r3, 89d88 <__sccl+0x38>
   89d82:	461c      	mov	r4, r3
   89d84:	4635      	mov	r5, r6
   89d86:	e7f3      	b.n	89d70 <__sccl+0x20>
   89d88:	4628      	mov	r0, r5
   89d8a:	bc70      	pop	{r4, r5, r6}
   89d8c:	4770      	bx	lr
   89d8e:	1e68      	subs	r0, r5, #1
   89d90:	bc70      	pop	{r4, r5, r6}
   89d92:	4770      	bx	lr
   89d94:	4630      	mov	r0, r6
   89d96:	bc70      	pop	{r4, r5, r6}
   89d98:	4770      	bx	lr
   89d9a:	7869      	ldrb	r1, [r5, #1]
   89d9c:	295d      	cmp	r1, #93	; 0x5d
   89d9e:	d0f0      	beq.n	89d82 <__sccl+0x32>
   89da0:	428c      	cmp	r4, r1
   89da2:	dcee      	bgt.n	89d82 <__sccl+0x32>
   89da4:	3502      	adds	r5, #2
   89da6:	1903      	adds	r3, r0, r4
   89da8:	3401      	adds	r4, #1
   89daa:	42a1      	cmp	r1, r4
   89dac:	f803 2f01 	strb.w	r2, [r3, #1]!
   89db0:	dcfa      	bgt.n	89da8 <__sccl+0x58>
   89db2:	3602      	adds	r6, #2
   89db4:	e7de      	b.n	89d74 <__sccl+0x24>
   89db6:	2201      	movs	r2, #1
   89db8:	784c      	ldrb	r4, [r1, #1]
   89dba:	4616      	mov	r6, r2
   89dbc:	1c8d      	adds	r5, r1, #2
   89dbe:	e7ce      	b.n	89d5e <__sccl+0xe>

00089dc0 <__sread>:
   89dc0:	b510      	push	{r4, lr}
   89dc2:	460c      	mov	r4, r1
   89dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89dc8:	f000 fd22 	bl	8a810 <_read_r>
   89dcc:	2800      	cmp	r0, #0
   89dce:	db03      	blt.n	89dd8 <__sread+0x18>
   89dd0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   89dd2:	4403      	add	r3, r0
   89dd4:	6523      	str	r3, [r4, #80]	; 0x50
   89dd6:	bd10      	pop	{r4, pc}
   89dd8:	89a3      	ldrh	r3, [r4, #12]
   89dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   89dde:	81a3      	strh	r3, [r4, #12]
   89de0:	bd10      	pop	{r4, pc}
   89de2:	bf00      	nop

00089de4 <__swrite>:
   89de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   89de8:	460c      	mov	r4, r1
   89dea:	8989      	ldrh	r1, [r1, #12]
   89dec:	461d      	mov	r5, r3
   89dee:	05cb      	lsls	r3, r1, #23
   89df0:	4616      	mov	r6, r2
   89df2:	4607      	mov	r7, r0
   89df4:	d506      	bpl.n	89e04 <__swrite+0x20>
   89df6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   89dfa:	2200      	movs	r2, #0
   89dfc:	2302      	movs	r3, #2
   89dfe:	f000 fcf3 	bl	8a7e8 <_lseek_r>
   89e02:	89a1      	ldrh	r1, [r4, #12]
   89e04:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   89e08:	81a1      	strh	r1, [r4, #12]
   89e0a:	4638      	mov	r0, r7
   89e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   89e10:	4632      	mov	r2, r6
   89e12:	462b      	mov	r3, r5
   89e14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   89e18:	f000 bbfe 	b.w	8a618 <_write_r>

00089e1c <__sseek>:
   89e1c:	b510      	push	{r4, lr}
   89e1e:	460c      	mov	r4, r1
   89e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89e24:	f000 fce0 	bl	8a7e8 <_lseek_r>
   89e28:	89a3      	ldrh	r3, [r4, #12]
   89e2a:	1c42      	adds	r2, r0, #1
   89e2c:	bf0e      	itee	eq
   89e2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   89e32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   89e36:	6520      	strne	r0, [r4, #80]	; 0x50
   89e38:	81a3      	strh	r3, [r4, #12]
   89e3a:	bd10      	pop	{r4, pc}

00089e3c <__sclose>:
   89e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89e40:	f000 bc52 	b.w	8a6e8 <_close_r>

00089e44 <_strtol_r>:
   89e44:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89e48:	4c42      	ldr	r4, [pc, #264]	; (89f54 <_strtol_r+0x110>)
   89e4a:	b082      	sub	sp, #8
   89e4c:	f8d4 c000 	ldr.w	ip, [r4]
   89e50:	9001      	str	r0, [sp, #4]
   89e52:	460e      	mov	r6, r1
   89e54:	e000      	b.n	89e58 <_strtol_r+0x14>
   89e56:	4626      	mov	r6, r4
   89e58:	4634      	mov	r4, r6
   89e5a:	f814 5b01 	ldrb.w	r5, [r4], #1
   89e5e:	eb0c 0005 	add.w	r0, ip, r5
   89e62:	7840      	ldrb	r0, [r0, #1]
   89e64:	f000 0008 	and.w	r0, r0, #8
   89e68:	f000 0aff 	and.w	sl, r0, #255	; 0xff
   89e6c:	2800      	cmp	r0, #0
   89e6e:	d1f2      	bne.n	89e56 <_strtol_r+0x12>
   89e70:	2d2d      	cmp	r5, #45	; 0x2d
   89e72:	d05b      	beq.n	89f2c <_strtol_r+0xe8>
   89e74:	2d2b      	cmp	r5, #43	; 0x2b
   89e76:	bf04      	itt	eq
   89e78:	7875      	ldrbeq	r5, [r6, #1]
   89e7a:	1cb4      	addeq	r4, r6, #2
   89e7c:	f033 0010 	bics.w	r0, r3, #16
   89e80:	d03c      	beq.n	89efc <_strtol_r+0xb8>
   89e82:	4699      	mov	r9, r3
   89e84:	f1ba 0f00 	cmp.w	sl, #0
   89e88:	bf0c      	ite	eq
   89e8a:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
   89e8e:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
   89e92:	fbbb f8f9 	udiv	r8, fp, r9
   89e96:	2700      	movs	r7, #0
   89e98:	fb09 bb18 	mls	fp, r9, r8, fp
   89e9c:	4638      	mov	r0, r7
   89e9e:	e00c      	b.n	89eba <_strtol_r+0x76>
   89ea0:	3d30      	subs	r5, #48	; 0x30
   89ea2:	42ab      	cmp	r3, r5
   89ea4:	dd19      	ble.n	89eda <_strtol_r+0x96>
   89ea6:	1c7e      	adds	r6, r7, #1
   89ea8:	d005      	beq.n	89eb6 <_strtol_r+0x72>
   89eaa:	4540      	cmp	r0, r8
   89eac:	d823      	bhi.n	89ef6 <_strtol_r+0xb2>
   89eae:	d020      	beq.n	89ef2 <_strtol_r+0xae>
   89eb0:	fb09 5000 	mla	r0, r9, r0, r5
   89eb4:	2701      	movs	r7, #1
   89eb6:	f814 5b01 	ldrb.w	r5, [r4], #1
   89eba:	eb0c 0605 	add.w	r6, ip, r5
   89ebe:	7876      	ldrb	r6, [r6, #1]
   89ec0:	f016 0f04 	tst.w	r6, #4
   89ec4:	d1ec      	bne.n	89ea0 <_strtol_r+0x5c>
   89ec6:	f016 0603 	ands.w	r6, r6, #3
   89eca:	d006      	beq.n	89eda <_strtol_r+0x96>
   89ecc:	2e01      	cmp	r6, #1
   89ece:	bf14      	ite	ne
   89ed0:	2657      	movne	r6, #87	; 0x57
   89ed2:	2637      	moveq	r6, #55	; 0x37
   89ed4:	1bad      	subs	r5, r5, r6
   89ed6:	42ab      	cmp	r3, r5
   89ed8:	dce5      	bgt.n	89ea6 <_strtol_r+0x62>
   89eda:	1c7b      	adds	r3, r7, #1
   89edc:	d015      	beq.n	89f0a <_strtol_r+0xc6>
   89ede:	f1ba 0f00 	cmp.w	sl, #0
   89ee2:	d121      	bne.n	89f28 <_strtol_r+0xe4>
   89ee4:	b10a      	cbz	r2, 89eea <_strtol_r+0xa6>
   89ee6:	b9ef      	cbnz	r7, 89f24 <_strtol_r+0xe0>
   89ee8:	6011      	str	r1, [r2, #0]
   89eea:	b002      	add	sp, #8
   89eec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89ef0:	4770      	bx	lr
   89ef2:	455d      	cmp	r5, fp
   89ef4:	dddc      	ble.n	89eb0 <_strtol_r+0x6c>
   89ef6:	f04f 37ff 	mov.w	r7, #4294967295
   89efa:	e7dc      	b.n	89eb6 <_strtol_r+0x72>
   89efc:	2d30      	cmp	r5, #48	; 0x30
   89efe:	d01a      	beq.n	89f36 <_strtol_r+0xf2>
   89f00:	2b00      	cmp	r3, #0
   89f02:	d1be      	bne.n	89e82 <_strtol_r+0x3e>
   89f04:	230a      	movs	r3, #10
   89f06:	4699      	mov	r9, r3
   89f08:	e7bc      	b.n	89e84 <_strtol_r+0x40>
   89f0a:	9901      	ldr	r1, [sp, #4]
   89f0c:	f1ba 0f00 	cmp.w	sl, #0
   89f10:	f04f 0322 	mov.w	r3, #34	; 0x22
   89f14:	bf0c      	ite	eq
   89f16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   89f1a:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   89f1e:	600b      	str	r3, [r1, #0]
   89f20:	2a00      	cmp	r2, #0
   89f22:	d0e2      	beq.n	89eea <_strtol_r+0xa6>
   89f24:	1e61      	subs	r1, r4, #1
   89f26:	e7df      	b.n	89ee8 <_strtol_r+0xa4>
   89f28:	4240      	negs	r0, r0
   89f2a:	e7db      	b.n	89ee4 <_strtol_r+0xa0>
   89f2c:	1cb4      	adds	r4, r6, #2
   89f2e:	7875      	ldrb	r5, [r6, #1]
   89f30:	f04f 0a01 	mov.w	sl, #1
   89f34:	e7a2      	b.n	89e7c <_strtol_r+0x38>
   89f36:	7820      	ldrb	r0, [r4, #0]
   89f38:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   89f3c:	2858      	cmp	r0, #88	; 0x58
   89f3e:	d003      	beq.n	89f48 <_strtol_r+0x104>
   89f40:	2b00      	cmp	r3, #0
   89f42:	d19e      	bne.n	89e82 <_strtol_r+0x3e>
   89f44:	2308      	movs	r3, #8
   89f46:	e79c      	b.n	89e82 <_strtol_r+0x3e>
   89f48:	2310      	movs	r3, #16
   89f4a:	7865      	ldrb	r5, [r4, #1]
   89f4c:	4699      	mov	r9, r3
   89f4e:	3402      	adds	r4, #2
   89f50:	e798      	b.n	89e84 <_strtol_r+0x40>
   89f52:	bf00      	nop
   89f54:	2007066c 	.word	0x2007066c

00089f58 <_strtoll_r>:
   89f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89f5c:	4c64      	ldr	r4, [pc, #400]	; (8a0f0 <_strtoll_r+0x198>)
   89f5e:	b087      	sub	sp, #28
   89f60:	4694      	mov	ip, r2
   89f62:	9104      	str	r1, [sp, #16]
   89f64:	f8d4 8000 	ldr.w	r8, [r4]
   89f68:	9005      	str	r0, [sp, #20]
   89f6a:	4699      	mov	r9, r3
   89f6c:	460a      	mov	r2, r1
   89f6e:	e000      	b.n	89f72 <_strtoll_r+0x1a>
   89f70:	4632      	mov	r2, r6
   89f72:	4616      	mov	r6, r2
   89f74:	f816 7b01 	ldrb.w	r7, [r6], #1
   89f78:	eb08 0307 	add.w	r3, r8, r7
   89f7c:	785b      	ldrb	r3, [r3, #1]
   89f7e:	f003 0308 	and.w	r3, r3, #8
   89f82:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   89f86:	2b00      	cmp	r3, #0
   89f88:	d1f2      	bne.n	89f70 <_strtoll_r+0x18>
   89f8a:	2f2d      	cmp	r7, #45	; 0x2d
   89f8c:	f000 808d 	beq.w	8a0aa <_strtoll_r+0x152>
   89f90:	2f2b      	cmp	r7, #43	; 0x2b
   89f92:	bf08      	it	eq
   89f94:	7857      	ldrbeq	r7, [r2, #1]
   89f96:	9102      	str	r1, [sp, #8]
   89f98:	bf08      	it	eq
   89f9a:	1c96      	addeq	r6, r2, #2
   89f9c:	f039 0110 	bics.w	r1, r9, #16
   89fa0:	d05e      	beq.n	8a060 <_strtoll_r+0x108>
   89fa2:	46ca      	mov	sl, r9
   89fa4:	ea4f 7be9 	mov.w	fp, r9, asr #31
   89fa8:	9c02      	ldr	r4, [sp, #8]
   89faa:	2c00      	cmp	r4, #0
   89fac:	d066      	beq.n	8a07c <_strtoll_r+0x124>
   89fae:	2400      	movs	r4, #0
   89fb0:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   89fb4:	4620      	mov	r0, r4
   89fb6:	4629      	mov	r1, r5
   89fb8:	4652      	mov	r2, sl
   89fba:	465b      	mov	r3, fp
   89fbc:	f8cd c004 	str.w	ip, [sp, #4]
   89fc0:	f7fc f9a2 	bl	86308 <__aeabi_uldivmod>
   89fc4:	4620      	mov	r0, r4
   89fc6:	9203      	str	r2, [sp, #12]
   89fc8:	465b      	mov	r3, fp
   89fca:	4652      	mov	r2, sl
   89fcc:	4629      	mov	r1, r5
   89fce:	f7fc f99b 	bl	86308 <__aeabi_uldivmod>
   89fd2:	2400      	movs	r4, #0
   89fd4:	2200      	movs	r2, #0
   89fd6:	2300      	movs	r3, #0
   89fd8:	f8dd c004 	ldr.w	ip, [sp, #4]
   89fdc:	e019      	b.n	8a012 <_strtoll_r+0xba>
   89fde:	3f30      	subs	r7, #48	; 0x30
   89fe0:	45b9      	cmp	r9, r7
   89fe2:	dd26      	ble.n	8a032 <_strtoll_r+0xda>
   89fe4:	1c65      	adds	r5, r4, #1
   89fe6:	d012      	beq.n	8a00e <_strtoll_r+0xb6>
   89fe8:	4299      	cmp	r1, r3
   89fea:	bf08      	it	eq
   89fec:	4290      	cmpeq	r0, r2
   89fee:	d334      	bcc.n	8a05a <_strtoll_r+0x102>
   89ff0:	428b      	cmp	r3, r1
   89ff2:	bf08      	it	eq
   89ff4:	4282      	cmpeq	r2, r0
   89ff6:	d02d      	beq.n	8a054 <_strtoll_r+0xfc>
   89ff8:	fb02 f40b 	mul.w	r4, r2, fp
   89ffc:	fb0a 4403 	mla	r4, sl, r3, r4
   8a000:	fba2 230a 	umull	r2, r3, r2, sl
   8a004:	4423      	add	r3, r4
   8a006:	19d2      	adds	r2, r2, r7
   8a008:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
   8a00c:	2401      	movs	r4, #1
   8a00e:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a012:	eb08 0507 	add.w	r5, r8, r7
   8a016:	786d      	ldrb	r5, [r5, #1]
   8a018:	f015 0f04 	tst.w	r5, #4
   8a01c:	d1df      	bne.n	89fde <_strtoll_r+0x86>
   8a01e:	f015 0503 	ands.w	r5, r5, #3
   8a022:	d006      	beq.n	8a032 <_strtoll_r+0xda>
   8a024:	2d01      	cmp	r5, #1
   8a026:	bf14      	ite	ne
   8a028:	2557      	movne	r5, #87	; 0x57
   8a02a:	2537      	moveq	r5, #55	; 0x37
   8a02c:	1b7f      	subs	r7, r7, r5
   8a02e:	45b9      	cmp	r9, r7
   8a030:	dcd8      	bgt.n	89fe4 <_strtoll_r+0x8c>
   8a032:	1c61      	adds	r1, r4, #1
   8a034:	d027      	beq.n	8a086 <_strtoll_r+0x12e>
   8a036:	9902      	ldr	r1, [sp, #8]
   8a038:	2900      	cmp	r1, #0
   8a03a:	d132      	bne.n	8a0a2 <_strtoll_r+0x14a>
   8a03c:	4610      	mov	r0, r2
   8a03e:	4619      	mov	r1, r3
   8a040:	f1bc 0f00 	cmp.w	ip, #0
   8a044:	d003      	beq.n	8a04e <_strtoll_r+0xf6>
   8a046:	bb54      	cbnz	r4, 8a09e <_strtoll_r+0x146>
   8a048:	9e04      	ldr	r6, [sp, #16]
   8a04a:	f8cc 6000 	str.w	r6, [ip]
   8a04e:	b007      	add	sp, #28
   8a050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a054:	9c03      	ldr	r4, [sp, #12]
   8a056:	42a7      	cmp	r7, r4
   8a058:	ddce      	ble.n	89ff8 <_strtoll_r+0xa0>
   8a05a:	f04f 34ff 	mov.w	r4, #4294967295
   8a05e:	e7d6      	b.n	8a00e <_strtoll_r+0xb6>
   8a060:	2f30      	cmp	r7, #48	; 0x30
   8a062:	d027      	beq.n	8a0b4 <_strtoll_r+0x15c>
   8a064:	f1b9 0f00 	cmp.w	r9, #0
   8a068:	d19b      	bne.n	89fa2 <_strtoll_r+0x4a>
   8a06a:	9c02      	ldr	r4, [sp, #8]
   8a06c:	f04f 0a0a 	mov.w	sl, #10
   8a070:	f04f 0b00 	mov.w	fp, #0
   8a074:	f04f 090a 	mov.w	r9, #10
   8a078:	2c00      	cmp	r4, #0
   8a07a:	d198      	bne.n	89fae <_strtoll_r+0x56>
   8a07c:	f04f 34ff 	mov.w	r4, #4294967295
   8a080:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   8a084:	e796      	b.n	89fb4 <_strtoll_r+0x5c>
   8a086:	9c02      	ldr	r4, [sp, #8]
   8a088:	bb24      	cbnz	r4, 8a0d4 <_strtoll_r+0x17c>
   8a08a:	f04f 30ff 	mov.w	r0, #4294967295
   8a08e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   8a092:	9c05      	ldr	r4, [sp, #20]
   8a094:	2322      	movs	r3, #34	; 0x22
   8a096:	6023      	str	r3, [r4, #0]
   8a098:	f1bc 0f00 	cmp.w	ip, #0
   8a09c:	d0d7      	beq.n	8a04e <_strtoll_r+0xf6>
   8a09e:	3e01      	subs	r6, #1
   8a0a0:	e7d3      	b.n	8a04a <_strtoll_r+0xf2>
   8a0a2:	4252      	negs	r2, r2
   8a0a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8a0a8:	e7c8      	b.n	8a03c <_strtoll_r+0xe4>
   8a0aa:	2401      	movs	r4, #1
   8a0ac:	1c96      	adds	r6, r2, #2
   8a0ae:	7857      	ldrb	r7, [r2, #1]
   8a0b0:	9402      	str	r4, [sp, #8]
   8a0b2:	e773      	b.n	89f9c <_strtoll_r+0x44>
   8a0b4:	7833      	ldrb	r3, [r6, #0]
   8a0b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   8a0ba:	2b58      	cmp	r3, #88	; 0x58
   8a0bc:	d00e      	beq.n	8a0dc <_strtoll_r+0x184>
   8a0be:	f1b9 0f00 	cmp.w	r9, #0
   8a0c2:	f47f af6e 	bne.w	89fa2 <_strtoll_r+0x4a>
   8a0c6:	f04f 0a08 	mov.w	sl, #8
   8a0ca:	f04f 0b00 	mov.w	fp, #0
   8a0ce:	f04f 0908 	mov.w	r9, #8
   8a0d2:	e769      	b.n	89fa8 <_strtoll_r+0x50>
   8a0d4:	2000      	movs	r0, #0
   8a0d6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   8a0da:	e7da      	b.n	8a092 <_strtoll_r+0x13a>
   8a0dc:	7877      	ldrb	r7, [r6, #1]
   8a0de:	f04f 0a10 	mov.w	sl, #16
   8a0e2:	f04f 0b00 	mov.w	fp, #0
   8a0e6:	3602      	adds	r6, #2
   8a0e8:	f04f 0910 	mov.w	r9, #16
   8a0ec:	e75c      	b.n	89fa8 <_strtoll_r+0x50>
   8a0ee:	bf00      	nop
   8a0f0:	2007066c 	.word	0x2007066c

0008a0f4 <_strtoul_r>:
   8a0f4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a0f8:	4c48      	ldr	r4, [pc, #288]	; (8a21c <_strtoul_r+0x128>)
   8a0fa:	b082      	sub	sp, #8
   8a0fc:	f8d4 c000 	ldr.w	ip, [r4]
   8a100:	9001      	str	r0, [sp, #4]
   8a102:	460e      	mov	r6, r1
   8a104:	e000      	b.n	8a108 <_strtoul_r+0x14>
   8a106:	4626      	mov	r6, r4
   8a108:	4634      	mov	r4, r6
   8a10a:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a10e:	eb0c 0005 	add.w	r0, ip, r5
   8a112:	7840      	ldrb	r0, [r0, #1]
   8a114:	f000 0008 	and.w	r0, r0, #8
   8a118:	f000 07ff 	and.w	r7, r0, #255	; 0xff
   8a11c:	2800      	cmp	r0, #0
   8a11e:	d1f2      	bne.n	8a106 <_strtoul_r+0x12>
   8a120:	2d2d      	cmp	r5, #45	; 0x2d
   8a122:	d056      	beq.n	8a1d2 <_strtoul_r+0xde>
   8a124:	2d2b      	cmp	r5, #43	; 0x2b
   8a126:	bf08      	it	eq
   8a128:	7875      	ldrbeq	r5, [r6, #1]
   8a12a:	46ba      	mov	sl, r7
   8a12c:	bf08      	it	eq
   8a12e:	1cb4      	addeq	r4, r6, #2
   8a130:	f033 0010 	bics.w	r0, r3, #16
   8a134:	d039      	beq.n	8a1aa <_strtoul_r+0xb6>
   8a136:	f04f 38ff 	mov.w	r8, #4294967295
   8a13a:	fbb8 f8f3 	udiv	r8, r8, r3
   8a13e:	fb03 fb08 	mul.w	fp, r3, r8
   8a142:	4699      	mov	r9, r3
   8a144:	ea6f 0b0b 	mvn.w	fp, fp
   8a148:	2700      	movs	r7, #0
   8a14a:	4638      	mov	r0, r7
   8a14c:	e00c      	b.n	8a168 <_strtoul_r+0x74>
   8a14e:	3d30      	subs	r5, #48	; 0x30
   8a150:	42ab      	cmp	r3, r5
   8a152:	dd19      	ble.n	8a188 <_strtoul_r+0x94>
   8a154:	2f00      	cmp	r7, #0
   8a156:	db25      	blt.n	8a1a4 <_strtoul_r+0xb0>
   8a158:	4540      	cmp	r0, r8
   8a15a:	d823      	bhi.n	8a1a4 <_strtoul_r+0xb0>
   8a15c:	d020      	beq.n	8a1a0 <_strtoul_r+0xac>
   8a15e:	fb09 5000 	mla	r0, r9, r0, r5
   8a162:	2701      	movs	r7, #1
   8a164:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a168:	eb0c 0605 	add.w	r6, ip, r5
   8a16c:	7876      	ldrb	r6, [r6, #1]
   8a16e:	f016 0f04 	tst.w	r6, #4
   8a172:	d1ec      	bne.n	8a14e <_strtoul_r+0x5a>
   8a174:	f016 0603 	ands.w	r6, r6, #3
   8a178:	d006      	beq.n	8a188 <_strtoul_r+0x94>
   8a17a:	2e01      	cmp	r6, #1
   8a17c:	bf14      	ite	ne
   8a17e:	2657      	movne	r6, #87	; 0x57
   8a180:	2637      	moveq	r6, #55	; 0x37
   8a182:	1bad      	subs	r5, r5, r6
   8a184:	42ab      	cmp	r3, r5
   8a186:	dce5      	bgt.n	8a154 <_strtoul_r+0x60>
   8a188:	2f00      	cmp	r7, #0
   8a18a:	db1c      	blt.n	8a1c6 <_strtoul_r+0xd2>
   8a18c:	f1ba 0f00 	cmp.w	sl, #0
   8a190:	d117      	bne.n	8a1c2 <_strtoul_r+0xce>
   8a192:	b10a      	cbz	r2, 8a198 <_strtoul_r+0xa4>
   8a194:	b99f      	cbnz	r7, 8a1be <_strtoul_r+0xca>
   8a196:	6011      	str	r1, [r2, #0]
   8a198:	b002      	add	sp, #8
   8a19a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a19e:	4770      	bx	lr
   8a1a0:	455d      	cmp	r5, fp
   8a1a2:	dddc      	ble.n	8a15e <_strtoul_r+0x6a>
   8a1a4:	f04f 37ff 	mov.w	r7, #4294967295
   8a1a8:	e7dc      	b.n	8a164 <_strtoul_r+0x70>
   8a1aa:	2d30      	cmp	r5, #48	; 0x30
   8a1ac:	d016      	beq.n	8a1dc <_strtoul_r+0xe8>
   8a1ae:	bb5b      	cbnz	r3, 8a208 <_strtoul_r+0x114>
   8a1b0:	230a      	movs	r3, #10
   8a1b2:	4699      	mov	r9, r3
   8a1b4:	f04f 0b05 	mov.w	fp, #5
   8a1b8:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8a220 <_strtoul_r+0x12c>
   8a1bc:	e7c4      	b.n	8a148 <_strtoul_r+0x54>
   8a1be:	1e61      	subs	r1, r4, #1
   8a1c0:	e7e9      	b.n	8a196 <_strtoul_r+0xa2>
   8a1c2:	4240      	negs	r0, r0
   8a1c4:	e7e5      	b.n	8a192 <_strtoul_r+0x9e>
   8a1c6:	9801      	ldr	r0, [sp, #4]
   8a1c8:	2322      	movs	r3, #34	; 0x22
   8a1ca:	6003      	str	r3, [r0, #0]
   8a1cc:	f04f 30ff 	mov.w	r0, #4294967295
   8a1d0:	e7df      	b.n	8a192 <_strtoul_r+0x9e>
   8a1d2:	1cb4      	adds	r4, r6, #2
   8a1d4:	7875      	ldrb	r5, [r6, #1]
   8a1d6:	f04f 0a01 	mov.w	sl, #1
   8a1da:	e7a9      	b.n	8a130 <_strtoul_r+0x3c>
   8a1dc:	7820      	ldrb	r0, [r4, #0]
   8a1de:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   8a1e2:	2858      	cmp	r0, #88	; 0x58
   8a1e4:	d007      	beq.n	8a1f6 <_strtoul_r+0x102>
   8a1e6:	b97b      	cbnz	r3, 8a208 <_strtoul_r+0x114>
   8a1e8:	2308      	movs	r3, #8
   8a1ea:	4699      	mov	r9, r3
   8a1ec:	f04f 0b07 	mov.w	fp, #7
   8a1f0:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
   8a1f4:	e7a8      	b.n	8a148 <_strtoul_r+0x54>
   8a1f6:	2310      	movs	r3, #16
   8a1f8:	7865      	ldrb	r5, [r4, #1]
   8a1fa:	4699      	mov	r9, r3
   8a1fc:	f04f 0b0f 	mov.w	fp, #15
   8a200:	3402      	adds	r4, #2
   8a202:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
   8a206:	e79f      	b.n	8a148 <_strtoul_r+0x54>
   8a208:	f04f 38ff 	mov.w	r8, #4294967295
   8a20c:	fbb8 f8f3 	udiv	r8, r8, r3
   8a210:	fb03 fb08 	mul.w	fp, r3, r8
   8a214:	4699      	mov	r9, r3
   8a216:	ea6f 0b0b 	mvn.w	fp, fp
   8a21a:	e795      	b.n	8a148 <_strtoul_r+0x54>
   8a21c:	2007066c 	.word	0x2007066c
   8a220:	19999999 	.word	0x19999999

0008a224 <_strtoull_r>:
   8a224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a228:	4c60      	ldr	r4, [pc, #384]	; (8a3ac <_strtoull_r+0x188>)
   8a22a:	b085      	sub	sp, #20
   8a22c:	9200      	str	r2, [sp, #0]
   8a22e:	9101      	str	r1, [sp, #4]
   8a230:	f8d4 8000 	ldr.w	r8, [r4]
   8a234:	9003      	str	r0, [sp, #12]
   8a236:	4699      	mov	r9, r3
   8a238:	460a      	mov	r2, r1
   8a23a:	e000      	b.n	8a23e <_strtoull_r+0x1a>
   8a23c:	4632      	mov	r2, r6
   8a23e:	4616      	mov	r6, r2
   8a240:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a244:	eb08 0307 	add.w	r3, r8, r7
   8a248:	785b      	ldrb	r3, [r3, #1]
   8a24a:	f003 0308 	and.w	r3, r3, #8
   8a24e:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   8a252:	2b00      	cmp	r3, #0
   8a254:	d1f2      	bne.n	8a23c <_strtoull_r+0x18>
   8a256:	2f2d      	cmp	r7, #45	; 0x2d
   8a258:	d07d      	beq.n	8a356 <_strtoull_r+0x132>
   8a25a:	2f2b      	cmp	r7, #43	; 0x2b
   8a25c:	bf08      	it	eq
   8a25e:	7857      	ldrbeq	r7, [r2, #1]
   8a260:	9102      	str	r1, [sp, #8]
   8a262:	bf08      	it	eq
   8a264:	1c96      	addeq	r6, r2, #2
   8a266:	f039 0210 	bics.w	r2, r9, #16
   8a26a:	d055      	beq.n	8a318 <_strtoull_r+0xf4>
   8a26c:	ea4f 7be9 	mov.w	fp, r9, asr #31
   8a270:	464a      	mov	r2, r9
   8a272:	465b      	mov	r3, fp
   8a274:	f04f 30ff 	mov.w	r0, #4294967295
   8a278:	f04f 31ff 	mov.w	r1, #4294967295
   8a27c:	f7fc f844 	bl	86308 <__aeabi_uldivmod>
   8a280:	464a      	mov	r2, r9
   8a282:	4604      	mov	r4, r0
   8a284:	460d      	mov	r5, r1
   8a286:	465b      	mov	r3, fp
   8a288:	f04f 30ff 	mov.w	r0, #4294967295
   8a28c:	f04f 31ff 	mov.w	r1, #4294967295
   8a290:	f7fc f83a 	bl	86308 <__aeabi_uldivmod>
   8a294:	46ca      	mov	sl, r9
   8a296:	4694      	mov	ip, r2
   8a298:	2300      	movs	r3, #0
   8a29a:	2000      	movs	r0, #0
   8a29c:	2100      	movs	r1, #0
   8a29e:	e019      	b.n	8a2d4 <_strtoull_r+0xb0>
   8a2a0:	3f30      	subs	r7, #48	; 0x30
   8a2a2:	45b9      	cmp	r9, r7
   8a2a4:	dd26      	ble.n	8a2f4 <_strtoull_r+0xd0>
   8a2a6:	2b00      	cmp	r3, #0
   8a2a8:	db33      	blt.n	8a312 <_strtoull_r+0xee>
   8a2aa:	428d      	cmp	r5, r1
   8a2ac:	bf08      	it	eq
   8a2ae:	4284      	cmpeq	r4, r0
   8a2b0:	d32f      	bcc.n	8a312 <_strtoull_r+0xee>
   8a2b2:	42a9      	cmp	r1, r5
   8a2b4:	bf08      	it	eq
   8a2b6:	42a0      	cmpeq	r0, r4
   8a2b8:	d029      	beq.n	8a30e <_strtoull_r+0xea>
   8a2ba:	fb00 f30b 	mul.w	r3, r0, fp
   8a2be:	fb0a 3301 	mla	r3, sl, r1, r3
   8a2c2:	fba0 010a 	umull	r0, r1, r0, sl
   8a2c6:	4419      	add	r1, r3
   8a2c8:	19c0      	adds	r0, r0, r7
   8a2ca:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
   8a2ce:	2301      	movs	r3, #1
   8a2d0:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a2d4:	eb08 0207 	add.w	r2, r8, r7
   8a2d8:	7852      	ldrb	r2, [r2, #1]
   8a2da:	f012 0f04 	tst.w	r2, #4
   8a2de:	d1df      	bne.n	8a2a0 <_strtoull_r+0x7c>
   8a2e0:	f012 0203 	ands.w	r2, r2, #3
   8a2e4:	d006      	beq.n	8a2f4 <_strtoull_r+0xd0>
   8a2e6:	2a01      	cmp	r2, #1
   8a2e8:	bf14      	ite	ne
   8a2ea:	2257      	movne	r2, #87	; 0x57
   8a2ec:	2237      	moveq	r2, #55	; 0x37
   8a2ee:	1abf      	subs	r7, r7, r2
   8a2f0:	45b9      	cmp	r9, r7
   8a2f2:	dcd8      	bgt.n	8a2a6 <_strtoull_r+0x82>
   8a2f4:	2b00      	cmp	r3, #0
   8a2f6:	db26      	blt.n	8a346 <_strtoull_r+0x122>
   8a2f8:	9a02      	ldr	r2, [sp, #8]
   8a2fa:	bb02      	cbnz	r2, 8a33e <_strtoull_r+0x11a>
   8a2fc:	9a00      	ldr	r2, [sp, #0]
   8a2fe:	b11a      	cbz	r2, 8a308 <_strtoull_r+0xe4>
   8a300:	b9db      	cbnz	r3, 8a33a <_strtoull_r+0x116>
   8a302:	9e01      	ldr	r6, [sp, #4]
   8a304:	9b00      	ldr	r3, [sp, #0]
   8a306:	601e      	str	r6, [r3, #0]
   8a308:	b005      	add	sp, #20
   8a30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a30e:	4567      	cmp	r7, ip
   8a310:	ddd3      	ble.n	8a2ba <_strtoull_r+0x96>
   8a312:	f04f 33ff 	mov.w	r3, #4294967295
   8a316:	e7db      	b.n	8a2d0 <_strtoull_r+0xac>
   8a318:	2f30      	cmp	r7, #48	; 0x30
   8a31a:	d021      	beq.n	8a360 <_strtoull_r+0x13c>
   8a31c:	f1b9 0f00 	cmp.w	r9, #0
   8a320:	d1a4      	bne.n	8a26c <_strtoull_r+0x48>
   8a322:	f04f 0c05 	mov.w	ip, #5
   8a326:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
   8a32a:	4d21      	ldr	r5, [pc, #132]	; (8a3b0 <_strtoull_r+0x18c>)
   8a32c:	f04f 0a0a 	mov.w	sl, #10
   8a330:	f04f 0b00 	mov.w	fp, #0
   8a334:	f04f 090a 	mov.w	r9, #10
   8a338:	e7ae      	b.n	8a298 <_strtoull_r+0x74>
   8a33a:	3e01      	subs	r6, #1
   8a33c:	e7e2      	b.n	8a304 <_strtoull_r+0xe0>
   8a33e:	4240      	negs	r0, r0
   8a340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8a344:	e7da      	b.n	8a2fc <_strtoull_r+0xd8>
   8a346:	9903      	ldr	r1, [sp, #12]
   8a348:	2222      	movs	r2, #34	; 0x22
   8a34a:	600a      	str	r2, [r1, #0]
   8a34c:	f04f 30ff 	mov.w	r0, #4294967295
   8a350:	f04f 31ff 	mov.w	r1, #4294967295
   8a354:	e7d2      	b.n	8a2fc <_strtoull_r+0xd8>
   8a356:	2101      	movs	r1, #1
   8a358:	1c96      	adds	r6, r2, #2
   8a35a:	7857      	ldrb	r7, [r2, #1]
   8a35c:	9102      	str	r1, [sp, #8]
   8a35e:	e782      	b.n	8a266 <_strtoull_r+0x42>
   8a360:	7833      	ldrb	r3, [r6, #0]
   8a362:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   8a366:	2b58      	cmp	r3, #88	; 0x58
   8a368:	d010      	beq.n	8a38c <_strtoull_r+0x168>
   8a36a:	f1b9 0f00 	cmp.w	r9, #0
   8a36e:	f47f af7d 	bne.w	8a26c <_strtoull_r+0x48>
   8a372:	f04f 0c07 	mov.w	ip, #7
   8a376:	f04f 34ff 	mov.w	r4, #4294967295
   8a37a:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
   8a37e:	f04f 0a08 	mov.w	sl, #8
   8a382:	f04f 0b00 	mov.w	fp, #0
   8a386:	f04f 0908 	mov.w	r9, #8
   8a38a:	e785      	b.n	8a298 <_strtoull_r+0x74>
   8a38c:	7877      	ldrb	r7, [r6, #1]
   8a38e:	f04f 0c0f 	mov.w	ip, #15
   8a392:	3602      	adds	r6, #2
   8a394:	f04f 34ff 	mov.w	r4, #4294967295
   8a398:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
   8a39c:	f04f 0a10 	mov.w	sl, #16
   8a3a0:	f04f 0b00 	mov.w	fp, #0
   8a3a4:	f04f 0910 	mov.w	r9, #16
   8a3a8:	e776      	b.n	8a298 <_strtoull_r+0x74>
   8a3aa:	bf00      	nop
   8a3ac:	2007066c 	.word	0x2007066c
   8a3b0:	19999999 	.word	0x19999999

0008a3b4 <__submore>:
   8a3b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a3b8:	460c      	mov	r4, r1
   8a3ba:	6b09      	ldr	r1, [r1, #48]	; 0x30
   8a3bc:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8a3c0:	4299      	cmp	r1, r3
   8a3c2:	d014      	beq.n	8a3ee <__submore+0x3a>
   8a3c4:	6b66      	ldr	r6, [r4, #52]	; 0x34
   8a3c6:	0077      	lsls	r7, r6, #1
   8a3c8:	463a      	mov	r2, r7
   8a3ca:	f7ff fa3b 	bl	89844 <_realloc_r>
   8a3ce:	4605      	mov	r5, r0
   8a3d0:	b348      	cbz	r0, 8a426 <__submore+0x72>
   8a3d2:	eb00 0806 	add.w	r8, r0, r6
   8a3d6:	4632      	mov	r2, r6
   8a3d8:	4640      	mov	r0, r8
   8a3da:	4629      	mov	r1, r5
   8a3dc:	f7fc faca 	bl	86974 <memcpy>
   8a3e0:	f8c4 8000 	str.w	r8, [r4]
   8a3e4:	6325      	str	r5, [r4, #48]	; 0x30
   8a3e6:	6367      	str	r7, [r4, #52]	; 0x34
   8a3e8:	2000      	movs	r0, #0
   8a3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a3ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8a3f2:	f7fe fe93 	bl	8911c <_malloc_r>
   8a3f6:	4603      	mov	r3, r0
   8a3f8:	b1a8      	cbz	r0, 8a426 <__submore+0x72>
   8a3fa:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
   8a3fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8a402:	6320      	str	r0, [r4, #48]	; 0x30
   8a404:	6361      	str	r1, [r4, #52]	; 0x34
   8a406:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
   8a40a:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
   8a40e:	f200 32fd 	addw	r2, r0, #1021	; 0x3fd
   8a412:	f880 13fe 	strb.w	r1, [r0, #1022]	; 0x3fe
   8a416:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
   8a41a:	2000      	movs	r0, #0
   8a41c:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
   8a420:	6022      	str	r2, [r4, #0]
   8a422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a426:	f04f 30ff 	mov.w	r0, #4294967295
   8a42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a42e:	bf00      	nop

0008a430 <_ungetc_r>:
   8a430:	b570      	push	{r4, r5, r6, lr}
   8a432:	460e      	mov	r6, r1
   8a434:	3101      	adds	r1, #1
   8a436:	4614      	mov	r4, r2
   8a438:	4605      	mov	r5, r0
   8a43a:	d031      	beq.n	8a4a0 <_ungetc_r+0x70>
   8a43c:	b110      	cbz	r0, 8a444 <_ungetc_r+0x14>
   8a43e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a440:	2b00      	cmp	r3, #0
   8a442:	d030      	beq.n	8a4a6 <_ungetc_r+0x76>
   8a444:	89a3      	ldrh	r3, [r4, #12]
   8a446:	049a      	lsls	r2, r3, #18
   8a448:	d405      	bmi.n	8a456 <_ungetc_r+0x26>
   8a44a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8a44c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8a450:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   8a454:	6662      	str	r2, [r4, #100]	; 0x64
   8a456:	f023 0320 	bic.w	r3, r3, #32
   8a45a:	b29b      	uxth	r3, r3
   8a45c:	b29a      	uxth	r2, r3
   8a45e:	0750      	lsls	r0, r2, #29
   8a460:	81a3      	strh	r3, [r4, #12]
   8a462:	d406      	bmi.n	8a472 <_ungetc_r+0x42>
   8a464:	06d1      	lsls	r1, r2, #27
   8a466:	d51b      	bpl.n	8a4a0 <_ungetc_r+0x70>
   8a468:	0712      	lsls	r2, r2, #28
   8a46a:	d438      	bmi.n	8a4de <_ungetc_r+0xae>
   8a46c:	f043 0304 	orr.w	r3, r3, #4
   8a470:	81a3      	strh	r3, [r4, #12]
   8a472:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8a474:	b2f6      	uxtb	r6, r6
   8a476:	b1cb      	cbz	r3, 8a4ac <_ungetc_r+0x7c>
   8a478:	6862      	ldr	r2, [r4, #4]
   8a47a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8a47c:	429a      	cmp	r2, r3
   8a47e:	da09      	bge.n	8a494 <_ungetc_r+0x64>
   8a480:	6823      	ldr	r3, [r4, #0]
   8a482:	4630      	mov	r0, r6
   8a484:	1e5a      	subs	r2, r3, #1
   8a486:	6022      	str	r2, [r4, #0]
   8a488:	f803 6c01 	strb.w	r6, [r3, #-1]
   8a48c:	6863      	ldr	r3, [r4, #4]
   8a48e:	3301      	adds	r3, #1
   8a490:	6063      	str	r3, [r4, #4]
   8a492:	bd70      	pop	{r4, r5, r6, pc}
   8a494:	4628      	mov	r0, r5
   8a496:	4621      	mov	r1, r4
   8a498:	f7ff ff8c 	bl	8a3b4 <__submore>
   8a49c:	2800      	cmp	r0, #0
   8a49e:	d0ef      	beq.n	8a480 <_ungetc_r+0x50>
   8a4a0:	f04f 30ff 	mov.w	r0, #4294967295
   8a4a4:	bd70      	pop	{r4, r5, r6, pc}
   8a4a6:	f7fe f8fb 	bl	886a0 <__sinit>
   8a4aa:	e7cb      	b.n	8a444 <_ungetc_r+0x14>
   8a4ac:	6923      	ldr	r3, [r4, #16]
   8a4ae:	6822      	ldr	r2, [r4, #0]
   8a4b0:	b12b      	cbz	r3, 8a4be <_ungetc_r+0x8e>
   8a4b2:	4293      	cmp	r3, r2
   8a4b4:	d203      	bcs.n	8a4be <_ungetc_r+0x8e>
   8a4b6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
   8a4ba:	42b0      	cmp	r0, r6
   8a4bc:	d01c      	beq.n	8a4f8 <_ungetc_r+0xc8>
   8a4be:	6861      	ldr	r1, [r4, #4]
   8a4c0:	4623      	mov	r3, r4
   8a4c2:	f104 0540 	add.w	r5, r4, #64	; 0x40
   8a4c6:	2003      	movs	r0, #3
   8a4c8:	63a2      	str	r2, [r4, #56]	; 0x38
   8a4ca:	6360      	str	r0, [r4, #52]	; 0x34
   8a4cc:	63e1      	str	r1, [r4, #60]	; 0x3c
   8a4ce:	6325      	str	r5, [r4, #48]	; 0x30
   8a4d0:	2201      	movs	r2, #1
   8a4d2:	f803 6f42 	strb.w	r6, [r3, #66]!
   8a4d6:	6023      	str	r3, [r4, #0]
   8a4d8:	4630      	mov	r0, r6
   8a4da:	6062      	str	r2, [r4, #4]
   8a4dc:	bd70      	pop	{r4, r5, r6, pc}
   8a4de:	4628      	mov	r0, r5
   8a4e0:	4621      	mov	r1, r4
   8a4e2:	f7fe f8af 	bl	88644 <_fflush_r>
   8a4e6:	2800      	cmp	r0, #0
   8a4e8:	d1da      	bne.n	8a4a0 <_ungetc_r+0x70>
   8a4ea:	89a3      	ldrh	r3, [r4, #12]
   8a4ec:	60a0      	str	r0, [r4, #8]
   8a4ee:	f023 0308 	bic.w	r3, r3, #8
   8a4f2:	61a0      	str	r0, [r4, #24]
   8a4f4:	b29b      	uxth	r3, r3
   8a4f6:	e7b9      	b.n	8a46c <_ungetc_r+0x3c>
   8a4f8:	6863      	ldr	r3, [r4, #4]
   8a4fa:	3a01      	subs	r2, #1
   8a4fc:	3301      	adds	r3, #1
   8a4fe:	e884 000c 	stmia.w	r4, {r2, r3}
   8a502:	bd70      	pop	{r4, r5, r6, pc}

0008a504 <__swbuf_r>:
   8a504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8a506:	460d      	mov	r5, r1
   8a508:	4614      	mov	r4, r2
   8a50a:	4607      	mov	r7, r0
   8a50c:	b110      	cbz	r0, 8a514 <__swbuf_r+0x10>
   8a50e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a510:	2b00      	cmp	r3, #0
   8a512:	d048      	beq.n	8a5a6 <__swbuf_r+0xa2>
   8a514:	89a2      	ldrh	r2, [r4, #12]
   8a516:	69a0      	ldr	r0, [r4, #24]
   8a518:	b293      	uxth	r3, r2
   8a51a:	60a0      	str	r0, [r4, #8]
   8a51c:	0718      	lsls	r0, r3, #28
   8a51e:	d538      	bpl.n	8a592 <__swbuf_r+0x8e>
   8a520:	6926      	ldr	r6, [r4, #16]
   8a522:	2e00      	cmp	r6, #0
   8a524:	d035      	beq.n	8a592 <__swbuf_r+0x8e>
   8a526:	0499      	lsls	r1, r3, #18
   8a528:	b2ed      	uxtb	r5, r5
   8a52a:	d515      	bpl.n	8a558 <__swbuf_r+0x54>
   8a52c:	6823      	ldr	r3, [r4, #0]
   8a52e:	6962      	ldr	r2, [r4, #20]
   8a530:	1b9e      	subs	r6, r3, r6
   8a532:	4296      	cmp	r6, r2
   8a534:	da1c      	bge.n	8a570 <__swbuf_r+0x6c>
   8a536:	3601      	adds	r6, #1
   8a538:	68a2      	ldr	r2, [r4, #8]
   8a53a:	1c59      	adds	r1, r3, #1
   8a53c:	3a01      	subs	r2, #1
   8a53e:	60a2      	str	r2, [r4, #8]
   8a540:	6021      	str	r1, [r4, #0]
   8a542:	701d      	strb	r5, [r3, #0]
   8a544:	6963      	ldr	r3, [r4, #20]
   8a546:	42b3      	cmp	r3, r6
   8a548:	d01a      	beq.n	8a580 <__swbuf_r+0x7c>
   8a54a:	89a3      	ldrh	r3, [r4, #12]
   8a54c:	07db      	lsls	r3, r3, #31
   8a54e:	d501      	bpl.n	8a554 <__swbuf_r+0x50>
   8a550:	2d0a      	cmp	r5, #10
   8a552:	d015      	beq.n	8a580 <__swbuf_r+0x7c>
   8a554:	4628      	mov	r0, r5
   8a556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a558:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8a55a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8a55e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8a562:	6663      	str	r3, [r4, #100]	; 0x64
   8a564:	6823      	ldr	r3, [r4, #0]
   8a566:	81a2      	strh	r2, [r4, #12]
   8a568:	6962      	ldr	r2, [r4, #20]
   8a56a:	1b9e      	subs	r6, r3, r6
   8a56c:	4296      	cmp	r6, r2
   8a56e:	dbe2      	blt.n	8a536 <__swbuf_r+0x32>
   8a570:	4638      	mov	r0, r7
   8a572:	4621      	mov	r1, r4
   8a574:	f7fe f866 	bl	88644 <_fflush_r>
   8a578:	b940      	cbnz	r0, 8a58c <__swbuf_r+0x88>
   8a57a:	6823      	ldr	r3, [r4, #0]
   8a57c:	2601      	movs	r6, #1
   8a57e:	e7db      	b.n	8a538 <__swbuf_r+0x34>
   8a580:	4638      	mov	r0, r7
   8a582:	4621      	mov	r1, r4
   8a584:	f7fe f85e 	bl	88644 <_fflush_r>
   8a588:	2800      	cmp	r0, #0
   8a58a:	d0e3      	beq.n	8a554 <__swbuf_r+0x50>
   8a58c:	f04f 30ff 	mov.w	r0, #4294967295
   8a590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a592:	4638      	mov	r0, r7
   8a594:	4621      	mov	r1, r4
   8a596:	f7fd ff3f 	bl	88418 <__swsetup_r>
   8a59a:	2800      	cmp	r0, #0
   8a59c:	d1f6      	bne.n	8a58c <__swbuf_r+0x88>
   8a59e:	89a2      	ldrh	r2, [r4, #12]
   8a5a0:	6926      	ldr	r6, [r4, #16]
   8a5a2:	b293      	uxth	r3, r2
   8a5a4:	e7bf      	b.n	8a526 <__swbuf_r+0x22>
   8a5a6:	f7fe f87b 	bl	886a0 <__sinit>
   8a5aa:	e7b3      	b.n	8a514 <__swbuf_r+0x10>

0008a5ac <_wcrtomb_r>:
   8a5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a5b0:	461e      	mov	r6, r3
   8a5b2:	b086      	sub	sp, #24
   8a5b4:	460c      	mov	r4, r1
   8a5b6:	4605      	mov	r5, r0
   8a5b8:	4617      	mov	r7, r2
   8a5ba:	4b0f      	ldr	r3, [pc, #60]	; (8a5f8 <_wcrtomb_r+0x4c>)
   8a5bc:	b191      	cbz	r1, 8a5e4 <_wcrtomb_r+0x38>
   8a5be:	f8d3 8000 	ldr.w	r8, [r3]
   8a5c2:	f7fe fd29 	bl	89018 <__locale_charset>
   8a5c6:	9600      	str	r6, [sp, #0]
   8a5c8:	4603      	mov	r3, r0
   8a5ca:	4621      	mov	r1, r4
   8a5cc:	463a      	mov	r2, r7
   8a5ce:	4628      	mov	r0, r5
   8a5d0:	47c0      	blx	r8
   8a5d2:	1c43      	adds	r3, r0, #1
   8a5d4:	d103      	bne.n	8a5de <_wcrtomb_r+0x32>
   8a5d6:	2200      	movs	r2, #0
   8a5d8:	238a      	movs	r3, #138	; 0x8a
   8a5da:	6032      	str	r2, [r6, #0]
   8a5dc:	602b      	str	r3, [r5, #0]
   8a5de:	b006      	add	sp, #24
   8a5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a5e4:	681f      	ldr	r7, [r3, #0]
   8a5e6:	f7fe fd17 	bl	89018 <__locale_charset>
   8a5ea:	9600      	str	r6, [sp, #0]
   8a5ec:	4603      	mov	r3, r0
   8a5ee:	4622      	mov	r2, r4
   8a5f0:	4628      	mov	r0, r5
   8a5f2:	a903      	add	r1, sp, #12
   8a5f4:	47b8      	blx	r7
   8a5f6:	e7ec      	b.n	8a5d2 <_wcrtomb_r+0x26>
   8a5f8:	20070aa8 	.word	0x20070aa8

0008a5fc <__ascii_wctomb>:
   8a5fc:	b121      	cbz	r1, 8a608 <__ascii_wctomb+0xc>
   8a5fe:	2aff      	cmp	r2, #255	; 0xff
   8a600:	d804      	bhi.n	8a60c <__ascii_wctomb+0x10>
   8a602:	700a      	strb	r2, [r1, #0]
   8a604:	2001      	movs	r0, #1
   8a606:	4770      	bx	lr
   8a608:	4608      	mov	r0, r1
   8a60a:	4770      	bx	lr
   8a60c:	238a      	movs	r3, #138	; 0x8a
   8a60e:	6003      	str	r3, [r0, #0]
   8a610:	f04f 30ff 	mov.w	r0, #4294967295
   8a614:	4770      	bx	lr
   8a616:	bf00      	nop

0008a618 <_write_r>:
   8a618:	b570      	push	{r4, r5, r6, lr}
   8a61a:	4c08      	ldr	r4, [pc, #32]	; (8a63c <_write_r+0x24>)
   8a61c:	4606      	mov	r6, r0
   8a61e:	2500      	movs	r5, #0
   8a620:	4608      	mov	r0, r1
   8a622:	4611      	mov	r1, r2
   8a624:	461a      	mov	r2, r3
   8a626:	6025      	str	r5, [r4, #0]
   8a628:	f7f7 f918 	bl	8185c <_write>
   8a62c:	1c43      	adds	r3, r0, #1
   8a62e:	d000      	beq.n	8a632 <_write_r+0x1a>
   8a630:	bd70      	pop	{r4, r5, r6, pc}
   8a632:	6823      	ldr	r3, [r4, #0]
   8a634:	2b00      	cmp	r3, #0
   8a636:	d0fb      	beq.n	8a630 <_write_r+0x18>
   8a638:	6033      	str	r3, [r6, #0]
   8a63a:	bd70      	pop	{r4, r5, r6, pc}
   8a63c:	2007ae94 	.word	0x2007ae94

0008a640 <__register_exitproc>:
   8a640:	b5f0      	push	{r4, r5, r6, r7, lr}
   8a642:	4c27      	ldr	r4, [pc, #156]	; (8a6e0 <__register_exitproc+0xa0>)
   8a644:	b085      	sub	sp, #20
   8a646:	6826      	ldr	r6, [r4, #0]
   8a648:	4607      	mov	r7, r0
   8a64a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8a64e:	2c00      	cmp	r4, #0
   8a650:	d040      	beq.n	8a6d4 <__register_exitproc+0x94>
   8a652:	6865      	ldr	r5, [r4, #4]
   8a654:	2d1f      	cmp	r5, #31
   8a656:	dd1e      	ble.n	8a696 <__register_exitproc+0x56>
   8a658:	4822      	ldr	r0, [pc, #136]	; (8a6e4 <__register_exitproc+0xa4>)
   8a65a:	b918      	cbnz	r0, 8a664 <__register_exitproc+0x24>
   8a65c:	f04f 30ff 	mov.w	r0, #4294967295
   8a660:	b005      	add	sp, #20
   8a662:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8a664:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8a668:	9103      	str	r1, [sp, #12]
   8a66a:	9202      	str	r2, [sp, #8]
   8a66c:	9301      	str	r3, [sp, #4]
   8a66e:	f7fe fd4d 	bl	8910c <malloc>
   8a672:	9903      	ldr	r1, [sp, #12]
   8a674:	4604      	mov	r4, r0
   8a676:	9a02      	ldr	r2, [sp, #8]
   8a678:	9b01      	ldr	r3, [sp, #4]
   8a67a:	2800      	cmp	r0, #0
   8a67c:	d0ee      	beq.n	8a65c <__register_exitproc+0x1c>
   8a67e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8a682:	2000      	movs	r0, #0
   8a684:	6025      	str	r5, [r4, #0]
   8a686:	6060      	str	r0, [r4, #4]
   8a688:	4605      	mov	r5, r0
   8a68a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8a68e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8a692:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8a696:	b93f      	cbnz	r7, 8a6a8 <__register_exitproc+0x68>
   8a698:	1c6b      	adds	r3, r5, #1
   8a69a:	2000      	movs	r0, #0
   8a69c:	3502      	adds	r5, #2
   8a69e:	6063      	str	r3, [r4, #4]
   8a6a0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   8a6a4:	b005      	add	sp, #20
   8a6a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8a6a8:	2601      	movs	r6, #1
   8a6aa:	40ae      	lsls	r6, r5
   8a6ac:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8a6b0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8a6b4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8a6b8:	2f02      	cmp	r7, #2
   8a6ba:	ea42 0206 	orr.w	r2, r2, r6
   8a6be:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8a6c2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8a6c6:	d1e7      	bne.n	8a698 <__register_exitproc+0x58>
   8a6c8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8a6cc:	431e      	orrs	r6, r3
   8a6ce:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8a6d2:	e7e1      	b.n	8a698 <__register_exitproc+0x58>
   8a6d4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8a6d8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8a6dc:	e7b9      	b.n	8a652 <__register_exitproc+0x12>
   8a6de:	bf00      	nop
   8a6e0:	0008afa4 	.word	0x0008afa4
   8a6e4:	0008910d 	.word	0x0008910d

0008a6e8 <_close_r>:
   8a6e8:	b538      	push	{r3, r4, r5, lr}
   8a6ea:	4c07      	ldr	r4, [pc, #28]	; (8a708 <_close_r+0x20>)
   8a6ec:	2300      	movs	r3, #0
   8a6ee:	4605      	mov	r5, r0
   8a6f0:	4608      	mov	r0, r1
   8a6f2:	6023      	str	r3, [r4, #0]
   8a6f4:	f7f9 f840 	bl	83778 <_close>
   8a6f8:	1c43      	adds	r3, r0, #1
   8a6fa:	d000      	beq.n	8a6fe <_close_r+0x16>
   8a6fc:	bd38      	pop	{r3, r4, r5, pc}
   8a6fe:	6823      	ldr	r3, [r4, #0]
   8a700:	2b00      	cmp	r3, #0
   8a702:	d0fb      	beq.n	8a6fc <_close_r+0x14>
   8a704:	602b      	str	r3, [r5, #0]
   8a706:	bd38      	pop	{r3, r4, r5, pc}
   8a708:	2007ae94 	.word	0x2007ae94

0008a70c <_fclose_r>:
   8a70c:	b570      	push	{r4, r5, r6, lr}
   8a70e:	460c      	mov	r4, r1
   8a710:	4605      	mov	r5, r0
   8a712:	b131      	cbz	r1, 8a722 <_fclose_r+0x16>
   8a714:	b110      	cbz	r0, 8a71c <_fclose_r+0x10>
   8a716:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a718:	2b00      	cmp	r3, #0
   8a71a:	d02f      	beq.n	8a77c <_fclose_r+0x70>
   8a71c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8a720:	b90b      	cbnz	r3, 8a726 <_fclose_r+0x1a>
   8a722:	2000      	movs	r0, #0
   8a724:	bd70      	pop	{r4, r5, r6, pc}
   8a726:	4628      	mov	r0, r5
   8a728:	4621      	mov	r1, r4
   8a72a:	f7fd ff8b 	bl	88644 <_fflush_r>
   8a72e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8a730:	4606      	mov	r6, r0
   8a732:	b133      	cbz	r3, 8a742 <_fclose_r+0x36>
   8a734:	4628      	mov	r0, r5
   8a736:	69e1      	ldr	r1, [r4, #28]
   8a738:	4798      	blx	r3
   8a73a:	2800      	cmp	r0, #0
   8a73c:	bfb8      	it	lt
   8a73e:	f04f 36ff 	movlt.w	r6, #4294967295
   8a742:	89a3      	ldrh	r3, [r4, #12]
   8a744:	061b      	lsls	r3, r3, #24
   8a746:	d41c      	bmi.n	8a782 <_fclose_r+0x76>
   8a748:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8a74a:	b141      	cbz	r1, 8a75e <_fclose_r+0x52>
   8a74c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8a750:	4299      	cmp	r1, r3
   8a752:	d002      	beq.n	8a75a <_fclose_r+0x4e>
   8a754:	4628      	mov	r0, r5
   8a756:	f7fe f9af 	bl	88ab8 <_free_r>
   8a75a:	2300      	movs	r3, #0
   8a75c:	6323      	str	r3, [r4, #48]	; 0x30
   8a75e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8a760:	b121      	cbz	r1, 8a76c <_fclose_r+0x60>
   8a762:	4628      	mov	r0, r5
   8a764:	f7fe f9a8 	bl	88ab8 <_free_r>
   8a768:	2300      	movs	r3, #0
   8a76a:	6463      	str	r3, [r4, #68]	; 0x44
   8a76c:	f7fe f812 	bl	88794 <__sfp_lock_acquire>
   8a770:	2300      	movs	r3, #0
   8a772:	81a3      	strh	r3, [r4, #12]
   8a774:	f7fe f810 	bl	88798 <__sfp_lock_release>
   8a778:	4630      	mov	r0, r6
   8a77a:	bd70      	pop	{r4, r5, r6, pc}
   8a77c:	f7fd ff90 	bl	886a0 <__sinit>
   8a780:	e7cc      	b.n	8a71c <_fclose_r+0x10>
   8a782:	4628      	mov	r0, r5
   8a784:	6921      	ldr	r1, [r4, #16]
   8a786:	f7fe f997 	bl	88ab8 <_free_r>
   8a78a:	e7dd      	b.n	8a748 <_fclose_r+0x3c>

0008a78c <fclose>:
   8a78c:	4b02      	ldr	r3, [pc, #8]	; (8a798 <fclose+0xc>)
   8a78e:	4601      	mov	r1, r0
   8a790:	6818      	ldr	r0, [r3, #0]
   8a792:	f7ff bfbb 	b.w	8a70c <_fclose_r>
   8a796:	bf00      	nop
   8a798:	20070668 	.word	0x20070668

0008a79c <_fstat_r>:
   8a79c:	b538      	push	{r3, r4, r5, lr}
   8a79e:	4c08      	ldr	r4, [pc, #32]	; (8a7c0 <_fstat_r+0x24>)
   8a7a0:	2300      	movs	r3, #0
   8a7a2:	4605      	mov	r5, r0
   8a7a4:	4608      	mov	r0, r1
   8a7a6:	4611      	mov	r1, r2
   8a7a8:	6023      	str	r3, [r4, #0]
   8a7aa:	f7f8 ffe9 	bl	83780 <_fstat>
   8a7ae:	1c43      	adds	r3, r0, #1
   8a7b0:	d000      	beq.n	8a7b4 <_fstat_r+0x18>
   8a7b2:	bd38      	pop	{r3, r4, r5, pc}
   8a7b4:	6823      	ldr	r3, [r4, #0]
   8a7b6:	2b00      	cmp	r3, #0
   8a7b8:	d0fb      	beq.n	8a7b2 <_fstat_r+0x16>
   8a7ba:	602b      	str	r3, [r5, #0]
   8a7bc:	bd38      	pop	{r3, r4, r5, pc}
   8a7be:	bf00      	nop
   8a7c0:	2007ae94 	.word	0x2007ae94

0008a7c4 <_isatty_r>:
   8a7c4:	b538      	push	{r3, r4, r5, lr}
   8a7c6:	4c07      	ldr	r4, [pc, #28]	; (8a7e4 <_isatty_r+0x20>)
   8a7c8:	2300      	movs	r3, #0
   8a7ca:	4605      	mov	r5, r0
   8a7cc:	4608      	mov	r0, r1
   8a7ce:	6023      	str	r3, [r4, #0]
   8a7d0:	f7f8 ffdc 	bl	8378c <_isatty>
   8a7d4:	1c43      	adds	r3, r0, #1
   8a7d6:	d000      	beq.n	8a7da <_isatty_r+0x16>
   8a7d8:	bd38      	pop	{r3, r4, r5, pc}
   8a7da:	6823      	ldr	r3, [r4, #0]
   8a7dc:	2b00      	cmp	r3, #0
   8a7de:	d0fb      	beq.n	8a7d8 <_isatty_r+0x14>
   8a7e0:	602b      	str	r3, [r5, #0]
   8a7e2:	bd38      	pop	{r3, r4, r5, pc}
   8a7e4:	2007ae94 	.word	0x2007ae94

0008a7e8 <_lseek_r>:
   8a7e8:	b570      	push	{r4, r5, r6, lr}
   8a7ea:	4c08      	ldr	r4, [pc, #32]	; (8a80c <_lseek_r+0x24>)
   8a7ec:	4606      	mov	r6, r0
   8a7ee:	2500      	movs	r5, #0
   8a7f0:	4608      	mov	r0, r1
   8a7f2:	4611      	mov	r1, r2
   8a7f4:	461a      	mov	r2, r3
   8a7f6:	6025      	str	r5, [r4, #0]
   8a7f8:	f7f8 ffca 	bl	83790 <_lseek>
   8a7fc:	1c43      	adds	r3, r0, #1
   8a7fe:	d000      	beq.n	8a802 <_lseek_r+0x1a>
   8a800:	bd70      	pop	{r4, r5, r6, pc}
   8a802:	6823      	ldr	r3, [r4, #0]
   8a804:	2b00      	cmp	r3, #0
   8a806:	d0fb      	beq.n	8a800 <_lseek_r+0x18>
   8a808:	6033      	str	r3, [r6, #0]
   8a80a:	bd70      	pop	{r4, r5, r6, pc}
   8a80c:	2007ae94 	.word	0x2007ae94

0008a810 <_read_r>:
   8a810:	b570      	push	{r4, r5, r6, lr}
   8a812:	4c08      	ldr	r4, [pc, #32]	; (8a834 <_read_r+0x24>)
   8a814:	4606      	mov	r6, r0
   8a816:	2500      	movs	r5, #0
   8a818:	4608      	mov	r0, r1
   8a81a:	4611      	mov	r1, r2
   8a81c:	461a      	mov	r2, r3
   8a81e:	6025      	str	r5, [r4, #0]
   8a820:	f7f6 ffb6 	bl	81790 <_read>
   8a824:	1c43      	adds	r3, r0, #1
   8a826:	d000      	beq.n	8a82a <_read_r+0x1a>
   8a828:	bd70      	pop	{r4, r5, r6, pc}
   8a82a:	6823      	ldr	r3, [r4, #0]
   8a82c:	2b00      	cmp	r3, #0
   8a82e:	d0fb      	beq.n	8a828 <_read_r+0x18>
   8a830:	6033      	str	r3, [r6, #0]
   8a832:	bd70      	pop	{r4, r5, r6, pc}
   8a834:	2007ae94 	.word	0x2007ae94
   8a838:	69786946 	.word	0x69786946
   8a83c:	6120676e 	.word	0x6120676e
   8a840:	656c676e 	.word	0x656c676e
   8a844:	0000000a 	.word	0x0000000a
   8a848:	20642520 	.word	0x20642520
   8a84c:	25206425 	.word	0x25206425
   8a850:	64252064 	.word	0x64252064
   8a854:	00000000 	.word	0x00000000
   8a858:	20642520 	.word	0x20642520
   8a85c:	25206425 	.word	0x25206425
   8a860:	64252064 	.word	0x64252064
   8a864:	20642520 	.word	0x20642520
   8a868:	000a6425 	.word	0x000a6425
   8a86c:	72727563 	.word	0x72727563
   8a870:	41746e65 	.word	0x41746e65
   8a874:	656c676e 	.word	0x656c676e
   8a878:	626f202c 	.word	0x626f202c
   8a87c:	676e416a 	.word	0x676e416a
   8a880:	203a656c 	.word	0x203a656c
   8a884:	25206425 	.word	0x25206425
   8a888:	00000a64 	.word	0x00000a64
   8a88c:	00000001 	.word	0x00000001
   8a890:	00000002 	.word	0x00000002
   8a894:	00000004 	.word	0x00000004
   8a898:	00000008 	.word	0x00000008
   8a89c:	00000010 	.word	0x00000010
   8a8a0:	00000020 	.word	0x00000020
   8a8a4:	00000040 	.word	0x00000040
   8a8a8:	00000080 	.word	0x00000080
   8a8ac:	00000100 	.word	0x00000100
   8a8b0:	00000200 	.word	0x00000200
   8a8b4:	00000400 	.word	0x00000400
   8a8b8:	00000724 	.word	0x00000724
   8a8bc:	5f495754 	.word	0x5f495754
   8a8c0:	5f444d43 	.word	0x5f444d43
   8a8c4:	5f4d5241 	.word	0x5f4d5241
   8a8c8:	54494e49 	.word	0x54494e49
   8a8cc:	0000000a 	.word	0x0000000a
   8a8d0:	5f495754 	.word	0x5f495754
   8a8d4:	5f444d43 	.word	0x5f444d43
   8a8d8:	5f4d5241 	.word	0x5f4d5241
   8a8dc:	5f514552 	.word	0x5f514552
   8a8e0:	5f584f42 	.word	0x5f584f42
   8a8e4:	4f464e49 	.word	0x4f464e49
   8a8e8:	0000000a 	.word	0x0000000a
   8a8ec:	5f495754 	.word	0x5f495754
   8a8f0:	5f444d43 	.word	0x5f444d43
   8a8f4:	5f4d5241 	.word	0x5f4d5241
   8a8f8:	5f514552 	.word	0x5f514552
   8a8fc:	5f4a424f 	.word	0x5f4a424f
   8a900:	4f464e49 	.word	0x4f464e49
   8a904:	0000000a 	.word	0x0000000a
   8a908:	5f495754 	.word	0x5f495754
   8a90c:	5f444d43 	.word	0x5f444d43
   8a910:	5f4d5241 	.word	0x5f4d5241
   8a914:	5f514552 	.word	0x5f514552
   8a918:	4c4c4f43 	.word	0x4c4c4f43
   8a91c:	5f544345 	.word	0x5f544345
   8a920:	4f464e49 	.word	0x4f464e49
   8a924:	0000000a 	.word	0x0000000a
   8a928:	5f495754 	.word	0x5f495754
   8a92c:	5f444d43 	.word	0x5f444d43
   8a930:	4b434950 	.word	0x4b434950
   8a934:	535f5055 	.word	0x535f5055
   8a938:	54524154 	.word	0x54524154
   8a93c:	0000000a 	.word	0x0000000a
   8a940:	5f495754 	.word	0x5f495754
   8a944:	5f444d43 	.word	0x5f444d43
   8a948:	4b434950 	.word	0x4b434950
   8a94c:	535f5055 	.word	0x535f5055
   8a950:	55544154 	.word	0x55544154
   8a954:	00000a53 	.word	0x00000a53
   8a958:	5f495754 	.word	0x5f495754
   8a95c:	5f444d43 	.word	0x5f444d43
   8a960:	504f5244 	.word	0x504f5244
   8a964:	5f46464f 	.word	0x5f46464f
   8a968:	52415453 	.word	0x52415453
   8a96c:	00000a54 	.word	0x00000a54
   8a970:	5f495754 	.word	0x5f495754
   8a974:	5f444d43 	.word	0x5f444d43
   8a978:	504f5244 	.word	0x504f5244
   8a97c:	5f46464f 	.word	0x5f46464f
   8a980:	54415453 	.word	0x54415453
   8a984:	000a5355 	.word	0x000a5355
   8a988:	5f495754 	.word	0x5f495754
   8a98c:	5f444d43 	.word	0x5f444d43
   8a990:	4f525245 	.word	0x4f525245
   8a994:	00000a52 	.word	0x00000a52
   8a998:	6f727265 	.word	0x6f727265
   8a99c:	00000a72 	.word	0x00000a72
   8a9a0:	6c696146 	.word	0x6c696146
   8a9a4:	31313120 	.word	0x31313120
   8a9a8:	00000000 	.word	0x00000000
   8a9ac:	6c696146 	.word	0x6c696146
   8a9b0:	32323220 	.word	0x32323220
   8a9b4:	00000000 	.word	0x00000000
   8a9b8:	6c696146 	.word	0x6c696146
   8a9bc:	33333320 	.word	0x33333320
   8a9c0:	00000000 	.word	0x00000000
   8a9c4:	4f525245 	.word	0x4f525245
   8a9c8:	69702052 	.word	0x69702052
   8a9cc:	70756b63 	.word	0x70756b63
   8a9d0:	61747320 	.word	0x61747320
   8a9d4:	00737574 	.word	0x00737574
   8a9d8:	3a746f67 	.word	0x3a746f67
   8a9dc:	20782520 	.word	0x20782520
   8a9e0:	000a7525 	.word	0x000a7525
   8a9e4:	6f727245 	.word	0x6f727245
   8a9e8:	6e6f2072 	.word	0x6e6f2072
   8a9ec:	6e657320 	.word	0x6e657320
   8a9f0:	74732064 	.word	0x74732064
   8a9f4:	73757461 	.word	0x73757461
   8a9f8:	63697020 	.word	0x63697020
   8a9fc:	0070756b 	.word	0x0070756b
   8aa00:	444e4553 	.word	0x444e4553
   8aa04:	434f5320 	.word	0x434f5320
   8aa08:	5854454b 	.word	0x5854454b
   8aa0c:	00000059 	.word	0x00000059
   8aa10:	444e4553 	.word	0x444e4553
   8aa14:	55515320 	.word	0x55515320
   8aa18:	58455241 	.word	0x58455241
   8aa1c:	00000059 	.word	0x00000059
   8aa20:	444e4553 	.word	0x444e4553
   8aa24:	414c4720 	.word	0x414c4720
   8aa28:	59585353 	.word	0x59585353
   8aa2c:	00000000 	.word	0x00000000
   8aa30:	444e4553 	.word	0x444e4553
   8aa34:	786f4220 	.word	0x786f4220
   8aa38:	6c616f47 	.word	0x6c616f47
   8aa3c:	00007978 	.word	0x00007978
   8aa40:	09097325 	.word	0x09097325
   8aa44:	25096325 	.word	0x25096325
   8aa48:	75250975 	.word	0x75250975
   8aa4c:	0d752509 	.word	0x0d752509
   8aa50:	0000000a 	.word	0x0000000a
   8aa54:	454c4449 	.word	0x454c4449
   8aa58:	00000000 	.word	0x00000000
   8aa5c:	00000a0d 	.word	0x00000a0d
   8aa60:	20726d54 	.word	0x20726d54
   8aa64:	00637653 	.word	0x00637653
   8aa68:	3e3e3e0a 	.word	0x3e3e3e0a
   8aa6c:	3e3e3e3e 	.word	0x3e3e3e3e
   8aa70:	3e3e3e3e 	.word	0x3e3e3e3e
   8aa74:	4952443e 	.word	0x4952443e
   8aa78:	474e4956 	.word	0x474e4956
   8aa7c:	204f5420 	.word	0x204f5420
   8aa80:	454a424f 	.word	0x454a424f
   8aa84:	3c3c5443 	.word	0x3c3c5443
   8aa88:	3c3c3c3c 	.word	0x3c3c3c3c
   8aa8c:	3c3c3c3c 	.word	0x3c3c3c3c
   8aa90:	000a3c3c 	.word	0x000a3c3c
   8aa94:	4f544f47 	.word	0x4f544f47
   8aa98:	43495020 	.word	0x43495020
   8aa9c:	2050554b 	.word	0x2050554b
   8aaa0:	4d4f5246 	.word	0x4d4f5246
   8aaa4:	49524420 	.word	0x49524420
   8aaa8:	00004556 	.word	0x00004556
   8aaac:	746f470a 	.word	0x746f470a
   8aab0:	6c61566f 	.word	0x6c61566f
   8aab4:	25203d20 	.word	0x25203d20
   8aab8:	00000075 	.word	0x00000075
   8aabc:	4f544f47 	.word	0x4f544f47
   8aac0:	4f524420 	.word	0x4f524420
   8aac4:	46464f50 	.word	0x46464f50
   8aac8:	4f524620 	.word	0x4f524620
   8aacc:	5244204d 	.word	0x5244204d
   8aad0:	00455649 	.word	0x00455649
   8aad4:	746c550a 	.word	0x746c550a
   8aad8:	6f736172 	.word	0x6f736172
   8aadc:	20646e75 	.word	0x20646e75
   8aae0:	6e756f66 	.word	0x6e756f66
   8aae4:	626f2064 	.word	0x626f2064
   8aae8:	7463656a 	.word	0x7463656a
   8aaec:	73696420 	.word	0x73696420
   8aaf0:	636e6174 	.word	0x636e6174
   8aaf4:	00000a65 	.word	0x00000a65
   8aaf8:	7369440a 	.word	0x7369440a
   8aafc:	636e6174 	.word	0x636e6174
   8ab00:	6f742065 	.word	0x6f742065
   8ab04:	6a626f20 	.word	0x6a626f20
   8ab08:	3a746365 	.word	0x3a746365
   8ab0c:	0a752520 	.word	0x0a752520
   8ab10:	00000000 	.word	0x00000000
   8ab14:	676e410a 	.word	0x676e410a
   8ab18:	7420656c 	.word	0x7420656c
   8ab1c:	626f206f 	.word	0x626f206f
   8ab20:	7463656a 	.word	0x7463656a
   8ab24:	7525203a 	.word	0x7525203a
   8ab28:	0000000a 	.word	0x0000000a
   8ab2c:	69646f4d 	.word	0x69646f4d
   8ab30:	6e697966 	.word	0x6e697966
   8ab34:	72642067 	.word	0x72642067
   8ab38:	6e697669 	.word	0x6e697669
   8ab3c:	00000a67 	.word	0x00000a67
   8ab40:	54494e49 	.word	0x54494e49
   8ab44:	4d52415f 	.word	0x4d52415f
   8ab48:	00000000 	.word	0x00000000
   8ab4c:	74696e69 	.word	0x74696e69
   8ab50:	6d726120 	.word	0x6d726120
   8ab54:	6e6f6420 	.word	0x6e6f6420
   8ab58:	00000a65 	.word	0x00000a65
   8ab5c:	696d7261 	.word	0x696d7261
   8ab60:	3a6f666e 	.word	0x3a6f666e
   8ab64:	20752520 	.word	0x20752520
   8ab68:	25207525 	.word	0x25207525
   8ab6c:	75252075 	.word	0x75252075
   8ab70:	6c6c6120 	.word	0x6c6c6120
   8ab74:	7525203a 	.word	0x7525203a
   8ab78:	00000000 	.word	0x00000000
   8ab7c:	54494e49 	.word	0x54494e49
   8ab80:	4d524120 	.word	0x4d524120
   8ab84:	204f4e20 	.word	0x204f4e20
   8ab88:	41544144 	.word	0x41544144
   8ab8c:	00000000 	.word	0x00000000
   8ab90:	52415453 	.word	0x52415453
   8ab94:	20444554 	.word	0x20444554
   8ab98:	4b434950 	.word	0x4b434950
   8ab9c:	00005055 	.word	0x00005055
   8aba0:	4c494146 	.word	0x4c494146
   8aba4:	54204445 	.word	0x54204445
   8aba8:	5453204f 	.word	0x5453204f
   8abac:	5f545241 	.word	0x5f545241
   8abb0:	4b434950 	.word	0x4b434950
   8abb4:	00005055 	.word	0x00005055
   8abb8:	4b434950 	.word	0x4b434950
   8abbc:	465f5055 	.word	0x465f5055
   8abc0:	454c4941 	.word	0x454c4941
   8abc4:	00000044 	.word	0x00000044
   8abc8:	4b434950 	.word	0x4b434950
   8abcc:	445f5055 	.word	0x445f5055
   8abd0:	5f454e4f 	.word	0x5f454e4f
   8abd4:	56495244 	.word	0x56495244
   8abd8:	00000045 	.word	0x00000045
   8abdc:	4b434950 	.word	0x4b434950
   8abe0:	445f5055 	.word	0x445f5055
   8abe4:	00454e4f 	.word	0x00454e4f
   8abe8:	66206f67 	.word	0x66206f67
   8abec:	6177726f 	.word	0x6177726f
   8abf0:	6f206472 	.word	0x6f206472
   8abf4:	61622072 	.word	0x61622072
   8abf8:	00006b63 	.word	0x00006b63
   8abfc:	76697244 	.word	0x76697244
   8ac00:	20676e69 	.word	0x20676e69
   8ac04:	77726f66 	.word	0x77726f66
   8ac08:	2f647261 	.word	0x2f647261
   8ac0c:	6b636162 	.word	0x6b636162
   8ac10:	64726177 	.word	0x64726177
   8ac14:	00000000 	.word	0x00000000
   8ac18:	6a64410a 	.word	0x6a64410a
   8ac1c:	69747375 	.word	0x69747375
   8ac20:	7020676e 	.word	0x7020676e
   8ac24:	7469736f 	.word	0x7469736f
   8ac28:	206e6f69 	.word	0x206e6f69
   8ac2c:	69727564 	.word	0x69727564
   8ac30:	7020676e 	.word	0x7020676e
   8ac34:	756b6369 	.word	0x756b6369
   8ac38:	21212170 	.word	0x21212170
   8ac3c:	00000000 	.word	0x00000000
   8ac40:	4c494146 	.word	0x4c494146
   8ac44:	4f542044 	.word	0x4f542044
   8ac48:	41545320 	.word	0x41545320
   8ac4c:	44205452 	.word	0x44205452
   8ac50:	4f504f52 	.word	0x4f504f52
   8ac54:	00004646 	.word	0x00004646
   8ac58:	5f544547 	.word	0x5f544547
   8ac5c:	54415453 	.word	0x54415453
   8ac60:	445f5355 	.word	0x445f5355
   8ac64:	5f504f52 	.word	0x5f504f52
   8ac68:	0046464f 	.word	0x0046464f
   8ac6c:	504f5244 	.word	0x504f5244
   8ac70:	5f46464f 	.word	0x5f46464f
   8ac74:	454e4f44 	.word	0x454e4f44
   8ac78:	0000000a 	.word	0x0000000a
   8ac7c:	504f5244 	.word	0x504f5244
   8ac80:	5f46464f 	.word	0x5f46464f
   8ac84:	4e4e5552 	.word	0x4e4e5552
   8ac88:	0a474e49 	.word	0x0a474e49
   8ac8c:	00000000 	.word	0x00000000
   8ac90:	504f5244 	.word	0x504f5244
   8ac94:	5f46464f 	.word	0x5f46464f
   8ac98:	4c494146 	.word	0x4c494146
   8ac9c:	000a4445 	.word	0x000a4445
   8aca0:	504f5244 	.word	0x504f5244
   8aca4:	5f46464f 	.word	0x5f46464f
   8aca8:	454c4449 	.word	0x454c4449
   8acac:	0000000a 	.word	0x0000000a
   8acb0:	6c696166 	.word	0x6c696166
   8acb4:	74206465 	.word	0x74206465
   8acb8:	73206977 	.word	0x73206977
   8acbc:	63746977 	.word	0x63746977
   8acc0:	64252068 	.word	0x64252068
   8acc4:	0000000a 	.word	0x0000000a
   8acc8:	736e6f43 	.word	0x736e6f43
   8accc:	20656c6f 	.word	0x20656c6f
   8acd0:	64616572 	.word	0x64616572
   8acd4:	00000a79 	.word	0x00000a79
   8acd8:	3d3d3d3d 	.word	0x3d3d3d3d
   8acdc:	3d3d3d3d 	.word	0x3d3d3d3d
   8ace0:	3d3d3d3d 	.word	0x3d3d3d3d
   8ace4:	00000a3d 	.word	0x00000a3d
   8ace8:	76697244 	.word	0x76697244
   8acec:	4f6f5465 	.word	0x4f6f5465
   8acf0:	63656a62 	.word	0x63656a62
   8acf4:	00000074 	.word	0x00000074
   8acf8:	6c696146 	.word	0x6c696146
   8acfc:	74206465 	.word	0x74206465
   8ad00:	7263206f 	.word	0x7263206f
   8ad04:	65746165 	.word	0x65746165
   8ad08:	69724420 	.word	0x69724420
   8ad0c:	6f546576 	.word	0x6f546576
   8ad10:	656a624f 	.word	0x656a624f
   8ad14:	742d7463 	.word	0x742d7463
   8ad18:	006b7361 	.word	0x006b7361
   8ad1c:	72746c55 	.word	0x72746c55
   8ad20:	6e655361 	.word	0x6e655361
   8ad24:	00726f73 	.word	0x00726f73
   8ad28:	6c696146 	.word	0x6c696146
   8ad2c:	74206465 	.word	0x74206465
   8ad30:	7263206f 	.word	0x7263206f
   8ad34:	65746165 	.word	0x65746165
   8ad38:	746c5520 	.word	0x746c5520
   8ad3c:	65536172 	.word	0x65536172
   8ad40:	726f736e 	.word	0x726f736e
   8ad44:	7361742d 	.word	0x7361742d
   8ad48:	0000006b 	.word	0x0000006b
   8ad4c:	6d6d6f43 	.word	0x6d6d6f43
   8ad50:	63696e75 	.word	0x63696e75
   8ad54:	6f697461 	.word	0x6f697461
   8ad58:	0000006e 	.word	0x0000006e
   8ad5c:	6c696146 	.word	0x6c696146
   8ad60:	74206465 	.word	0x74206465
   8ad64:	7263206f 	.word	0x7263206f
   8ad68:	65746165 	.word	0x65746165
   8ad6c:	6d6f4320 	.word	0x6d6f4320
   8ad70:	696e756d 	.word	0x696e756d
   8ad74:	69746163 	.word	0x69746163
   8ad78:	742d6e6f 	.word	0x742d6e6f
   8ad7c:	006b7361 	.word	0x006b7361
   8ad80:	74727173 	.word	0x74727173
   8ad84:	00000000 	.word	0x00000000

0008ad88 <npio2_hw>:
   8ad88:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   8ad98:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   8ada8:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   8adb8:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   8adc8:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   8add8:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   8ade8:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   8adf8:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0008ae08 <two_over_pi>:
   8ae08:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   8ae18:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   8ae28:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   8ae38:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   8ae48:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   8ae58:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   8ae68:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   8ae78:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   8ae88:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   8ae98:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   8aea8:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   8aeb8:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   8aec8:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   8aed8:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   8aee8:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   8aef8:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   8af08:	0060e27b 00c08c6b                       {.`.k...

0008af10 <init_jk>:
   8af10:	00000002 00000003 00000004 00000006     ................

0008af20 <PIo2>:
   8af20:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
   8af30:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
   8af40:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
   8af50:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

0008af60 <atanlo>:
   8af60:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   8af70:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0008af80 <atanhi>:
   8af80:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   8af90:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   8afa0:	00000043                                C...

0008afa4 <_global_impure_ptr>:
   8afa4:	20070240 33323130 37363534 42413938     @.. 0123456789AB
   8afb4:	46454443 00000000 33323130 37363534     CDEF....01234567
   8afc4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   8afd4:	0000296c                                l)..

0008afd8 <zeroes.6721>:
   8afd8:	30303030 30303030 30303030 30303030     0000000000000000

0008afe8 <blanks.6720>:
   8afe8:	20202020 20202020 20202020 20202020                     

0008aff8 <basefix.6187>:
   8aff8:	0001000a 00030002 00050004 00070006     ................
   8b008:	00090008 000b000a 000d000c 000f000e     ................
   8b018:	00000010                                ....

0008b01c <_ctype_>:
   8b01c:	20202000 20202020 28282020 20282828     .         ((((( 
   8b02c:	20202020 20202020 20202020 20202020                     
   8b03c:	10108820 10101010 10101010 10101010      ...............
   8b04c:	04040410 04040404 10040404 10101010     ................
   8b05c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8b06c:	01010101 01010101 01010101 10101010     ................
   8b07c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8b08c:	02020202 02020202 02020202 10101010     ................
   8b09c:	00000020 00000000 00000000 00000000      ...............
	...

0008b120 <_init>:
   8b120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8b122:	bf00      	nop
   8b124:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8b126:	bc08      	pop	{r3}
   8b128:	469e      	mov	lr, r3
   8b12a:	4770      	bx	lr

0008b12c <__init_array_start>:
   8b12c:	000884dd 	.word	0x000884dd

0008b130 <__frame_dummy_init_array_entry>:
   8b130:	00080119                                ....

0008b134 <_fini>:
   8b134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8b136:	bf00      	nop
   8b138:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8b13a:	bc08      	pop	{r3}
   8b13c:	469e      	mov	lr, r3
   8b13e:	4770      	bx	lr

0008b140 <__fini_array_start>:
   8b140:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070234 	.word	0x20070234

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	0000067c 00000000                       |.......

20070140 <kP>:
20070140:	00000000 3ff00000                       .......?

20070148 <bS>:
20070148:	000006a4                                ....

2007014c <currentAngle>:
2007014c:	0000005a                                Z...

20070150 <radius>:
20070150:	00000050                                P...

20070154 <pulse_channels>:
20070154:	40094000 00000000 0000000b 00010000     .@.@............
20070164:	00000000 0000c350 00000000 00000000     ....P...........
	...
20070180:	00000024 00000043 00000001 000007d0     $...C...........
20070190:	40094000 00000001 0000000b 00010000     .@.@............
200701a0:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701bc:	00000024 00000045 00000001 000007d0     $...E...........

200701cc <pulse_timers>:
200701cc:	40080000 00000001 0000001c 0000001c     ...@............
200701dc:	00090600 00000002 00000000 00000008     ................
200701ec:	00000002 40080000 00000000 0000001b     .......@........
200701fc:	0000001b 00090600 00000039 00000001     ........9.......
2007020c:	00000008 00000002                       ........

20070214 <pulse_clock_setting>:
20070214:	000f4240 00000000 0501bd00              @B..........

20070220 <twi_masterPickupStatus>:
20070220:	00000005                                ....

20070224 <uxCriticalNesting>:
20070224:	aaaaaaaa                                ....

20070228 <xFreeBytesRemaining>:
20070228:	0000a000                                ....

2007022c <xNextTaskUnblockTime>:
2007022c:	ffffffff                                ....

20070230 <g_interrupt_enabled>:
20070230:	00000001                                ....

20070234 <SystemCoreClock>:
20070234:	003d0900                                ..=.

20070238 <__fdlib_version>:
20070238:	00000001 00000000                       ........

20070240 <impure_data>:
20070240:	00000000 2007052c 20070594 200705fc     ....,.. ... ... 
	...
20070274:	0008afa0 00000000 00000000 00000000     ................
	...
200702e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200702f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070668 <_impure_ptr>:
20070668:	20070240                                @.. 

2007066c <__ctype_ptr__>:
2007066c:	0008b01c                                ....

20070670 <lc_ctype_charset>:
20070670:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070690 <__mb_cur_max>:
20070690:	00000001                                ....

20070694 <__malloc_av_>:
	...
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 
200709dc:	200709d4 200709d4 200709dc 200709dc     ... ... ... ... 
200709ec:	200709e4 200709e4 200709ec 200709ec     ... ... ... ... 
200709fc:	200709f4 200709f4 200709fc 200709fc     ... ... ... ... 
20070a0c:	20070a04 20070a04 20070a0c 20070a0c     ... ... ... ... 
20070a1c:	20070a14 20070a14 20070a1c 20070a1c     ... ... ... ... 
20070a2c:	20070a24 20070a24 20070a2c 20070a2c     $.. $.. ,.. ,.. 
20070a3c:	20070a34 20070a34 20070a3c 20070a3c     4.. 4.. <.. <.. 
20070a4c:	20070a44 20070a44 20070a4c 20070a4c     D.. D.. L.. L.. 
20070a5c:	20070a54 20070a54 20070a5c 20070a5c     T.. T.. \.. \.. 
20070a6c:	20070a64 20070a64 20070a6c 20070a6c     d.. d.. l.. l.. 
20070a7c:	20070a74 20070a74 20070a7c 20070a7c     t.. t.. |.. |.. 
20070a8c:	20070a84 20070a84 20070a8c 20070a8c     ... ... ... ... 

20070a9c <__malloc_trim_threshold>:
20070a9c:	00020000                                ....

20070aa0 <__malloc_sbrk_base>:
20070aa0:	ffffffff                                ....

20070aa4 <__mbtowc>:
20070aa4:	000896b1                                ....

20070aa8 <__wctomb>:
20070aa8:	0008a5fd                                ....
