

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s'
================================================================
* Date:           Wed Jul 19 12:48:04 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.335 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_2, i16 %p_read_1"   --->   Operation 12 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 13 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549, i16 %p_read_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 14 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_2"   --->   Operation 15 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 16 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 17 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 18 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 19 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_3, i1 1"   --->   Operation 20 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_4, i1 %xor_ln794"   --->   Operation 21 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_3, i1 %p_Result_4"   --->   Operation 22 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_1"   --->   Operation 23 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 24 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 25 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 26 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_5, i1 1"   --->   Operation 27 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_6, i1 %xor_ln794_1"   --->   Operation 28 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_5, i1 %p_Result_6"   --->   Operation 29 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 30 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 32 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 33 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 35 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 36 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 37 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 38 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 39 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 40 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 41 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 42 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 43 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 44 [1/1] (1.56ns)   --->   "%exp_sum_V = add i18 %r_V_1, i18 %r_V"   --->   Operation 44 'add' 'exp_sum_V' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%y_2 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 45 'partselect' 'y_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 46 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 47 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 48 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 49 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 49 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.36>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 50 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %r_V"   --->   Operation 51 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [3/3] (3.36ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 52 'mul' 'mul_ln1168' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %r_V_1"   --->   Operation 53 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [3/3] (3.36ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 54 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.36>
ST_8 : Operation 55 [2/3] (3.36ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 55 'mul' 'mul_ln1168' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 56 [2/3] (3.36ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 56 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 57 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 58 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168, i32 12, i32 27"   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 60 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_1, i32 12, i32 27"   --->   Operation 61 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 62 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 63 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 64 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read operation ('data.V[1]', firmware/nnet_utils/nnet_activation.h:216) on port 'p_read1' (firmware/nnet_utils/nnet_activation.h:216) [6]  (0 ns)
	'icmp' operation ('icmp_ln1549') [8]  (2.14 ns)

 <State 2>: 3.34ns
The critical path consists of the following:
	'xor' operation ('xor_ln1549') [9]  (0 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65) [10]  (0.8 ns)
	'sub' operation ('ret.V') [13]  (1.54 ns)
	'xor' operation ('xor_ln340') [18]  (0 ns)
	'select' operation ('y') [28]  (0.996 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation.h:255) [30]  (0 ns)
	'load' operation ('r.V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [31]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('r.V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [31]  (2.77 ns)

 <State 5>: 4.33ns
The critical path consists of the following:
	'add' operation ('exp_sum.V') [38]  (1.56 ns)
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation.h:265) [41]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [42]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [42]  (2.77 ns)

 <State 7>: 3.36ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln1168') [45]  (3.36 ns)

 <State 8>: 3.36ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln1168') [45]  (3.36 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
