Verilog implementation of basic gates with structural modelling
