{:input (genetic.representation/genetic-representation "../distilledmedium/13100.41A92EF9.blif"), :error {:type :synth-fail, :input-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_128_173, wire1_90_129_174, wire2_58_89_130_175, wire3_36_59_91_131_176, wire4_31_37_60_92_132_177, wire5_32_38_61_93_133_178, wire6_33_39_62_94_134_179, wire7_135_95_56_170_34_180_35_215_63, wire8_31_32_33_34, wire9_35_36_37_38_39, wire10_58_59_60_61_62_63_85, wire11_89_90_91_92_93_94_95, wire130_128_135_129_131_134_12_132_133, wire175_176_174_13_178_180_179_173_177, wire14_418, wire15_417, wire16_416, wire17_415, wire18_414, wire19_413, wire20_412\n, wire21_411, wire22_410, wire23_409, wire24_408, wire25_407, wire26_406, wire27_405);\n  wire \\:missing_edge ;\n  input wire0_128_173;\n  wire wire0_128_173;\n  wire wire100_101_284;\n  wire wire100_101_285;\n  wire wire100_287;\n  wire wire101_288;\n  wire wire102_286;\n  wire wire102_287;\n  wire wire102_289;\n  wire wire103_104_259;\n  wire wire103_104_278_416;\n  wire wire103_290;\n  wire wire104_291;\n  wire wire105_106_289;\n  wire wire105_106_290;\n  wire wire105_292;\n  wire wire106_293;\n  wire wire107_291;\n  wire wire107_292;\n  wire wire107_294;\n  wire wire108_109_264;\n  wire wire108_109_279;\n  wire wire108_295;\n  wire wire109_296;\n  input wire10_58_59_60_61_62_63_85;\n  wire wire10_58_59_60_61_62_63_85;\n  wire wire110_111_294;\n  wire wire110_111_295;\n  wire wire110_297;\n  wire wire111_298;\n  wire wire112_296;\n  wire wire112_297;\n  wire wire112_299;\n  wire wire113_114_269;\n  wire wire113_114_280;\n  wire wire113_300;\n  wire wire114_301;\n  wire wire115_116_299;\n  wire wire115_116_300;\n  wire wire115_302;\n  wire wire116_303;\n  wire wire117_301;\n  wire wire117_302;\n  wire wire117_304;\n  wire wire118_119_274;\n  wire wire118_119_281;\n  wire wire118_305;\n  wire wire119_306;\n  input wire11_89_90_91_92_93_94_95;\n  wire wire11_89_90_91_92_93_94_95;\n  wire wire120_121_304;\n  wire wire120_121_305;\n  wire wire120_307;\n  wire wire121_308;\n  wire wire122_306;\n  wire wire122_307;\n  wire wire122_309;\n  wire wire123_124_125_282;\n  wire wire123_124_275;\n  wire wire123_310;\n  wire wire124_311;\n  wire wire125_126_309;\n  wire wire125_312;\n  wire wire126_310_417;\n  wire wire126_313;\n  wire wire127_311;\n  wire wire127_312;\n  wire wire127_314;\n  wire wire128_315;\n  wire wire129_316;\n  input wire130_128_135_129_131_134_12_132_133;\n  wire wire130_128_135_129_131_134_12_132_133;\n  wire wire130_317;\n  wire wire131_318;\n  wire wire132_319;\n  wire wire133_320;\n  wire wire134_321;\n  wire wire135_322;\n  wire wire136_137_283;\n  wire wire136_137_315;\n  wire wire136_323;\n  wire wire137_324;\n  wire wire138_139_288;\n  wire wire138_139_316;\n  wire wire138_325;\n  wire wire139_326;\n  wire wire140_141_323;\n  wire wire140_141_325;\n  wire wire140_327;\n  wire wire141_328;\n  wire wire142_326;\n  wire wire142_327;\n  wire wire142_329;\n  wire wire143_144_293;\n  wire wire143_144_317;\n  wire wire143_330;\n  wire wire144_331;\n  wire wire145_146_329;\n  wire wire145_146_330;\n  wire wire145_332;\n  wire wire146_333;\n  wire wire147_331;\n  wire wire147_332;\n  wire wire147_334;\n  wire wire148_149_298;\n  wire wire148_149_318;\n  wire wire148_335;\n  wire wire149_336;\n  output wire14_418;\n  wire wire14_418;\n  wire wire150_151_334;\n  wire wire150_151_335;\n  wire wire150_337;\n  wire wire151_338;\n  wire wire152_336;\n  wire wire152_337;\n  wire wire152_339;\n  wire wire153_154_303;\n  wire wire153_154_319;\n  wire wire153_340;\n  wire wire154_341;\n  wire wire155_156_339;\n  wire wire155_156_340;\n  wire wire155_342;\n  wire wire156_343;\n  wire wire157_341;\n  wire wire157_342;\n  wire wire157_344;\n  wire wire158_159_308;\n  wire wire158_159_320;\n  wire wire158_345;\n  wire wire159_346;\n  output wire15_417;\n  wire wire15_417;\n  wire wire160_161_344;\n  wire wire160_161_345;\n  wire wire160_347;\n  wire wire161_348;\n  wire wire162_346;\n  wire wire162_347;\n  wire wire162_349;\n  wire wire163_164_313;\n  wire wire163_164_321;\n  wire wire163_350;\n  wire wire164_351;\n  wire wire165_166_349;\n  wire wire165_166_350;\n  wire wire165_352;\n  wire wire166_353;\n  wire wire167_351;\n  wire wire167_352;\n  wire wire167_354;\n  wire wire168_169_314;\n  wire wire168_169_322;\n  wire wire168_355;\n  wire wire169_356;\n  output wire16_416;\n  wire wire16_416;\n  wire wire170_171_354;\n  wire wire170_357;\n  wire wire171_355;\n  wire wire171_358;\n  wire wire172_356;\n  wire wire172_357;\n  wire wire172_359;\n  wire wire173_360;\n  wire wire174_361;\n  input wire175_176_174_13_178_180_179_173_177;\n  wire wire175_176_174_13_178_180_179_173_177;\n  wire wire175_362;\n  wire wire176_363;\n  wire wire177_364;\n  wire wire178_365;\n  wire wire179_366;\n  output wire17_415;\n  wire wire17_415;\n  wire wire180_367;\n  wire wire181_182_328;\n  wire wire181_182_360;\n  wire wire181_368;\n  wire wire182_369;\n  wire wire183_184_333;\n  wire wire183_184_361_418;\n  wire wire183_370;\n  wire wire184_371;\n  wire wire185_186_368;\n  wire wire185_186_370;\n  wire wire185_372;\n  wire wire186_373;\n  wire wire187_371;\n  wire wire187_372;\n  wire wire187_374;\n  wire wire188_189_338;\n  wire wire188_189_362;\n  wire wire188_375;\n  wire wire189_376;\n  output wire18_414;\n  wire wire18_414;\n  wire wire190_191_374;\n  wire wire190_191_375;\n  wire wire190_377;\n  wire wire191_378;\n  wire wire192_376;\n  wire wire192_377;\n  wire wire192_379;\n  wire wire193_194_343;\n  wire wire193_194_363;\n  wire wire193_380;\n  wire wire194_381;\n  wire wire195_196_379;\n  wire wire195_196_380;\n  wire wire195_382;\n  wire wire196_383;\n  wire wire197_381;\n  wire wire197_382;\n  wire wire197_384;\n  wire wire198_199_348;\n  wire wire198_199_364;\n  wire wire198_385;\n  wire wire199_386;\n  output wire19_413;\n  wire wire19_413;\n  input wire1_90_129_174;\n  wire wire1_90_129_174;\n  wire wire200_201_384;\n  wire wire200_201_385;\n  wire wire200_387;\n  wire wire201_388;\n  wire wire202_386;\n  wire wire202_387;\n  wire wire202_389;\n  wire wire203_204_353;\n  wire wire203_204_365;\n  wire wire203_390;\n  wire wire204_391;\n  wire wire205_206_389;\n  wire wire205_206_390;\n  wire wire205_392;\n  wire wire206_393;\n  wire wire207_391;\n  wire wire207_392;\n  wire wire207_394;\n  wire wire208_209_358;\n  wire wire208_209_366;\n  wire wire208_395;\n  wire wire209_396;\n  output wire20_412;\n  wire wire20_412;\n  wire wire210_211_394;\n  wire wire210_211_395;\n  wire wire210_397;\n  wire wire211_398;\n  wire wire212_396;\n  wire wire212_397;\n  wire wire212_399;\n  wire wire213_214_359;\n  wire wire213_214_367;\n  wire wire213_400;\n  wire wire214_401;\n  wire wire215_216_399;\n  wire wire215_402;\n  wire wire216_400;\n  wire wire216_403;\n  wire wire217_401;\n  wire wire217_402;\n  wire wire217_404;\n  output wire21_411;\n  wire wire21_411;\n  output wire22_410;\n  wire wire22_410;\n  output wire23_409;\n  wire wire23_409;\n  output wire24_408;\n  wire wire24_408;\n  output wire25_407;\n  wire wire25_407;\n  output wire26_406;\n  wire wire26_406;\n  output wire27_405;\n  wire wire27_405;\n  wire wire28;\n  wire wire29;\n  input wire2_58_89_130_175;\n  wire wire2_58_89_130_175;\n  wire wire30;\n  wire wire31_218;\n  wire wire324_414;\n  wire wire32_219;\n  wire wire33_220;\n  wire wire34_221;\n  wire wire35_222;\n  wire wire369_413;\n  wire wire36_223;\n  wire wire373_412;\n  wire wire378_411;\n  wire wire37_224;\n  wire wire383_410;\n  wire wire388_409;\n  wire wire38_225;\n  wire wire393_408;\n  wire wire398_407;\n  wire wire39_226;\n  input wire3_36_59_91_131_176;\n  wire wire3_36_59_91_131_176;\n  wire wire403_406;\n  wire wire404_405;\n  wire wire40_227;\n  wire wire40_41_218;\n  wire wire40_41_223;\n  wire wire41_228;\n  wire wire42_229;\n  wire wire42_43_219;\n  wire wire42_43_224;\n  wire wire43_230;\n  wire wire44_229;\n  wire wire44_231;\n  wire wire44_45_228;\n  wire wire45_230;\n  wire wire45_232;\n  wire wire46_233;\n  wire wire46_47_220;\n  wire wire46_47_225;\n  wire wire47_234;\n  wire wire48_235;\n  wire wire48_49_232;\n  wire wire48_49_233;\n  wire wire49_236;\n  input wire4_31_37_60_92_132_177;\n  wire wire4_31_37_60_92_132_177;\n  wire wire50_234;\n  wire wire50_235;\n  wire wire50_237;\n  wire wire51_238;\n  wire wire51_52_221;\n  wire wire51_52_226;\n  wire wire52_239;\n  wire wire53_240;\n  wire wire53_54_237;\n  wire wire53_54_238;\n  wire wire54_241;\n  wire wire55_239;\n  wire wire55_240;\n  wire wire55_242;\n  wire wire56_243;\n  wire wire56_57_242;\n  wire wire57_222;\n  wire wire57_244;\n  wire wire58_245;\n  wire wire59_246;\n  input wire5_32_38_61_93_133_178;\n  wire wire5_32_38_61_93_133_178;\n  wire wire60_247;\n  wire wire61_248;\n  wire wire62_249;\n  wire wire63_250;\n  wire wire64_251;\n  wire wire64_65_231;\n  wire wire64_65_246;\n  wire wire65_252;\n  wire wire66_253;\n  wire wire66_67_245;\n  wire wire66_67_251;\n  wire wire67_254;\n  wire wire68_252;\n  wire wire68_253;\n  wire wire68_255;\n  wire wire69_256;\n  wire wire69_70_236;\n  wire wire69_70_247;\n  input wire6_33_39_62_94_134_179;\n  wire wire6_33_39_62_94_134_179;\n  wire wire70_257;\n  wire wire71_258;\n  wire wire71_72_255;\n  wire wire71_72_256;\n  wire wire72_259;\n  wire wire73_257;\n  wire wire73_258;\n  wire wire73_260;\n  wire wire74_261;\n  wire wire74_75_241;\n  wire wire74_75_248;\n  wire wire75_262;\n  wire wire76_263;\n  wire wire76_77_260;\n  wire wire76_77_261;\n  wire wire77_264;\n  wire wire78_262;\n  wire wire78_263;\n  wire wire78_265;\n  wire wire79_266;\n  wire wire79_80_244;\n  wire wire79_80_249;\n  input wire7_135_95_56_170_34_180_35_215_63;\n  wire wire7_135_95_56_170_34_180_35_215_63;\n  wire wire80_267;\n  wire wire81_268;\n  wire wire81_82_265;\n  wire wire81_82_266;\n  wire wire82_269;\n  wire wire83_267;\n  wire wire83_268;\n  wire wire83_270;\n  wire wire84_250;\n  wire wire84_271;\n  wire wire84_85_243;\n  wire wire85_272;\n  wire wire86_273;\n  wire wire86_87_270;\n  wire wire86_87_271;\n  wire wire87_274;\n  wire wire88_272;\n  wire wire88_273;\n  wire wire88_275;\n  wire wire89_276;\n  input wire8_31_32_33_34;\n  wire wire8_31_32_33_34;\n  wire wire90_277;\n  wire wire91_278;\n  wire wire92_279;\n  wire wire93_280;\n  wire wire94_281;\n  wire wire95_282;\n  wire wire96_283;\n  wire wire96_97_227;\n  wire wire96_97_277_415;\n  wire wire97_284;\n  wire wire98_285;\n  wire wire98_99_254;\n  wire wire98_99_276;\n  wire wire99_286;\n  input wire9_35_36_37_38_39;\n  wire wire9_35_36_37_38_39;\n  assign wire31_218 = 4'h8 >> { wire8_31_32_33_34, wire4_31_37_60_92_132_177 };\n  assign wire40_227 = 4'he >> { wire40_41_223, wire40_41_218 };\n  assign wire130_317 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire2_58_89_130_175 };\n  assign wire131_318 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire3_36_59_91_131_176 };\n  assign wire132_319 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire4_31_37_60_92_132_177 };\n  assign wire133_320 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire5_32_38_61_93_133_178 };\n  assign wire134_321 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire6_33_39_62_94_134_179 };\n  assign wire135_322 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire136_323 = 4'h8 >> { wire136_137_315, wire136_137_283 };\n  assign wire137_324 = 4'he >> { wire136_137_315, wire136_137_283 };\n  assign wire138_325 = 4'h6 >> { wire138_139_316, wire138_139_288 };\n  assign wire139_326 = 4'h8 >> { wire138_139_316, wire138_139_288 };\n  assign wire41_228 = 4'h8 >> { wire40_41_223, wire40_41_218 };\n  assign wire140_327 = 4'h8 >> { wire140_141_323, wire140_141_325 };\n  assign wire141_328 = 4'h6 >> { wire140_141_323, wire140_141_325 };\n  assign wire142_329 = 4'he >> { wire142_327, wire142_326 };\n  assign wire143_330 = 4'h6 >> { wire143_144_317, wire143_144_293 };\n  assign wire144_331 = 4'h8 >> { wire143_144_317, wire143_144_293 };\n  assign wire145_332 = 4'h8 >> { wire145_146_329, wire145_146_330 };\n  assign wire146_333 = 4'h6 >> { wire145_146_329, wire145_146_330 };\n  assign wire147_334 = 4'he >> { wire147_332, wire147_331 };\n  assign wire148_335 = 4'h6 >> { wire148_149_318, wire148_149_298 };\n  assign wire149_336 = 4'h8 >> { wire148_149_318, wire148_149_298 };\n  assign wire42_229 = 4'h6 >> { wire42_43_224, wire42_43_219 };\n  assign wire150_337 = 4'h8 >> { wire150_151_334, wire150_151_335 };\n  assign wire151_338 = 4'h6 >> { wire150_151_334, wire150_151_335 };\n  assign wire152_339 = 4'he >> { wire152_337, wire152_336 };\n  assign wire153_340 = 4'h6 >> { wire153_154_319, wire153_154_303 };\n  assign wire154_341 = 4'h8 >> { wire153_154_319, wire153_154_303 };\n  assign wire155_342 = 4'h8 >> { wire155_156_339, wire155_156_340 };\n  assign wire156_343 = 4'h6 >> { wire155_156_339, wire155_156_340 };\n  assign wire157_344 = 4'he >> { wire157_342, wire157_341 };\n  assign wire158_345 = 4'h6 >> { wire158_159_320, wire158_159_308 };\n  assign wire159_346 = 4'h8 >> { wire158_159_320, wire158_159_308 };\n  assign wire43_230 = 4'h8 >> { wire42_43_224, wire42_43_219 };\n  assign wire160_347 = 4'h8 >> { wire160_161_344, wire160_161_345 };\n  assign wire161_348 = 4'h6 >> { wire160_161_344, wire160_161_345 };\n  assign wire162_349 = 4'he >> { wire162_347, wire162_346 };\n  assign wire163_350 = 4'h6 >> { wire163_164_321, wire163_164_313 };\n  assign wire164_351 = 4'h8 >> { wire163_164_321, wire163_164_313 };\n  assign wire165_352 = 4'h8 >> { wire165_166_349, wire165_166_350 };\n  assign wire166_353 = 4'h6 >> { wire165_166_349, wire165_166_350 };\n  assign wire167_354 = 4'he >> { wire167_352, wire167_351 };\n  assign wire168_355 = 4'h6 >> { wire168_169_322, wire168_169_314 };\n  assign wire169_356 = 4'h8 >> { wire168_169_322, wire168_169_314 };\n  assign wire44_231 = 4'h6 >> { wire44_45_228, wire44_229 };\n  assign wire170_357 = 4'h8 >> { wire170_171_354, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire171_358 = 4'h6 >> { wire170_171_354, wire171_355 };\n  assign wire172_359 = 4'he >> { wire172_357, wire172_356 };\n  assign wire173_360 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire0_128_173 };\n  assign wire174_361 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire1_90_129_174 };\n  assign wire175_362 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire2_58_89_130_175 };\n  assign wire176_363 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire3_36_59_91_131_176 };\n  assign wire177_364 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire4_31_37_60_92_132_177 };\n  assign wire178_365 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire5_32_38_61_93_133_178 };\n  assign wire179_366 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire6_33_39_62_94_134_179 };\n  assign wire45_232 = 4'he >> { wire44_45_228, wire45_230 };\n  assign wire180_367 = 4'h8 >> { wire175_176_174_13_178_180_179_173_177, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire181_368 = 4'h8 >> { wire181_182_360, wire181_182_328 };\n  assign wire182_369 = 4'h6 >> { wire181_182_360, wire181_182_328 };\n  assign wire183_370 = 4'h6 >> { wire183_184_361_418, wire183_184_333 };\n  assign wire184_371 = 4'h8 >> { wire183_184_361_418, wire183_184_333 };\n  assign wire185_372 = 4'h8 >> { wire185_186_368, wire185_186_370 };\n  assign wire186_373 = 4'h6 >> { wire185_186_368, wire185_186_370 };\n  assign wire187_374 = 4'he >> { wire187_372, wire187_371 };\n  assign wire188_375 = 4'h6 >> { wire188_189_362, wire188_189_338 };\n  assign wire189_376 = 4'h8 >> { wire188_189_362, wire188_189_338 };\n  assign wire46_233 = 4'h6 >> { wire46_47_225, wire46_47_220 };\n  assign wire190_377 = 4'h8 >> { wire190_191_374, wire190_191_375 };\n  assign wire191_378 = 4'h6 >> { wire190_191_374, wire190_191_375 };\n  assign wire192_379 = 4'he >> { wire192_377, wire192_376 };\n  assign wire193_380 = 4'h6 >> { wire193_194_363, wire193_194_343 };\n  assign wire194_381 = 4'h8 >> { wire193_194_363, wire193_194_343 };\n  assign wire195_382 = 4'h8 >> { wire195_196_379, wire195_196_380 };\n  assign wire196_383 = 4'h6 >> { wire195_196_379, wire195_196_380 };\n  assign wire197_384 = 4'he >> { wire197_382, wire197_381 };\n  assign wire198_385 = 4'h6 >> { wire198_199_364, wire198_199_348 };\n  assign wire199_386 = 4'h8 >> { wire198_199_364, wire198_199_348 };\n  assign wire47_234 = 4'h8 >> { wire46_47_225, wire46_47_220 };\n  assign wire200_387 = 4'h8 >> { wire200_201_384, wire200_201_385 };\n  assign wire201_388 = 4'h6 >> { wire200_201_384, wire200_201_385 };\n  assign wire202_389 = 4'he >> { wire202_387, wire202_386 };\n  assign wire203_390 = 4'h6 >> { wire203_204_365, wire203_204_353 };\n  assign wire204_391 = 4'h8 >> { wire203_204_365, wire203_204_353 };\n  assign wire205_392 = 4'h8 >> { wire205_206_389, wire205_206_390 };\n  assign wire206_393 = 4'h6 >> { wire205_206_389, wire205_206_390 };\n  assign wire207_394 = 4'he >> { wire207_392, wire207_391 };\n  assign wire208_395 = 4'h6 >> { wire208_209_366, wire208_209_358 };\n  assign wire209_396 = 4'h8 >> { wire208_209_366, wire208_209_358 };\n  assign wire48_235 = 4'h8 >> { wire48_49_232, wire48_49_233 };\n  assign wire210_397 = 4'h8 >> { wire210_211_394, wire210_211_395 };\n  assign wire211_398 = 4'h6 >> { wire210_211_394, wire210_211_395 };\n  assign wire212_399 = 4'he >> { wire212_397, wire212_396 };\n  assign wire213_400 = 4'h6 >> { wire213_214_367, wire213_214_359 };\n  assign wire214_401 = 4'h8 >> { wire213_214_367, wire213_214_359 };\n  assign wire215_402 = 4'h8 >> { wire215_216_399, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire216_403 = 4'h6 >> { wire215_216_399, wire216_400 };\n  assign wire217_404 = 4'he >> { wire217_402, wire217_401 };\n  assign wire49_236 = 4'h6 >> { wire48_49_232, wire48_49_233 };\n  assign wire32_219 = 4'h8 >> { wire8_31_32_33_34, wire5_32_38_61_93_133_178 };\n  assign wire50_237 = 4'he >> { wire50_235, wire50_234 };\n  assign wire51_238 = 4'h6 >> { wire51_52_226, wire51_52_221 };\n  assign wire52_239 = 4'h8 >> { wire51_52_226, wire51_52_221 };\n  assign wire53_240 = 4'h8 >> { wire53_54_237, wire53_54_238 };\n  assign wire54_241 = 4'h6 >> { wire53_54_237, wire53_54_238 };\n  assign wire55_242 = 4'he >> { wire55_240, wire55_239 };\n  assign wire56_243 = 4'h8 >> { wire7_135_95_56_170_34_180_35_215_63, wire56_57_242 };\n  assign wire57_244 = 4'h6 >> { wire57_222, wire56_57_242 };\n  assign wire58_245 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire2_58_89_130_175 };\n  assign wire59_246 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire3_36_59_91_131_176 };\n  assign wire33_220 = 4'h8 >> { wire8_31_32_33_34, wire6_33_39_62_94_134_179 };\n  assign wire60_247 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire4_31_37_60_92_132_177 };\n  assign wire61_248 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire5_32_38_61_93_133_178 };\n  assign wire62_249 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire6_33_39_62_94_134_179 };\n  assign wire63_250 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire64_251 = 4'h6 >> { wire64_65_246, wire64_65_231 };\n  assign wire65_252 = 4'h8 >> { wire64_65_246, wire64_65_231 };\n  assign wire66_253 = 4'h8 >> { wire66_67_245, wire66_67_251 };\n  assign wire67_254 = 4'h6 >> { wire66_67_245, wire66_67_251 };\n  assign wire68_255 = 4'he >> { wire68_253, wire68_252 };\n  assign wire69_256 = 4'h6 >> { wire69_70_247, wire69_70_236 };\n  assign wire34_221 = 4'h8 >> { wire8_31_32_33_34, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire70_257 = 4'h8 >> { wire69_70_247, wire69_70_236 };\n  assign wire71_258 = 4'h8 >> { wire71_72_255, wire71_72_256 };\n  assign wire72_259 = 4'h6 >> { wire71_72_255, wire71_72_256 };\n  assign wire73_260 = 4'he >> { wire73_258, wire73_257 };\n  assign wire74_261 = 4'h6 >> { wire74_75_248, wire74_75_241 };\n  assign wire75_262 = 4'h8 >> { wire74_75_248, wire74_75_241 };\n  assign wire76_263 = 4'h8 >> { wire76_77_260, wire76_77_261 };\n  assign wire77_264 = 4'h6 >> { wire76_77_260, wire76_77_261 };\n  assign wire78_265 = 4'he >> { wire78_263, wire78_262 };\n  assign wire79_266 = 4'h6 >> { wire79_80_249, wire79_80_244 };\n  assign wire35_222 = 4'h8 >> { wire7_135_95_56_170_34_180_35_215_63, wire9_35_36_37_38_39 };\n  assign wire80_267 = 4'h8 >> { wire79_80_249, wire79_80_244 };\n  assign wire81_268 = 4'h8 >> { wire81_82_265, wire81_82_266 };\n  assign wire82_269 = 4'h6 >> { wire81_82_265, wire81_82_266 };\n  assign wire83_270 = 4'he >> { wire83_268, wire83_267 };\n  assign wire84_271 = 4'h6 >> { wire84_250, wire84_85_243 };\n  assign wire85_272 = 4'h8 >> { wire10_58_59_60_61_62_63_85, wire84_85_243 };\n  assign wire86_273 = 4'h8 >> { wire86_87_270, wire86_87_271 };\n  assign wire87_274 = 4'h6 >> { wire86_87_270, wire86_87_271 };\n  assign wire88_275 = 4'he >> { wire88_273, wire88_272 };\n  assign wire89_276 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire2_58_89_130_175 };\n  assign wire36_223 = 4'h8 >> { wire9_35_36_37_38_39, wire3_36_59_91_131_176 };\n  assign wire90_277 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire1_90_129_174 };\n  assign wire91_278 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire3_36_59_91_131_176 };\n  assign wire92_279 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire4_31_37_60_92_132_177 };\n  assign wire93_280 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire5_32_38_61_93_133_178 };\n  assign wire94_281 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire6_33_39_62_94_134_179 };\n  assign wire95_282 = 4'h8 >> { wire11_89_90_91_92_93_94_95, wire7_135_95_56_170_34_180_35_215_63 };\n  assign wire96_283 = 4'h6 >> { wire96_97_277_415, wire96_97_227 };\n  assign wire97_284 = 4'h8 >> { wire96_97_227, wire96_97_277_415 };\n  assign wire98_285 = 4'h6 >> { wire98_99_276, wire98_99_254 };\n  assign wire99_286 = 4'h8 >> { wire98_99_276, wire98_99_254 };\n  assign wire37_224 = 4'h8 >> { wire9_35_36_37_38_39, wire4_31_37_60_92_132_177 };\n  assign wire100_287 = 4'h8 >> { wire100_101_284, wire100_101_285 };\n  assign wire101_288 = 4'h6 >> { wire100_101_284, wire100_101_285 };\n  assign wire102_289 = 4'he >> { wire102_287, wire102_286 };\n  assign wire103_290 = 4'h6 >> { wire103_104_278_416, wire103_104_259 };\n  assign wire104_291 = 4'h8 >> { wire103_104_278_416, wire103_104_259 };\n  assign wire105_292 = 4'h8 >> { wire105_106_289, wire105_106_290 };\n  assign wire106_293 = 4'h6 >> { wire105_106_289, wire105_106_290 };\n  assign wire107_294 = 4'he >> { wire107_292, wire107_291 };\n  assign wire108_295 = 4'h6 >> { wire108_109_279, wire108_109_264 };\n  assign wire109_296 = 4'h8 >> { wire108_109_279, wire108_109_264 };\n  assign wire38_225 = 4'h8 >> { wire9_35_36_37_38_39, wire5_32_38_61_93_133_178 };\n  assign wire110_297 = 4'h8 >> { wire110_111_294, wire110_111_295 };\n  assign wire111_298 = 4'h6 >> { wire110_111_294, wire110_111_295 };\n  assign wire112_299 = 4'he >> { wire112_297, wire112_296 };\n  assign wire113_300 = 4'h6 >> { wire113_114_280, wire113_114_269 };\n  assign wire114_301 = 4'h8 >> { wire113_114_280, wire113_114_269 };\n  assign wire115_302 = 4'h8 >> { wire115_116_299, wire115_116_300 };\n  assign wire116_303 = 4'h6 >> { wire115_116_299, wire115_116_300 };\n  assign wire117_304 = 4'he >> { wire117_302, wire117_301 };\n  assign wire118_305 = 4'h6 >> { wire118_119_281, wire118_119_274 };\n  assign wire119_306 = 4'h8 >> { wire118_119_281, wire118_119_274 };\n  assign wire39_226 = 4'h8 >> { wire9_35_36_37_38_39, wire6_33_39_62_94_134_179 };\n  assign wire120_307 = 4'h8 >> { wire120_121_304, wire120_121_305 };\n  assign wire121_308 = 4'h6 >> { wire120_121_304, wire120_121_305 };\n  assign wire122_309 = 4'he >> { wire122_307, wire122_306 };\n  assign wire123_310 = 4'h6 >> { wire123_124_125_282, wire123_124_275 };\n  assign wire124_311 = 4'h8 >> { wire123_124_125_282, wire123_124_275 };\n  assign wire125_312 = 4'h8 >> { wire125_126_309, wire123_124_125_282 };\n  assign wire126_313 = 4'h6 >> { wire125_126_309, wire126_310_417 };\n  assign wire127_314 = 4'he >> { wire127_312, wire127_311 };\n  assign wire128_315 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire0_128_173 };\n  assign wire129_316 = 4'h8 >> { wire130_128_135_129_131_134_12_132_133, wire1_90_129_174 };\n  assign wire28 = 1'h0;\n  assign wire29 = 1'h1;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_418 = wire183_184_361_418;\n  assign wire15_417 = wire126_310_417;\n  assign wire16_416 = wire103_104_278_416;\n  assign wire17_415 = wire96_97_277_415;\n  assign wire18_414 = wire324_414;\n  assign wire19_413 = wire369_413;\n  assign wire20_412 = wire373_412;\n  assign wire21_411 = wire378_411;\n  assign wire22_410 = wire383_410;\n  assign wire23_409 = wire388_409;\n  assign wire24_408 = wire393_408;\n  assign wire25_407 = wire398_407;\n  assign wire26_406 = wire403_406;\n  assign wire27_405 = wire404_405;\n  assign wire404_405 = wire217_404;\n  assign wire403_406 = wire216_403;\n  assign wire217_402 = wire215_402;\n  assign wire217_401 = wire214_401;\n  assign wire216_400 = wire213_400;\n  assign wire215_216_399 = wire212_399;\n  assign wire398_407 = wire211_398;\n  assign wire212_397 = wire210_397;\n  assign wire212_396 = wire209_396;\n  assign wire210_211_395 = wire208_395;\n  assign wire210_211_394 = wire207_394;\n  assign wire393_408 = wire206_393;\n  assign wire207_392 = wire205_392;\n  assign wire207_391 = wire204_391;\n  assign wire205_206_390 = wire203_390;\n  assign wire205_206_389 = wire202_389;\n  assign wire388_409 = wire201_388;\n  assign wire202_387 = wire200_387;\n  assign wire202_386 = wire199_386;\n  assign wire200_201_385 = wire198_385;\n  assign wire200_201_384 = wire197_384;\n  assign wire383_410 = wire196_383;\n  assign wire197_382 = wire195_382;\n  assign wire197_381 = wire194_381;\n  assign wire195_196_380 = wire193_380;\n  assign wire195_196_379 = wire192_379;\n  assign wire378_411 = wire191_378;\n  assign wire192_377 = wire190_377;\n  assign wire192_376 = wire189_376;\n  assign wire190_191_375 = wire188_375;\n  assign wire190_191_374 = wire187_374;\n  assign wire373_412 = wire186_373;\n  assign wire187_372 = wire185_372;\n  assign wire187_371 = wire184_371;\n  assign wire185_186_370 = wire183_370;\n  assign wire369_413 = wire182_369;\n  assign wire185_186_368 = wire181_368;\n  assign wire213_214_367 = wire180_367;\n  assign wire208_209_366 = wire179_366;\n  assign wire203_204_365 = wire178_365;\n  assign wire198_199_364 = wire177_364;\n  assign wire193_194_363 = wire176_363;\n  assign wire188_189_362 = wire175_362;\n  assign wire183_184_361_418 = wire174_361;\n  assign wire181_182_360 = wire173_360;\n  assign wire213_214_359 = wire172_359;\n  assign wire208_209_358 = wire171_358;\n  assign wire172_357 = wire170_357;\n  assign wire172_356 = wire169_356;\n  assign wire171_355 = wire168_355;\n  assign wire170_171_354 = wire167_354;\n  assign wire203_204_353 = wire166_353;\n  assign wire167_352 = wire165_352;\n  assign wire167_351 = wire164_351;\n  assign wire165_166_350 = wire163_350;\n  assign wire165_166_349 = wire162_349;\n  assign wire198_199_348 = wire161_348;\n  assign wire162_347 = wire160_347;\n  assign wire162_346 = wire159_346;\n  assign wire160_161_345 = wire158_345;\n  assign wire160_161_344 = wire157_344;\n  assign wire193_194_343 = wire156_343;\n  assign wire157_342 = wire155_342;\n  assign wire157_341 = wire154_341;\n  assign wire155_156_340 = wire153_340;\n  assign wire155_156_339 = wire152_339;\n  assign wire188_189_338 = wire151_338;\n  assign wire152_337 = wire150_337;\n  assign wire152_336 = wire149_336;\n  assign wire150_151_335 = wire148_335;\n  assign wire150_151_334 = wire147_334;\n  assign wire183_184_333 = wire146_333;\n  assign wire147_332 = wire145_332;\n  assign wire147_331 = wire144_331;\n  assign wire145_146_330 = wire143_330;\n  assign wire145_146_329 = wire142_329;\n  assign wire181_182_328 = wire141_328;\n  assign wire142_327 = wire140_327;\n  assign wire142_326 = wire139_326;\n  assign wire140_141_325 = wire138_325;\n  assign wire324_414 = wire137_324;\n  assign wire140_141_323 = wire136_323;\n  assign wire168_169_322 = wire135_322;\n  assign wire163_164_321 = wire134_321;\n  assign wire158_159_320 = wire133_320;\n  assign wire153_154_319 = wire132_319;\n  assign wire148_149_318 = wire131_318;\n  assign wire143_144_317 = wire130_317;\n  assign wire138_139_316 = wire129_316;\n  assign wire136_137_315 = wire128_315;\n  assign wire168_169_314 = wire127_314;\n  assign wire163_164_313 = wire126_313;\n  assign wire127_312 = wire125_312;\n  assign wire127_311 = wire124_311;\n  assign wire126_310_417 = wire123_310;\n  assign wire125_126_309 = wire122_309;\n  assign wire158_159_308 = wire121_308;\n  assign wire122_307 = wire120_307;\n  assign wire122_306 = wire119_306;\n  assign wire120_121_305 = wire118_305;\n  assign wire120_121_304 = wire117_304;\n  assign wire153_154_303 = wire116_303;\n  assign wire117_302 = wire115_302;\n  assign wire117_301 = wire114_301;\n  assign wire115_116_300 = wire113_300;\n  assign wire115_116_299 = wire112_299;\n  assign wire148_149_298 = wire111_298;\n  assign wire112_297 = wire110_297;\n  assign wire112_296 = wire109_296;\n  assign wire110_111_295 = wire108_295;\n  assign wire110_111_294 = wire107_294;\n  assign wire143_144_293 = wire106_293;\n  assign wire107_292 = wire105_292;\n  assign wire107_291 = wire104_291;\n  assign wire105_106_290 = wire103_290;\n  assign wire105_106_289 = wire102_289;\n  assign wire138_139_288 = wire101_288;\n  assign wire102_287 = wire100_287;\n  assign wire102_286 = wire99_286;\n  assign wire100_101_285 = wire98_285;\n  assign wire100_101_284 = wire97_284;\n  assign wire136_137_283 = wire96_283;\n  assign wire123_124_125_282 = wire95_282;\n  assign wire118_119_281 = wire94_281;\n  assign wire113_114_280 = wire93_280;\n  assign wire108_109_279 = wire92_279;\n  assign wire103_104_278_416 = wire91_278;\n  assign wire96_97_277_415 = wire90_277;\n  assign wire98_99_276 = wire89_276;\n  assign wire123_124_275 = wire88_275;\n  assign wire118_119_274 = wire87_274;\n  assign wire88_273 = wire86_273;\n  assign wire88_272 = wire85_272;\n  assign wire86_87_271 = wire84_271;\n  assign wire86_87_270 = wire83_270;\n  assign wire113_114_269 = wire82_269;\n  assign wire83_268 = wire81_268;\n  assign wire83_267 = wire80_267;\n  assign wire81_82_266 = wire79_266;\n  assign wire81_82_265 = wire78_265;\n  assign wire108_109_264 = wire77_264;\n  assign wire78_263 = wire76_263;\n  assign wire78_262 = wire75_262;\n  assign wire76_77_261 = wire74_261;\n  assign wire76_77_260 = wire73_260;\n  assign wire103_104_259 = wire72_259;\n  assign wire73_258 = wire71_258;\n  assign wire73_257 = wire70_257;\n  assign wire71_72_256 = wire69_256;\n  assign wire71_72_255 = wire68_255;\n  assign wire98_99_254 = wire67_254;\n  assign wire68_253 = wire66_253;\n  assign wire68_252 = wire65_252;\n  assign wire66_67_251 = wire64_251;\n  assign wire84_250 = wire63_250;\n  assign wire79_80_249 = wire62_249;\n  assign wire74_75_248 = wire61_248;\n  assign wire69_70_247 = wire60_247;\n  assign wire64_65_246 = wire59_246;\n  assign wire66_67_245 = wire58_245;\n  assign wire79_80_244 = wire57_244;\n  assign wire84_85_243 = wire56_243;\n  assign wire56_57_242 = wire55_242;\n  assign wire74_75_241 = wire54_241;\n  assign wire55_240 = wire53_240;\n  assign wire55_239 = wire52_239;\n  assign wire53_54_238 = wire51_238;\n  assign wire53_54_237 = wire50_237;\n  assign wire69_70_236 = wire49_236;\n  assign wire50_235 = wire48_235;\n  assign wire50_234 = wire47_234;\n  assign wire48_49_233 = wire46_233;\n  assign wire48_49_232 = wire45_232;\n  assign wire64_65_231 = wire44_231;\n  assign wire45_230 = wire43_230;\n  assign wire44_229 = wire42_229;\n  assign wire44_45_228 = wire41_228;\n  assign wire96_97_227 = wire40_227;\n  assign wire51_52_226 = wire39_226;\n  assign wire46_47_225 = wire38_225;\n  assign wire42_43_224 = wire37_224;\n  assign wire40_41_223 = wire36_223;\n  assign wire57_222 = wire35_222;\n  assign wire51_52_221 = wire34_221;\n  assign wire46_47_220 = wire33_220;\n  assign wire42_43_219 = wire32_219;\n  assign wire40_41_218 = wire31_218;\nendmodule\n", :result {:exit 124, :out "\n /----------------------------------------------------------------------------\\\n |                                                                            |\n |  yosys -- Yosys Open SYnthesis Suite                                       |\n |                                                                            |\n |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n |                                                                            |\n |  Permission to use, copy, modify, and/or distribute this software for any  |\n |  purpose with or without fee is hereby granted, provided that the above    |\n |  copyright notice and this permission notice appear in all copies.         |\n |                                                                            |\n |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n |                                                                            |\n \\----------------------------------------------------------------------------/\n\n Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined)\n\n\n-- Running command `read_verilog /dev/shm/fuzzmount37B880B5/22E21281.v; synth; opt; opt_clean; opt_demorgan; opt_expr; opt_lut; opt_merge; opt_muxtree; opt_reduce; fsm_opt; onehot; rename presynth postsynth; write_verilog /dev/shm/fuzzmount37B880B5/22E21281.post.v' --\n\n1. Executing Verilog-2005 frontend: /dev/shm/fuzzmount37B880B5/22E21281.v\nParsing Verilog input from `/dev/shm/fuzzmount37B880B5/22E21281.v' to AST representation.\nGenerating RTLIL representation for module `\\presynth'.\nSuccessfully finished Verilog frontend.\n\n2. Executing SYNTH pass.\n\n2.1. Executing HIERARCHY pass (managing design hierarchy).\n\n2.2. Executing PROC pass (convert processes to netlists).\n\n2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\nCleaned up 0 empty switches.\n\n2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\nRemoved a total of 0 dead cases.\n\n2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\nRemoved 0 redundant assignments.\nPromoted 0 assignments to connections.\n\n2.2.4. Executing PROC_INIT pass (extract init attributes).\n\n2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n\n2.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n\n2.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n\n2.2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n\n2.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n\n2.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\nCleaned up 0 empty switches.\n\n2.2.11. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.3. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.5. Executing CHECK pass (checking for obvious problems).\nChecking module presynth...\nFound and reported 0 problems.\n\n2.6. Executing OPT pass (performing simple optimizations).\n\n2.6.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.6.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n2.6.5. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.6.8. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.6.9. Finished OPT passes. (There is nothing left to do.)\n\n2.7. Executing FSM pass (extract and optimize FSM).\n\n2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n\n2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n\n2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n\n2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n\n2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n\n2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n\n2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n\n2.8. Executing OPT pass (performing simple optimizations).\n\n2.8.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.8.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n2.8.5. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.8.8. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.8.9. Finished OPT passes. (There is nothing left to do.)\n\n2.9. Executing WREDUCE pass (reducing word size of cells).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:439$1 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:440$2 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:441$3 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:442$4 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:443$5 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:444$6 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:445$7 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:446$8 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:447$9 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:448$10 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:449$11 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:449$11 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:450$12 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:451$13 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:452$14 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:453$15 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:453$15 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:454$16 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:455$17 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:455$17 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:456$18 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:457$19 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:458$20 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:458$20 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:459$21 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:460$22 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:460$22 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:461$23 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:462$24 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:462$24 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:463$25 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:464$26 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:464$26 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:465$27 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:466$28 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:466$28 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:467$29 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:468$30 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:469$31 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:469$31 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:470$32 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:471$33 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:471$33 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:472$34 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:473$35 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:474$36 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:475$37 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:475$37 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:476$38 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:477$39 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:477$39 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:478$40 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:479$41 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:480$42 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:480$42 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:481$43 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:482$44 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:482$44 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:483$45 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:484$46 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:484$46 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:485$47 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:486$48 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:486$48 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:487$49 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:488$50 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:489$51 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:490$52 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:491$53 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:492$54 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:493$55 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:494$56 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:495$57 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:496$58 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:497$59 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:498$60 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:498$60 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:499$61 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:499$61 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:500$62 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:501$63 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:502$64 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:502$64 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:503$65 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:504$66 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:504$66 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:505$67 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:506$68 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:506$68 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:507$69 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:508$70 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:508$70 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:509$71 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:510$72 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:510$72 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:511$73 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:512$74 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:513$75 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:513$75 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:514$76 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:515$77 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:515$77 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:516$78 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:517$79 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:518$80 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:519$81 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:519$81 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:520$82 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:521$83 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:521$83 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:522$84 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:523$85 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:524$86 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:524$86 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:525$87 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:526$88 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:526$88 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:527$89 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:528$90 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:529$91 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:530$92 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:530$92 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:531$93 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:532$94 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:532$94 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:533$95 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:534$96 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:535$97 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:535$97 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:536$98 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:537$99 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:537$99 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:538$100 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:539$101 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:540$102 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:540$102 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:541$103 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:542$104 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:543$105 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:543$105 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:544$106 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:545$107 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:546$108 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:546$108 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:547$109 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:548$110 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:549$111 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:550$112 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:551$113 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:552$114 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:553$115 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:554$116 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:554$116 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:555$117 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:556$118 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:557$119 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:557$119 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:558$120 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:559$121 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:559$121 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:560$122 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:561$123 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:562$124 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:563$125 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:563$125 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:564$126 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:565$127 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:565$127 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:566$128 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:567$129 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:568$130 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:568$130 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:569$131 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:570$132 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:570$132 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:571$133 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:572$134 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:573$135 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:574$136 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:574$136 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:575$137 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:576$138 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:576$138 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:577$139 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:578$140 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:579$141 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:579$141 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:580$142 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:581$143 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:582$144 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:583$145 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:584$146 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:585$147 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:586$148 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:587$149 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:588$150 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:589$151 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:589$151 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:590$152 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:591$153 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:591$153 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:592$154 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:593$155 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:594$156 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:595$157 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:595$157 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:596$158 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:597$159 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:597$159 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:598$160 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:599$161 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:600$162 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:600$162 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:601$163 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:602$164 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:602$164 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:603$165 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:604$166 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:605$167 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:606$168 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:606$168 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:607$169 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:608$170 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:608$170 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:609$171 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:610$172 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:611$173 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:611$173 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:612$174 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:613$175 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:613$175 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:614$176 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:615$177 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:616$178 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:617$179 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:617$179 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:618$180 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:619$181 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:619$181 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:620$182 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:621$183 ($shr).\nRemoved top 1 bits (of 4) from port A of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:622$184 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:622$184 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:623$185 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:624$186 ($shr).\nRemoved top 3 bits (of 4) from port Y of cell presynth.$shr$/dev/shm/fuzzmount37B880B5/22E21281.v:625$187 ($shr).\n\n2.10. Executing PEEPOPT pass (run peephole optimizers).\n\n2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\nRemoved 0 unused cells and 187 unused wires.\n<suppressed ~1 debug messages>\n\n2.12. Executing ALUMACC pass (create $alu and $macc cells).\nExtracting $alu and $macc cells in module presynth:\n  created 0 $alu and 0 $macc cells.\n\n2.13. Executing SHARE pass (SAT-based resource sharing).\n\n2.14. Executing OPT pass (performing simple optimizations).\n\n2.14.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.14.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n2.14.5. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.14.8. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.14.9. Finished OPT passes. (There is nothing left to do.)\n\n2.15. Executing MEMORY pass.\n\n2.15.1. Executing OPT_MEM pass (optimize memories).\nPerformed a total of 0 transformations.\n\n2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\nPerformed a total of 0 transformations.\n\n2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n\n2.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n\n2.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n\n2.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\nPerformed a total of 0 transformations.\n\n2.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n\n2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.17. Executing OPT pass (performing simple optimizations).\n\n2.17.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.17.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.17.5. Finished fast OPT passes.\n\n2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n\n2.19. Executing OPT pass (performing simple optimizations).\n\n2.19.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.19.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n2.19.5. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.19.6. Executing OPT_SHARE pass.\n\n2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n2.19.9. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.19.10. Finished OPT passes. (There is nothing left to do.)\n\n2.20. Executing TECHMAP pass (map to technology primitives).\n\n2.20.1. Executing Verilog-2005 frontend: /vagrant/yosys/share/techmap.v\nParsing Verilog input from `/vagrant/yosys/share/techmap.v' to AST representation.\nGenerating RTLIL representation for module `\\_90_simplemap_bool_ops'.\nGenerating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\nGenerating RTLIL representation for module `\\_90_simplemap_logic_ops'.\nGenerating RTLIL representation for module `\\_90_simplemap_compare_ops'.\nGenerating RTLIL representation for module `\\_90_simplemap_various'.\nGenerating RTLIL representation for module `\\_90_simplemap_registers'.\nGenerating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\nGenerating RTLIL representation for module `\\_90_shift_shiftx'.\nGenerating RTLIL representation for module `\\_90_fa'.\nGenerating RTLIL representation for module `\\_90_lcu'.\nGenerating RTLIL representation for module `\\_90_alu'.\nGenerating RTLIL representation for module `\\_90_macc'.\nGenerating RTLIL representation for module `\\_90_alumacc'.\nGenerating RTLIL representation for module `\\$__div_mod_u'.\nGenerating RTLIL representation for module `\\$__div_mod_trunc'.\nGenerating RTLIL representation for module `\\_90_div'.\nGenerating RTLIL representation for module `\\_90_mod'.\nGenerating RTLIL representation for module `\\$__div_mod_floor'.\nGenerating RTLIL representation for module `\\_90_divfloor'.\nGenerating RTLIL representation for module `\\_90_modfloor'.\nGenerating RTLIL representation for module `\\_90_pow'.\nGenerating RTLIL representation for module `\\_90_pmux'.\nGenerating RTLIL representation for module `\\_90_demux'.\nGenerating RTLIL representation for module `\\_90_lut'.\nSuccessfully finished Verilog frontend.\n\n2.20.2. Continuing TECHMAP pass.\nUsing template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.\nAnalyzing pattern of constant bits for this cell:\n  Constant input on bit 0 of port A: 1'0\n  Constant input on bit 1 of port A: 1'1\n  Constant input on bit 2 of port A: 1'1\n  Constant input on bit 3 of port A: 1'1\nCreating constmapped module `$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\\_90_shift_ops_shr_shl_sshl_sshr'.\n\n2.20.8. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\\_90_shift_ops_shr_shl_sshl_sshr..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n<suppressed ~209 debug messages>\n\n2.20.9. Executing OPT_EXPR pass (perform const folding).\nOptimizing module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\\_90_shift_ops_shr_shl_sshl_sshr.\n<suppressed ~19 debug messages>\nRemoved 4 unused cells and 10 unused wires.\nUsing template $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.\nUsing template $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.\nNo more expansions possible.\n<suppressed ~314 debug messages>\n\n2.21. Executing OPT pass (performing simple optimizations).\n\n2.21.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.21.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\nRemoved 0 unused cells and 935 unused wires.\n<suppressed ~1 debug messages>\n\n2.21.5. Finished fast OPT passes.\n\n2.22. Executing ABC pass (technology mapping using ABC).\n\n2.22.1. Extracting gate netlist of module `\\presynth' to `<abc-temp-dir>/input.blif'..\nExtracted 246 gates and 262 wires to a netlist network with 14 inputs and 14 outputs.\n\n2.22.1.1. Executing ABC.\nRunning ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\nABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\nABC: \nABC: + read_blif <abc-temp-dir>/input.blif \nABC: + read_library <abc-temp-dir>/stdcells.genlib \nABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\nABC: + strash \nABC: + dretime \nABC: + map \nABC: + write_blif <abc-temp-dir>/output.blif \n\n2.22.1.2. Re-integrating ABC results.\nABC RESULTS:               AND cells:       35\nABC RESULTS:            ANDNOT cells:       51\nABC RESULTS:              NAND cells:        8\nABC RESULTS:               NOT cells:       24\nABC RESULTS:                OR cells:       31\nABC RESULTS:             ORNOT cells:        3\nABC RESULTS:              XNOR cells:        8\nABC RESULTS:               XOR cells:       51\nABC RESULTS:        internal signals:      234\nABC RESULTS:           input signals:       14\nABC RESULTS:          output signals:       14\nRemoving temp directory.\n\n2.23. Executing OPT pass (performing simple optimizations).\n\n2.23.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n2.23.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n\n2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\nRemoved 0 unused cells and 433 unused wires.\n<suppressed ~347 debug messages>\n\n2.23.5. Finished fast OPT passes.\n\n2.24. Executing HIERARCHY pass (managing design hierarchy).\n\n2.25. Printing statistics.\n\n=== presynth ===\n\n   Number of wires:                257\n   Number of wire bits:            257\n   Number of public wires:          60\n   Number of public wire bits:      60\n   Number of memories:               0\n   Number of memory bits:            0\n   Number of processes:              0\n   Number of cells:                211\n     $_ANDNOT_                      51\n     $_AND_                         35\n     $_NAND_                         8\n     $_NOT_                         24\n     $_ORNOT_                        3\n     $_OR_                          31\n     $_XNOR_                         8\n     $_XOR_                         51\n\n2.26. Executing CHECK pass (checking for obvious problems).\nChecking module presynth...\nFound and reported 0 problems.\n\n3. Executing OPT pass (performing simple optimizations).\n\n3.1. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n3.2. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n3.5. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n3.6. Executing OPT_DFF pass (perform DFF optimizations).\n\n3.7. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n3.8. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n3.9. Finished OPT passes. (There is nothing left to do.)\n\n4. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\presynth..\n\n5. Executing OPT_DEMORGAN pass (push inverters through $reduce_* cells).\nWarning: Selection \"opt_demorgan\" did not match any module.\n\n6. Executing OPT_EXPR pass (perform const folding).\nOptimizing module presynth.\n\n7. Executing OPT_LUT pass (optimize LUTs).\nDiscovering LUTs.\nNumber of LUTs:        0\n\nEliminating LUTs.\nNumber of LUTs:        0\n\nCombining LUTs.\nNumber of LUTs:        0\n\nEliminated 0 LUTs.\nCombined 0 LUTs.\n\n8. Executing OPT_MERGE pass (detect identical cells).\nFinding identical cells in module `\\presynth'.\nRemoved a total of 0 cells.\n\n9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\nRunning muxtree optimizer on module \\presynth..\n  Creating internal representation of mux trees.\n  No muxes found in this module.\nRemoved 0 multiplexer ports.\n\n10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n  Optimizing cells in module \\presynth.\nPerformed a total of 0 changes.\n\n11. Executing FSM_OPT pass (simple optimizations of FSMs).\n\n12. Executing ONEHOT pass.\nRenaming module \\presynth to \\postsynth.\n\n13. Executing Verilog backend.\n\n13.1. Executing BMUXMAP pass.\n\n13.2. Executing DEMUXMAP pass.\nDumping module `\\postsynth'.\n\nWarnings: 1 unique messages, 1 total\nEnd of script. Logfile hash: 3177a7bf1f, CPU: user 9.59s system 0.98s, MEM: 1352.77 MB peak\nYosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined)\nTime spent: 23% 21x opt_expr (2 sec), 22% 15x opt_clean (2 sec), ...\n", :err ""}}}