
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP1 for linux64 - Apr 14, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#START
source variables.tcl
clock
set rpt_path "./rpt-base"
./rpt-base
#set search_path "./lib"
set search_path "./lib /tools/synopsys/synthesis/j201409/libraries/syn/"
./lib /tools/synopsys/synthesis/j201409/libraries/syn/
set hdlin_preserve_sequential true
true
switch $current_library {
  ARM_180nm_rvt {
    set synthetic_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    set link_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    set target_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    report_lib "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
  }

  ARM_180nm_sc7 {
    set synthetic_library "scx_csm_18ic_tt_1p8v_25c.db"
    set link_library "scx_csm_18ic_tt_1p8v_25c.db"
    set target_library "scx_csm_18ic_tt_1p8v_25c.db"
    report_lib "scx_csm_18ic_tt_1p8v_25c.db"
  }

  Synopsys_Educational {
    set synthetic_library "saed32hvt_tt0p85v25c.db"
    set link_library "saed32hvt_tt0p85v25c.db"
    set target_library "saed32hvt_tt0p85v25c.db"
    report_lib "saed32hvt_tt0p85v25c.db"
  }

  Synopsys_28nm {
    set SYNOPSYS_28_STD_PATH /tools/synopsys/pdk28/SAED32_EDK/lib/stdcell_rvt/db_nldm
    set SYNOPSYS_28_STD_HVT_PATH /tools/synopsys/pdk28/SAED32_EDK/lib/stdcell_hvt/db_nldm
    set SYNOPSYS_28_SRAM_PATH /tools/synopsys/pdk28/SAED32_EDK/lib/sram/db_nldm

    set std_library $SYNOPSYS_28_STD_PATH/saed32rvt_tt1p05v25c.db
    set std_hvt_library $SYNOPSYS_28_STD_HVT_PATH/saed32hvt_tt1p05v25c.db
    set sram_library $SYNOPSYS_28_SRAM_PATH/saed32sram_tt1p05v25c.db
    set target_library [concat $std_library $std_hvt_library $sram_library]

    set generic_symbol_library [list generic.sdb]
    set synthetic_library [list dw_foundation.sldb ]

    set link_library [concat \
    [concat "*" $target_library] $synthetic_library]
  }

  FreePDK45 {
    set synthetic_library "gscl45nm.db"
    set link_library "gscl45nm.db"
    set target gscl45nm.db
    set sram1 sram_11_128_freepdk45_TT_1p0V_25C_lib.db
    set sram2 sram_40_128_freepdk45_TT_1p0V_25C_lib.db
    set sram3 sram_20_64_freepdk45_TT_1p0V_25C_lib.db
    set sram4 sram_64_256_freepdk45_TT_1p0V_25C_lib.db
    set sram5 sram_2_2048_freepdk45_TT_1p0V_25C_lib.db
    set sram6 sram_240_32_freepdk45_TT_1p0V_25C_lib.db
    set sram7 sram_32_32_freepdk45_TT_1p0V_25C_lib.db
    set sram8 sram_64_8192_freepdk45_TT_1p0V_25C_lib.db
    set sram9 sram_14_128_freepdk45_TT_1p0V_25C_lib.db
    set sram10 sram_13_128_freepdk45_TT_1p0V_25C_lib.db
    set sram11 sram_22_64_freepdk45_TT_1p0V_25C_lib.db
    set sram12 sram_12_256_freepdk45_TT_1p0V_25C_lib.db
    set sram13 sram_30_128_freepdk45_TT_1p0V_25C_lib.db
    set sram14 sram_45_512_freepdk45_TT_1p0V_25C_lib.db
    set sram15 sram_17_1024_freepdk45_TT_1p0V_25C_lib.db
    set target_library [concat $target $sram1 $sram2 $sram3 $sram4 $sram5 $sram6 $sram7 $sram8 $sram9 $sram10 $sram11 $sram12 $sram13 $sram14 $sram15 ]
    report_lib "gscl45nm.db"
  }

  default {
    set synthetic_library "NanGate_15nm_OCL.db"
    set link_library "NanGate_15nm_OCL.db"
    set target_library "NanGate_15nm_OCL.db"
    report_lib "NanGate_15nm_OCL.db"
  }
}
Warning: The 'gscl45nm.db' library has not been read in yet. (UIL-3)
0
# Multicore setting
#set multi_core_enable_analysis
# 15 is the maximum availalbe number of cores in DC
set_host_options -max_cores 15
1
#Read Files
#source ./file_list.tcl
#analyze -format sverilog ./src/base.v
##Top module name
#current_design BoomTile
#elaborate BoomTile
analyze -format sverilog ./src/temp.v
Running PRESTO HDLC
Compiling source file ./src/temp.v
Presto compilation completed successfully.
Loading db file '/nethome/ykim816/syn-dpt/lib/gscl45nm.db'
1
#Top module name
#current_design sram_17_1024_freepdk45
#elaborate sram_17_1024_freepdk45
current_design temp_top
Error: Can't find design 'temp_top'. (UID-109)
Error: Current design is not defined. (UID-4)
elaborate temp_top
Loading db file '/tools/software/synopsys/syn/latest/libraries/syn/gtech.db'
Loading db file '/tools/software/synopsys/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (temp_top)
Elaborated 1 design.
Current design is now 'temp_top'.
Information: Building the design 'sram_17_1024_freepdk45'. (HDL-193)
Presto compilation completed successfully. (sram_17_1024_freepdk45)
1
link

  Linking design 'temp_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /nethome/ykim816/syn-dpt/lib/gscl45nm.db

1
uniquify
1
source ./scripts/dc/dc_timing.sdc
Warning: Nothing implicitly matched 'CLK' (SEL-003)
1
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP1
Date:        Fri Jul 29 19:25:56 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Designs                                                             1
    Black box (LINT-55)                                             1
--------------------------------------------------------------------------------

Information: Design 'sram_17_1024_freepdk45' does not contain any cells or nets. (LINT-55)
1
# Load in the timing constraint file
update_timing
Information: Updating design information... (UID-85)
1
compile -map_effort medium 
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_11_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_40_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_20_64_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_64_256_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_2_2048_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_240_32_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_32_32_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_64_8192_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_14_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_13_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_22_64_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_12_256_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_30_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_45_512_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_17_1024_freepdk45_TT_1p0V_25C_lib.db'
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
| gscl45nm                           |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 1                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

  Loading target library 'sram_11_128_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_40_128_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_20_64_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_64_256_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_2_2048_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_240_32_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_32_32_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_64_8192_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_14_128_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_13_128_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_22_64_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_12_256_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_30_128_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_45_512_freepdk45_TT_1p0V_25C_lib'
  Loading target library 'sram_17_1024_freepdk45_TT_1p0V_25C_lib'
Warning: Operating condition typical set on design temp_top has different process,
voltage and temperatures parameters than the parameters at which target library 
sram_11_128_freepdk45_TT_1p0V_25C_lib is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'temp_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
Loading db file '/nethome/ykim816/syn-dpt/lib/gscl45nm.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_11_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_40_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_20_64_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_64_256_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_2_2048_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_240_32_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_32_32_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_64_8192_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_14_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_13_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_22_64_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_12_256_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_30_128_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_45_512_freepdk45_TT_1p0V_25C_lib.db'
Loading db file '/nethome/ykim816/syn-dpt/lib/sram_17_1024_freepdk45_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile_ultra -timing_high_effort_script -no_autoungroup
change_names -rules verilog -hierarchy -verbose

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
1
write -format verilog -hierarchy -output results_synthesized.v
Writing verilog file '/nethome/ykim816/syn-dpt/results_synthesized.v'.
1
write_sdc results_synthesized.sdc
1
# timing, area, power reports
report_timing   -nworst 50 \
                -max_paths 50 \
                -path full \
                -delay max \
                -significant_digits 3 \
                -sort_by slack      > $rpt_path/timing_max.rpt
report_timing   -nworst 50 \
                -max_paths 50 \
                -path full \
                -delay min \
                -significant_digits 3 \
                -sort_by slack      > $rpt_path/timing_min.rpt
report_timing                       > $rpt_path/timing.rpt
report_timing_derate                > $rpt_path/timing_derate.rpt
report_area     -hierarchy          > $rpt_path/area.rpt
report_power    -hier               > $rpt_path/power.rpt
report_power                        > $rpt_path/power_no_hier.rpt
report_net      -cell_degradation   > $rpt_path/net.rpt
report_clock_gating                 > $rpt_path/clock_gating.rpt
# Save the synthesis state
write -hierarchy -format ddc -output synthesis.ddc
Writing ddc file 'synthesis.ddc'.
1
quit

Memory usage for this session 105 Mbytes.
Memory usage for this session including child processes 105 Mbytes.
CPU usage for this session 2 seconds ( 0.00 hours ).
Elapsed time for this session 5 seconds ( 0.00 hours ).

Thank you...
