![[Verilog_Cheat_Sheet.pdf]]