// Seed: 3522055332
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  reg id_3;
  assign id_3 = id_0 ? id_3 : 1;
  initial id_3 <= id_0 - id_3;
  wire id_4;
  supply1 id_5;
  wire id_6;
  assign id_5 = 1;
  wor  id_7;
  wire id_8;
  assign id_7 = id_5 - 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd56,
    parameter id_11 = 32'd11,
    parameter id_12 = 32'd42
) (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2
    , id_8,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6
);
  integer id_9;
  assign id_6 = id_9;
  assign id_2 = id_9;
  assign id_6 = id_1;
  defparam id_10#(
      .id_11(id_10)
  ).id_12 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.type_0 = 0;
  wire id_13;
  id_14 :
  assert property (@(posedge 1) 1)
  else $display(1'b0);
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
endmodule
