
--- a/arch/mips/cpu/xburst/t30/Makefile	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/mips/cpu/xburst/t30/Makefile	2023-07-26 11:31:37.000000000 -0400
@@ -0,0 +1,60 @@
+#
+# Ingenic T30 makefile
+#
+# Copyright (c) 2017  Ingenic Semiconductor Co.,Ltd
+# Author: Zoro <ykli@ingenic.cn>
+# Based on: arch/mips/cpu/xburst/jz4780/Makefile
+#           Written by Paul Burton <paul.burton@imgtec.com>
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB	= $(obj)lib$(SOC).o
+
+SOBJS-y	=
+COBJS-y	= soc.o
+ifndef CONFIG_FPGA
+COBJS-y += pll.o
+COBJS-y += clk.o
+endif
+COBJS-y += ddr_set_dll.o
+ifdef CONFIG_DDR_INNOPHY
+COBJS-y += ../ddr_innophy.o
+else
+COBJS-y += ../ddr_dwc.o
+endif
+COBJS-$(CONFIG_DDR_TEST) += ../ddr_test.o
+COBJS-$(CONFIG_SPL_DDR_SOFT_TRAINING) += ../ddr_dqs_training.o
+
+SRCS	:= $(START:.o=.S) $(SOBJS-y:.o=.S) $(COBJS-y:.o=.c)
+OBJS	:= $(addprefix $(obj),$(SOBJS-y) $(COBJS-y))
+START	:= $(addprefix $(obj),$(START))
+
+all:	$(obj).depend $(LIB)
+
+$(LIB):	$(OBJS)
+	$(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
