--
--	Conversion of freesoc.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 04 03:27:30 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_1323 : bit;
TERMINAL tmpSIOVREF__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpOE__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_139 : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_1303 : bit;
TERMINAL Net_2 : bit;
TERMINAL Net_5 : bit;
TERMINAL Net_3 : bit;
TERMINAL Net_146 : bit;
TERMINAL Net_4 : bit;
TERMINAL Net_144 : bit;
SIGNAL Net_1537 : bit;
SIGNAL tmpOE__bufoe_1_net_0 : bit;
SIGNAL Net_1584 : bit;
SIGNAL Net_946 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_1582 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_8613 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:Net_101\ : bit;
SIGNAL \Left_HB25_PWM:Net_96\ : bit;
SIGNAL Net_7929 : bit;
SIGNAL Net_7930 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7931 : bit;
SIGNAL \Left_HB25_PWM:Net_55\ : bit;
SIGNAL Net_7928 : bit;
SIGNAL \Left_HB25_PWM:Net_113\ : bit;
SIGNAL \Left_HB25_PWM:Net_107\ : bit;
SIGNAL \Left_HB25_PWM:Net_114\ : bit;
SIGNAL Net_8580 : bit;
SIGNAL tmpOE__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_41 : bit;
TERMINAL tmpSIOVREF__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpOE__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_42 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_46 : bit;
TERMINAL Net_165 : bit;
TERMINAL Net_168 : bit;
TERMINAL Net_166 : bit;
TERMINAL Net_48 : bit;
TERMINAL Net_167 : bit;
TERMINAL Net_49 : bit;
SIGNAL Net_39 : bit;
SIGNAL tmpOE__bufoe_2_net_0 : bit;
SIGNAL Net_51 : bit;
SIGNAL Net_50 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_52 : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:Net_101\ : bit;
SIGNAL \Right_HB25_PWM:Net_96\ : bit;
SIGNAL Net_7940 : bit;
SIGNAL Net_7941 : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7942 : bit;
SIGNAL \Right_HB25_PWM:Net_55\ : bit;
SIGNAL Net_7939 : bit;
SIGNAL \Right_HB25_PWM:Net_113\ : bit;
SIGNAL \Right_HB25_PWM:Net_107\ : bit;
SIGNAL \Right_HB25_PWM:Net_114\ : bit;
SIGNAL tmpOE__Left_Encoder_A_net_0 : bit;
SIGNAL Net_3173 : bit;
SIGNAL tmpIO_0__Left_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_A_net_0 : bit;
SIGNAL tmpOE__Left_Encoder_B_net_0 : bit;
SIGNAL Net_3174 : bit;
SIGNAL tmpIO_0__Left_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_B_net_0 : bit;
SIGNAL Net_8520 : bit;
SIGNAL \Left_QuadDec:Net_1129\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_43\ : bit;
SIGNAL \Left_QuadDec:Net_1275\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_49\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_82\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_89\ : bit;
SIGNAL \Left_QuadDec:Net_1251\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_95\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_91\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_102\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Left_QuadDec:Net_1260\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Left_QuadDec:Net_1264\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Left_QuadDec:Net_1203\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Net_1290\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:sync_clock\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:A_j\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:A_k\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_filt\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:B_j\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:B_k\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:index_filt\ : bit;
SIGNAL \Left_QuadDec:Net_1232\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:error\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_3\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_0\ : bit;
SIGNAL \Left_QuadDec:Net_530\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_1\ : bit;
SIGNAL \Left_QuadDec:Net_611\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_3\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_4\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_5\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_6\ : bit;
SIGNAL \Left_QuadDec:Net_1151\ : bit;
SIGNAL \Left_QuadDec:Net_1248\ : bit;
SIGNAL \Left_QuadDec:Net_1229\ : bit;
SIGNAL \Left_QuadDec:Net_1272\ : bit;
SIGNAL \Left_QuadDec:Net_1287\ : bit;
SIGNAL tmpOE__Right_Encoder_A_net_0 : bit;
SIGNAL Net_95 : bit;
SIGNAL tmpIO_0__Right_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_A_net_0 : bit;
SIGNAL tmpOE__Right_Encoder_B_net_0 : bit;
SIGNAL Net_96 : bit;
SIGNAL tmpIO_0__Right_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_B_net_0 : bit;
SIGNAL Net_8522 : bit;
SIGNAL \Right_QuadDec:Net_1129\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_43\ : bit;
SIGNAL \Right_QuadDec:Net_1275\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_49\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_82\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_89\ : bit;
SIGNAL \Right_QuadDec:Net_1251\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_95\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_91\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_102\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Right_QuadDec:Net_1260\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Right_QuadDec:Net_1264\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Right_QuadDec:Net_1203\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Net_1290\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:sync_clock\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:A_j\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:A_k\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_filt\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:B_j\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:B_k\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:index_filt\ : bit;
SIGNAL \Right_QuadDec:Net_1232\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:error\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_3\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_0\ : bit;
SIGNAL \Right_QuadDec:Net_530\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_1\ : bit;
SIGNAL \Right_QuadDec:Net_611\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_3\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_4\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_5\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_6\ : bit;
SIGNAL \Right_QuadDec:Net_1151\ : bit;
SIGNAL \Right_QuadDec:Net_1248\ : bit;
SIGNAL \Right_QuadDec:Net_1229\ : bit;
SIGNAL \Right_QuadDec:Net_1272\ : bit;
SIGNAL \Right_QuadDec:Net_1287\ : bit;
SIGNAL \EZI2C_Slave:Net_128\ : bit;
SIGNAL \EZI2C_Slave:Net_175\ : bit;
SIGNAL \EZI2C_Slave:Net_181\ : bit;
SIGNAL \EZI2C_Slave:Net_174\ : bit;
SIGNAL \EZI2C_Slave:Net_173\ : bit;
SIGNAL \EZI2C_Slave:Net_172\ : bit;
SIGNAL \EZI2C_Slave:tmpOE__cy_bufoe_1_net_0\ : bit;
SIGNAL Net_6268 : bit;
SIGNAL \EZI2C_Slave:Net_190\ : bit;
SIGNAL \EZI2C_Slave:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL Net_6336 : bit;
SIGNAL \EZI2C_Slave:Net_145\ : bit;
SIGNAL tmpOE__I2C_SDA_net_0 : bit;
SIGNAL tmpFB_0__I2C_SDA_net_0 : bit;
TERMINAL tmpSIOVREF__I2C_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SDA_net_0 : bit;
SIGNAL tmpOE__I2C_SCL_net_0 : bit;
SIGNAL tmpFB_0__I2C_SCL_net_0 : bit;
TERMINAL tmpSIOVREF__I2C_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SCL_net_0 : bit;
SIGNAL tmpOE__Mainloop_Pin_net_0 : bit;
SIGNAL tmpFB_0__Mainloop_Pin_net_0 : bit;
SIGNAL tmpIO_0__Mainloop_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Mainloop_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Mainloop_Pin_net_0 : bit;
SIGNAL tmpOE__SS_4_net_0 : bit;
SIGNAL Net_8924 : bit;
SIGNAL tmpFB_0__SS_4_net_0 : bit;
SIGNAL tmpIO_0__SS_4_net_0 : bit;
TERMINAL tmpSIOVREF__SS_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_4_net_0 : bit;
SIGNAL tmpOE__SS_3_net_0 : bit;
SIGNAL Net_8922 : bit;
SIGNAL tmpFB_0__SS_3_net_0 : bit;
SIGNAL tmpIO_0__SS_3_net_0 : bit;
TERMINAL tmpSIOVREF__SS_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_3_net_0 : bit;
SIGNAL tmpOE__SS_2_net_0 : bit;
SIGNAL Net_8917 : bit;
SIGNAL tmpFB_0__SS_2_net_0 : bit;
SIGNAL tmpIO_0__SS_2_net_0 : bit;
TERMINAL tmpSIOVREF__SS_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_2_net_0 : bit;
SIGNAL Net_8923 : bit;
SIGNAL Net_8921 : bit;
SIGNAL Net_8920 : bit;
SIGNAL Net_8915 : bit;
SIGNAL Net_8918 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_8897_1 : bit;
SIGNAL Net_8897_0 : bit;
SIGNAL Net_8908 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL Net_8907 : bit;
SIGNAL \Slave_Select:clk\ : bit;
SIGNAL \Slave_Select:rst\ : bit;
SIGNAL \Slave_Select:control_out_0\ : bit;
SIGNAL \Slave_Select:control_out_1\ : bit;
SIGNAL Net_8898 : bit;
SIGNAL \Slave_Select:control_out_2\ : bit;
SIGNAL Net_8899 : bit;
SIGNAL \Slave_Select:control_out_3\ : bit;
SIGNAL Net_8901 : bit;
SIGNAL \Slave_Select:control_out_4\ : bit;
SIGNAL Net_8902 : bit;
SIGNAL \Slave_Select:control_out_5\ : bit;
SIGNAL Net_8903 : bit;
SIGNAL \Slave_Select:control_out_6\ : bit;
SIGNAL Net_8904 : bit;
SIGNAL \Slave_Select:control_out_7\ : bit;
SIGNAL \Slave_Select:control_7\ : bit;
SIGNAL \Slave_Select:control_6\ : bit;
SIGNAL \Slave_Select:control_5\ : bit;
SIGNAL \Slave_Select:control_4\ : bit;
SIGNAL \Slave_Select:control_3\ : bit;
SIGNAL \Slave_Select:control_2\ : bit;
SIGNAL \Slave_Select:control_1\ : bit;
SIGNAL \Slave_Select:control_0\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_9118 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL Net_8869 : bit;
SIGNAL Net_8871 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL Net_8865 : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_8866 : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_8873 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_8868 : bit;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL tmpFB_0__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__SS_1_net_0 : bit;
SIGNAL tmpFB_0__SS_1_net_0 : bit;
SIGNAL tmpIO_0__SS_1_net_0 : bit;
TERMINAL tmpSIOVREF__SS_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_1_net_0 : bit;
SIGNAL cydff_1D : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_QuadDec:Net_1251\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Left_QuadDec:Net_1203\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_2\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_3\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_1\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_0\\D\ : bit;
SIGNAL \Right_QuadDec:Net_1251\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Right_QuadDec:Net_1203\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_2\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_3\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_1\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_0\\D\ : bit;
SIGNAL Net_8907D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_8866D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Left_HB25_PWM_Pin_net_0 <=  ('1') ;

\Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_HB25_PWM:PWMUDB:tc_i\);

\Left_HB25_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_0\)
	OR (not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_1\));

\Left_HB25_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:tc_i\)
	OR (not \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

\Left_HB25_PWM:PWMUDB:tc_i_reg\\D\ <= ((\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:tc_i\));

\Left_HB25_PWM:PWMUDB:pwm_i\ <= ((\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:cmp1_less\)
	OR (\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:cmp1_eq\));

\Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_HB25_PWM:PWMUDB:tc_i\);

\Right_HB25_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_0\)
	OR (not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_1\));

\Right_HB25_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:tc_i\)
	OR (not \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

\Right_HB25_PWM:PWMUDB:tc_i_reg\\D\ <= ((\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:tc_i\));

\Right_HB25_PWM:PWMUDB:pwm_i\ <= ((\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:cmp1_less\)
	OR (\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:cmp1_eq\));

\Left_QuadDec:Cnt16:CounterUDB:reload\ <= (\Left_QuadDec:Cnt16:CounterUDB:overflow\
	OR \Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Net_1260\);

\Left_QuadDec:Cnt16:CounterUDB:status_0\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ and \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\));

\Left_QuadDec:Cnt16:CounterUDB:status_2\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ and \Left_QuadDec:Cnt16:CounterUDB:overflow\));

\Left_QuadDec:Cnt16:CounterUDB:status_3\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ and \Left_QuadDec:Cnt16:CounterUDB:status_1\));

\Left_QuadDec:Cnt16:CounterUDB:count_enable\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ and \Left_QuadDec:Cnt16:CounterUDB:control_7\ and \Left_QuadDec:Net_1203\));

\Left_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Cnt16:CounterUDB:overflow\);

\Left_QuadDec:bQuadDec:quad_A_filt\\D\ <= ((\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_delayed_2\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_2\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\));

\Left_QuadDec:bQuadDec:quad_B_filt\\D\ <= ((\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_delayed_2\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_2\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:bQuadDec:state_3\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:bQuadDec:state_2\\D\ <= ((\Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (\Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:error\));

\Left_QuadDec:bQuadDec:state_1\\D\ <= ((not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\));

\Left_QuadDec:bQuadDec:state_0\\D\ <= ((not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\));

\Left_QuadDec:Net_1251\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:Net_1203\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1203\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:Net_530\ <= ((not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\ and \Left_QuadDec:Net_1251\));

\Left_QuadDec:Net_611\ <= ((not \Left_QuadDec:Net_1251\ and not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\));

\Right_QuadDec:Cnt16:CounterUDB:reload\ <= (\Right_QuadDec:Cnt16:CounterUDB:overflow\
	OR \Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Net_1260\);

\Right_QuadDec:Cnt16:CounterUDB:status_0\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ and \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\));

\Right_QuadDec:Cnt16:CounterUDB:status_2\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ and \Right_QuadDec:Cnt16:CounterUDB:overflow\));

\Right_QuadDec:Cnt16:CounterUDB:status_3\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ and \Right_QuadDec:Cnt16:CounterUDB:status_1\));

\Right_QuadDec:Cnt16:CounterUDB:count_enable\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ and \Right_QuadDec:Cnt16:CounterUDB:control_7\ and \Right_QuadDec:Net_1203\));

\Right_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Cnt16:CounterUDB:overflow\);

\Right_QuadDec:bQuadDec:quad_A_filt\\D\ <= ((\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_delayed_2\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_2\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\));

\Right_QuadDec:bQuadDec:quad_B_filt\\D\ <= ((\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_delayed_2\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_2\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:bQuadDec:state_3\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:bQuadDec:state_2\\D\ <= ((\Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (\Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:error\));

\Right_QuadDec:bQuadDec:state_1\\D\ <= ((not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\));

\Right_QuadDec:bQuadDec:state_0\\D\ <= ((not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\));

\Right_QuadDec:Net_1251\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:Net_1203\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1203\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:Net_530\ <= ((not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\ and \Right_QuadDec:Net_1251\));

\Right_QuadDec:Net_611\ <= ((not \Right_QuadDec:Net_1251\ and not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\));

Net_8924 <= (Net_8907
	OR not Net_8897_0
	OR not Net_8897_1);

Net_8922 <= (Net_8907
	OR Net_8897_0
	OR not Net_8897_1);

Net_8917 <= (Net_8907
	OR not Net_8897_0
	OR Net_8897_1);

Net_8915 <= (Net_8907
	OR Net_8897_0
	OR Net_8897_1);

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\));

Net_8907D <= ((not \SPIM:BSPIM:state_0\ and Net_8907)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (Net_8907 and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and Net_8865 and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_4\));

Net_8866D <= ((\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and Net_8866)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:ld_ident\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\));

Left_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5eb4675e-8b87-47b4-99fa-b644dfb4cbba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Left_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_1323,
		siovref=>(tmpSIOVREF__Left_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0);
Left_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff754019-470f-4b14-83ea-6a3b9aa8205f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Left_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Left_HB25_Enable_Pin_net_0),
		annotation=>Net_139,
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0);
K_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_1303, Net_2, Net_5, Net_3,
			Net_146, Net_4, Net_139, Net_144));
Bat_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_1303));
M_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_146));
bufoe_1:cy_bufoe
	PORT MAP(x=>Net_1537,
		oe=>tmpOE__bufoe_1_net_0,
		y=>Net_1323,
		yfb=>Net_1584);
\Left_HB25_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8613,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\);
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_HB25_PWM:PWMUDB:tc_i\, \Left_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_HB25_PWM:PWMUDB:nc2\,
		cl0=>\Left_HB25_PWM:PWMUDB:nc3\,
		z0=>\Left_HB25_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_HB25_PWM:PWMUDB:nc4\,
		cl1=>\Left_HB25_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_HB25_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Left_HB25_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_HB25_PWM:PWMUDB:tc_i\, \Left_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_HB25_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Left_HB25_PWM:PWMUDB:cmp1_less\,
		z0=>\Left_HB25_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_HB25_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Left_HB25_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_HB25_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_HB25_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Encoder_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fcfe1954-f751-4d6e-b575-f69db78266f1",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8580,
		dig_domain_out=>open);
Right_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8308eb2-91f6-4f55-939e-4cce05d79af9",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Right_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_41,
		siovref=>(tmpSIOVREF__Right_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0);
Right_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b65f6b8-6903-4422-a9b0-f75588e221f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Right_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Right_HB25_Enable_Pin_net_0),
		annotation=>Net_42,
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0);
K_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_46, Net_165, Net_168, Net_166,
			Net_48, Net_167, Net_42, Net_49));
Bat_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_49, Net_46));
M_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_49, Net_48));
bufoe_2:cy_bufoe
	PORT MAP(x=>Net_39,
		oe=>tmpOE__bufoe_2_net_0,
		y=>Net_41,
		yfb=>Net_51);
\Right_HB25_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8613,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\);
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_HB25_PWM:PWMUDB:tc_i\, \Right_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_HB25_PWM:PWMUDB:nc2\,
		cl0=>\Right_HB25_PWM:PWMUDB:nc3\,
		z0=>\Right_HB25_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_HB25_PWM:PWMUDB:nc4\,
		cl1=>\Right_HB25_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_HB25_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Right_HB25_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_HB25_PWM:PWMUDB:tc_i\, \Right_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_HB25_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Right_HB25_PWM:PWMUDB:cmp1_less\,
		z0=>\Right_HB25_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_HB25_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Right_HB25_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_HB25_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_HB25_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Left_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afd8974a-1c95-4489-8b1e-cedbb3db1258",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_3173,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_A_net_0);
Left_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1faed9a-c732-4623-bbe1-09cb493919ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_3174,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_B_net_0);
\Left_QuadDec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8520);
\Left_QuadDec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\);
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Left_QuadDec:Cnt16:CounterUDB:control_7\, \Left_QuadDec:Cnt16:CounterUDB:control_6\, \Left_QuadDec:Cnt16:CounterUDB:control_5\, \Left_QuadDec:Cnt16:CounterUDB:control_4\,
			\Left_QuadDec:Cnt16:CounterUDB:control_3\, \Left_QuadDec:Cnt16:CounterUDB:control_2\, \Left_QuadDec:Cnt16:CounterUDB:control_1\, \Left_QuadDec:Cnt16:CounterUDB:control_0\));
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Left_QuadDec:Net_1260\,
		clock=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Left_QuadDec:Cnt16:CounterUDB:status_6\, \Left_QuadDec:Cnt16:CounterUDB:status_5\, zero, \Left_QuadDec:Cnt16:CounterUDB:status_3\,
			\Left_QuadDec:Cnt16:CounterUDB:status_2\, \Left_QuadDec:Cnt16:CounterUDB:status_1\, \Left_QuadDec:Cnt16:CounterUDB:status_0\),
		interrupt=>\Left_QuadDec:Cnt16:Net_43\);
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_QuadDec:Net_1251\, \Left_QuadDec:Cnt16:CounterUDB:count_enable\, \Left_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_QuadDec:Cnt16:CounterUDB:nc16\,
		cl0=>\Left_QuadDec:Cnt16:CounterUDB:nc17\,
		z0=>\Left_QuadDec:Cnt16:CounterUDB:nc1\,
		ff0=>\Left_QuadDec:Cnt16:CounterUDB:nc10\,
		ce1=>\Left_QuadDec:Cnt16:CounterUDB:nc2\,
		cl1=>\Left_QuadDec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_QuadDec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Left_QuadDec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_QuadDec:Net_1251\, \Left_QuadDec:Cnt16:CounterUDB:count_enable\, \Left_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_QuadDec:Cnt16:CounterUDB:per_equal\,
		cl0=>\Left_QuadDec:Cnt16:CounterUDB:nc43\,
		z0=>\Left_QuadDec:Cnt16:CounterUDB:status_1\,
		ff0=>\Left_QuadDec:Cnt16:CounterUDB:overflow\,
		ce1=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Left_QuadDec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_QuadDec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Left_QuadDec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_QuadDec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:bQuadDec:sync_clock\);
\Left_QuadDec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_3173,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_0\);
\Left_QuadDec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_delayed_0\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_1\);
\Left_QuadDec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_delayed_1\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_2\);
\Left_QuadDec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_3174,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_0\);
\Left_QuadDec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_delayed_0\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_1\);
\Left_QuadDec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_delayed_1\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_2\);
\Left_QuadDec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Left_QuadDec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Left_QuadDec:bQuadDec:error\,
			\Left_QuadDec:Net_1260\, \Left_QuadDec:Net_611\, \Left_QuadDec:Net_530\),
		interrupt=>Net_8520);
Right_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5668b4cb-92b7-49e0-9e2b-93e5fd2ec2c4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_95,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_A_net_0);
Right_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"475843b2-b88c-4a48-a037-0ab805a7187c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_96,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_B_net_0);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4c6929cb-8146-47ba-998f-949dba7ae6df",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8613,
		dig_domain_out=>open);
\Right_QuadDec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8522);
\Right_QuadDec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\);
\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Right_QuadDec:Cnt16:CounterUDB:control_7\, \Right_QuadDec:Cnt16:CounterUDB:control_6\, \Right_QuadDec:Cnt16:CounterUDB:control_5\, \Right_QuadDec:Cnt16:CounterUDB:control_4\,
			\Right_QuadDec:Cnt16:CounterUDB:control_3\, \Right_QuadDec:Cnt16:CounterUDB:control_2\, \Right_QuadDec:Cnt16:CounterUDB:control_1\, \Right_QuadDec:Cnt16:CounterUDB:control_0\));
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Right_QuadDec:Net_1260\,
		clock=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Right_QuadDec:Cnt16:CounterUDB:status_6\, \Right_QuadDec:Cnt16:CounterUDB:status_5\, zero, \Right_QuadDec:Cnt16:CounterUDB:status_3\,
			\Right_QuadDec:Cnt16:CounterUDB:status_2\, \Right_QuadDec:Cnt16:CounterUDB:status_1\, \Right_QuadDec:Cnt16:CounterUDB:status_0\),
		interrupt=>\Right_QuadDec:Cnt16:Net_43\);
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_QuadDec:Net_1251\, \Right_QuadDec:Cnt16:CounterUDB:count_enable\, \Right_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_QuadDec:Cnt16:CounterUDB:nc16\,
		cl0=>\Right_QuadDec:Cnt16:CounterUDB:nc17\,
		z0=>\Right_QuadDec:Cnt16:CounterUDB:nc1\,
		ff0=>\Right_QuadDec:Cnt16:CounterUDB:nc10\,
		ce1=>\Right_QuadDec:Cnt16:CounterUDB:nc2\,
		cl1=>\Right_QuadDec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_QuadDec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Right_QuadDec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_QuadDec:Net_1251\, \Right_QuadDec:Cnt16:CounterUDB:count_enable\, \Right_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_QuadDec:Cnt16:CounterUDB:per_equal\,
		cl0=>\Right_QuadDec:Cnt16:CounterUDB:nc43\,
		z0=>\Right_QuadDec:Cnt16:CounterUDB:status_1\,
		ff0=>\Right_QuadDec:Cnt16:CounterUDB:overflow\,
		ce1=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Right_QuadDec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_QuadDec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Right_QuadDec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_QuadDec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:bQuadDec:sync_clock\);
\Right_QuadDec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_95,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_0\);
\Right_QuadDec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_delayed_0\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_1\);
\Right_QuadDec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_delayed_1\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_2\);
\Right_QuadDec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_96,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_0\);
\Right_QuadDec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_delayed_0\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_1\);
\Right_QuadDec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_delayed_1\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_2\);
\Right_QuadDec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Right_QuadDec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Right_QuadDec:bQuadDec:error\,
			\Right_QuadDec:Net_1260\, \Right_QuadDec:Net_611\, \Right_QuadDec:Net_530\),
		interrupt=>Net_8522);
\EZI2C_Slave:I2C_Prim\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>zero,
		scl_in=>\EZI2C_Slave:Net_175\,
		sda_in=>\EZI2C_Slave:Net_181\,
		scl_out=>\EZI2C_Slave:Net_174\,
		sda_out=>\EZI2C_Slave:Net_173\,
		interrupt=>\EZI2C_Slave:Net_172\);
\EZI2C_Slave:cy_bufoe_1\:cy_bufoe
	PORT MAP(x=>\EZI2C_Slave:Net_173\,
		oe=>tmpOE__Left_HB25_PWM_Pin_net_0,
		y=>Net_6268,
		yfb=>\EZI2C_Slave:Net_181\);
\EZI2C_Slave:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>\EZI2C_Slave:Net_174\,
		oe=>tmpOE__Left_HB25_PWM_Pin_net_0,
		y=>Net_6336,
		yfb=>\EZI2C_Slave:Net_175\);
\EZI2C_Slave:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\EZI2C_Slave:Net_172\);
I2C_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f647d4cf-911e-4a18-a619-461280988c5c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SDA_net_0),
		analog=>(open),
		io=>Net_6268,
		siovref=>(tmpSIOVREF__I2C_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SDA_net_0);
I2C_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4972718-9f7a-47da-88c3-81b20b58cd1c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SCL_net_0),
		analog=>(open),
		io=>Net_6336,
		siovref=>(tmpSIOVREF__I2C_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SCL_net_0);
Mainloop_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2f5ae8c-859e-4af6-a83e-3a94b25fd880",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Mainloop_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Mainloop_Pin_net_0),
		siovref=>(tmpSIOVREF__Mainloop_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Mainloop_Pin_net_0);
SS_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba4964a1-487d-4b4d-9eaf-a71c3babba6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8924,
		fb=>(tmpFB_0__SS_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_4_net_0),
		siovref=>(tmpSIOVREF__SS_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_4_net_0);
SS_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e507bf97-9c86-4f4e-97d0-cf4ab35922a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8922,
		fb=>(tmpFB_0__SS_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_3_net_0),
		siovref=>(tmpSIOVREF__SS_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_3_net_0);
SS_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6d2c4cfc-4960-41e2-94eb-8ad7b09ca9b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8917,
		fb=>(tmpFB_0__SS_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_2_net_0),
		siovref=>(tmpSIOVREF__SS_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_2_net_0);
\Slave_Select:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Slave_Select:control_7\, \Slave_Select:control_6\, \Slave_Select:control_5\, \Slave_Select:control_4\,
			\Slave_Select:control_3\, \Slave_Select:control_2\, Net_8897_1, Net_8897_0));
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_9118,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_9118);
\SPIM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8871);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8869,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_8873);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_8871);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_8868,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8868,
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42c6793a-00c6-4d9a-9144-f091007c87c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8866,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8865,
		fb=>(tmpFB_0__MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
SS_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dba115c1-53f8-4821-8e26-696af832c8ad",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8915,
		fb=>(tmpFB_0__SS_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_1_net_0),
		siovref=>(tmpSIOVREF__SS_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_1_net_0);
SPI_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9bedb06f-3518-427f-84e5-0d7482fc871e",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8869,
		dig_domain_out=>open);
cydff_1:cy_dff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clk=>Net_1584,
		q=>tmpOE__bufoe_1_net_0);
\Left_HB25_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:min_kill_reg\);
\Left_HB25_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:prevCapture\);
\Left_HB25_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:trig_last\);
\Left_HB25_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>tmpOE__bufoe_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:runmode_enable\);
\Left_HB25_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:sc_kill_tmp\);
\Left_HB25_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:ltch_kill_reg\);
\Left_HB25_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:dith_count_1\);
\Left_HB25_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:dith_count_0\);
\Left_HB25_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:pwm_i\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1537);
\Left_HB25_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:pwm1_i_reg\);
\Left_HB25_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:pwm2_i_reg\);
\Left_HB25_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:tc_i_reg\);
cydff_2:cy_dff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clk=>Net_51,
		q=>tmpOE__bufoe_2_net_0);
\Right_HB25_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:min_kill_reg\);
\Right_HB25_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:prevCapture\);
\Right_HB25_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:trig_last\);
\Right_HB25_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>tmpOE__bufoe_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:runmode_enable\);
\Right_HB25_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:sc_kill_tmp\);
\Right_HB25_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:ltch_kill_reg\);
\Right_HB25_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:dith_count_1\);
\Right_HB25_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:dith_count_0\);
\Right_HB25_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:pwm_i\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_39);
\Right_HB25_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:pwm1_i_reg\);
\Right_HB25_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:pwm2_i_reg\);
\Right_HB25_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:tc_i_reg\);
\Left_QuadDec:Net_1251\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1251\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1251\);
\Left_QuadDec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:prevCapture\);
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:overflow\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:status_1\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);
\Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:reload_tc\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Net_1275\);
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:prevCompare\);
\Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Net_1264\);
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1203\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\);
\Left_QuadDec:Net_1203\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1203\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1203\);
\Left_QuadDec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_filt\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_filt\);
\Left_QuadDec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_filt\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_filt\);
\Left_QuadDec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_2\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1260\);
\Left_QuadDec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_3\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:error\);
\Left_QuadDec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_1\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:state_1\);
\Left_QuadDec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_0\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:state_0\);
\Right_QuadDec:Net_1251\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1251\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1251\);
\Right_QuadDec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:prevCapture\);
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:overflow\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:status_1\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);
\Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:reload_tc\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Net_1275\);
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:prevCompare\);
\Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Net_1264\);
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1203\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\);
\Right_QuadDec:Net_1203\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1203\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1203\);
\Right_QuadDec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_filt\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_filt\);
\Right_QuadDec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_filt\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_filt\);
\Right_QuadDec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_2\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1260\);
\Right_QuadDec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_3\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:error\);
\Right_QuadDec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_1\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:state_1\);
\Right_QuadDec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_0\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:state_0\);
Net_8907:cy_dff
	PORT MAP(d=>Net_8907D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_8907);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_8865);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:ld_ident\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
Net_8866:cy_dff
	PORT MAP(d=>Net_8866D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_8866);

END R_T_L;
