Received: from relay5-d.mail.gandi.net (relay5-d.mail.gandi.net [217.70.183.197])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id E537C3909AC
	for <imx@lists.linux.dev>; Thu, 25 Jun 2026 08:59:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.70.183.197
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782377986; cv=none; b=SWQNxZdgNQpB5LsgUGt97RLSbYMefw5GtmvwDnpliQHB3SQVTPGLXMj8PQISDNtOtsAEc3L7c2Eqe3WhZXygw5788ykfEY3ytcWDdMII/VXSlwBkyMWwKbwuRBpklz+RibTukMRnOAicIa3IN8ynelvvzh6iFMUy5yldab7l81I=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782377986; c=relaxed/simple;
	bh=0XFxWtIfGJK03FBZVs3k1tAsbb7Mv+36MkzUTDfYF6U=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=Chc2kuk1jZCN91zzFzTrXjRKKWMGXb9+dGujsosmUFivpSDxtbOyj6B9o515+wB5WyB5zy2dZO8Qje2HpgUaJpm1+SKPAsvrDQ11wTpBCVT3SINJi7ix1AxiRA1nDN+grL8sZjy2jpJwYhuujJTw/omkXbWjGc2b8jBqW1j2yig=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=yoseli.org; spf=pass smtp.mailfrom=yoseli.org; dkim=pass (2048-bit key) header.d=yoseli.org header.i=@yoseli.org header.b=TgBIzhub; arc=none smtp.client-ip=217.70.183.197
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=yoseli.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=yoseli.org
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=yoseli.org header.i=@yoseli.org header.b="TgBIzhub"
Received: by mail.gandi.net (Postfix) with ESMTPSA id DDF8C3EBF7;
	Thu, 25 Jun 2026 08:59:42 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=yoseli.org; s=gm1;
	t=1782377983;
	h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
	 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
	 content-transfer-encoding:content-transfer-encoding:
	 in-reply-to:in-reply-to:references:references;
	bh=Q1Xt8mfmCZ0B892ghZxoLvMJZC0B3A8xwFKYr8b+Xhc=;
	b=TgBIzhubsVnHA8gzJxoAXkiFkKA1K7AEESu/ElZ1d2zy3VUjhNoeFPM0xUFTXcZO0mqC6k
	x5I1lIoXPPmp5FXjnPR4iLRjmBM4esTFkY49QovXuIk/zL+LHYBhPOtUMfPDsxds2W+AF5
	41lis+OTznta+23dPSsHcpbRkCntgmFBvcQ4KfyLYsGKJPoHDnx+QpK9JlGGWttai8aNSJ
	MMd2eJf3WkHK89ibSHGex0jJL220JhyqomnAvZUUiRudqgzTLs29pMbR92HclIfFy/U+XR
	zCCGYEAU8KU+dH6MCCqc1JRXIy7vu3dOYg4flTySj9K7lOurA60Rj80df5C+Og==
From: Jean-Michel Hautbois <jeanmichel.hautbois@yoseli.org>
Date: Thu, 25 Jun 2026 10:59:40 +0200
Subject: [PATCH v3 4/5] dmaengine: mcf-edma: Fix error handler for all 64
 DMA channels
Precedence: bulk
X-Mailing-List: imx@lists.linux.dev
List-Id: <imx.lists.linux.dev>
List-Subscribe: <mailto:imx+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:imx+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260625-b4-edma-dmaengine-v3-4-44be00ace37d@yoseli.org>
References: <20260625-b4-edma-dmaengine-v3-0-44be00ace37d@yoseli.org>
In-Reply-To: <20260625-b4-edma-dmaengine-v3-0-44be00ace37d@yoseli.org>
To: Frank Li <Frank.Li@nxp.com>, Vinod Koul <vkoul@kernel.org>, 
 Angelo Dureghello <angelo@sysam.it>
Cc: Frank Li <Frank.Li@kernel.org>, imx@lists.linux.dev, 
 dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, 
 Jean-Michel Hautbois <jeanmichel.hautbois@yoseli.org>
X-Mailer: b4 0.15-dev-47773
X-Developer-Signature: v=1; a=ed25519-sha256; t=1782377978; l=2334;
 i=jeanmichel.hautbois@yoseli.org; s=20240925; h=from:subject:message-id;
 bh=0XFxWtIfGJK03FBZVs3k1tAsbb7Mv+36MkzUTDfYF6U=;
 b=ivd/fUmSEGIq0x7UPp4xXTEffxnUd09+IBBnbUH/DlPpSmYqOXJknYDvgDyAVhyWPa4BTV+2e
 UPZ1t6bx/OUDKtBp/3UZ+kTdaNzOHC+OFcCPexSmXVAU3nswa6bXXpd
X-Developer-Key: i=jeanmichel.hautbois@yoseli.org; a=ed25519;
 pk=MsMTVmoV69wLIlSkHlFoACIMVNQFyvJzvsJSQsn/kq4=
X-GND-Sasl: jeanmichel.hautbois@yoseli.org
X-GND-Score: -100
X-GND-Cause: dmFkZTFCvc4RUUn0180QbLM/wCY6mampz/UIYERUaH1vUZnwbReI4uzI1lQ5r5PDkYwCTr1a1tshtBLbiFe0BmH9h4J/CdeYzKT2c4t3fu9R69C/F9qiyl9Qxrfe0tfk7qLK0Kvp2oPOikx4jhwcdiC+QSUfmXnTGobPcEEPCc6dZ+l/zcuatviXQEDqV/8rtMtAbnt12YiVXCnjSdYLnYSPtgWJJ5SF+eaSZSHnij0OjFY9ahroCJoAt/C/qxpgiBtLtmworEhMGcGd6SndiUlhJjl34vPfdneDitsgN3QtsigFHrUUV6n9fT5ZK/t4Ejdwo//3rJQeuI/akwwIIXnhhOIZTE4OmBLSLGtLiqVOIcMbFOAvZGr4IDo9AGnsMJ93pI5dBpsydXi+EQI2OK3lWfPyixUNl3G+eWS1GPTgrpEsw9Sc7taiVJq1MgblYGXuZUBzHgdWCEFRYIIqWVH97xaqLiDj6QqrPvc02fhFeNue+V13r5+hYiRTfPxqN/2cE7cuvGuI1N2qOXaAhYPnivwN0RDquFZONMXljpoLzwa3DHkuUYM5LgP+HoU910uw86HXD/oZuRELe9x0kHS8iWEO+8CR6I7Ya4se+Ym6/NALtZ3Yl5cBhdcphxijU1kiLQt/4c7hSiptVPHECx4VOaIiL5pzeKKFgeh9ABwiGMwh+A
X-GND-State: clean

Fix the DMA error interrupt handler to properly handle errors on all
64 channels. The previous implementation had several issues:

1. Returned IRQ_NONE if low channels had no errors, even if high
   channels did
2. Used direct status assignment instead of fsl_edma_err_chan_handler()
   for high channels

Split the error handling into two separate loops for the low (0-31)
and high (32-63) channel groups, using for_each_set_bit() for cleaner
iteration. Both groups now consistently use fsl_edma_err_chan_handler()
for proper error status reporting.

Fixes: e7a3ff92eaf1 ("dmaengine: fsl-edma: add ColdFire mcf5441x edma support")
Signed-off-by: Jean-Michel Hautbois <jeanmichel.hautbois@yoseli.org>
---
 drivers/dma/mcf-edma-main.c | 32 ++++++++++++--------------------
 1 file changed, 12 insertions(+), 20 deletions(-)

diff --git a/drivers/dma/mcf-edma-main.c b/drivers/dma/mcf-edma-main.c
index 953b20f99f25..3dab5d475d1b 100644
--- a/drivers/dma/mcf-edma-main.c
+++ b/drivers/dma/mcf-edma-main.c
@@ -42,30 +42,22 @@ static irqreturn_t mcf_edma_err_handler(int irq, void *dev_id)
 {
 	struct fsl_edma_engine *mcf_edma = dev_id;
 	struct edma_regs *regs = &mcf_edma->regs;
-	unsigned int err, ch;
+	unsigned long ch;
+	DECLARE_BITMAP(err_mask, 64);
+	u64 errmap;
 
-	err = ioread32(regs->errl);
-	if (!err)
+	errmap = ioread32(regs->errh);
+	errmap <<= 32;
+	errmap |= ioread32(regs->errl);
+	if (!errmap)
 		return IRQ_NONE;
 
-	for (ch = 0; ch < (EDMA_CHANNELS / 2); ch++) {
-		if (err & BIT(ch)) {
-			fsl_edma_disable_request(&mcf_edma->chans[ch]);
-			iowrite8(EDMA_CERR_CERR(ch), regs->cerr);
-			fsl_edma_err_chan_handler(&mcf_edma->chans[ch]);
-		}
-	}
-
-	err = ioread32(regs->errh);
-	if (!err)
-		return IRQ_NONE;
+	bitmap_from_u64(err_mask, errmap);
 
-	for (ch = (EDMA_CHANNELS / 2); ch < EDMA_CHANNELS; ch++) {
-		if (err & (BIT(ch - (EDMA_CHANNELS / 2)))) {
-			fsl_edma_disable_request(&mcf_edma->chans[ch]);
-			iowrite8(EDMA_CERR_CERR(ch), regs->cerr);
-			mcf_edma->chans[ch].status = DMA_ERROR;
-		}
+	for_each_set_bit(ch, err_mask, mcf_edma->n_chans) {
+		fsl_edma_disable_request(&mcf_edma->chans[ch]);
+		iowrite8(EDMA_MASK_CH(ch), regs->cerr);
+		fsl_edma_err_chan_handler(&mcf_edma->chans[ch]);
 	}
 
 	return IRQ_HANDLED;

-- 
2.39.5

