INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/krnl_histogram_equalization
	Log files: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/krnl_histogram_equalization
INFO: [v++ 60-1548] Creating build summary session with primary output /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.xo.compile_summary, at Fri May 31 23:49:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/krnl_histogram_equalization/v++_compile_krnl_histogram_equalization_guidance.html', at Fri May 31 23:49:03 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'krnl_histogram_equalization'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_histogram_equalization Log file: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization/krnl_histogram_equalization/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 82, loop 'VITIS_LOOP_73_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_81_4'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_18_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'VITIS_LOOP_31_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 145, Depth = 146, loop 'VITIS_LOOP_41_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 170.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/krnl_histogram_equalization/system_estimate_krnl_histogram_equalization.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 3s
INFO: [v++ 60-1653] Closing dispatch client.
