//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_17,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_18
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<57>;
	.reg .f32 	%f<46>;
	.reg .b64 	%rd<79>;
	.loc	1 19 0                          // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_0];
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_1];
$L__tmp0:
	.loc	1 21 28                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:21:33
	shl.b32 	%r29, %r1, 7;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_2];
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_3];
	.loc	1 22 36                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:22:36
	mov.u32 	%r30, %tid.x;
	and.b32  	%r31, %r30, 127;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_4];
	.loc	1 22 23                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:22:23
	or.b32  	%r32, %r29, %r31;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_5];
	.loc	1 23 21                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:23:21
	setp.lt.s32 	%p1, %r32, 3136;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_6];
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_7];
	.loc	1 25 21                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:25:21
	mul.hi.s32 	%r34, %r32, -1840700269;
	mad.lo.s32 	%r35, %r32, 1, %r34;
	shr.u32 	%r36, %r35, 31;
	shr.s32 	%r37, %r35, 3;
	add.s32 	%r38, %r37, %r36;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_8];
	.loc	1 25 27                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:25:27
	mul.hi.s32 	%r39, %r38, -1840700269;
	mad.lo.s32 	%r40, %r38, 1, %r39;
	shr.u32 	%r41, %r40, 31;
	shr.s32 	%r42, %r40, 3;
	add.s32 	%r43, %r42, %r41;
	mul.lo.s32 	%r44, %r43, 14;
	sub.s32 	%r45, %r38, %r44;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_9];
	.loc	1 26 19                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:26:19
	mul.lo.s32 	%r46, %r38, 14;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_10];
	sub.s32 	%r47, %r32, %r46;
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_11];
	.loc	1 27 19                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:27:19
	mul.hi.s32 	%r48, %r32, 1402438301;
	shr.u32 	%r49, %r48, 31;
	shr.s32 	%r50, %r48, 6;
	add.s32 	%r51, %r50, %r49;
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_12];
	.loc	1 28 28                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:28:28
	shr.u32 	%r52, %r51, 30;
	add.s32 	%r53, %r51, %r52;
	and.b32  	%r54, %r53, -4;
	sub.s32 	%r55, %r51, %r54;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_13];
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_14];
	.loc	1 29 34                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:29:34
	mul.wide.s32 	%rd48, %r32, 4;
	add.s64 	%rd1, %rd33, %rd48;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_15];
	.loc	1 29 39                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:29:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd50, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_16];
	.loc	1 30 30                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:30:30
	add.s64 	%rd2, %rd34, %rd48;
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_native_batch_norm_backward_relu_sub_10_param_17];
	.loc	1 30 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 31 30                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:31:30
	add.s64 	%rd3, %rd35, %rd48;
	.loc	1 31 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 32 30                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:32:30
	mul.wide.s32 	%rd52, %r45, 8;
	add.s64 	%rd5, %rd36, %rd52;
	.loc	1 32 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:32:35
	// begin inline asm
	mov.u64 %rd4, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd4 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:33:31
	mul.wide.s32 	%rd53, %r47, 8;
	add.s64 	%rd7, %rd37, %rd53;
	.loc	1 33 36                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:33:36
	// begin inline asm
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 34 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:34:31
	add.s64 	%rd9, %rd41, %rd52;
	.loc	1 34 36                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:34:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd8 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:35:31
	add.s64 	%rd11, %rd42, %rd53;
	.loc	1 35 36                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:35:36
	// begin inline asm
	mov.u64 %rd10, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd10 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:36:31
	mul.wide.s32 	%rd54, %r47, 4;
	add.s64 	%rd12, %rd43, %rd54;
	.loc	1 36 36                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:36:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 37 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:37:32
	mul.wide.s32 	%rd55, %r45, 4;
	add.s64 	%rd13, %rd44, %rd55;
	.loc	1 37 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:37:37
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 38 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:38:32
	mul.wide.s32 	%rd56, %r55, 4;
	add.s64 	%rd14, %rd45, %rd56;
	.loc	1 38 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:38:37
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 39 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:39:32
	add.s64 	%rd15, %rd46, %rd56;
	.loc	1 39 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:39:37
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	.loc	1 40 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:40:32
	add.s64 	%rd16, %rd47, %rd56;
	.loc	1 40 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:40:37
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:41:32
	add.s64 	%rd17, %rd49, %rd56;
	.loc	1 41 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:41:37
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 45 18                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:45:18
	add.s64 	%rd57, %rd4, 7;
	.loc	1 46 18                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:46:18
	setp.lt.s64 	%p29, %rd4, 0;
	.loc	1 47 32                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:47:32
	selp.b64 	%rd58, %rd57, %rd4, %p29;
	.loc	1 48 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:48:20
	add.s64 	%rd59, %rd6, 7;
	.loc	1 49 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:49:20
	setp.lt.s64 	%p30, %rd6, 0;
	.loc	1 50 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:50:35
	selp.b64 	%rd60, %rd59, %rd6, %p30;
	.loc	1 51 41                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:41
	mul.lo.s64 	%rd61, %rd58, 7;
	.loc	1 51 51                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:51
	mul.lo.s32 	%r56, %r51, 49;
	.loc	1 51 48                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:48
	cvt.s64.s32 	%rd62, %r56;
	.loc	1 51 39                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:39
	add.s64 	%rd63, %rd61, %rd62;
	.loc	1 51 48                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:48
	add.s64 	%rd64, %rd63, %rd60;
	.loc	1 51 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:31
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd18, %rd38, %rd65;
	.loc	1 51 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:56
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 52 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:52:31
	add.s64 	%rd19, %rd39, %rd65;
	.loc	1 52 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:52:56
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 53 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:53:31
	add.s64 	%rd20, %rd40, %rd65;
	.loc	1 53 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:53:56
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 56 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:56:20
	add.s64 	%rd66, %rd8, 7;
	.loc	1 57 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:57:20
	setp.lt.s64 	%p31, %rd8, 0;
	.loc	1 58 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:58:35
	selp.b64 	%rd67, %rd66, %rd8, %p31;
	.loc	1 59 41                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:59:41
	mul.lo.s64 	%rd68, %rd67, 7;
	.loc	1 59 39                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:59:39
	add.s64 	%rd69, %rd60, %rd62;
	.loc	1 59 49                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:59:49
	add.s64 	%rd70, %rd69, %rd68;
	.loc	1 59 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:59:31
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd21, %rd38, %rd71;
	.loc	1 59 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:59:57
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 60 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:60:31
	add.s64 	%rd22, %rd39, %rd71;
	.loc	1 60 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:60:57
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 61 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:61:31
	add.s64 	%rd23, %rd40, %rd71;
	.loc	1 61 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:61:57
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 64 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:64:20
	add.s64 	%rd72, %rd10, 7;
	.loc	1 65 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:65:20
	setp.lt.s64 	%p32, %rd10, 0;
	.loc	1 66 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:66:35
	selp.b64 	%rd73, %rd72, %rd10, %p32;
	.loc	1 67 39                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:67:39
	add.s64 	%rd74, %rd68, %rd62;
	.loc	1 67 49                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:67:49
	add.s64 	%rd75, %rd74, %rd73;
	.loc	1 67 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:67:31
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd24, %rd38, %rd76;
	.loc	1 67 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:67:57
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 68 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:68:31
	add.s64 	%rd25, %rd39, %rd76;
	.loc	1 68 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:68:57
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 69 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:69:31
	add.s64 	%rd26, %rd40, %rd76;
	.loc	1 69 57                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:69:57
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 75 48                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:75:48
	add.s64 	%rd77, %rd63, %rd73;
	.loc	1 75 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:75:31
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd27, %rd38, %rd78;
	.loc	1 75 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:75:56
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd27 + 0 ];
	// end inline asm
	.loc	1 76 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:76:31
	add.s64 	%rd28, %rd39, %rd78;
	.loc	1 76 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:76:56
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd28 + 0 ];
	// end inline asm
	.loc	1 77 31                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:77:31
	add.s64 	%rd29, %rd40, %rd78;
	.loc	1 77 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:77:56
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 89 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:89:20
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 90 27                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:90:27
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 52 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:52:56
	mov.b32 	%f4, %r15;
	mov.b32 	%f5, %r12;
	.loc	1 53 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:53:56
	mov.b32 	%f6, %r16;
	mov.b32 	%f7, %r13;
	.loc	1 51 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:51:56
	mov.b32 	%f8, %r11;
	mov.b32 	%f9, %r14;
	.loc	1 76 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:76:56
	mov.b32 	%f10, %r18;
	mov.b32 	%f11, %r21;
	.loc	1 77 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:77:56
	mov.b32 	%f12, %r19;
	mov.b32 	%f13, %r22;
	.loc	1 75 56                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:75:56
	mov.b32 	%f14, %r20;
	mov.b32 	%f15, %r17;
	.loc	1 54 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:54:20
	add.f32 	%f16, %f5, %f7;
	add.f32 	%f17, %f4, %f6;
	.loc	1 55 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:55:20
	add.f32 	%f18, %f17, %f9;
	add.f32 	%f19, %f16, %f8;
	.loc	1 78 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:78:20
	add.f32 	%f20, %f11, %f13;
	add.f32 	%f21, %f10, %f12;
	.loc	1 79 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:79:20
	add.f32 	%f22, %f21, %f15;
	add.f32 	%f23, %f20, %f14;
	.loc	1 80 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:80:20
	sub.f32 	%f24, %f23, %f19;
	sub.f32 	%f25, %f22, %f18;
	.loc	1 81 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:81:20
	mov.b32 	%f26, %r5;
	.loc	1 82 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:82:20
	fma.rn.f32 	%f27, %f25, %f26, %f18;
	fma.rn.f32 	%f28, %f24, %f26, %f19;
	.loc	1 83 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:83:20
	sub.f32 	%f29, %f28, %f27;
	.loc	1 37 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:37:37
	mov.b32 	%f30, %r6;
	.loc	1 85 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:85:20
	fma.rn.f32 	%f31, %f29, %f30, %f27;
	.loc	1 30 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:30:35
	mov.b32 	%f32, %r3;
	.loc	1 31 35                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:31:35
	mov.b32 	%f33, %r4;
	.loc	1 42 18                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:42:18
	add.f32 	%f34, %f32, %f33;
	.loc	1 29 39                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:29:39
	mov.b32 	%f35, %r2;
	.loc	1 43 18                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:43:18
	add.f32 	%f36, %f34, %f35;
	.loc	1 86 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:86:20
	add.f32 	%f37, %f36, %f31;
	.loc	1 38 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:38:37
	mov.b32 	%f38, %r7;
	.loc	1 87 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:87:20
	sub.f32 	%f39, %f37, %f38;
	.loc	1 41 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:41:37
	mov.b32 	%f40, %r10;
	.loc	1 40 37                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:40:37
	mov.b32 	%f41, %r9;
	.loc	1 92 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:92:20
	mov.b32 	%r25, %f3;
	mov.b32 	%r24, 1065353216;
	// begin inline asm
	div.full.f32 %r23, %r24, %r25;
	// end inline asm
	mov.b32 	%f42, %r23;
	.loc	1 95 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:95:20
	mul.f32 	%f43, %f39, %f42;
	.loc	1 97 20                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:97:20
	fma.rn.f32 	%f44, %f43, %f41, %f40;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p33, %f44, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f45, 0f00000000, %f44, %p33;
$L__tmp2:
	.loc	1 100 39                        // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:100:39
	mov.b32 	%r26, %f36;
	// begin inline asm
	@%p1 st.global.b32 [ %rd1 + 0 ], { %r26 };
	// end inline asm
	.loc	1 101 25                        // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:101:25
	add.s64 	%rd31, %rd50, %rd48;
	.loc	1 101 37                        // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:101:37
	mov.b32 	%r27, %f45;
	// begin inline asm
	@%p1 st.global.b32 [ %rd31 + 0 ], { %r27 };
	// end inline asm
	.loc	1 102 25                        // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:102:25
	add.s64 	%rd32, %rd51, %rd48;
	.loc	1 102 37                        // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:102:37
	mov.b32 	%r28, %f39;
	// begin inline asm
	@%p1 st.global.b32 [ %rd32 + 0 ], { %r28 };
	// end inline asm
	.loc	1 102 4                         // cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py:102:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/nv/cnveygaltxg3jfaamtv5iml7cngqn5rkxdfgz7plpqvfaeyak7dc.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 259                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xfc DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 110
.b8 118
.b8 101
.b8 121
.b8 103
.b8 97
.b8 108
.b8 116
.b8 120
.b8 103
.b8 51
.b8 106
.b8 102
.b8 97
.b8 97
.b8 109
.b8 116
.b8 118
.b8 53
.b8 105
.b8 109
.b8 108
.b8 55
.b8 99
.b8 110
.b8 103
.b8 113
.b8 110
.b8 53
.b8 114
.b8 107
.b8 120
.b8 100
.b8 102
.b8 103
.b8 122
.b8 55
.b8 112
.b8 108
.b8 112
.b8 113
.b8 118
.b8 102
.b8 97
.b8 101
.b8 121
.b8 97
.b8 107
.b8 55
.b8 100
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x75 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 49
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xd8:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xed:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 99                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
