// Seed: 3228124482
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    output tri0 id_15,
    input wand id_16,
    output tri0 id_17,
    input tri id_18,
    input tri id_19,
    input wire id_20,
    input uwire id_21,
    input wor id_22,
    output wor id_23,
    output tri id_24,
    input uwire id_25
    , id_37,
    output tri0 id_26,
    input wor id_27,
    input tri1 id_28,
    input supply1 id_29,
    input uwire id_30,
    output wor id_31,
    input wor id_32,
    output wand id_33,
    input supply1 id_34,
    output wor id_35
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri   id_6,
    output wor   id_7
);
  wire id_9, id_10, id_11;
  id_12(
      .id_0(id_4), .id_1(id_13), .id_2(1), .id_3(1), .id_4(1), .id_5(id_4), .id_6(id_13 == 1)
  ); module_0(
      id_4,
      id_3,
      id_3,
      id_7,
      id_5,
      id_4,
      id_4,
      id_6,
      id_5,
      id_0,
      id_0,
      id_1,
      id_4,
      id_6,
      id_5,
      id_7,
      id_4,
      id_7,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_7,
      id_7,
      id_4,
      id_7,
      id_6,
      id_2,
      id_0,
      id_4,
      id_5,
      id_6,
      id_7,
      id_1,
      id_7
  );
endmodule
