$date
	Sun May 19 17:43:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module EncrypterADV_tb $end
$var wire 1 ! ready_p $end
$var wire 1 " data_ready_out_c $end
$var wire 32 # data_out_c [31:0] $end
$var reg 1 $ capture_c $end
$var reg 1 % clk $end
$var reg 32 & data_in_p [31:0] $end
$var reg 1 ' data_ready_in_p $end
$var reg 5 ( key_rotation_p [4:0] $end
$var reg 1 ) prog_p $end
$var reg 1 * reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
x)
bx (
x'
bx &
1%
x$
b0 #
0"
0!
$end
#5000
0%
#10000
1%
0*
#15000
0%
#20000
1%
b10110100001101010010101110010011 &
#25000
0%
#30000
1%
1)
#35000
0%
#40000
1%
#45000
1!
0%
#50000
b0 (
b11111010100110111110010001010 &
1%
#55000
1'
0%
#60000
1%
#65000
0%
#70000
0!
1%
#75000
0%
#80000
1%
0'
#85000
0%
#90000
1%
#95000
1"
b101111100101011010011001101010 #
0%
#100000
1%
#105000
0%
0$
#110000
1%
#115000
0%
1$
#120000
1%
#125000
1!
0"
0%
#130000
1%
#135000
1'
0%
#140000
1%
#145000
0%
#150000
0!
1%
#155000
0%
#160000
1%
0'
#165000
0%
#170000
1%
