Analysis & Synthesis report for Reaction_Timer_System
Sun Jun  2 08:59:58 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Top_Module|cpu:uut4|state_5s
  9. State Machine - |Top_Module|cpu:uut4|current_state
 10. State Machine - |Top_Module|cpu:uut4|timer:spB|state
 11. State Machine - |Top_Module|cpu:uut4|timer:spA|state
 12. State Machine - |Top_Module|cpu:uut4|fsm_configuration:uut1|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Port Connectivity Checks: "BCD:uut5_test_cycles"
 20. Port Connectivity Checks: "cpu:uut4|timer:spB"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun  2 08:59:58 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; Reaction_Timer_System                          ;
; Top-level Entity Name              ; Top_Module                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 498                                            ;
;     Total combinational functions  ; 497                                            ;
;     Dedicated logic registers      ; 143                                            ;
; Total registers                    ; 143                                            ;
; Total pins                         ; 70                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; EP4CE115F29C7      ;                       ;
; Top-level entity name                                            ; Top_Module         ; Reaction_Timer_System ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                             ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; Top_Module.vhd                   ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd        ;         ;
; mili_sec.vhd                     ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/mili_sec.vhd          ;         ;
; clk_1sec.vhd                     ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_1sec.vhd          ;         ;
; cpu.vhd                          ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd               ;         ;
; BCD.vhd                          ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/BCD.vhd               ;         ;
; display_decoder.vhd              ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/display_decoder.vhd   ;         ;
; timer.vhd                        ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/timer.vhd             ;         ;
; fsm_configuration.vhd            ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/fsm_configuration.vhd ;         ;
; random_delay.vhd                 ; yes             ; User VHDL File  ; /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/random_delay.vhd      ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 498         ;
;                                             ;             ;
; Total combinational functions               ; 497         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 138         ;
;     -- 3 input functions                    ; 193         ;
;     -- <=2 input functions                  ; 166         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 349         ;
;     -- arithmetic mode                      ; 148         ;
;                                             ;             ;
; Total registers                             ; 143         ;
;     -- Dedicated logic registers            ; 143         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 70          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 143         ;
; Total fan-out                               ; 2041        ;
; Average fan-out                             ; 2.62        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+-------------------+--------------+
; |Top_Module                                 ; 497 (35)            ; 143 (28)                  ; 0           ; 0            ; 0       ; 0         ; 70   ; 0            ; |Top_Module                                        ; Top_Module        ; work         ;
;    |BCD:uut5_platerA|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|BCD:uut5_platerA                       ; BCD               ; work         ;
;    |BCD:uut5_platerB|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|BCD:uut5_platerB                       ; BCD               ; work         ;
;    |BCD:uut5_target_Score|                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|BCD:uut5_target_Score                  ; BCD               ; work         ;
;    |clk_1sec:uut2|                          ; 20 (20)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|clk_1sec:uut2                          ; clk_1sec          ; work         ;
;    |cpu:uut4|                               ; 344 (258)           ; 87 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|cpu:uut4                               ; cpu               ; work         ;
;       |fsm_configuration:uut1|              ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|cpu:uut4|fsm_configuration:uut1        ; fsm_configuration ; work         ;
;       |random_delay:uut2|                   ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|cpu:uut4|random_delay:uut2             ; random_delay      ; work         ;
;       |timer:spA|                           ; 52 (52)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|cpu:uut4|timer:spA                     ; timer             ; work         ;
;    |display_decoder:uut6_platerATens|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_platerATens       ; display_decoder   ; work         ;
;    |display_decoder:uut6_platerAUnits|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_platerAUnits      ; display_decoder   ; work         ;
;    |display_decoder:uut6_platerBTens|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_platerBTens       ; display_decoder   ; work         ;
;    |display_decoder:uut6_platerBUnits|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_platerBUnits      ; display_decoder   ; work         ;
;    |display_decoder:uut6_target_scoreTens|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_target_scoreTens  ; display_decoder   ; work         ;
;    |display_decoder:uut6_target_scoreUnits| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_target_scoreUnits ; display_decoder   ; work         ;
;    |display_decoder:uut6_test_cyclesUnits|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|display_decoder:uut6_test_cyclesUnits  ; display_decoder   ; work         ;
;    |mili_sec:uut1|                          ; 28 (28)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|mili_sec:uut1                          ; mili_sec          ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Top_Module|cpu:uut4|state_5s                            ;
+------------------+------------------+-----------------+------------------+
; Name             ; state_5s.STOP_5s ; state_5s.RUN_5s ; state_5s.IDLE_5s ;
+------------------+------------------+-----------------+------------------+
; state_5s.IDLE_5s ; 0                ; 0               ; 0                ;
; state_5s.RUN_5s  ; 0                ; 1               ; 1                ;
; state_5s.STOP_5s ; 1                ; 0               ; 1                ;
+------------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_Module|cpu:uut4|current_state                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------------------+-------------------+-----------------------+----------------------+----------------------------+-----------------------+-----------------------+-------------------+-------------------------+---------------------+-----------------------+-------------------+-------------------------+---------------------+------------------------------+----------------------+--------------------+
; Name                         ; current_state.SP2 ; current_state.SP1 ; current_state.Penalty ; current_state.WINNER ; current_state.CHECK_TARGET ; current_state.COMPARE ; current_state.SAVE_P2 ; current_state.WP2 ; current_state.STIMULUS2 ; current_state.DT_P2 ; current_state.SAVE_P1 ; current_state.WP1 ; current_state.STIMULUS1 ; current_state.DT_P1 ; current_state.WAIT_for_START ; current_state.CONFIG ; current_state.IDLE ;
+------------------------------+-------------------+-------------------+-----------------------+----------------------+----------------------------+-----------------------+-----------------------+-------------------+-------------------------+---------------------+-----------------------+-------------------+-------------------------+---------------------+------------------------------+----------------------+--------------------+
; current_state.IDLE           ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 0                  ;
; current_state.CONFIG         ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 1                    ; 1                  ;
; current_state.WAIT_for_START ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 1                            ; 0                    ; 1                  ;
; current_state.DT_P1          ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 1                   ; 0                            ; 0                    ; 1                  ;
; current_state.STIMULUS1      ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 1                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.WP1            ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 1                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.SAVE_P1        ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 1                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.DT_P2          ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 1                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.STIMULUS2      ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 1                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.WP2            ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 1                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.SAVE_P2        ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 1                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.COMPARE        ; 0                 ; 0                 ; 0                     ; 0                    ; 0                          ; 1                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.CHECK_TARGET   ; 0                 ; 0                 ; 0                     ; 0                    ; 1                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.WINNER         ; 0                 ; 0                 ; 0                     ; 1                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.Penalty        ; 0                 ; 0                 ; 1                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.SP1            ; 0                 ; 1                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
; current_state.SP2            ; 1                 ; 0                 ; 0                     ; 0                    ; 0                          ; 0                     ; 0                     ; 0                 ; 0                       ; 0                   ; 0                     ; 0                 ; 0                       ; 0                   ; 0                            ; 0                    ; 1                  ;
+------------------------------+-------------------+-------------------+-----------------------+----------------------+----------------------------+-----------------------+-----------------------+-------------------+-------------------------+---------------------+-----------------------+-------------------+-------------------------+---------------------+------------------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |Top_Module|cpu:uut4|timer:spB|state ;
+------------+------------+-----------+----------------+
; Name       ; state.STOP ; state.RUN ; state.IDLE     ;
+------------+------------+-----------+----------------+
; state.IDLE ; 0          ; 0         ; 0              ;
; state.RUN  ; 0          ; 1         ; 1              ;
; state.STOP ; 1          ; 0         ; 1              ;
+------------+------------+-----------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |Top_Module|cpu:uut4|timer:spA|state ;
+------------+------------+-----------+----------------+
; Name       ; state.STOP ; state.RUN ; state.IDLE     ;
+------------+------------+-----------+----------------+
; state.IDLE ; 0          ; 0         ; 0              ;
; state.RUN  ; 0          ; 1         ; 1              ;
; state.STOP ; 1          ; 0         ; 1              ;
+------------+------------+-----------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Top_Module|cpu:uut4|fsm_configuration:uut1|state ;
+---------------+---------------+--------------+--------------------+
; Name          ; state.CONFIRM ; state.CONFIG ; state.IDLE         ;
+---------------+---------------+--------------+--------------------+
; state.IDLE    ; 0             ; 0            ; 0                  ;
; state.CONFIG  ; 0             ; 1            ; 1                  ;
; state.CONFIRM ; 1             ; 0            ; 1                  ;
+---------------+---------------+--------------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; cpu:uut4|stimulus_playerB[0]                        ; cpu:uut4|Selector48  ; yes                    ;
; cpu:uut4|stimulus_playerB[1]                        ; cpu:uut4|Selector48  ; yes                    ;
; cpu:uut4|stimulus_playerB[2]                        ; cpu:uut4|Selector48  ; yes                    ;
; cpu:uut4|stimulus_playerB[3]                        ; cpu:uut4|Selector48  ; yes                    ;
; cpu:uut4|stimulus_playerA[0]                        ; cpu:uut4|Selector49  ; yes                    ;
; cpu:uut4|stimulus_playerA[1]                        ; cpu:uut4|Selector49  ; yes                    ;
; cpu:uut4|stimulus_playerA[2]                        ; cpu:uut4|Selector49  ; yes                    ;
; cpu:uut4|stimulus_playerA[3]                        ; cpu:uut4|Selector49  ; yes                    ;
; cpu:uut4|p2_Hex5_4                                  ; cpu:uut4|Selector22  ; yes                    ;
; cpu:uut4|p1_Hex5_4                                  ; cpu:uut4|Selector22  ; yes                    ;
; cpu:uut4|test_cycles_reg[0]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|test_cycles_reg[1]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|test_cycles_reg[2]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|test_cycles_reg[3]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|test_cycles_reg[4]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|test_cycles_reg[5]                         ; cpu:uut4|WideOr0     ; yes                    ;
; cpu:uut4|score_playerB_reg[5]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[5]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|score_playerB_reg[4]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[4]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|score_playerB_reg[3]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[3]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|score_playerB_reg[2]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[2]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|score_playerB_reg[1]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[1]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|score_playerB_reg[0]                       ; cpu:uut4|Selector55  ; yes                    ;
; cpu:uut4|score_playerA_reg[0]                       ; cpu:uut4|Selector62  ; yes                    ;
; cpu:uut4|config_enable                              ; cpu:uut4|WideOr5     ; yes                    ;
; cpu:uut4|next_state.STIMULUS2_1703                  ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.Penalty_1589                    ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.WINNER_1608                     ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|sp1_time[23]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[23]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[22]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[22]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[21]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[21]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[20]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[20]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[19]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[19]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[18]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[18]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[17]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[17]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[16]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[16]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[15]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[15]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[14]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[14]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[13]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[13]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[12]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[12]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[11]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[11]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[10]                               ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[10]                               ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[9]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[9]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[8]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[8]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[7]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[7]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[6]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[6]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[5]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[5]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[4]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[4]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[3]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[3]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[2]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[2]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[1]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[1]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|sp1_time[0]                                ; cpu:uut4|sp1_time[0] ; yes                    ;
; cpu:uut4|sp2_time[0]                                ; cpu:uut4|sp2_time[1] ; yes                    ;
; cpu:uut4|next_state.IDLE_1855                       ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.CONFIG_1836                     ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.WP2_1684                        ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.STIMULUS1_1779                  ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.WP1_1760                        ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.COMPARE_1646                    ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.WAIT_for_START_1817             ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.DT_P2_1722                      ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|sec_en                                     ; cpu:uut4|WideOr8     ; yes                    ;
; cpu:uut4|next_state.CHECK_TARGET_1627               ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.SAVE_P2_1665                    ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.SAVE_P1_1741                    ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.SP1_1570                        ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|next_state.DT_P1_1798                      ; cpu:uut4|Selector34  ; yes                    ;
; cpu:uut4|sec5_en                                    ; cpu:uut4|WideOr10    ; yes                    ;
; cpu:uut4|stopwatch_enable1                          ; cpu:uut4|WideOr6     ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; cpu:uut4|p2_penalty_count[0..4]       ; Stuck at GND due to stuck port clock_enable ;
; cpu:uut4|current_state.SP2            ; Lost fanout                                 ;
; cpu:uut4|timer:spB|state.IDLE         ; Lost fanout                                 ;
; cpu:uut4|timer:spB|state.STOP         ; Lost fanout                                 ;
; cpu:uut4|timer:spB|state.RUN          ; Lost fanout                                 ;
; Total Number of Removed Registers = 9 ;                                             ;
+---------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                 ;
+-------------------------------+--------------------+----------------------------------------+
; Register name                 ; Reason for Removal ; Registers Removed due to This Register ;
+-------------------------------+--------------------+----------------------------------------+
; cpu:uut4|timer:spB|state.IDLE ; Lost Fanouts       ; cpu:uut4|timer:spB|state.RUN           ;
+-------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 140   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; cpu:uut4|fsm_configuration:uut1|score[1] ; 4       ;
; cpu:uut4|fsm_configuration:uut1|score[2] ; 4       ;
; Total number of inverted registers = 2   ;         ;
+------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Top_Module|HEX2[0]~reg0                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_Module|BCD:uut5_target_Score|bcd_tens[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_Module|BCD:uut5_platerB|bcd_tens[2]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_Module|BCD:uut5_platerA|bcd_tens[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "BCD:uut5_test_cycles" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; bin[5..2] ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:uut4|timer:spB"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; en             ; Input  ; Info     ; Stuck at GND                                                                        ;
; time_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; swatch_stopped ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 143                         ;
;     CLR               ; 113                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 6                           ;
; cycloneiii_lcell_comb ; 502                         ;
;     arith             ; 148                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 354                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 138                         ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 3.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Jun  2 08:59:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ClockDivider.vhd
    Info (12022): Found design unit 1: ClockDivider-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/ClockDivider.vhd Line: 14
    Info (12023): Found entity 1: ClockDivider File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/ClockDivider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Top_Module.vhd
    Info (12022): Found design unit 1: Top_Module-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 32
    Info (12023): Found entity 1: Top_Module File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_div.vhd Line: 14
    Info (12023): Found entity 1: clk_div File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_div.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mili_sec.vhd
    Info (12022): Found design unit 1: mili_sec-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/mili_sec.vhd Line: 13
    Info (12023): Found entity 1: mili_sec File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/mili_sec.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clk_1sec.vhd
    Info (12022): Found design unit 1: clk_1sec-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_1sec.vhd Line: 12
    Info (12023): Found entity 1: clk_1sec File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_1sec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/debouncer.vhd Line: 15
    Info (12023): Found entity 1: debouncer File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/debouncer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-FSM File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 44
    Info (12023): Found entity 1: cpu File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file BCD.vhd
    Info (12022): Found design unit 1: BCD-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/BCD.vhd Line: 13
    Info (12023): Found entity 1: BCD File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file display_decoder.vhd
    Info (12022): Found design unit 1: display_decoder-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/display_decoder.vhd Line: 13
    Info (12023): Found entity 1: display_decoder File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/display_decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tb_display_decoder.vhd
    Info (12022): Found design unit 1: tb_display_decoder-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_display_decoder.vhd Line: 7
    Info (12023): Found entity 1: tb_display_decoder File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_display_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_BCD.vhd
    Info (12022): Found design unit 1: tb_BCD-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_BCD.vhd Line: 8
    Info (12023): Found entity 1: tb_BCD File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_clk_1sec.vhd
    Info (12022): Found design unit 1: tb_clk_1sec-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_clk_1sec.vhd Line: 7
    Info (12023): Found entity 1: tb_clk_1sec File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_clk_1sec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_cpu.vhd
    Info (12022): Found design unit 1: tb_cpu-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_cpu.vhd Line: 8
    Info (12023): Found entity 1: tb_cpu File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_cpu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_debouncer.vhd
    Info (12022): Found design unit 1: tb_debouncer-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_debouncer.vhd Line: 7
    Info (12023): Found entity 1: tb_debouncer File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_debouncer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/timer.vhd Line: 16
    Info (12023): Found entity 1: timer File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_configuration.vhd
    Info (12022): Found design unit 1: fsm_configuration-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/fsm_configuration.vhd Line: 17
    Info (12023): Found entity 1: fsm_configuration File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/fsm_configuration.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_fsm_configuration.vhd
    Info (12022): Found design unit 1: tb_fsm_configuration-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_fsm_configuration.vhd Line: 8
    Info (12023): Found entity 1: tb_fsm_configuration File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_fsm_configuration.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_timer.vhd
    Info (12022): Found design unit 1: tb_timer-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_timer.vhd Line: 8
    Info (12023): Found entity 1: tb_timer File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file random_delay.vhd
    Info (12022): Found design unit 1: random_delay-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/random_delay.vhd Line: 13
    Info (12023): Found entity 1: random_delay File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/random_delay.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file output_files/DebounceUnit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/output_files/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/output_files/DebounceUnit.vhd Line: 5
Info (12127): Elaborating entity "Top_Module" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(411): signal "p1_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 411
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(411): signal "p2_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 411
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(413): signal "p1_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 413
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(413): signal "p2_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 413
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(415): signal "p1_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 415
Warning (10492): VHDL Process Statement warning at Top_Module.vhd(415): signal "p2_Hex5_4_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 415
Info (12128): Elaborating entity "mili_sec" for hierarchy "mili_sec:uut1" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 164
Info (12128): Elaborating entity "clk_1sec" for hierarchy "clk_1sec:uut2" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 171
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:uut4" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 287
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(66): object "timer_enable" assigned a value but never read File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(73): object "sp2_done" assigned a value but never read File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(77): object "sp2_time_w" assigned a value but never read File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 77
Warning (10492): VHDL Process Statement warning at cpu.vhd(251): signal "p1_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 251
Warning (10492): VHDL Process Statement warning at cpu.vhd(251): signal "p2_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 251
Warning (10492): VHDL Process Statement warning at cpu.vhd(253): signal "p1_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 253
Warning (10492): VHDL Process Statement warning at cpu.vhd(280): signal "sp1_time_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 280
Warning (10492): VHDL Process Statement warning at cpu.vhd(303): signal "p1_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 303
Warning (10492): VHDL Process Statement warning at cpu.vhd(303): signal "p2_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 303
Warning (10492): VHDL Process Statement warning at cpu.vhd(305): signal "p2_penalty_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 305
Warning (10492): VHDL Process Statement warning at cpu.vhd(344): signal "sp1_time_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 344
Warning (10492): VHDL Process Statement warning at cpu.vhd(357): signal "test_cycles_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 357
Warning (10492): VHDL Process Statement warning at cpu.vhd(359): signal "sp1_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 359
Warning (10492): VHDL Process Statement warning at cpu.vhd(359): signal "sp2_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 359
Warning (10492): VHDL Process Statement warning at cpu.vhd(360): signal "score_playerA_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 360
Warning (10492): VHDL Process Statement warning at cpu.vhd(361): signal "sp2_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 361
Warning (10492): VHDL Process Statement warning at cpu.vhd(361): signal "sp1_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 361
Warning (10492): VHDL Process Statement warning at cpu.vhd(362): signal "score_playerB_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 362
Warning (10492): VHDL Process Statement warning at cpu.vhd(368): signal "test_cycles_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 368
Warning (10492): VHDL Process Statement warning at cpu.vhd(368): signal "target_score_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 368
Warning (10492): VHDL Process Statement warning at cpu.vhd(380): signal "score_playerA_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 380
Warning (10492): VHDL Process Statement warning at cpu.vhd(380): signal "score_playerB_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 380
Warning (10492): VHDL Process Statement warning at cpu.vhd(385): signal "score_playerB_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 385
Warning (10492): VHDL Process Statement warning at cpu.vhd(385): signal "score_playerA_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 385
Warning (10492): VHDL Process Statement warning at cpu.vhd(390): signal "score_playerA_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 390
Warning (10492): VHDL Process Statement warning at cpu.vhd(390): signal "score_playerB_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 390
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "test_cycles_reg", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "score_playerA_reg", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "score_playerB_reg", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "stimulus_playerA", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "stimulus_playerB", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "config_enable", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "stopwatch_enable1", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "stopwatch_enable2", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "sec_en", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "sec5_en", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "p1_Hex5_4", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "p2_Hex5_4", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "sp1_time", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (10631): VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable "sp2_time", which holds its previous value in one or more paths through the process File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[4]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[5]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[6]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[7]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[8]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[9]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[10]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[11]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[12]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[13]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[14]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[15]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[16]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[17]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[18]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[19]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[20]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[21]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[22]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp2_time[23]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[4]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[5]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[6]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[7]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[8]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[9]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[10]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[11]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[12]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[13]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[14]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[15]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[16]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[17]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[18]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[19]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[20]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[21]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[22]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sp1_time[23]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.SP2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.SP1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.Penalty" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.WINNER" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.CHECK_TARGET" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.COMPARE" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.SAVE_P2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.WP2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.STIMULUS2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.DT_P2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.SAVE_P1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.WP1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.STIMULUS1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.DT_P1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.WAIT_for_START" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.CONFIG" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "next_state.IDLE" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "p2_Hex5_4" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "p1_Hex5_4" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sec5_en" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "sec_en" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stopwatch_enable2" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stopwatch_enable1" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "config_enable" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerB[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerB[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerB[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerB[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerA[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerA[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerA[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "stimulus_playerA[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[4]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerB_reg[5]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[4]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "score_playerA_reg[5]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[0]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[1]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[2]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[3]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[4]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (10041): Inferred latch for "test_cycles_reg[5]" at cpu.vhd(193) File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Info (12128): Elaborating entity "fsm_configuration" for hierarchy "cpu:uut4|fsm_configuration:uut1" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 136
Info (12128): Elaborating entity "random_delay" for hierarchy "cpu:uut4|random_delay:uut2" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 147
Info (12128): Elaborating entity "timer" for hierarchy "cpu:uut4|timer:spA" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 156
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:uut5_target_Score" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 309
Info (12128): Elaborating entity "display_decoder" for hierarchy "display_decoder:uut6_target_scoreTens" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 316
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerB[3]" merged with LATCH primitive "cpu:uut4|stimulus_playerB[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerB[2]" merged with LATCH primitive "cpu:uut4|stimulus_playerB[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerB[1]" merged with LATCH primitive "cpu:uut4|stimulus_playerB[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerA[3]" merged with LATCH primitive "cpu:uut4|stimulus_playerA[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerA[2]" merged with LATCH primitive "cpu:uut4|stimulus_playerA[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Info (13026): Duplicate LATCH primitive "cpu:uut4|stimulus_playerA[1]" merged with LATCH primitive "cpu:uut4|stimulus_playerA[0]" File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
Warning (13012): Latch cpu:uut4|stimulus_playerB[0] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS2 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|stimulus_playerA[0] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|p2_Hex5_4 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS2 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|p1_Hex5_4 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[0] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[1] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[2] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[3] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[4] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|test_cycles_reg[5] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[5] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[5] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[4] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[4] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[3] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[3] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[2] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[2] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[1] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[1] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerB_reg[0] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|score_playerA_reg[0] has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.COMPARE File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|config_enable has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.CONFIG File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.WINNER_1608 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.CHECK_TARGET File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.IDLE_1855 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEYs[1] File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 13
Warning (13012): Latch cpu:uut4|next_state.CONFIG_1836 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.WINNER File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.WP2_1684 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS2 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.WP1_1760 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.STIMULUS1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.COMPARE_1646 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.SAVE_P2 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.WAIT_for_START_1817 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.Penalty File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.DT_P2_1722 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.SAVE_P1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.SAVE_P2_1665 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.WP2 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.SAVE_P1_1741 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.WP1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|next_state.DT_P1_1798 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 193
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.CHECK_TARGET File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|sec5_en has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.WINNER File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13012): Latch cpu:uut4|stopwatch_enable1 has unsafe behavior File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:uut4|current_state.WP1 File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 585 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 515 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Sun Jun  2 08:59:58 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


