
*** Running vivado
    with args -log module_top.vds -m64 -mode batch -messageDb vivado.pb -source module_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source module_top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.cache/wt [current_project]
# set_property parent.project_path /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# read_verilog -library xil_defaultlib {
#   /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/shifter.v
#   /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/ALU.v
#   /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/module_top.v
#   /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v
#   /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/clock_module.v
# }
# catch { write_hwdef -file module_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top module_top -part xc7z020clg484-1
Command: synth_design -top module_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
ERROR: [Synth 8-3966] non-net port ALU_OUT cannot be of mode input: `default_nettype is "none" [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:37]
ERROR: [Synth 8-3966] non-net port SHIFT_OUT cannot be of mode input: `default_nettype is "none" [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:38]
ERROR: [Synth 8-1002] test_en is not a constant [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:67]
ERROR: [Synth 8-1002] rx_done is not a constant [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:67]
ERROR: [Synth 8-1002] tmr_reg is not a constant [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:68]
INFO: [Synth 8-2350] module dft ignored due to previous errors [/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v:23]
Failed to read verilog '/home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/dft.v'
    while executing
"rt::read_verilog {
      /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/shifter.v
      /home/chathura/Desktop/Verilog_DFT/ALU_1/AL..."
    invoked from within
"if {$rt::useElabCache == false} {
      rt::read_verilog {
      /home/chathura/Desktop/Verilog_DFT/ALU_1/ALU_1.srcs/sources_1/new/shifter.v
      /ho..."
    ("uplevel" body line 22)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_resetJobStats
    rt::HARTNDb_startJobS..."
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed

    while executing
"source -notrace ./.Xil/Vivado-422-chathura/realtime/module_top.tcl"
    invoked from within
"synth_design -top module_top -part xc7z020clg484-1"
    (file "module_top.tcl" line 26)
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 19:06:27 2017...
