$date
	Tue Apr 13 16:39:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pearray_tb $end
$var wire 32 ! out4 [31:0] $end
$var wire 32 " out3 [31:0] $end
$var wire 32 # out2 [31:0] $end
$var wire 32 $ out1 [31:0] $end
$var reg 1 % clk $end
$var reg 2 & counter [1:0] $end
$var reg 1 ' enable $end
$var reg 1 ( enable2 $end
$var reg 1 ) enable3 $end
$var reg 1 * enable4 $end
$var reg 32 + in1 [31:0] $end
$var reg 32 , in2 [31:0] $end
$var reg 32 - in3 [31:0] $end
$var reg 32 . in4 [31:0] $end
$var reg 32 / in5 [31:0] $end
$var reg 32 0 in6 [31:0] $end
$var reg 32 1 in7 [31:0] $end
$var reg 32 2 in8 [31:0] $end
$var reg 1 3 reset $end
$var reg 32 4 top1 [31:0] $end
$var reg 32 5 top2 [31:0] $end
$var reg 32 6 top3 [31:0] $end
$var reg 32 7 top4 [31:0] $end
$var reg 32 8 topb1 [31:0] $end
$var reg 32 9 topb2 [31:0] $end
$var reg 32 : topb3 [31:0] $end
$var reg 32 ; topb4 [31:0] $end
$var integer 32 < i [31:0] $end
$var integer 32 = j [31:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 32 > in1 [31:0] $end
$var wire 32 ? in2 [31:0] $end
$var wire 32 @ in3 [31:0] $end
$var wire 32 A in4 [31:0] $end
$var wire 32 B in5 [31:0] $end
$var wire 32 C in6 [31:0] $end
$var wire 32 D in7 [31:0] $end
$var wire 32 E in8 [31:0] $end
$var wire 32 F out1 [31:0] $end
$var wire 32 G out2 [31:0] $end
$var wire 32 H out3 [31:0] $end
$var wire 32 I out4 [31:0] $end
$var wire 1 3 reset $end
$scope module pe11 $end
$var wire 1 % clk $end
$var wire 32 J input_left [31:0] $end
$var wire 32 K input_top [31:0] $end
$var wire 32 L output_bottom [31:0] $end
$var wire 32 M output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 N accumulator [31:0] $end
$var reg 32 O output_bottom_reg [31:0] $end
$var reg 32 P output_right_reg [31:0] $end
$upscope $end
$scope module pe12 $end
$var wire 1 % clk $end
$var wire 32 Q input_left [31:0] $end
$var wire 32 R input_top [31:0] $end
$var wire 32 S output_bottom [31:0] $end
$var wire 32 T output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 U accumulator [31:0] $end
$var reg 32 V output_bottom_reg [31:0] $end
$var reg 32 W output_right_reg [31:0] $end
$upscope $end
$scope module pe13 $end
$var wire 1 % clk $end
$var wire 32 X input_left [31:0] $end
$var wire 32 Y input_top [31:0] $end
$var wire 32 Z output_bottom [31:0] $end
$var wire 32 [ output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 \ accumulator [31:0] $end
$var reg 32 ] output_bottom_reg [31:0] $end
$var reg 32 ^ output_right_reg [31:0] $end
$upscope $end
$scope module pe14 $end
$var wire 1 % clk $end
$var wire 32 _ input_left [31:0] $end
$var wire 32 ` input_top [31:0] $end
$var wire 32 a output_bottom [31:0] $end
$var wire 32 b output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 c accumulator [31:0] $end
$var reg 32 d output_bottom_reg [31:0] $end
$var reg 32 e output_right_reg [31:0] $end
$upscope $end
$scope module pe21 $end
$var wire 1 % clk $end
$var wire 32 f input_left [31:0] $end
$var wire 32 g input_top [31:0] $end
$var wire 32 h output_bottom [31:0] $end
$var wire 32 i output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 j accumulator [31:0] $end
$var reg 32 k output_bottom_reg [31:0] $end
$var reg 32 l output_right_reg [31:0] $end
$upscope $end
$scope module pe22 $end
$var wire 1 % clk $end
$var wire 32 m input_left [31:0] $end
$var wire 32 n input_top [31:0] $end
$var wire 32 o output_bottom [31:0] $end
$var wire 32 p output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 q accumulator [31:0] $end
$var reg 32 r output_bottom_reg [31:0] $end
$var reg 32 s output_right_reg [31:0] $end
$upscope $end
$scope module pe23 $end
$var wire 1 % clk $end
$var wire 32 t input_left [31:0] $end
$var wire 32 u input_top [31:0] $end
$var wire 32 v output_bottom [31:0] $end
$var wire 32 w output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 x accumulator [31:0] $end
$var reg 32 y output_bottom_reg [31:0] $end
$var reg 32 z output_right_reg [31:0] $end
$upscope $end
$scope module pe24 $end
$var wire 1 % clk $end
$var wire 32 { input_left [31:0] $end
$var wire 32 | input_top [31:0] $end
$var wire 32 } output_bottom [31:0] $end
$var wire 32 ~ output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 !" accumulator [31:0] $end
$var reg 32 "" output_bottom_reg [31:0] $end
$var reg 32 #" output_right_reg [31:0] $end
$upscope $end
$scope module pe31 $end
$var wire 1 % clk $end
$var wire 32 $" input_left [31:0] $end
$var wire 32 %" input_top [31:0] $end
$var wire 32 &" output_bottom [31:0] $end
$var wire 32 '" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 (" accumulator [31:0] $end
$var reg 32 )" output_bottom_reg [31:0] $end
$var reg 32 *" output_right_reg [31:0] $end
$upscope $end
$scope module pe32 $end
$var wire 1 % clk $end
$var wire 32 +" input_left [31:0] $end
$var wire 32 ," input_top [31:0] $end
$var wire 32 -" output_bottom [31:0] $end
$var wire 32 ." output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 /" accumulator [31:0] $end
$var reg 32 0" output_bottom_reg [31:0] $end
$var reg 32 1" output_right_reg [31:0] $end
$upscope $end
$scope module pe33 $end
$var wire 1 % clk $end
$var wire 32 2" input_left [31:0] $end
$var wire 32 3" input_top [31:0] $end
$var wire 32 4" output_bottom [31:0] $end
$var wire 32 5" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 6" accumulator [31:0] $end
$var reg 32 7" output_bottom_reg [31:0] $end
$var reg 32 8" output_right_reg [31:0] $end
$upscope $end
$scope module pe34 $end
$var wire 1 % clk $end
$var wire 32 9" input_left [31:0] $end
$var wire 32 :" input_top [31:0] $end
$var wire 32 ;" output_bottom [31:0] $end
$var wire 32 <" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var reg 32 =" accumulator [31:0] $end
$var reg 32 >" output_bottom_reg [31:0] $end
$var reg 32 ?" output_right_reg [31:0] $end
$upscope $end
$scope module pe41 $end
$var wire 1 % clk $end
$var wire 32 @" input_left [31:0] $end
$var wire 32 A" input_top [31:0] $end
$var wire 32 B" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var wire 32 C" output_bottom [31:0] $end
$var reg 32 D" accumulator [31:0] $end
$var reg 32 E" output_bottom_reg [31:0] $end
$var reg 32 F" output_right_reg [31:0] $end
$upscope $end
$scope module pe42 $end
$var wire 1 % clk $end
$var wire 32 G" input_left [31:0] $end
$var wire 32 H" input_top [31:0] $end
$var wire 32 I" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var wire 32 J" output_bottom [31:0] $end
$var reg 32 K" accumulator [31:0] $end
$var reg 32 L" output_bottom_reg [31:0] $end
$var reg 32 M" output_right_reg [31:0] $end
$upscope $end
$scope module pe43 $end
$var wire 1 % clk $end
$var wire 32 N" input_left [31:0] $end
$var wire 32 O" input_top [31:0] $end
$var wire 32 P" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var wire 32 Q" output_bottom [31:0] $end
$var reg 32 R" accumulator [31:0] $end
$var reg 32 S" output_bottom_reg [31:0] $end
$var reg 32 T" output_right_reg [31:0] $end
$upscope $end
$scope module pe44 $end
$var wire 1 % clk $end
$var wire 32 U" input_left [31:0] $end
$var wire 32 V" input_top [31:0] $end
$var wire 32 W" output_right [31:0] $end
$var wire 1 3 reset_accumulator $end
$var wire 32 X" output_bottom [31:0] $end
$var reg 32 Y" accumulator [31:0] $end
$var reg 32 Z" output_bottom_reg [31:0] $end
$var reg 32 [" output_right_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
bx @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
bx $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
bx f
b0 e
b0 d
b0 c
b0 b
b0 a
bx `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
bx Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
bx R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
bx K
bx J
b0 I
b0 H
b0 G
b0 F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
b11111111111111111111111111111111 =
bx <
b10000 ;
b1111 :
b1110 9
b1101 8
b10000 7
b1100 6
b1000 5
b100 4
13
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
0*
0)
0(
0'
b0 &
1%
b0 $
b0 #
b0 "
b0 !
$end
#1000
0%
#2000
b0 2
b0 E
b0 `
b0 .
b0 A
b0 @"
b0 1
b0 D
b0 Y
b0 -
b0 @
b0 $"
b0 0
b0 C
b0 R
b0 ,
b0 ?
b0 f
b0 /
b0 B
b0 K
b0 +
b0 >
b0 J
b1 &
1%
#3000
0%
#4000
b0 &
1%
#5000
0%
#6000
b1 &
1%
#7000
0%
#8000
b0 &
1%
#9000
0%
#10000
b1 &
1%
#11000
0%
#12000
b0 &
1%
#13000
0%
#14000
b1 &
1%
#15000
0%
03
#16000
1'
b11 &
1%
#17000
0%
#18000
b1001 8
b11 4
b1101 /
b1101 B
b1101 K
b100 +
b100 >
b100 J
1(
b1 &
b0 <
1%
#19000
0%
#20000
b1010 9
b111 5
b101 8
b10 4
b100 M
b100 Q
b100 P
b1101 L
b1101 g
b1101 O
1)
b1110 0
b1110 C
b1110 R
b1000 ,
b1000 ?
b1000 f
b1001 /
b1001 B
b1001 K
b11 +
b11 >
b11 J
b0 <
b11 &
1%
#21000
0%
#22000
b1011 :
b1011 6
b110 9
b110 5
b1 8
b1 4
b1111 1
b1111 D
b1111 Y
b1100 -
b1100 @
b1100 $"
b1010 0
b1010 C
b1010 R
b111 ,
b111 ?
b111 f
b101 /
b101 B
b101 K
b10 +
b10 >
b10 J
1*
b100 T
b100 X
b100 W
b1110 S
b1110 n
b1110 V
b1000 i
b1000 m
b1000 l
b1101 h
b1101 %"
b1101 k
b11 M
b11 Q
b11 P
b1001 L
b1001 g
b1001 O
b1 &
b0 <
1%
#23000
0%
#24000
b1100 ;
b1111 7
b111 :
b1010 6
b10 9
b101 5
b0 8
b0 4
b10 M
b10 Q
b10 P
b101 L
b101 g
b101 O
b111 i
b111 m
b111 l
b1001 h
b1001 %"
b1001 k
b1100 '"
b1100 +"
b1100 *"
b1101 &"
b1101 A"
b1101 )"
b11 T
b11 X
b11 W
b1010 S
b1010 n
b1010 V
b1000 p
b1000 t
b1000 s
b1110 o
b1110 ,"
b1110 r
b100 [
b100 _
b100 ^
b1111 Z
b1111 u
b1111 ]
b10000 2
b10000 E
b10000 `
b10000 .
b10000 A
b10000 @"
b1011 1
b1011 D
b1011 Y
b1011 -
b1011 @
b1011 $"
b110 0
b110 C
b110 R
b110 ,
b110 ?
b110 f
b1 /
b1 B
b1 K
b1 +
b1 >
b1 J
b0 <
b11 &
1%
#25000
0%
#26000
b1000 ;
b1110 7
b11 :
b1001 6
b0 9
b0 5
b1100 2
b1100 E
b1100 `
b1111 .
b1111 A
b1111 @"
b111 1
b111 D
b111 Y
b1010 -
b1010 @
b1010 $"
b10 0
b10 C
b10 R
b101 ,
b101 ?
b101 f
b0 /
b0 B
b0 K
b0 +
b0 >
b0 J
b100 b
b100 e
b10000 a
b10000 |
b10000 d
b1000 w
b1000 {
b1000 z
b1111 v
b1111 3"
b1111 y
b11 [
b11 _
b11 ^
b1011 Z
b1011 u
b1011 ]
b1100 ."
b1100 2"
b1100 1"
b1110 -"
b1110 H"
b1110 0"
b111 p
b111 t
b111 s
b1010 o
b1010 ,"
b1010 r
b10 T
b10 X
b10 W
b110 S
b110 n
b110 V
b10000 B"
b10000 G"
b10000 F"
b1101 $
b1101 F
b1101 C"
b1101 E"
b1011 '"
b1011 +"
b1011 *"
b1001 &"
b1001 A"
b1001 )"
b110 i
b110 m
b110 l
b101 h
b101 %"
b101 k
b1 M
b1 Q
b1 P
b1 L
b1 g
b1 O
b1 &
b0 <
1%
#27000
0%
#28000
b100 ;
b1101 7
b0 :
b0 6
b0 M
b0 Q
b0 P
b0 L
b0 g
b0 O
b101 i
b101 m
b101 l
b1 h
b1 %"
b1 k
b1010 '"
b1010 +"
b1010 *"
b101 &"
b101 A"
b101 )"
b1111 B"
b1111 G"
b1111 F"
b1001 $
b1001 F
b1001 C"
b1001 E"
b1 T
b1 X
b1 W
b10 S
b10 n
b10 V
b110 p
b110 t
b110 s
b110 o
b110 ,"
b110 r
b1011 ."
b1011 2"
b1011 1"
b1010 -"
b1010 H"
b1010 0"
b10000 I"
b10000 N"
b10000 M"
b1110 #
b1110 G
b1110 J"
b1110 L"
b10 [
b10 _
b10 ^
b111 Z
b111 u
b111 ]
b111 w
b111 {
b111 z
b1011 v
b1011 3"
b1011 y
b1100 5"
b1100 9"
b1100 8"
b1111 4"
b1111 O"
b1111 7"
b11 b
b11 e
b1100 a
b1100 |
b1100 d
b1000 ~
b1000 #"
b10000 }
b10000 :"
b10000 ""
b1000 2
b1000 E
b1000 `
b1110 .
b1110 A
b1110 @"
b11 1
b11 D
b11 Y
b1001 -
b1001 @
b1001 $"
b0 0
b0 C
b0 R
b0 ,
b0 ?
b0 f
b0 <
b11 &
1%
#29000
0%
#30000
b0 ;
b0 7
b100 2
b100 E
b100 `
b1101 .
b1101 A
b1101 @"
b0 1
b0 D
b0 Y
b0 -
b0 @
b0 $"
b1100 <"
b1100 ?"
b10000 ;"
b10000 V"
b10000 >"
b111 ~
b111 #"
b1100 }
b1100 :"
b1100 ""
b10 b
b10 e
b1000 a
b1000 |
b1000 d
b10000 P"
b10000 U"
b10000 T"
b1111 "
b1111 H
b1111 Q"
b1111 S"
b1011 5"
b1011 9"
b1011 8"
b1011 4"
b1011 O"
b1011 7"
b110 w
b110 {
b110 z
b111 v
b111 3"
b111 y
b1 [
b1 _
b1 ^
b11 Z
b11 u
b11 ]
b1111 I"
b1111 N"
b1111 M"
b1010 #
b1010 G
b1010 J"
b1010 L"
b1010 ."
b1010 2"
b1010 1"
b110 -"
b110 H"
b110 0"
b101 p
b101 t
b101 s
b10 o
b10 ,"
b10 r
b0 T
b0 X
b0 W
b0 S
b0 n
b0 V
b1110 B"
b1110 G"
b1110 F"
b101 $
b101 F
b101 C"
b101 E"
b1001 '"
b1001 +"
b1001 *"
b1 &"
b1 A"
b1 )"
b0 i
b0 m
b0 l
b0 h
b0 %"
b0 k
b1 &
b0 <
1%
#31000
0%
#32000
b0 '"
b0 +"
b0 *"
b0 &"
b0 A"
b0 )"
b1101 B"
b1101 G"
b1101 F"
b1 $
b1 F
b1 C"
b1 E"
b0 p
b0 t
b0 s
b0 o
b0 ,"
b0 r
b1001 ."
b1001 2"
b1001 1"
b10 -"
b10 H"
b10 0"
b1110 I"
b1110 N"
b1110 M"
b110 #
b110 G
b110 J"
b110 L"
b0 [
b0 _
b0 ^
b0 Z
b0 u
b0 ]
b101 w
b101 {
b101 z
b11 v
b11 3"
b11 y
b1010 5"
b1010 9"
b1010 8"
b111 4"
b111 O"
b111 7"
b1111 P"
b1111 U"
b1111 T"
b1011 "
b1011 H
b1011 Q"
b1011 S"
b1 b
b1 e
b100 a
b100 |
b100 d
b110 ~
b110 #"
b1000 }
b1000 :"
b1000 ""
b1011 <"
b1011 ?"
b1100 ;"
b1100 V"
b1100 >"
b10000 W"
b10000 ["
b10000 !
b10000 I
b10000 X"
b10000 Z"
b0 2
b0 E
b0 `
b0 .
b0 A
b0 @"
b0 <
b11 &
1%
#33000
0%
#34000
b1111 W"
b1111 ["
b1100 !
b1100 I
b1100 X"
b1100 Z"
b1010 <"
b1010 ?"
b1000 ;"
b1000 V"
b1000 >"
b101 ~
b101 #"
b100 }
b100 :"
b100 ""
b0 b
b0 e
b0 a
b0 |
b0 d
b1110 P"
b1110 U"
b1110 T"
b111 "
b111 H
b111 Q"
b111 S"
b1001 5"
b1001 9"
b1001 8"
b11 4"
b11 O"
b11 7"
b0 w
b0 {
b0 z
b0 v
b0 3"
b0 y
b1101 I"
b1101 N"
b1101 M"
b10 #
b10 G
b10 J"
b10 L"
b0 ."
b0 2"
b0 1"
b0 -"
b0 H"
b0 0"
b0 B"
b0 G"
b0 F"
b0 $
b0 F
b0 C"
b0 E"
b1 &
b0 <
1%
#35000
0%
#36000
b0 I"
b0 N"
b0 M"
b0 #
b0 G
b0 J"
b0 L"
b0 5"
b0 9"
b0 8"
b0 4"
b0 O"
b0 7"
b1101 P"
b1101 U"
b1101 T"
b11 "
b11 H
b11 Q"
b11 S"
b0 ~
b0 #"
b0 }
b0 :"
b0 ""
b1001 <"
b1001 ?"
b100 ;"
b100 V"
b100 >"
b1110 W"
b1110 ["
b1000 !
b1000 I
b1000 X"
b1000 Z"
b0 <
b11 &
1%
#37000
0%
#38000
b1101 W"
b1101 ["
b100 !
b100 I
b100 X"
b100 Z"
b0 <"
b0 ?"
b0 ;"
b0 V"
b0 >"
b0 P"
b0 U"
b0 T"
b0 "
b0 H
b0 Q"
b0 S"
b1 &
b0 <
1%
#39000
0%
#40000
b0 W"
b0 ["
b0 !
b0 I
b0 X"
b0 Z"
b0 <
b11 &
1%
#41000
0%
#42000
b1 &
b0 <
1%
#43000
0%
#44000
b0 <
b11 &
1%
#45000
0%
#46000
b1 &
b0 <
1%
#47000
0%
#48000
b0 <
b11 &
1%
#49000
0%
#50000
b1 &
b0 <
1%
#51000
0%
#52000
b0 <
b11 &
1%
#53000
0%
#54000
b1 &
b0 <
1%
#55000
0%
#56000
b0 <
b11 &
1%
#57000
0%
#58000
b1 &
b0 <
1%
#59000
0%
#60000
b0 <
b11 &
1%
#61000
0%
#62000
b1 &
b0 <
1%
#63000
0%
#64000
b0 <
b11 &
1%
#65000
0%
#66000
b1 &
b0 <
1%
#67000
0%
#68000
b0 <
b11 &
1%
#69000
0%
#70000
b1 &
b0 <
1%
#71000
0%
#72000
b0 <
b11 &
1%
#73000
0%
#74000
b1 &
b0 <
1%
#75000
0%
#76000
b0 <
b11 &
1%
#77000
0%
#78000
b1 &
b0 <
1%
#79000
0%
#80000
b0 <
b11 &
1%
#81000
0%
#82000
b1 &
b0 <
1%
#83000
0%
#84000
b0 <
b11 &
1%
#85000
0%
#86000
b1 &
b0 <
1%
#87000
0%
#88000
b0 <
b11 &
1%
#89000
0%
#90000
b1 &
b0 <
1%
#91000
0%
#92000
b0 <
b11 &
1%
#93000
0%
#94000
b1 &
b0 <
1%
#95000
0%
#96000
b0 <
b11 &
1%
#97000
0%
#98000
b1 &
b0 <
1%
#99000
0%
#100000
b0 <
b11 &
1%
#101000
0%
#102000
b1 &
b0 <
1%
#103000
0%
#104000
b0 <
b11 &
1%
#105000
0%
#106000
b1 &
b0 <
1%
#107000
0%
#108000
b0 <
b11 &
1%
#109000
0%
#110000
b1 &
b0 <
1%
#111000
0%
#112000
b0 <
b11 &
1%
#113000
0%
#114000
b1 &
b0 <
1%
#115000
0%
#116000
b0 <
b11 &
1%
#117000
0%
#118000
b1 &
b0 <
1%
#119000
0%
#120000
b0 <
b11 &
1%
#121000
0%
#122000
b1 &
b0 <
1%
#123000
0%
#124000
b0 <
b11 &
1%
#125000
0%
#126000
b1 &
b0 <
1%
#127000
0%
#128000
b0 <
b11 &
1%
#129000
0%
#130000
b1 &
b0 <
1%
#131000
0%
#132000
b0 <
b11 &
1%
#133000
0%
#134000
b1 &
b0 <
1%
#135000
0%
