<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"state space" | Genetic Logic Lab</title><link>/tag/state-space/</link><atom:link href="/tag/state-space/index.xml" rel="self" type="application/rss+xml"/><description>"state space"</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Fri, 01 Mar 2002 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>"state space"</title><link>/tag/state-space/</link></image><item><title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title><link>/publication/direct-synthesis-timed-sung-taejung-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid><description/></item><item><title>Verification of Timed Systems Using POSETs</title><link>/publication/verification-timed-systems-belluomini-1998/</link><pubDate>Thu, 01 Jan 1998 00:00:00 +0000</pubDate><guid>/publication/verification-timed-systems-belluomini-1998/</guid><description/></item></channel></rss>