[13:34:41.565] <TB1>     INFO: *** Welcome to pxar ***
[13:34:41.565] <TB1>     INFO: *** Today: 2016/04/13
[13:34:41.573] <TB1>     INFO: *** Version: b2a7-dirty
[13:34:41.573] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:34:41.574] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:41.574] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//defaultMaskFile.dat
[13:34:41.574] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C15.dat
[13:34:41.651] <TB1>     INFO:         clk: 4
[13:34:41.651] <TB1>     INFO:         ctr: 4
[13:34:41.651] <TB1>     INFO:         sda: 19
[13:34:41.651] <TB1>     INFO:         tin: 9
[13:34:41.651] <TB1>     INFO:         level: 15
[13:34:41.651] <TB1>     INFO:         triggerdelay: 0
[13:34:41.651] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:34:41.651] <TB1>     INFO: Log level: DEBUG
[13:34:41.662] <TB1>     INFO: Found DTB DTB_WRECOM
[13:34:41.671] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:34:41.674] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:34:41.677] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:34:43.237] <TB1>     INFO: DUT info: 
[13:34:43.237] <TB1>     INFO: The DUT currently contains the following objects:
[13:34:43.237] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:34:43.237] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:34:43.237] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:34:43.237] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:34:43.237] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:43.237] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:34:43.237] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:43.237] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:43.237] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:43.237] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:43.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:34:43.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:43.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33411072
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1a9bf90
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1a12770
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb9b1d94010
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb9b7fff510
[13:34:43.242] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33476608 fPxarMemory = 0x7fb9b1d94010
[13:34:43.243] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 385.9mA
[13:34:43.244] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 478.3mA
[13:34:43.244] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[13:34:43.244] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:34:43.645] <TB1>     INFO: enter 'restricted' command line mode
[13:34:43.645] <TB1>     INFO: enter test to run
[13:34:43.645] <TB1>     INFO:   test: FPIXTest no parameter change
[13:34:43.645] <TB1>     INFO:   running: fpixtest
[13:34:43.645] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:34:43.648] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:34:43.648] <TB1>     INFO: ######################################################################
[13:34:43.648] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:34:43.648] <TB1>     INFO: ######################################################################
[13:34:43.651] <TB1>     INFO: ######################################################################
[13:34:43.651] <TB1>     INFO: PixTestPretest::doTest()
[13:34:43.651] <TB1>     INFO: ######################################################################
[13:34:43.654] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:43.654] <TB1>     INFO:    PixTestPretest::programROC() 
[13:34:43.654] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:01.671] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:35:01.671] <TB1>     INFO: IA differences per ROC:  18.5 20.1 19.3 17.7 18.5 20.1 18.5 20.1 20.9 20.1 17.7 16.9 20.1 18.5 19.3 19.3
[13:35:01.735] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:01.735] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:35:01.735] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:01.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:35:01.939] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[13:35:02.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7687 mA
[13:35:02.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  74 Ia 23.9688 mA
[13:35:02.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[13:35:02.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.3687 mA
[13:35:02.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.7687 mA
[13:35:02.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  84 Ia 23.9688 mA
[13:35:02.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[13:35:02.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[13:35:02.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 23.1688 mA
[13:35:02.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 24.7687 mA
[13:35:03.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  80 Ia 23.9688 mA
[13:35:03.153] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[13:35:03.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  74 Ia 23.9688 mA
[13:35:03.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1688 mA
[13:35:03.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 25.5688 mA
[13:35:03.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  75 Ia 22.3687 mA
[13:35:03.659] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 25.5688 mA
[13:35:03.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  77 Ia 23.1688 mA
[13:35:03.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 24.7687 mA
[13:35:03.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.1688 mA
[13:35:04.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 24.7687 mA
[13:35:04.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 23.9688 mA
[13:35:04.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.5688 mA
[13:35:04.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  70 Ia 23.1688 mA
[13:35:04.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  75 Ia 23.9688 mA
[13:35:04.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 26.3688 mA
[13:35:04.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  65 Ia 23.1688 mA
[13:35:04.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  70 Ia 24.7687 mA
[13:35:04.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  66 Ia 23.1688 mA
[13:35:04.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  71 Ia 24.7687 mA
[13:35:05.070] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  67 Ia 23.9688 mA
[13:35:05.172] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[13:35:05.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 23.9688 mA
[13:35:05.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[13:35:05.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.7687 mA
[13:35:05.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 23.9688 mA
[13:35:05.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3687 mA
[13:35:05.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 23.9688 mA
[13:35:05.880] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[13:35:05.981] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1688 mA
[13:35:06.082] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7687 mA
[13:35:06.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  79 Ia 23.1688 mA
[13:35:06.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  84 Ia 24.7687 mA
[13:35:06.384] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  80 Ia 23.9688 mA
[13:35:06.486] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[13:35:06.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[13:35:06.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 25.5688 mA
[13:35:06.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  75 Ia 23.1688 mA
[13:35:06.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.9688 mA
[13:35:06.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:35:06.919] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[13:35:06.919] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:35:06.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[13:35:06.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[13:35:06.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  74
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  67
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:35:06.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  88
[13:35:06.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:35:06.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:35:06.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:35:06.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:35:08.749] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[13:35:08.750] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.9  20.1  20.1  20.1  20.9  20.1  19.3  20.1  20.9  20.9  20.1  20.1  20.9
[13:35:08.784] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:08.785] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:35:08.785] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:08.921] <TB1>     INFO: Expecting 231680 events.
[13:35:17.031] <TB1>     INFO: 231680 events read in total (7392ms).
[13:35:17.186] <TB1>     INFO: Test took 8397ms.
[13:35:17.386] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:35:17.390] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 64
[13:35:17.394] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:35:17.397] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:35:17.401] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 62
[13:35:17.405] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:35:17.408] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:35:17.413] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 65
[13:35:17.417] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 64
[13:35:17.420] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 75 and Delta(CalDel) = 61
[13:35:17.424] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:35:17.427] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:35:17.431] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:35:17.434] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 58
[13:35:17.437] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 66
[13:35:17.441] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:35:17.481] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:35:17.518] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:17.518] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:35:17.518] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:17.654] <TB1>     INFO: Expecting 231680 events.
[13:35:25.731] <TB1>     INFO: 231680 events read in total (7362ms).
[13:35:25.736] <TB1>     INFO: Test took 8214ms.
[13:35:25.759] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[13:35:26.072] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[13:35:26.076] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 31.5
[13:35:26.080] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:35:26.083] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:35:26.087] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[13:35:26.090] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[13:35:26.094] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 33
[13:35:26.098] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 170 +/- 32.5
[13:35:26.102] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[13:35:26.106] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:35:26.109] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:35:26.114] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[13:35:26.117] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[13:35:26.121] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[13:35:26.124] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 30.5
[13:35:26.159] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:35:26.159] <TB1>     INFO: CalDel:      134   143   158   146   146   147   147   152   170   135   137   143   148   129   155   145
[13:35:26.159] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    54    51    51    51    51    51    51    51    51
[13:35:26.164] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat
[13:35:26.164] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C1.dat
[13:35:26.164] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C2.dat
[13:35:26.164] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C3.dat
[13:35:26.164] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C4.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C5.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C6.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C7.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C8.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C9.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C10.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C11.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C12.dat
[13:35:26.165] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C13.dat
[13:35:26.166] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C14.dat
[13:35:26.166] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:26.166] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:26.166] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:26.166] <TB1>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:35:26.166] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:35:26.254] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:35:26.254] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:35:26.254] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:35:26.254] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:35:26.257] <TB1>     INFO: ######################################################################
[13:35:26.257] <TB1>     INFO: PixTestTiming::doTest()
[13:35:26.257] <TB1>     INFO: ######################################################################
[13:35:26.258] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:26.258] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:35:26.258] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:26.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:35:28.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:35:30.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:35:32.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:35:34.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:35:37.247] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:35:39.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:35:41.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:44.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:46.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:48.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:35:50.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:35:53.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:35:55.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:35:57.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:35:59.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:36:02.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:03.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:05.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:36:06.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:36:08.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:09.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:11.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:12.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:14.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:15.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:36:18.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:36:21.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:36:25.005] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:36:28.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:36:31.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:36:34.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:36:37.099] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:36:38.620] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:36:40.140] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:36:41.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:36:43.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:36:44.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:36:46.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:36:47.742] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:36:49.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:36:51.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:36:53.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:36:55.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:36:56.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:59.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:37:01.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:37:03.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:37:05.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:37:08.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:37:10.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:37:12.762] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:37:15.036] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:37:17.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:37:19.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:37:21.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:37:24.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:37:26.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:37:28.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:37:30.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:37:33.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:37:35.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:37:37.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:37:40.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:37:42.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:37:44.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:37:46.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:37:49.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:37:51.411] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:37:53.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:37:55.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:37:58.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:38:00.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:38:02.023] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:38:04.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:38:06.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:38:08.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:38:11.116] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:38:13.389] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:38:15.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:38:17.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:38:19.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:38:20.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:38:22.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:38:24.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:38:25.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:38:27.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:38:28.573] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:38:30.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:31.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:33.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:38:34.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:38:36.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:38:37.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:38:39.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:38:40.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:42.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:43.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:45.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:46.811] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:48.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:38:49.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:38:51.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:38:52.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:54.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:56.687] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:38:58.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:39:00.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:39:01.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:39:03.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:39:16.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:39:18.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:39:19.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:39:21.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:39:24.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:39:26.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:39:28.800] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:39:31.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:39:33.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:39:35.620] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:39:37.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:39:40.167] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:39:42.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:39:44.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:39:46.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:39:49.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:39:51.533] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:39:53.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:56.464] <TB1>     INFO: TBM Phase Settings: 240
[13:39:56.465] <TB1>     INFO: 400MHz Phase: 4
[13:39:56.465] <TB1>     INFO: 160MHz Phase: 7
[13:39:56.465] <TB1>     INFO: Functional Phase Area: 4
[13:39:56.467] <TB1>     INFO: Test took 270210 ms.
[13:39:56.467] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:39:56.468] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:56.468] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:39:56.468] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:56.468] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:39:59.112] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:40:01.760] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:40:03.280] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:40:04.989] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:40:07.074] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:40:08.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:40:10.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:40:13.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:40:15.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:40:16.554] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:40:18.074] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:40:19.594] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:40:21.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:40:22.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:40:24.155] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:40:25.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:40:27.195] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:40:28.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:40:30.989] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:40:33.263] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:40:35.536] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:40:37.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:40:40.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:40:41.603] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:40:43.122] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:40:44.642] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:40:46.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:40:49.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:40:51.461] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:40:53.734] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:40:56.008] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:40:57.529] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:40:59.048] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:41:00.568] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:41:02.841] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:41:05.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:41:07.388] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:41:09.661] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:41:11.936] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:41:13.458] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:41:14.977] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:41:16.498] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:41:18.770] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:41:21.044] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:41:23.317] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:41:25.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:41:27.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:41:29.383] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:41:30.902] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:41:32.422] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:41:34.696] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:41:36.969] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:41:39.245] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:41:41.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:41:43.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:41:45.311] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:41:46.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:41:48.351] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:41:49.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:41:51.391] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:41:52.911] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:41:54.431] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:41:55.951] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:41:57.853] <TB1>     INFO: ROC Delay Settings: 228
[13:41:57.853] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:41:57.853] <TB1>     INFO: ROC Port 0 Delay: 4
[13:41:57.853] <TB1>     INFO: ROC Port 1 Delay: 4
[13:41:57.853] <TB1>     INFO: Functional ROC Area: 5
[13:41:57.857] <TB1>     INFO: Test took 121390 ms.
[13:41:57.857] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:41:57.857] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:57.857] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:41:57.857] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:58.996] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e062 c000 a101 80b1 40e9 40e9 40e9 40e9 40e9 40e9 40e9 40e9 e062 c000 
[13:41:58.996] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40e8 40e8 40e8 40e8 40e9 40e8 40e8 40e8 e022 c000 a102 80c0 40e8 40e8 40e8 40e8 40e9 40e9 40e9 40e9 e022 c000 
[13:41:58.996] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40e8 40e8 40e8 40e8 40e9 40e8 40e8 40e8 e022 c000 a103 8000 40e8 40e8 40e9 40e9 40e8 40e8 40e9 40e9 e022 c000 
[13:41:58.996] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:42:13.246] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:13.246] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:42:27.402] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:27.402] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:42:41.453] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:41.453] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:42:55.520] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:55.520] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:43:09.584] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:09.584] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:43:23.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:23.634] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:43:37.680] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:37.680] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:43:51.726] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:51.726] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:44:05.752] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:05.752] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:44:19.756] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:20.141] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:20.154] <TB1>     INFO: Decoding statistics:
[13:44:20.154] <TB1>     INFO:   General information:
[13:44:20.154] <TB1>     INFO: 	 16bit words read:         240000000
[13:44:20.154] <TB1>     INFO: 	 valid events total:       20000000
[13:44:20.154] <TB1>     INFO: 	 empty events:             20000000
[13:44:20.154] <TB1>     INFO: 	 valid events with pixels: 0
[13:44:20.154] <TB1>     INFO: 	 valid pixel hits:         0
[13:44:20.154] <TB1>     INFO:   Event errors: 	           0
[13:44:20.154] <TB1>     INFO: 	 start marker:             0
[13:44:20.154] <TB1>     INFO: 	 stop marker:              0
[13:44:20.154] <TB1>     INFO: 	 overflow:                 0
[13:44:20.154] <TB1>     INFO: 	 invalid 5bit words:       0
[13:44:20.154] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:44:20.154] <TB1>     INFO:   TBM errors: 		           0
[13:44:20.154] <TB1>     INFO: 	 flawed TBM headers:       0
[13:44:20.154] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:44:20.154] <TB1>     INFO: 	 event ID mismatches:      0
[13:44:20.154] <TB1>     INFO:   ROC errors: 		           0
[13:44:20.154] <TB1>     INFO: 	 missing ROC header(s):    0
[13:44:20.154] <TB1>     INFO: 	 misplaced readback start: 0
[13:44:20.154] <TB1>     INFO:   Pixel decoding errors:	   0
[13:44:20.154] <TB1>     INFO: 	 pixel data incomplete:    0
[13:44:20.154] <TB1>     INFO: 	 pixel address:            0
[13:44:20.154] <TB1>     INFO: 	 pulse height fill bit:    0
[13:44:20.154] <TB1>     INFO: 	 buffer corruption:        0
[13:44:20.154] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:44:20.155] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO:    Read back bit status: 1
[13:44:20.155] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO:    Timings are good!
[13:44:20.155] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.155] <TB1>     INFO: Test took 142298 ms.
[13:44:20.155] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:44:20.155] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:20.155] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:20.155] <TB1>     INFO: PixTestTiming::doTest took 533901 ms.
[13:44:20.155] <TB1>     INFO: PixTestTiming::doTest() done
[13:44:20.155] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:44:20.155] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:44:20.155] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:44:20.155] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:44:20.155] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:44:20.156] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:44:20.156] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:44:20.507] <TB1>     INFO: ######################################################################
[13:44:20.507] <TB1>     INFO: PixTestAlive::doTest()
[13:44:20.507] <TB1>     INFO: ######################################################################
[13:44:20.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.510] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:20.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:20.511] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:20.862] <TB1>     INFO: Expecting 41600 events.
[13:44:24.953] <TB1>     INFO: 41600 events read in total (3376ms).
[13:44:24.954] <TB1>     INFO: Test took 4443ms.
[13:44:24.962] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:24.962] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:44:24.962] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:44:25.338] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:44:25.338] <TB1>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[13:44:25.338] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[13:44:25.341] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:25.341] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:25.341] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:25.342] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:25.685] <TB1>     INFO: Expecting 41600 events.
[13:44:28.661] <TB1>     INFO: 41600 events read in total (2261ms).
[13:44:28.662] <TB1>     INFO: Test took 3320ms.
[13:44:28.662] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:28.662] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:44:28.662] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:44:28.662] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:44:29.070] <TB1>     INFO: PixTestAlive::maskTest() done
[13:44:29.070] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:29.073] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:29.073] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:29.073] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:29.074] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:29.420] <TB1>     INFO: Expecting 41600 events.
[13:44:33.520] <TB1>     INFO: 41600 events read in total (3385ms).
[13:44:33.521] <TB1>     INFO: Test took 4447ms.
[13:44:33.529] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:33.529] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:44:33.529] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:44:33.905] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:44:33.906] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:33.906] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:44:33.906] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:44:33.914] <TB1>     INFO: ######################################################################
[13:44:33.914] <TB1>     INFO: PixTestTrim::doTest()
[13:44:33.914] <TB1>     INFO: ######################################################################
[13:44:33.916] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:33.916] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:44:33.916] <TB1>     INFO:    ----------------------------------------------------------------------
[13:44:33.994] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:44:33.994] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:34.019] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:34.019] <TB1>     INFO:     run 1 of 1
[13:44:34.019] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:34.363] <TB1>     INFO: Expecting 5025280 events.
[13:45:19.577] <TB1>     INFO: 1414808 events read in total (44498ms).
[13:46:03.860] <TB1>     INFO: 2811912 events read in total (88781ms).
[13:46:48.238] <TB1>     INFO: 4216000 events read in total (133160ms).
[13:47:13.936] <TB1>     INFO: 5025280 events read in total (158857ms).
[13:47:13.977] <TB1>     INFO: Test took 159959ms.
[13:47:14.042] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:14.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:15.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:16.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:18.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:19.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:20.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:22.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:23.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:24.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:26.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:27.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:28.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:30.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:31.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:32.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:34.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:35.370] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237887488
[13:47:35.374] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0627 minThrLimit = 90.0318 minThrNLimit = 113.991 -> result = 90.0627 -> 90
[13:47:35.374] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8793 minThrLimit = 90.8013 minThrNLimit = 114.064 -> result = 90.8793 -> 90
[13:47:35.375] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6289 minThrLimit = 92.6076 minThrNLimit = 114.185 -> result = 92.6289 -> 92
[13:47:35.375] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7507 minThrLimit = 85.7404 minThrNLimit = 108.982 -> result = 85.7507 -> 85
[13:47:35.376] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9737 minThrLimit = 88.9187 minThrNLimit = 115.711 -> result = 88.9737 -> 88
[13:47:35.376] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.1167 minThrLimit = 82.1142 minThrNLimit = 105.185 -> result = 82.1167 -> 82
[13:47:35.377] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8938 minThrLimit = 88.8798 minThrNLimit = 109.265 -> result = 88.8938 -> 88
[13:47:35.377] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8081 minThrLimit = 97.7506 minThrNLimit = 119.872 -> result = 97.8081 -> 97
[13:47:35.377] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9091 minThrLimit = 88.8984 minThrNLimit = 108.52 -> result = 88.9091 -> 88
[13:47:35.378] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9527 minThrLimit = 90.9205 minThrNLimit = 114.849 -> result = 90.9527 -> 90
[13:47:35.378] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9116 minThrLimit = 86.8702 minThrNLimit = 111.141 -> result = 86.9116 -> 86
[13:47:35.378] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4499 minThrLimit = 83.4428 minThrNLimit = 103.994 -> result = 83.4499 -> 83
[13:47:35.379] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5778 minThrLimit = 90.5484 minThrNLimit = 113.664 -> result = 90.5778 -> 90
[13:47:35.379] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1673 minThrLimit = 83.1666 minThrNLimit = 107.101 -> result = 83.1673 -> 83
[13:47:35.380] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4199 minThrLimit = 93.3912 minThrNLimit = 113.991 -> result = 93.4199 -> 93
[13:47:35.380] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8786 minThrLimit = 91.8729 minThrNLimit = 115.373 -> result = 91.8786 -> 91
[13:47:35.380] <TB1>     INFO: ROC 0 VthrComp = 90
[13:47:35.380] <TB1>     INFO: ROC 1 VthrComp = 90
[13:47:35.380] <TB1>     INFO: ROC 2 VthrComp = 92
[13:47:35.380] <TB1>     INFO: ROC 3 VthrComp = 85
[13:47:35.380] <TB1>     INFO: ROC 4 VthrComp = 88
[13:47:35.381] <TB1>     INFO: ROC 5 VthrComp = 82
[13:47:35.381] <TB1>     INFO: ROC 6 VthrComp = 88
[13:47:35.381] <TB1>     INFO: ROC 7 VthrComp = 97
[13:47:35.381] <TB1>     INFO: ROC 8 VthrComp = 88
[13:47:35.381] <TB1>     INFO: ROC 9 VthrComp = 90
[13:47:35.382] <TB1>     INFO: ROC 10 VthrComp = 86
[13:47:35.382] <TB1>     INFO: ROC 11 VthrComp = 83
[13:47:35.382] <TB1>     INFO: ROC 12 VthrComp = 90
[13:47:35.382] <TB1>     INFO: ROC 13 VthrComp = 83
[13:47:35.382] <TB1>     INFO: ROC 14 VthrComp = 93
[13:47:35.382] <TB1>     INFO: ROC 15 VthrComp = 91
[13:47:35.382] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:47:35.383] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:47:35.395] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:35.395] <TB1>     INFO:     run 1 of 1
[13:47:35.395] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:35.738] <TB1>     INFO: Expecting 5025280 events.
[13:48:11.282] <TB1>     INFO: 887528 events read in total (34829ms).
[13:48:47.072] <TB1>     INFO: 1773136 events read in total (70619ms).
[13:49:22.947] <TB1>     INFO: 2658288 events read in total (106494ms).
[13:49:58.700] <TB1>     INFO: 3534152 events read in total (142247ms).
[13:50:34.174] <TB1>     INFO: 4405192 events read in total (177721ms).
[13:50:59.826] <TB1>     INFO: 5025280 events read in total (203373ms).
[13:50:59.903] <TB1>     INFO: Test took 204509ms.
[13:51:00.104] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:00.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:02.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:03.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:05.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:06.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:08.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:09.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:11.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:13.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:14.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:16.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:17.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:19.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:21.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:22.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:24.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:25.711] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318095360
[13:51:25.714] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.5505 for pixel 24/7 mean/min/max = 44.8611/34.0625/55.6598
[13:51:25.715] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.5249 for pixel 18/1 mean/min/max = 45.513/34.3767/56.6493
[13:51:25.715] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.5663 for pixel 51/79 mean/min/max = 45.32/34.0495/56.5905
[13:51:25.716] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.9165 for pixel 10/79 mean/min/max = 44.0588/32.9446/55.1729
[13:51:25.716] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4373 for pixel 8/17 mean/min/max = 45.4311/34.3745/56.4878
[13:51:25.716] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.0799 for pixel 51/5 mean/min/max = 43.1627/32.3782/53.9472
[13:51:25.717] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5264 for pixel 3/3 mean/min/max = 45.8146/35.0367/56.5925
[13:51:25.717] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 75.945 for pixel 23/2 mean/min/max = 53.4646/30.8953/76.0339
[13:51:25.717] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.7459 for pixel 0/7 mean/min/max = 47.8842/34.0193/61.749
[13:51:25.718] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.2942 for pixel 8/8 mean/min/max = 45.5152/34.4639/56.5665
[13:51:25.718] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.9858 for pixel 10/6 mean/min/max = 44.0534/33.0413/55.0654
[13:51:25.718] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.0454 for pixel 1/21 mean/min/max = 44.5629/32.7523/56.3734
[13:51:25.719] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0463 for pixel 9/79 mean/min/max = 45.0716/34.0149/56.1282
[13:51:25.719] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8559 for pixel 0/70 mean/min/max = 43.5023/31.814/55.1906
[13:51:25.719] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2167 for pixel 3/5 mean/min/max = 46.3734/32.473/60.2738
[13:51:25.720] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.9089 for pixel 0/4 mean/min/max = 45.5354/34.1057/56.9652
[13:51:25.720] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:51:25.852] <TB1>     INFO: Expecting 411648 events.
[13:51:33.453] <TB1>     INFO: 411648 events read in total (6881ms).
[13:51:33.459] <TB1>     INFO: Expecting 411648 events.
[13:51:40.943] <TB1>     INFO: 411648 events read in total (6816ms).
[13:51:40.952] <TB1>     INFO: Expecting 411648 events.
[13:51:48.374] <TB1>     INFO: 411648 events read in total (6755ms).
[13:51:48.385] <TB1>     INFO: Expecting 411648 events.
[13:51:55.843] <TB1>     INFO: 411648 events read in total (6788ms).
[13:51:55.856] <TB1>     INFO: Expecting 411648 events.
[13:52:03.457] <TB1>     INFO: 411648 events read in total (6936ms).
[13:52:03.474] <TB1>     INFO: Expecting 411648 events.
[13:52:10.960] <TB1>     INFO: 411648 events read in total (6832ms).
[13:52:10.981] <TB1>     INFO: Expecting 411648 events.
[13:52:18.477] <TB1>     INFO: 411648 events read in total (6841ms).
[13:52:18.497] <TB1>     INFO: Expecting 411648 events.
[13:52:26.015] <TB1>     INFO: 411648 events read in total (6861ms).
[13:52:26.038] <TB1>     INFO: Expecting 411648 events.
[13:52:33.621] <TB1>     INFO: 411648 events read in total (6930ms).
[13:52:33.646] <TB1>     INFO: Expecting 411648 events.
[13:52:41.241] <TB1>     INFO: 411648 events read in total (6945ms).
[13:52:41.270] <TB1>     INFO: Expecting 411648 events.
[13:52:48.871] <TB1>     INFO: 411648 events read in total (6957ms).
[13:52:48.902] <TB1>     INFO: Expecting 411648 events.
[13:52:56.514] <TB1>     INFO: 411648 events read in total (6971ms).
[13:52:56.550] <TB1>     INFO: Expecting 411648 events.
[13:53:04.098] <TB1>     INFO: 411648 events read in total (6911ms).
[13:53:04.132] <TB1>     INFO: Expecting 411648 events.
[13:53:11.717] <TB1>     INFO: 411648 events read in total (6937ms).
[13:53:11.753] <TB1>     INFO: Expecting 411648 events.
[13:53:19.358] <TB1>     INFO: 411648 events read in total (6963ms).
[13:53:19.400] <TB1>     INFO: Expecting 411648 events.
[13:53:26.999] <TB1>     INFO: 411648 events read in total (6965ms).
[13:53:27.040] <TB1>     INFO: Test took 121320ms.
[13:53:27.545] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0405 < 35 for itrim = 98; old thr = 34.2024 ... break
[13:53:27.581] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3241 < 35 for itrim = 101; old thr = 33.8546 ... break
[13:53:27.603] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0145 < 35 for itrim = 91; old thr = 34.1399 ... break
[13:53:27.634] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5432 < 35 for itrim+1 = 93; old thr = 34.6894 ... break
[13:53:27.678] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1026 < 35 for itrim = 107; old thr = 34.8404 ... break
[13:53:27.713] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3595 < 35 for itrim+1 = 87; old thr = 34.773 ... break
[13:53:27.747] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0406 < 35 for itrim = 98; old thr = 34.9322 ... break
[13:53:27.771] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.043 < 35 for itrim = 140; old thr = 32.8185 ... break
[13:53:27.798] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1577 < 35 for itrim = 112; old thr = 34.3819 ... break
[13:53:27.837] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.467 < 35 for itrim = 105; old thr = 34.3815 ... break
[13:53:27.879] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3886 < 35 for itrim+1 = 100; old thr = 34.7099 ... break
[13:53:27.912] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2297 < 35 for itrim+1 = 92; old thr = 34.7946 ... break
[13:53:27.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1519 < 35 for itrim = 91; old thr = 34.3123 ... break
[13:53:27.973] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2098 < 35 for itrim = 89; old thr = 34.2407 ... break
[13:53:27.002] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4197 < 35 for itrim = 109; old thr = 33.7195 ... break
[13:53:28.038] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1066 < 35 for itrim = 99; old thr = 34.3655 ... break
[13:53:28.114] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:53:28.124] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:28.124] <TB1>     INFO:     run 1 of 1
[13:53:28.125] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:28.474] <TB1>     INFO: Expecting 5025280 events.
[13:54:04.065] <TB1>     INFO: 870960 events read in total (34876ms).
[13:54:39.330] <TB1>     INFO: 1741312 events read in total (70141ms).
[13:55:14.984] <TB1>     INFO: 2611624 events read in total (105795ms).
[13:55:50.378] <TB1>     INFO: 3472024 events read in total (141189ms).
[13:56:25.948] <TB1>     INFO: 4327816 events read in total (176759ms).
[13:56:55.076] <TB1>     INFO: 5025280 events read in total (205887ms).
[13:56:55.169] <TB1>     INFO: Test took 207044ms.
[13:56:55.362] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:55.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:57.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:58.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:00.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:01.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:03.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:04.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:06.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:07.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:09.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:11.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:12.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:14.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:15.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:17.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:18.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:20.135] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324272128
[13:57:20.137] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.232429 .. 57.371514
[13:57:20.215] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 67 (-1/-1) hits flags = 528 (plus default)
[13:57:20.225] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:20.225] <TB1>     INFO:     run 1 of 1
[13:57:20.225] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:20.575] <TB1>     INFO: Expecting 2196480 events.
[13:58:00.497] <TB1>     INFO: 1089320 events read in total (39201ms).
[13:58:38.850] <TB1>     INFO: 2166416 events read in total (77554ms).
[13:58:40.256] <TB1>     INFO: 2196480 events read in total (78960ms).
[13:58:40.275] <TB1>     INFO: Test took 80050ms.
[13:58:40.326] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:40.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:41.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:42.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:43.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:44.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:45.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:47.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:48.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:49.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:50.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:51.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:52.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:53.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:54.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:55.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:56.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:58.068] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283623424
[13:58:58.149] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.658470 .. 46.024133
[13:58:58.224] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:58:58.234] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:58.234] <TB1>     INFO:     run 1 of 1
[13:58:58.234] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:58.577] <TB1>     INFO: Expecting 1763840 events.
[13:59:39.867] <TB1>     INFO: 1162432 events read in total (40575ms).
[14:00:01.008] <TB1>     INFO: 1763840 events read in total (61716ms).
[14:00:01.028] <TB1>     INFO: Test took 62794ms.
[14:00:01.065] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:01.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:02.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:03.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:04.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:04.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:05.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:06.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:07.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:08.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:09.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:10.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:11.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:12.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:13.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:14.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:15.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:16.588] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260939776
[14:00:16.670] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.408779 .. 43.647785
[14:00:16.744] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:00:16.754] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:16.754] <TB1>     INFO:     run 1 of 1
[14:00:16.754] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:17.098] <TB1>     INFO: Expecting 1497600 events.
[14:00:58.881] <TB1>     INFO: 1158024 events read in total (41069ms).
[14:01:11.073] <TB1>     INFO: 1497600 events read in total (53261ms).
[14:01:11.088] <TB1>     INFO: Test took 54334ms.
[14:01:11.120] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:11.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:12.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:13.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:14.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:15.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:16.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:16.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:17.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:18.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:19.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:20.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:21.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:22.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:23.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:24.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:25.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:26.460] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301522944
[14:01:26.550] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.301710 .. 43.174421
[14:01:26.625] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:01:26.635] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:26.635] <TB1>     INFO:     run 1 of 1
[14:01:26.635] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:26.980] <TB1>     INFO: Expecting 1331200 events.
[14:02:07.578] <TB1>     INFO: 1111968 events read in total (39883ms).
[14:02:15.770] <TB1>     INFO: 1331200 events read in total (48075ms).
[14:02:15.781] <TB1>     INFO: Test took 49146ms.
[14:02:15.812] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:15.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:16.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:17.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:18.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:19.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:20.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:21.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:22.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:23.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:24.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:26.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:27.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:28.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:29.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:30.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:31.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:32.332] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277073920
[14:02:32.418] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:02:32.418] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:02:32.429] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:32.429] <TB1>     INFO:     run 1 of 1
[14:02:32.429] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:32.791] <TB1>     INFO: Expecting 1364480 events.
[14:03:13.157] <TB1>     INFO: 1075128 events read in total (39651ms).
[14:03:24.095] <TB1>     INFO: 1364480 events read in total (50589ms).
[14:03:24.116] <TB1>     INFO: Test took 51688ms.
[14:03:24.158] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:24.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:25.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:26.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:27.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:28.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:29.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:30.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:30.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:31.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:32.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:33.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:34.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:35.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:36.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:37.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:38.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:39.668] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287068160
[14:03:39.702] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:03:39.702] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:03:39.702] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:03:39.703] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:03:39.704] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:03:39.704] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:03:39.704] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:03:39.704] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:03:39.704] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C0.dat
[14:03:39.712] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C1.dat
[14:03:39.719] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C2.dat
[14:03:39.727] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C3.dat
[14:03:39.735] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C4.dat
[14:03:39.742] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C5.dat
[14:03:39.750] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C6.dat
[14:03:39.758] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C7.dat
[14:03:39.765] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C8.dat
[14:03:39.774] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C9.dat
[14:03:39.782] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C10.dat
[14:03:39.790] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C11.dat
[14:03:39.797] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C12.dat
[14:03:39.805] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C13.dat
[14:03:39.812] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C14.dat
[14:03:39.819] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C15.dat
[14:03:39.827] <TB1>     INFO: PixTestTrim::trimTest() done
[14:03:39.827] <TB1>     INFO: vtrim:      98 101  91  93 107  87  98 140 112 105 100  92  91  89 109  99 
[14:03:39.827] <TB1>     INFO: vthrcomp:   90  90  92  85  88  82  88  97  88  90  86  83  90  83  93  91 
[14:03:39.827] <TB1>     INFO: vcal mean:  34.98  35.01  35.02  35.00  34.99  34.98  34.96  34.97  34.96  34.99  34.97  34.98  34.99  34.95  34.99  34.95 
[14:03:39.827] <TB1>     INFO: vcal RMS:    0.96   0.76   0.81   0.79   0.78   0.74   0.81   1.08   0.85   0.79   0.82   0.80   0.77   0.78   0.86   0.93 
[14:03:39.827] <TB1>     INFO: bits mean:   9.60   9.51   8.65   9.78   9.17   9.90   9.10   8.54   8.64   9.03  10.05   9.75   9.22  10.08   9.65   8.77 
[14:03:39.827] <TB1>     INFO: bits RMS:    2.49   2.38   2.85   2.54   2.53   2.63   2.46   2.59   2.62   2.60   2.39   2.59   2.56   2.58   2.51   2.73 
[14:03:39.837] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:39.837] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:03:39.837] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:39.843] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:03:39.843] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:03:39.855] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:39.855] <TB1>     INFO:     run 1 of 1
[14:03:39.855] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:40.208] <TB1>     INFO: Expecting 4160000 events.
[14:04:26.777] <TB1>     INFO: 1117380 events read in total (45854ms).
[14:05:11.830] <TB1>     INFO: 2224295 events read in total (90907ms).
[14:05:57.208] <TB1>     INFO: 3319200 events read in total (136286ms).
[14:06:31.885] <TB1>     INFO: 4160000 events read in total (170962ms).
[14:06:31.961] <TB1>     INFO: Test took 172106ms.
[14:06:32.102] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:32.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:34.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:36.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:37.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:39.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:41.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:43.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:45.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:47.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:49.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:51.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:52.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:54.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:56.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:58.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:00.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:02.391] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262918144
[14:07:02.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:07:02.468] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:07:02.469] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[14:07:02.480] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:02.480] <TB1>     INFO:     run 1 of 1
[14:07:02.480] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:02.824] <TB1>     INFO: Expecting 3952000 events.
[14:07:48.815] <TB1>     INFO: 1100450 events read in total (45276ms).
[14:08:34.009] <TB1>     INFO: 2191685 events read in total (90470ms).
[14:09:20.876] <TB1>     INFO: 3269405 events read in total (137338ms).
[14:09:48.564] <TB1>     INFO: 3952000 events read in total (165025ms).
[14:09:48.635] <TB1>     INFO: Test took 166156ms.
[14:09:48.770] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:49.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:50.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:52.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:54.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:56.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:58.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:00.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:01.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:03.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:05.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:07.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:09.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:11.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:12.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:14.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:16.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:18.399] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246247424
[14:10:18.400] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:10:18.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:10:18.475] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[14:10:18.486] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:18.486] <TB1>     INFO:     run 1 of 1
[14:10:18.486] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:18.828] <TB1>     INFO: Expecting 3702400 events.
[14:11:05.499] <TB1>     INFO: 1135585 events read in total (45956ms).
[14:11:50.663] <TB1>     INFO: 2256910 events read in total (91121ms).
[14:12:37.952] <TB1>     INFO: 3364640 events read in total (138409ms).
[14:12:51.913] <TB1>     INFO: 3702400 events read in total (152370ms).
[14:12:51.975] <TB1>     INFO: Test took 153489ms.
[14:12:52.091] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:52.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:54.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:55.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:57.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:59.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:01.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:02.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:04.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:06.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:08.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:10.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:12.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:13.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:15.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:17.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:19.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:21.395] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254537728
[14:13:21.396] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:13:21.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:13:21.472] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[14:13:21.482] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:21.482] <TB1>     INFO:     run 1 of 1
[14:13:21.483] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:21.834] <TB1>     INFO: Expecting 3744000 events.
[14:14:08.920] <TB1>     INFO: 1128440 events read in total (46371ms).
[14:14:53.916] <TB1>     INFO: 2243565 events read in total (91367ms).
[14:15:38.595] <TB1>     INFO: 3346040 events read in total (136047ms).
[14:15:55.012] <TB1>     INFO: 3744000 events read in total (152463ms).
[14:15:55.069] <TB1>     INFO: Test took 153587ms.
[14:15:55.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:55.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:57.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:59.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:00.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:02.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:04.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:06.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:08.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:10.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:11.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:13.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:15.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:17.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:19.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:21.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:22.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:24.828] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372084736
[14:16:24.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:24.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:24.902] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:16:24.911] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:24.911] <TB1>     INFO:     run 1 of 1
[14:16:24.911] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:25.255] <TB1>     INFO: Expecting 3723200 events.
[14:17:10.078] <TB1>     INFO: 1130405 events read in total (44108ms).
[14:17:54.475] <TB1>     INFO: 2248665 events read in total (88506ms).
[14:18:39.863] <TB1>     INFO: 3353660 events read in total (133893ms).
[14:18:55.393] <TB1>     INFO: 3723200 events read in total (149423ms).
[14:18:55.443] <TB1>     INFO: Test took 150532ms.
[14:18:55.562] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:55.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:57.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:59.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:01.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:03.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:05.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:06.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:08.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:10.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:12.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:14.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:16.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:18.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:19.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:21.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:23.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:25.495] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246177792
[14:19:25.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.11931, thr difference RMS: 1.75257
[14:19:25.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.03715, thr difference RMS: 1.56881
[14:19:25.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.90345, thr difference RMS: 1.72081
[14:19:25.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.84757, thr difference RMS: 1.19042
[14:19:25.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.56342, thr difference RMS: 1.27388
[14:19:25.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.05405, thr difference RMS: 1.16282
[14:19:25.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.10027, thr difference RMS: 1.54032
[14:19:25.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.2432, thr difference RMS: 1.57644
[14:19:25.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.1096, thr difference RMS: 1.63858
[14:19:25.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.45593, thr difference RMS: 1.64453
[14:19:25.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.54456, thr difference RMS: 1.22578
[14:19:25.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.39475, thr difference RMS: 1.28862
[14:19:25.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.33755, thr difference RMS: 1.36604
[14:19:25.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.8163, thr difference RMS: 1.17079
[14:19:25.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.2252, thr difference RMS: 1.55483
[14:19:25.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.49327, thr difference RMS: 1.5864
[14:19:25.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.15064, thr difference RMS: 1.77119
[14:19:25.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.97992, thr difference RMS: 1.54089
[14:19:25.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.86186, thr difference RMS: 1.70615
[14:19:25.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.91737, thr difference RMS: 1.16453
[14:19:25.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.47431, thr difference RMS: 1.30319
[14:19:25.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.88282, thr difference RMS: 1.16665
[14:19:25.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.08378, thr difference RMS: 1.54411
[14:19:25.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.1367, thr difference RMS: 1.57344
[14:19:25.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.97807, thr difference RMS: 1.63704
[14:19:25.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.29174, thr difference RMS: 1.63695
[14:19:25.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.51159, thr difference RMS: 1.2292
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.41952, thr difference RMS: 1.28078
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.36295, thr difference RMS: 1.38075
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.78141, thr difference RMS: 1.14591
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2001, thr difference RMS: 1.52825
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.34455, thr difference RMS: 1.59428
[14:19:25.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.29236, thr difference RMS: 1.72166
[14:19:25.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.11217, thr difference RMS: 1.54403
[14:19:25.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.89669, thr difference RMS: 1.70679
[14:19:25.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.09978, thr difference RMS: 1.1812
[14:19:25.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.52443, thr difference RMS: 1.29041
[14:19:25.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.87007, thr difference RMS: 1.13246
[14:19:25.504] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.14144, thr difference RMS: 1.50914
[14:19:25.504] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.1384, thr difference RMS: 1.56189
[14:19:25.504] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.99847, thr difference RMS: 1.61846
[14:19:25.504] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.30618, thr difference RMS: 1.61354
[14:19:25.505] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.58492, thr difference RMS: 1.24217
[14:19:25.505] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.50079, thr difference RMS: 1.26262
[14:19:25.505] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.57748, thr difference RMS: 1.33029
[14:19:25.505] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.95196, thr difference RMS: 1.14393
[14:19:25.505] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.2772, thr difference RMS: 1.5399
[14:19:25.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.32425, thr difference RMS: 1.54533
[14:19:25.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.42932, thr difference RMS: 1.71396
[14:19:25.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.23068, thr difference RMS: 1.52326
[14:19:25.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.00637, thr difference RMS: 1.7042
[14:19:25.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.2584, thr difference RMS: 1.17957
[14:19:25.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.57569, thr difference RMS: 1.27939
[14:19:25.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.87747, thr difference RMS: 1.14108
[14:19:25.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.14761, thr difference RMS: 1.50288
[14:19:25.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.1714, thr difference RMS: 1.54488
[14:19:25.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.08049, thr difference RMS: 1.61101
[14:19:25.508] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.3311, thr difference RMS: 1.59242
[14:19:25.508] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.73075, thr difference RMS: 1.23125
[14:19:25.508] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.51236, thr difference RMS: 1.26255
[14:19:25.508] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.67088, thr difference RMS: 1.31538
[14:19:25.509] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.08618, thr difference RMS: 1.10667
[14:19:25.509] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.3692, thr difference RMS: 1.55845
[14:19:25.509] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.3308, thr difference RMS: 1.53082
[14:19:25.613] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:19:25.616] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2091 seconds
[14:19:25.616] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:26.321] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:26.321] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:26.324] <TB1>     INFO: ######################################################################
[14:19:26.324] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:26.324] <TB1>     INFO: ######################################################################
[14:19:26.324] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:26.324] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:26.324] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:26.325] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:26.335] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:26.335] <TB1>     INFO:     run 1 of 1
[14:19:26.335] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:26.685] <TB1>     INFO: Expecting 59072000 events.
[14:19:55.799] <TB1>     INFO: 1072800 events read in total (28399ms).
[14:20:24.248] <TB1>     INFO: 2141200 events read in total (56848ms).
[14:20:52.510] <TB1>     INFO: 3210200 events read in total (85110ms).
[14:21:21.227] <TB1>     INFO: 4282600 events read in total (113827ms).
[14:21:49.440] <TB1>     INFO: 5350800 events read in total (142041ms).
[14:22:17.971] <TB1>     INFO: 6419800 events read in total (170571ms).
[14:22:46.472] <TB1>     INFO: 7492000 events read in total (199072ms).
[14:23:14.969] <TB1>     INFO: 8560400 events read in total (227569ms).
[14:23:43.395] <TB1>     INFO: 9630200 events read in total (255995ms).
[14:24:11.930] <TB1>     INFO: 10701200 events read in total (284530ms).
[14:24:40.458] <TB1>     INFO: 11769600 events read in total (313058ms).
[14:25:08.891] <TB1>     INFO: 12839600 events read in total (341491ms).
[14:25:37.401] <TB1>     INFO: 13911600 events read in total (370001ms).
[14:26:05.729] <TB1>     INFO: 14980200 events read in total (398329ms).
[14:26:34.244] <TB1>     INFO: 16051000 events read in total (426844ms).
[14:27:02.719] <TB1>     INFO: 17120600 events read in total (455319ms).
[14:27:31.158] <TB1>     INFO: 18189200 events read in total (483758ms).
[14:27:59.792] <TB1>     INFO: 19261800 events read in total (512392ms).
[14:28:28.284] <TB1>     INFO: 20331000 events read in total (540884ms).
[14:28:56.804] <TB1>     INFO: 21399800 events read in total (569404ms).
[14:29:25.277] <TB1>     INFO: 22472200 events read in total (597877ms).
[14:29:53.734] <TB1>     INFO: 23540600 events read in total (626334ms).
[14:30:22.251] <TB1>     INFO: 24611400 events read in total (654851ms).
[14:30:50.736] <TB1>     INFO: 25682600 events read in total (683336ms).
[14:31:19.197] <TB1>     INFO: 26750600 events read in total (711797ms).
[14:31:47.793] <TB1>     INFO: 27820200 events read in total (740393ms).
[14:32:16.357] <TB1>     INFO: 28891400 events read in total (768957ms).
[14:32:44.800] <TB1>     INFO: 29960200 events read in total (797400ms).
[14:33:13.351] <TB1>     INFO: 31031400 events read in total (825951ms).
[14:33:41.890] <TB1>     INFO: 32101600 events read in total (854490ms).
[14:34:10.437] <TB1>     INFO: 33169600 events read in total (883037ms).
[14:34:39.028] <TB1>     INFO: 34240600 events read in total (911628ms).
[14:35:07.583] <TB1>     INFO: 35311400 events read in total (940183ms).
[14:35:36.226] <TB1>     INFO: 36380400 events read in total (968826ms).
[14:36:04.770] <TB1>     INFO: 37452800 events read in total (997370ms).
[14:36:33.427] <TB1>     INFO: 38520000 events read in total (1026027ms).
[14:37:02.075] <TB1>     INFO: 39588600 events read in total (1054675ms).
[14:37:30.634] <TB1>     INFO: 40661000 events read in total (1083234ms).
[14:37:59.217] <TB1>     INFO: 41730400 events read in total (1111817ms).
[14:38:27.752] <TB1>     INFO: 42798400 events read in total (1140352ms).
[14:38:56.315] <TB1>     INFO: 43869000 events read in total (1168915ms).
[14:39:24.892] <TB1>     INFO: 44937800 events read in total (1197492ms).
[14:39:53.476] <TB1>     INFO: 46006200 events read in total (1226076ms).
[14:40:22.015] <TB1>     INFO: 47076600 events read in total (1254615ms).
[14:40:50.590] <TB1>     INFO: 48147000 events read in total (1283190ms).
[14:41:19.206] <TB1>     INFO: 49215400 events read in total (1311806ms).
[14:41:47.744] <TB1>     INFO: 50285000 events read in total (1340344ms).
[14:42:16.309] <TB1>     INFO: 51356200 events read in total (1368909ms).
[14:42:44.746] <TB1>     INFO: 52424400 events read in total (1397346ms).
[14:43:13.188] <TB1>     INFO: 53495200 events read in total (1425788ms).
[14:43:41.448] <TB1>     INFO: 54564800 events read in total (1454048ms).
[14:44:09.681] <TB1>     INFO: 55632600 events read in total (1482281ms).
[14:44:37.014] <TB1>     INFO: 56700400 events read in total (1509614ms).
[14:45:05.233] <TB1>     INFO: 57773000 events read in total (1537833ms).
[14:45:33.433] <TB1>     INFO: 58842000 events read in total (1566033ms).
[14:45:39.808] <TB1>     INFO: 59072000 events read in total (1572408ms).
[14:45:39.828] <TB1>     INFO: Test took 1573493ms.
[14:45:39.892] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:40.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:40.018] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:41.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:41.248] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:42.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:42.479] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:43.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:43.698] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:44.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:44.916] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:46.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:46.075] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:47.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:47.230] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:48.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:48.396] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:49.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:49.570] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:50.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:50.746] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:51.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:51.919] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:53.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:53.078] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:54.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:54.251] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:55.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:55.406] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:56.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:56.579] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:57.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:57.726] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:58.894] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 456884224
[14:45:58.923] <TB1>     INFO: PixTestScurves::scurves() done 
[14:45:58.923] <TB1>     INFO: Vcal mean:  35.07  35.07  35.12  35.05  35.11  35.07  35.08  35.25  35.15  35.09  35.14  35.09  35.09  35.04  35.10  35.08 
[14:45:58.923] <TB1>     INFO: Vcal RMS:    0.86   0.64   0.67   0.66   0.65   0.61   0.67   0.98   0.73   0.65   0.68   0.68   0.64   0.68   0.74   0.83 
[14:45:58.924] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:45:58.999] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:45:58.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:45:58.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:45:58.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:45:58.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:45:58.999] <TB1>     INFO: ######################################################################
[14:45:58.999] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:45:58.999] <TB1>     INFO: ######################################################################
[14:45:58.003] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:45:59.345] <TB1>     INFO: Expecting 41600 events.
[14:46:03.457] <TB1>     INFO: 41600 events read in total (3378ms).
[14:46:03.458] <TB1>     INFO: Test took 4455ms.
[14:46:03.466] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:03.466] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:46:03.466] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:46:03.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 50, 1] has eff 0/10
[14:46:03.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 50, 1]
[14:46:03.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 42, 72] has eff 0/10
[14:46:03.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 42, 72]
[14:46:03.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:46:03.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:46:03.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:46:03.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:46:03.812] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:04.158] <TB1>     INFO: Expecting 41600 events.
[14:46:08.288] <TB1>     INFO: 41600 events read in total (3416ms).
[14:46:08.288] <TB1>     INFO: Test took 4475ms.
[14:46:08.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:08.297] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:46:08.297] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:46:08.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.613
[14:46:08.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.393
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.891
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.185
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 172
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.216
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 165
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.5
[14:46:08.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 189
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.665
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 179
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.719
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 164
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.941
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.924
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.315
[14:46:08.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,15] phvalue 168
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.349
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.215
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 172
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.859
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.313
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.708
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:46:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:46:08.305] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:46:08.390] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:08.736] <TB1>     INFO: Expecting 41600 events.
[14:46:12.918] <TB1>     INFO: 41600 events read in total (3467ms).
[14:46:12.919] <TB1>     INFO: Test took 4529ms.
[14:46:12.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:12.928] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:46:12.928] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:46:12.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:46:12.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 2
[14:46:12.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6222
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5063
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.0584
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 51
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9457
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.3682
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 56
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9694
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 86
[14:46:12.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9884
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.36
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 61
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3545
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 74
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4043
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3545
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 60
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1011
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0483
[14:46:12.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 63
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5823
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9121
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 59
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8965
[14:46:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[14:46:12.936] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:46:13.340] <TB1>     INFO: Expecting 2560 events.
[14:46:14.299] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:14.299] <TB1>     INFO: Test took 1363ms.
[14:46:14.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:14.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[14:46:14.807] <TB1>     INFO: Expecting 2560 events.
[14:46:15.766] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:15.766] <TB1>     INFO: Test took 1466ms.
[14:46:15.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:15.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[14:46:16.274] <TB1>     INFO: Expecting 2560 events.
[14:46:17.232] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:17.232] <TB1>     INFO: Test took 1465ms.
[14:46:17.233] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:17.233] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:46:17.740] <TB1>     INFO: Expecting 2560 events.
[14:46:18.696] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:18.697] <TB1>     INFO: Test took 1464ms.
[14:46:18.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:18.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[14:46:19.204] <TB1>     INFO: Expecting 2560 events.
[14:46:20.163] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:20.164] <TB1>     INFO: Test took 1467ms.
[14:46:20.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:20.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 5 5
[14:46:20.671] <TB1>     INFO: Expecting 2560 events.
[14:46:21.629] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:21.629] <TB1>     INFO: Test took 1464ms.
[14:46:21.629] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:21.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:46:22.137] <TB1>     INFO: Expecting 2560 events.
[14:46:23.095] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:23.096] <TB1>     INFO: Test took 1466ms.
[14:46:23.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:23.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 7 7
[14:46:23.603] <TB1>     INFO: Expecting 2560 events.
[14:46:24.561] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:24.561] <TB1>     INFO: Test took 1465ms.
[14:46:24.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:24.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 8 8
[14:46:25.069] <TB1>     INFO: Expecting 2560 events.
[14:46:26.025] <TB1>     INFO: 2560 events read in total (241ms).
[14:46:26.025] <TB1>     INFO: Test took 1463ms.
[14:46:26.025] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:26.026] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[14:46:26.533] <TB1>     INFO: Expecting 2560 events.
[14:46:27.491] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:27.491] <TB1>     INFO: Test took 1465ms.
[14:46:27.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:27.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 10 10
[14:46:27.999] <TB1>     INFO: Expecting 2560 events.
[14:46:28.958] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:28.958] <TB1>     INFO: Test took 1466ms.
[14:46:28.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:28.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:46:29.466] <TB1>     INFO: Expecting 2560 events.
[14:46:30.424] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:30.424] <TB1>     INFO: Test took 1465ms.
[14:46:30.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:30.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 12 12
[14:46:30.932] <TB1>     INFO: Expecting 2560 events.
[14:46:31.890] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:31.890] <TB1>     INFO: Test took 1465ms.
[14:46:31.890] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:31.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:46:32.398] <TB1>     INFO: Expecting 2560 events.
[14:46:33.359] <TB1>     INFO: 2560 events read in total (246ms).
[14:46:33.359] <TB1>     INFO: Test took 1468ms.
[14:46:33.359] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:33.359] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 14 14
[14:46:33.867] <TB1>     INFO: Expecting 2560 events.
[14:46:34.825] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:34.826] <TB1>     INFO: Test took 1467ms.
[14:46:34.826] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:34.826] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[14:46:35.333] <TB1>     INFO: Expecting 2560 events.
[14:46:36.291] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:36.291] <TB1>     INFO: Test took 1465ms.
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:46:36.292] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:46:36.295] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:36.801] <TB1>     INFO: Expecting 655360 events.
[14:46:48.629] <TB1>     INFO: 655360 events read in total (11113ms).
[14:46:48.640] <TB1>     INFO: Expecting 655360 events.
[14:47:00.219] <TB1>     INFO: 655360 events read in total (11013ms).
[14:47:00.235] <TB1>     INFO: Expecting 655360 events.
[14:47:11.862] <TB1>     INFO: 655360 events read in total (11063ms).
[14:47:11.880] <TB1>     INFO: Expecting 655360 events.
[14:47:23.427] <TB1>     INFO: 655360 events read in total (10987ms).
[14:47:23.451] <TB1>     INFO: Expecting 655360 events.
[14:47:34.000] <TB1>     INFO: 655360 events read in total (10991ms).
[14:47:35.027] <TB1>     INFO: Expecting 655360 events.
[14:47:46.638] <TB1>     INFO: 655360 events read in total (11061ms).
[14:47:46.670] <TB1>     INFO: Expecting 655360 events.
[14:47:58.277] <TB1>     INFO: 655360 events read in total (11061ms).
[14:47:58.314] <TB1>     INFO: Expecting 655360 events.
[14:48:09.863] <TB1>     INFO: 655360 events read in total (11009ms).
[14:48:09.906] <TB1>     INFO: Expecting 655360 events.
[14:48:21.308] <TB1>     INFO: 655360 events read in total (10866ms).
[14:48:21.354] <TB1>     INFO: Expecting 655360 events.
[14:48:32.906] <TB1>     INFO: 655360 events read in total (11018ms).
[14:48:32.955] <TB1>     INFO: Expecting 655360 events.
[14:48:44.616] <TB1>     INFO: 655360 events read in total (11131ms).
[14:48:44.670] <TB1>     INFO: Expecting 655360 events.
[14:48:56.389] <TB1>     INFO: 655360 events read in total (11192ms).
[14:48:56.451] <TB1>     INFO: Expecting 655360 events.
[14:49:08.158] <TB1>     INFO: 655360 events read in total (11180ms).
[14:49:08.225] <TB1>     INFO: Expecting 655360 events.
[14:49:19.857] <TB1>     INFO: 655360 events read in total (11106ms).
[14:49:19.926] <TB1>     INFO: Expecting 655360 events.
[14:49:31.568] <TB1>     INFO: 655360 events read in total (11115ms).
[14:49:31.643] <TB1>     INFO: Expecting 655360 events.
[14:49:43.286] <TB1>     INFO: 655360 events read in total (11116ms).
[14:49:43.361] <TB1>     INFO: Test took 187066ms.
[14:49:43.463] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:43.761] <TB1>     INFO: Expecting 655360 events.
[14:49:55.500] <TB1>     INFO: 655360 events read in total (11025ms).
[14:49:55.512] <TB1>     INFO: Expecting 655360 events.
[14:50:07.164] <TB1>     INFO: 655360 events read in total (11091ms).
[14:50:07.179] <TB1>     INFO: Expecting 655360 events.
[14:50:18.787] <TB1>     INFO: 655360 events read in total (11041ms).
[14:50:18.807] <TB1>     INFO: Expecting 655360 events.
[14:50:30.412] <TB1>     INFO: 655360 events read in total (11047ms).
[14:50:30.436] <TB1>     INFO: Expecting 655360 events.
[14:50:42.033] <TB1>     INFO: 655360 events read in total (11043ms).
[14:50:42.061] <TB1>     INFO: Expecting 655360 events.
[14:50:53.669] <TB1>     INFO: 655360 events read in total (11055ms).
[14:50:53.701] <TB1>     INFO: Expecting 655360 events.
[14:51:05.305] <TB1>     INFO: 655360 events read in total (11058ms).
[14:51:05.341] <TB1>     INFO: Expecting 655360 events.
[14:51:16.929] <TB1>     INFO: 655360 events read in total (11045ms).
[14:51:16.969] <TB1>     INFO: Expecting 655360 events.
[14:51:28.567] <TB1>     INFO: 655360 events read in total (11057ms).
[14:51:28.611] <TB1>     INFO: Expecting 655360 events.
[14:51:40.213] <TB1>     INFO: 655360 events read in total (11066ms).
[14:51:40.263] <TB1>     INFO: Expecting 655360 events.
[14:51:51.859] <TB1>     INFO: 655360 events read in total (11066ms).
[14:51:51.914] <TB1>     INFO: Expecting 655360 events.
[14:52:03.492] <TB1>     INFO: 655360 events read in total (11051ms).
[14:52:03.549] <TB1>     INFO: Expecting 655360 events.
[14:52:15.158] <TB1>     INFO: 655360 events read in total (11083ms).
[14:52:15.225] <TB1>     INFO: Expecting 655360 events.
[14:52:26.832] <TB1>     INFO: 655360 events read in total (11081ms).
[14:52:26.898] <TB1>     INFO: Expecting 655360 events.
[14:52:38.514] <TB1>     INFO: 655360 events read in total (11090ms).
[14:52:38.595] <TB1>     INFO: Expecting 655360 events.
[14:52:50.195] <TB1>     INFO: 655360 events read in total (11073ms).
[14:52:50.269] <TB1>     INFO: Test took 186806ms.
[14:52:50.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:52:50.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:52:50.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:52:50.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:52:50.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:52:50.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:52:50.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:52:50.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:52:50.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:52:50.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:52:50.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:52:50.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:52:50.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:52:50.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:50.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:52:50.461] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.470] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.478] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.486] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.493] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.501] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.508] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.515] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:50.523] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:50.530] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:52:50.538] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:52:50.545] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:52:50.553] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:52:50.560] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:52:50.568] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:52:50.575] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.582] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.590] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.597] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:50.605] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:50.612] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.619] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.627] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.634] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.642] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.649] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:50.657] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:50.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:50.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:50.695] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:50.696] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:51.043] <TB1>     INFO: Expecting 41600 events.
[14:52:54.889] <TB1>     INFO: 41600 events read in total (3131ms).
[14:52:54.889] <TB1>     INFO: Test took 4191ms.
[14:52:55.540] <TB1>     INFO: Expecting 41600 events.
[14:52:59.367] <TB1>     INFO: 41600 events read in total (3113ms).
[14:52:59.367] <TB1>     INFO: Test took 4174ms.
[14:53:00.016] <TB1>     INFO: Expecting 41600 events.
[14:53:03.856] <TB1>     INFO: 41600 events read in total (3125ms).
[14:53:03.857] <TB1>     INFO: Test took 4184ms.
[14:53:04.162] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:04.295] <TB1>     INFO: Expecting 2560 events.
[14:53:05.252] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:05.252] <TB1>     INFO: Test took 1090ms.
[14:53:05.254] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:05.761] <TB1>     INFO: Expecting 2560 events.
[14:53:06.720] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:06.720] <TB1>     INFO: Test took 1466ms.
[14:53:06.722] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:07.229] <TB1>     INFO: Expecting 2560 events.
[14:53:08.187] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:08.188] <TB1>     INFO: Test took 1466ms.
[14:53:08.190] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:08.696] <TB1>     INFO: Expecting 2560 events.
[14:53:09.655] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:09.655] <TB1>     INFO: Test took 1465ms.
[14:53:09.657] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:10.164] <TB1>     INFO: Expecting 2560 events.
[14:53:11.122] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:11.123] <TB1>     INFO: Test took 1466ms.
[14:53:11.125] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:11.631] <TB1>     INFO: Expecting 2560 events.
[14:53:12.591] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:12.592] <TB1>     INFO: Test took 1467ms.
[14:53:12.594] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:13.100] <TB1>     INFO: Expecting 2560 events.
[14:53:14.060] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:14.061] <TB1>     INFO: Test took 1467ms.
[14:53:14.062] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:14.568] <TB1>     INFO: Expecting 2560 events.
[14:53:15.527] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:15.527] <TB1>     INFO: Test took 1465ms.
[14:53:15.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:16.036] <TB1>     INFO: Expecting 2560 events.
[14:53:16.995] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:16.996] <TB1>     INFO: Test took 1467ms.
[14:53:16.998] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:17.504] <TB1>     INFO: Expecting 2560 events.
[14:53:18.464] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:18.465] <TB1>     INFO: Test took 1467ms.
[14:53:18.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:18.973] <TB1>     INFO: Expecting 2560 events.
[14:53:19.932] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:19.933] <TB1>     INFO: Test took 1466ms.
[14:53:19.934] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:20.441] <TB1>     INFO: Expecting 2560 events.
[14:53:21.397] <TB1>     INFO: 2560 events read in total (241ms).
[14:53:21.398] <TB1>     INFO: Test took 1464ms.
[14:53:21.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:21.906] <TB1>     INFO: Expecting 2560 events.
[14:53:22.866] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:22.866] <TB1>     INFO: Test took 1466ms.
[14:53:22.868] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:23.374] <TB1>     INFO: Expecting 2560 events.
[14:53:24.333] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:24.334] <TB1>     INFO: Test took 1466ms.
[14:53:24.336] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:24.842] <TB1>     INFO: Expecting 2560 events.
[14:53:25.799] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:25.800] <TB1>     INFO: Test took 1464ms.
[14:53:25.802] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:26.308] <TB1>     INFO: Expecting 2560 events.
[14:53:27.265] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:27.266] <TB1>     INFO: Test took 1464ms.
[14:53:27.268] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:27.774] <TB1>     INFO: Expecting 2560 events.
[14:53:28.732] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:28.732] <TB1>     INFO: Test took 1464ms.
[14:53:28.734] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:29.241] <TB1>     INFO: Expecting 2560 events.
[14:53:30.200] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:30.201] <TB1>     INFO: Test took 1467ms.
[14:53:30.203] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:30.709] <TB1>     INFO: Expecting 2560 events.
[14:53:31.668] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:31.668] <TB1>     INFO: Test took 1465ms.
[14:53:31.670] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:32.177] <TB1>     INFO: Expecting 2560 events.
[14:53:33.135] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:33.135] <TB1>     INFO: Test took 1465ms.
[14:53:33.138] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:33.644] <TB1>     INFO: Expecting 2560 events.
[14:53:34.603] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:34.603] <TB1>     INFO: Test took 1465ms.
[14:53:34.606] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:35.112] <TB1>     INFO: Expecting 2560 events.
[14:53:36.072] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:36.072] <TB1>     INFO: Test took 1467ms.
[14:53:36.075] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:36.581] <TB1>     INFO: Expecting 2560 events.
[14:53:37.541] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:37.541] <TB1>     INFO: Test took 1466ms.
[14:53:37.544] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:38.049] <TB1>     INFO: Expecting 2560 events.
[14:53:39.007] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:39.008] <TB1>     INFO: Test took 1464ms.
[14:53:39.010] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:39.516] <TB1>     INFO: Expecting 2560 events.
[14:53:40.476] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:40.476] <TB1>     INFO: Test took 1466ms.
[14:53:40.478] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:40.985] <TB1>     INFO: Expecting 2560 events.
[14:53:41.944] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:41.944] <TB1>     INFO: Test took 1466ms.
[14:53:41.947] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:42.453] <TB1>     INFO: Expecting 2560 events.
[14:53:43.410] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:43.411] <TB1>     INFO: Test took 1464ms.
[14:53:43.413] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:43.919] <TB1>     INFO: Expecting 2560 events.
[14:53:44.875] <TB1>     INFO: 2560 events read in total (241ms).
[14:53:44.876] <TB1>     INFO: Test took 1463ms.
[14:53:44.878] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:45.384] <TB1>     INFO: Expecting 2560 events.
[14:53:46.343] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:46.344] <TB1>     INFO: Test took 1466ms.
[14:53:46.346] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:46.853] <TB1>     INFO: Expecting 2560 events.
[14:53:47.812] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:47.812] <TB1>     INFO: Test took 1467ms.
[14:53:47.814] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:48.322] <TB1>     INFO: Expecting 2560 events.
[14:53:49.279] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:49.280] <TB1>     INFO: Test took 1466ms.
[14:53:49.283] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:49.789] <TB1>     INFO: Expecting 2560 events.
[14:53:50.749] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:50.749] <TB1>     INFO: Test took 1466ms.
[14:53:51.768] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:53:51.768] <TB1>     INFO: PH scale (per ROC):    77  78  80  81  79  86  80  62  71  77  82  78  79  84  68  77
[14:53:51.768] <TB1>     INFO: PH offset (per ROC):  178 177 190 178 189 160 176 195 176 176 184 184 181 170 191 176
[14:53:51.942] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:53:51.944] <TB1>     INFO: ######################################################################
[14:53:51.944] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:53:51.944] <TB1>     INFO: ######################################################################
[14:53:51.944] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:53:51.956] <TB1>     INFO: scanning low vcal = 10
[14:53:52.298] <TB1>     INFO: Expecting 41600 events.
[14:53:56.013] <TB1>     INFO: 41600 events read in total (3000ms).
[14:53:56.013] <TB1>     INFO: Test took 4057ms.
[14:53:56.016] <TB1>     INFO: scanning low vcal = 20
[14:53:56.521] <TB1>     INFO: Expecting 41600 events.
[14:54:00.236] <TB1>     INFO: 41600 events read in total (3000ms).
[14:54:00.236] <TB1>     INFO: Test took 4220ms.
[14:54:00.238] <TB1>     INFO: scanning low vcal = 30
[14:54:00.744] <TB1>     INFO: Expecting 41600 events.
[14:54:04.449] <TB1>     INFO: 41600 events read in total (2990ms).
[14:54:04.450] <TB1>     INFO: Test took 4212ms.
[14:54:04.451] <TB1>     INFO: scanning low vcal = 40
[14:54:04.956] <TB1>     INFO: Expecting 41600 events.
[14:54:09.173] <TB1>     INFO: 41600 events read in total (3503ms).
[14:54:09.175] <TB1>     INFO: Test took 4723ms.
[14:54:09.179] <TB1>     INFO: scanning low vcal = 50
[14:54:09.602] <TB1>     INFO: Expecting 41600 events.
[14:54:13.817] <TB1>     INFO: 41600 events read in total (3500ms).
[14:54:13.818] <TB1>     INFO: Test took 4639ms.
[14:54:13.821] <TB1>     INFO: scanning low vcal = 60
[14:54:14.246] <TB1>     INFO: Expecting 41600 events.
[14:54:18.475] <TB1>     INFO: 41600 events read in total (3514ms).
[14:54:18.476] <TB1>     INFO: Test took 4656ms.
[14:54:18.480] <TB1>     INFO: scanning low vcal = 70
[14:54:18.905] <TB1>     INFO: Expecting 41600 events.
[14:54:23.142] <TB1>     INFO: 41600 events read in total (3522ms).
[14:54:23.143] <TB1>     INFO: Test took 4663ms.
[14:54:23.146] <TB1>     INFO: scanning low vcal = 80
[14:54:23.572] <TB1>     INFO: Expecting 41600 events.
[14:54:27.794] <TB1>     INFO: 41600 events read in total (3508ms).
[14:54:27.795] <TB1>     INFO: Test took 4649ms.
[14:54:27.799] <TB1>     INFO: scanning low vcal = 90
[14:54:28.223] <TB1>     INFO: Expecting 41600 events.
[14:54:32.464] <TB1>     INFO: 41600 events read in total (3526ms).
[14:54:32.465] <TB1>     INFO: Test took 4666ms.
[14:54:32.468] <TB1>     INFO: scanning low vcal = 100
[14:54:32.893] <TB1>     INFO: Expecting 41600 events.
[14:54:37.244] <TB1>     INFO: 41600 events read in total (3636ms).
[14:54:37.244] <TB1>     INFO: Test took 4776ms.
[14:54:37.247] <TB1>     INFO: scanning low vcal = 110
[14:54:37.671] <TB1>     INFO: Expecting 41600 events.
[14:54:41.934] <TB1>     INFO: 41600 events read in total (3548ms).
[14:54:41.934] <TB1>     INFO: Test took 4687ms.
[14:54:41.937] <TB1>     INFO: scanning low vcal = 120
[14:54:42.357] <TB1>     INFO: Expecting 41600 events.
[14:54:46.583] <TB1>     INFO: 41600 events read in total (3511ms).
[14:54:46.584] <TB1>     INFO: Test took 4647ms.
[14:54:46.586] <TB1>     INFO: scanning low vcal = 130
[14:54:47.012] <TB1>     INFO: Expecting 41600 events.
[14:54:51.229] <TB1>     INFO: 41600 events read in total (3502ms).
[14:54:51.230] <TB1>     INFO: Test took 4644ms.
[14:54:51.233] <TB1>     INFO: scanning low vcal = 140
[14:54:51.658] <TB1>     INFO: Expecting 41600 events.
[14:54:55.882] <TB1>     INFO: 41600 events read in total (3509ms).
[14:54:55.883] <TB1>     INFO: Test took 4650ms.
[14:54:55.886] <TB1>     INFO: scanning low vcal = 150
[14:54:56.310] <TB1>     INFO: Expecting 41600 events.
[14:55:00.520] <TB1>     INFO: 41600 events read in total (3495ms).
[14:55:00.521] <TB1>     INFO: Test took 4635ms.
[14:55:00.524] <TB1>     INFO: scanning low vcal = 160
[14:55:00.949] <TB1>     INFO: Expecting 41600 events.
[14:55:05.176] <TB1>     INFO: 41600 events read in total (3512ms).
[14:55:05.177] <TB1>     INFO: Test took 4653ms.
[14:55:05.180] <TB1>     INFO: scanning low vcal = 170
[14:55:05.605] <TB1>     INFO: Expecting 41600 events.
[14:55:09.837] <TB1>     INFO: 41600 events read in total (3517ms).
[14:55:09.837] <TB1>     INFO: Test took 4657ms.
[14:55:09.842] <TB1>     INFO: scanning low vcal = 180
[14:55:10.260] <TB1>     INFO: Expecting 41600 events.
[14:55:14.490] <TB1>     INFO: 41600 events read in total (3514ms).
[14:55:14.491] <TB1>     INFO: Test took 4649ms.
[14:55:14.494] <TB1>     INFO: scanning low vcal = 190
[14:55:14.920] <TB1>     INFO: Expecting 41600 events.
[14:55:19.167] <TB1>     INFO: 41600 events read in total (3531ms).
[14:55:19.167] <TB1>     INFO: Test took 4672ms.
[14:55:19.170] <TB1>     INFO: scanning low vcal = 200
[14:55:19.594] <TB1>     INFO: Expecting 41600 events.
[14:55:23.811] <TB1>     INFO: 41600 events read in total (3501ms).
[14:55:23.812] <TB1>     INFO: Test took 4642ms.
[14:55:23.815] <TB1>     INFO: scanning low vcal = 210
[14:55:24.238] <TB1>     INFO: Expecting 41600 events.
[14:55:28.505] <TB1>     INFO: 41600 events read in total (3553ms).
[14:55:28.506] <TB1>     INFO: Test took 4690ms.
[14:55:28.509] <TB1>     INFO: scanning low vcal = 220
[14:55:28.928] <TB1>     INFO: Expecting 41600 events.
[14:55:33.207] <TB1>     INFO: 41600 events read in total (3564ms).
[14:55:33.208] <TB1>     INFO: Test took 4699ms.
[14:55:33.212] <TB1>     INFO: scanning low vcal = 230
[14:55:33.631] <TB1>     INFO: Expecting 41600 events.
[14:55:37.901] <TB1>     INFO: 41600 events read in total (3555ms).
[14:55:37.901] <TB1>     INFO: Test took 4689ms.
[14:55:37.904] <TB1>     INFO: scanning low vcal = 240
[14:55:38.327] <TB1>     INFO: Expecting 41600 events.
[14:55:42.581] <TB1>     INFO: 41600 events read in total (3539ms).
[14:55:42.582] <TB1>     INFO: Test took 4678ms.
[14:55:42.584] <TB1>     INFO: scanning low vcal = 250
[14:55:43.007] <TB1>     INFO: Expecting 41600 events.
[14:55:47.281] <TB1>     INFO: 41600 events read in total (3559ms).
[14:55:47.282] <TB1>     INFO: Test took 4698ms.
[14:55:47.286] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:55:47.706] <TB1>     INFO: Expecting 41600 events.
[14:55:51.972] <TB1>     INFO: 41600 events read in total (3551ms).
[14:55:51.973] <TB1>     INFO: Test took 4687ms.
[14:55:51.976] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:55:52.398] <TB1>     INFO: Expecting 41600 events.
[14:55:56.631] <TB1>     INFO: 41600 events read in total (3518ms).
[14:55:56.632] <TB1>     INFO: Test took 4656ms.
[14:55:56.635] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:55:57.062] <TB1>     INFO: Expecting 41600 events.
[14:56:01.295] <TB1>     INFO: 41600 events read in total (3519ms).
[14:56:01.295] <TB1>     INFO: Test took 4660ms.
[14:56:01.298] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:56:01.723] <TB1>     INFO: Expecting 41600 events.
[14:56:05.982] <TB1>     INFO: 41600 events read in total (3544ms).
[14:56:05.983] <TB1>     INFO: Test took 4685ms.
[14:56:05.986] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:56:06.408] <TB1>     INFO: Expecting 41600 events.
[14:56:10.658] <TB1>     INFO: 41600 events read in total (3535ms).
[14:56:10.659] <TB1>     INFO: Test took 4673ms.
[14:56:11.194] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:56:11.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:56:11.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:56:11.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:56:11.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:56:11.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:56:11.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:56:11.199] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:56:11.199] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:56:11.199] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:56:11.199] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:56:11.199] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:56:49.905] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:56:49.906] <TB1>     INFO: non-linearity mean:  0.959 0.964 0.959 0.961 0.944 0.960 0.966 0.961 0.960 0.956 0.962 0.959 0.952 0.956 0.956 0.960
[14:56:49.906] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.007 0.005 0.004 0.006 0.005 0.006 0.005 0.007 0.007 0.006 0.006 0.005
[14:56:49.906] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:56:49.929] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:56:49.952] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:56:49.975] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:56:49.998] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:56:50.021] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:56:50.043] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:56:50.066] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:56:50.088] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:56:50.111] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:56:50.133] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:56:50.156] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:56:50.178] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:56:50.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:56:50.223] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:56:50.246] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:56:50.268] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:56:50.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:56:50.276] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:56:50.276] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:56:50.279] <TB1>     INFO: ######################################################################
[14:56:50.279] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:56:50.279] <TB1>     INFO: ######################################################################
[14:56:50.282] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:56:50.294] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:50.294] <TB1>     INFO:     run 1 of 1
[14:56:50.294] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:50.649] <TB1>     INFO: Expecting 3120000 events.
[14:57:40.032] <TB1>     INFO: 1312315 events read in total (48668ms).
[14:58:31.109] <TB1>     INFO: 2624865 events read in total (99745ms).
[14:58:49.553] <TB1>     INFO: 3120000 events read in total (118189ms).
[14:58:49.589] <TB1>     INFO: Test took 119296ms.
[14:58:49.658] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:49.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:51.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:52.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:54.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:55.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:56.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:58.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:59.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:00.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:02.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:03.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:05.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:06.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:07.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:09.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:10.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:12.105] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389066752
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2349, RMS = 0.867274
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3946, RMS = 0.973215
[14:59:12.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:12.138] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:59:12.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8232, RMS = 1.06453
[14:59:12.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:59:12.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:59:12.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6524, RMS = 1.04776
[14:59:12.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7938, RMS = 1.32167
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2238, RMS = 1.22568
[14:59:12.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3282, RMS = 1.66279
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0206, RMS = 1.77218
[14:59:12.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5616, RMS = 1.75617
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3664, RMS = 1.73217
[14:59:12.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9454, RMS = 1.26171
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2633, RMS = 1.26148
[14:59:12.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0171, RMS = 1.30437
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6212, RMS = 1.52626
[14:59:12.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:12.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:59:12.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.754, RMS = 2.5605
[14:59:12.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:59:12.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:59:12.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8889, RMS = 2.81255
[14:59:12.146] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.1435, RMS = 2.16818
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.194, RMS = 1.95455
[14:59:12.147] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4654, RMS = 1.2208
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9525, RMS = 1.05699
[14:59:12.148] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7429, RMS = 2.05196
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0123, RMS = 1.92371
[14:59:12.149] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1826, RMS = 2.10178
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4983, RMS = 2.05066
[14:59:12.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.202, RMS = 1.08062
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2973, RMS = 1.09078
[14:59:12.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9186, RMS = 1.60301
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3844, RMS = 1.6276
[14:59:12.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8863, RMS = 1.17283
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8195, RMS = 1.38338
[14:59:12.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9533, RMS = 1.18125
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6351, RMS = 1.19448
[14:59:12.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:12.159] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[14:59:12.159] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:59:12.159] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:59:12.254] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:59:12.254] <TB1>     INFO: enter test to run
[14:59:12.254] <TB1>     INFO:   test:  no parameter change
[14:59:12.255] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[14:59:12.256] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 479.9mA
[14:59:12.256] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:59:12.256] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:59:12.795] <TB1>    QUIET: Connection to board 26 closed.
[14:59:12.796] <TB1>     INFO: pXar: this is the end, my friend
[14:59:12.796] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
