Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 21 17:39:40 2023
| Host         : sp1c4 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                468         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (468)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1340)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (468)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_0 (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_1 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1340)
---------------------------------------------------
 There are 1340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.447        0.000                      0                46694        0.099        0.000                      0                46694        8.750        0.000                       0                  8067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.447        0.000                      0                46694        0.099        0.000                      0                46694        8.750        0.000                       0                  8067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.563ns  (logic 10.135ns (51.806%)  route 9.428ns (48.194%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 25.178 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.527 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/O[3]
                         net (fo=1, routed)           0.842    20.369    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_9__0_0[12]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.307    20.676 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][23]_i_8/O
                         net (fo=1, routed)           1.044    21.721    u_tinyriscv0/u_id_ex/inst_ff/regs[1][23]_i_8_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I0_O)        0.124    21.845 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][23]_i_4/O
                         net (fo=1, routed)           0.634    22.478    u_tinyriscv0/u_id_ex/inst_ff/regs[1][23]_i_4_n_0
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.124    22.602 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][23]_i_2/O
                         net (fo=36, routed)          0.874    23.476    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[21]
    SLICE_X37Y129        LUT6 (Prop_lut6_I4_O)        0.124    23.600 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[23]_i_2__0/O
                         net (fo=3, routed)           1.294    24.894    u_tinyriscv0/u_if_id/inst_ff/regs_rdata1_o[23]
    SLICE_X39Y106        LUT2 (Prop_lut2_I0_O)        0.124    25.018 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[23]_i_1__1/O
                         net (fo=1, routed)           0.000    25.018    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_5[15]
    SLICE_X39Y106        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.653    25.178    u_tinyriscv0/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[23]/C
                         clock pessimism              0.294    25.471    
                         clock uncertainty           -0.035    25.436    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.029    25.465    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         25.465    
                         arrival time                         -25.018    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[9][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.603ns  (logic 10.177ns (51.917%)  route 9.426ns (48.083%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 25.216 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.451 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/O[2]
                         net (fo=1, routed)           0.774    20.225    u_tinyriscv0/u_ex/p_16_in[22]
    SLICE_X35Y90         LUT4 (Prop_lut4_I2_O)        0.301    20.526 r  u_tinyriscv0/u_ex/regs[1][22]_i_17/O
                         net (fo=1, routed)           0.462    20.988    u_tinyriscv0/u_ex/regs[1][22]_i_17_n_0
    SLICE_X35Y91         LUT4 (Prop_lut4_I0_O)        0.124    21.112 r  u_tinyriscv0/u_ex/regs[1][22]_i_11/O
                         net (fo=1, routed)           0.626    21.739    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.863 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6/O
                         net (fo=1, routed)           0.926    22.788    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6_n_0
    SLICE_X33Y109        LUT5 (Prop_lut5_I2_O)        0.124    22.912 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2/O
                         net (fo=36, routed)          1.407    24.319    u_tinyriscv0/u_div/ex_reg_wdata_o[22]
    SLICE_X28Y132        LUT6 (Prop_lut6_I2_O)        0.124    24.443 r  u_tinyriscv0/u_div/regs[9][22]_i_2/O
                         net (fo=1, routed)           0.490    24.933    u_tinyriscv0/u_div/regs[9][22]_i_2_n_0
    SLICE_X28Y132        LUT5 (Prop_lut5_I0_O)        0.124    25.057 r  u_tinyriscv0/u_div/regs[9][22]_i_1__0/O
                         net (fo=1, routed)           0.000    25.057    u_tinyriscv0/u_regs/regs_reg[9][31]_1[22]
    SLICE_X28Y132        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[9][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.691    25.216    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X28Y132        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[9][22]/C
                         clock pessimism              0.294    25.509    
                         clock uncertainty           -0.035    25.474    
    SLICE_X28Y132        FDRE (Setup_fdre_C_D)        0.031    25.505    u_tinyriscv0/u_regs/regs_reg[9][22]
  -------------------------------------------------------------------
                         required time                         25.505    
                         arrival time                         -25.057    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[26][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.505ns  (logic 10.177ns (52.177%)  route 9.328ns (47.823%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 25.173 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.451 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/O[2]
                         net (fo=1, routed)           0.774    20.225    u_tinyriscv0/u_ex/p_16_in[22]
    SLICE_X35Y90         LUT4 (Prop_lut4_I2_O)        0.301    20.526 r  u_tinyriscv0/u_ex/regs[1][22]_i_17/O
                         net (fo=1, routed)           0.462    20.988    u_tinyriscv0/u_ex/regs[1][22]_i_17_n_0
    SLICE_X35Y91         LUT4 (Prop_lut4_I0_O)        0.124    21.112 r  u_tinyriscv0/u_ex/regs[1][22]_i_11/O
                         net (fo=1, routed)           0.626    21.739    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.863 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6/O
                         net (fo=1, routed)           0.926    22.788    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6_n_0
    SLICE_X33Y109        LUT5 (Prop_lut5_I2_O)        0.124    22.912 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2/O
                         net (fo=36, routed)          1.396    24.308    u_tinyriscv0/u_div/ex_reg_wdata_o[22]
    SLICE_X35Y134        LUT6 (Prop_lut6_I2_O)        0.124    24.432 r  u_tinyriscv0/u_div/regs[26][22]_i_2/O
                         net (fo=1, routed)           0.403    24.835    u_tinyriscv0/u_div/regs[26][22]_i_2_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124    24.959 r  u_tinyriscv0/u_div/regs[26][22]_i_1__0/O
                         net (fo=1, routed)           0.000    24.959    u_tinyriscv0/u_regs/regs_reg[26][31]_1[22]
    SLICE_X35Y134        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[26][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.648    25.173    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X35Y134        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[26][22]/C
                         clock pessimism              0.294    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X35Y134        FDRE (Setup_fdre_C_D)        0.029    25.460    u_tinyriscv0/u_regs/regs_reg[26][22]
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -24.959    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[10][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 10.252ns (52.627%)  route 9.228ns (47.373%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 25.177 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.644 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/O[3]
                         net (fo=1, routed)           1.374    21.019    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_9__0_0[15]
    SLICE_X40Y109        LUT5 (Prop_lut5_I3_O)        0.307    21.326 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21/O
                         net (fo=1, routed)           0.303    21.629    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.753 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0/O
                         net (fo=3, routed)           1.056    22.808    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I2_O)        0.124    22.932 r  u_tinyriscv0/u_id_ex/inst_ff/regs[0][27]_i_6/O
                         net (fo=29, routed)          1.177    24.109    u_tinyriscv0/u_div/regs_reg[0][27]_1
    SLICE_X44Y143        LUT6 (Prop_lut6_I3_O)        0.124    24.233 r  u_tinyriscv0/u_div/regs[10][27]_i_2/O
                         net (fo=1, routed)           0.577    24.811    u_tinyriscv0/u_div/regs[10][27]_i_2_n_0
    SLICE_X45Y143        LUT6 (Prop_lut6_I1_O)        0.124    24.935 r  u_tinyriscv0/u_div/regs[10][27]_i_1__0/O
                         net (fo=1, routed)           0.000    24.935    u_tinyriscv0/u_regs/regs_reg[10][31]_1[27]
    SLICE_X45Y143        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[10][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.652    25.177    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X45Y143        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[10][27]/C
                         clock pessimism              0.294    25.470    
                         clock uncertainty           -0.035    25.435    
    SLICE_X45Y143        FDRE (Setup_fdre_C_D)        0.029    25.464    u_tinyriscv0/u_regs/regs_reg[10][27]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 10.170ns (52.099%)  route 9.350ns (47.901%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 25.175 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.548 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/O[0]
                         net (fo=1, routed)           0.597    20.145    u_tinyriscv0/u_ex/p_16_in[24]
    SLICE_X33Y87         LUT4 (Prop_lut4_I0_O)        0.295    20.440 r  u_tinyriscv0/u_ex/regs[1][24]_i_10/O
                         net (fo=1, routed)           1.513    21.953    u_tinyriscv0/u_id_ex/inst_ff/regs[1][24]_i_2_1
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.124    22.077 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][24]_i_5/O
                         net (fo=1, routed)           0.280    22.357    u_tinyriscv0/u_id_ex/inst_ff/regs[1][24]_i_5_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    22.481 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][24]_i_2/O
                         net (fo=36, routed)          0.808    23.289    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[22]
    SLICE_X39Y129        LUT6 (Prop_lut6_I4_O)        0.124    23.413 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[24]_i_2__0/O
                         net (fo=3, routed)           1.412    24.825    u_tinyriscv0/u_if_id/inst_ff/regs_rdata1_o[24]
    SLICE_X44Y110        LUT2 (Prop_lut2_I0_O)        0.150    24.975 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[24]_i_1__1/O
                         net (fo=1, routed)           0.000    24.975    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_5[16]
    SLICE_X44Y110        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650    25.175    u_tinyriscv0/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X44Y110        FDRE                                         r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/C
                         clock pessimism              0.294    25.468    
                         clock uncertainty           -0.035    25.433    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)        0.075    25.508    u_tinyriscv0/u_id_ex/reg1_rdata_ff/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         25.508    
                         arrival time                         -24.975    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[11][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.531ns  (logic 10.294ns (52.705%)  route 9.237ns (47.295%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 25.235 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.568 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/O[2]
                         net (fo=1, routed)           1.027    20.595    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_9__0_0[14]
    SLICE_X41Y99         LUT5 (Prop_lut5_I3_O)        0.301    20.896 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_18/O
                         net (fo=1, routed)           0.284    21.180    u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_18_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.304 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_10/O
                         net (fo=1, routed)           1.087    22.392    u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_10_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I2_O)        0.124    22.516 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_5/O
                         net (fo=1, routed)           0.435    22.950    u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_5_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    23.074 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][26]_i_2/O
                         net (fo=35, routed)          1.509    24.583    u_tinyriscv0/u_div/ex_reg_wdata_o[26]
    SLICE_X59Y141        LUT6 (Prop_lut6_I2_O)        0.124    24.707 r  u_tinyriscv0/u_div/regs[11][26]_i_2/O
                         net (fo=1, routed)           0.154    24.862    u_tinyriscv0/u_div/regs[11][26]_i_2_n_0
    SLICE_X59Y141        LUT5 (Prop_lut5_I0_O)        0.124    24.986 r  u_tinyriscv0/u_div/regs[11][26]_i_1__0/O
                         net (fo=1, routed)           0.000    24.986    u_tinyriscv0/u_regs/regs_reg[11][31]_1[26]
    SLICE_X59Y141        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[11][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.710    25.235    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X59Y141        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[11][26]/C
                         clock pessimism              0.294    25.528    
                         clock uncertainty           -0.035    25.493    
    SLICE_X59Y141        FDRE (Setup_fdre_C_D)        0.029    25.522    u_tinyriscv0/u_regs/regs_reg[11][26]
  -------------------------------------------------------------------
                         required time                         25.522    
                         arrival time                         -24.986    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[30][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.458ns  (logic 10.252ns (52.687%)  route 9.206ns (47.313%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 25.176 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.644 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/O[3]
                         net (fo=1, routed)           1.374    21.019    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_9__0_0[15]
    SLICE_X40Y109        LUT5 (Prop_lut5_I3_O)        0.307    21.326 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21/O
                         net (fo=1, routed)           0.303    21.629    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.753 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0/O
                         net (fo=3, routed)           1.056    22.808    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I2_O)        0.124    22.932 r  u_tinyriscv0/u_id_ex/inst_ff/regs[0][27]_i_6/O
                         net (fo=29, routed)          1.243    24.175    u_tinyriscv0/u_div/regs_reg[0][27]_1
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124    24.299 r  u_tinyriscv0/u_div/regs[30][27]_i_2/O
                         net (fo=1, routed)           0.490    24.789    u_tinyriscv0/u_div/regs[30][27]_i_2_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I0_O)        0.124    24.913 r  u_tinyriscv0/u_div/regs[30][27]_i_1__0/O
                         net (fo=1, routed)           0.000    24.913    u_tinyriscv0/u_regs/regs_reg[30][31]_1[27]
    SLICE_X48Y146        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[30][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.651    25.176    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X48Y146        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[30][27]/C
                         clock pessimism              0.294    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X48Y146        FDRE (Setup_fdre_C_D)        0.031    25.465    u_tinyriscv0/u_regs/regs_reg[30][27]
  -------------------------------------------------------------------
                         required time                         25.465    
                         arrival time                         -24.913    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[17][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.511ns  (logic 10.369ns (53.143%)  route 9.142ns (46.857%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 25.231 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.446 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.446    u_tinyriscv0/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.761 r  u_tinyriscv0/u_ex/qout_r_reg[31]_i_52/O[3]
                         net (fo=1, routed)           1.355    21.117    u_tinyriscv0/u_ex/p_16_in[31]
    SLICE_X40Y111        LUT4 (Prop_lut4_I2_O)        0.307    21.424 r  u_tinyriscv0/u_ex/qout_r[31]_i_36__0/O
                         net (fo=2, routed)           0.417    21.841    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.965 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_15/O
                         net (fo=2, routed)           0.781    22.746    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_15_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I2_O)        0.124    22.870 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5/O
                         net (fo=29, routed)          1.311    24.181    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_5_n_0
    SLICE_X60Y132        LUT6 (Prop_lut6_I2_O)        0.124    24.305 r  u_tinyriscv0/u_id_ex/inst_ff/regs[17][31]_i_2__0/O
                         net (fo=1, routed)           0.537    24.842    u_tinyriscv0/u_div/regs_reg[17][31]_1
    SLICE_X60Y132        LUT6 (Prop_lut6_I1_O)        0.124    24.966 r  u_tinyriscv0/u_div/regs[17][31]_i_1__0/O
                         net (fo=1, routed)           0.000    24.966    u_tinyriscv0/u_regs/regs_reg[17][31]_1[31]
    SLICE_X60Y132        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[17][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.706    25.231    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X60Y132        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[17][31]/C
                         clock pessimism              0.294    25.524    
                         clock uncertainty           -0.035    25.489    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)        0.031    25.520    u_tinyriscv0/u_regs/regs_reg[17][31]
  -------------------------------------------------------------------
                         required time                         25.520    
                         arrival time                         -24.966    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.458ns  (logic 10.177ns (52.303%)  route 9.281ns (47.697%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 25.178 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.451 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/O[2]
                         net (fo=1, routed)           0.774    20.225    u_tinyriscv0/u_ex/p_16_in[22]
    SLICE_X35Y90         LUT4 (Prop_lut4_I2_O)        0.301    20.526 r  u_tinyriscv0/u_ex/regs[1][22]_i_17/O
                         net (fo=1, routed)           0.462    20.988    u_tinyriscv0/u_ex/regs[1][22]_i_17_n_0
    SLICE_X35Y91         LUT4 (Prop_lut4_I0_O)        0.124    21.112 r  u_tinyriscv0/u_ex/regs[1][22]_i_11/O
                         net (fo=1, routed)           0.626    21.739    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.863 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6/O
                         net (fo=1, routed)           0.926    22.788    u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_6_n_0
    SLICE_X33Y109        LUT5 (Prop_lut5_I2_O)        0.124    22.912 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][22]_i_2/O
                         net (fo=36, routed)          0.826    23.739    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[20]
    SLICE_X40Y116        LUT6 (Prop_lut6_I4_O)        0.124    23.863 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[22]_i_2__0/O
                         net (fo=3, routed)           0.925    24.788    u_tinyriscv0/u_if_id/inst_ff/regs_rdata1_o[22]
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.124    24.912 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[22]_i_1__5/O
                         net (fo=1, routed)           0.000    24.912    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_3[14]
    SLICE_X47Y102        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.653    25.178    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X47Y102        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[22]/C
                         clock pessimism              0.294    25.471    
                         clock uncertainty           -0.035    25.436    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.031    25.467    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         25.467    
                         arrival time                         -24.912    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg[15][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.446ns  (logic 10.252ns (52.720%)  route 9.194ns (47.280%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 25.177 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.650     5.454    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     5.910 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]/Q
                         net (fo=8, routed)           0.843     6.753    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[6]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0/O
                         net (fo=1, routed)           0.300     7.178    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_31__0_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_19__0/O
                         net (fo=7, routed)           0.183     7.485    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.609 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          0.998     8.607    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.731 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_15/O
                         net (fo=2, routed)           0.707     9.438    u_tinyriscv0/u_ex/mul_op1[1]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    13.474 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.476    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.994 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.994    15.988    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.112 r  u_tinyriscv0/u_ex/regs[1][19]_i_32/O
                         net (fo=1, routed)           0.000    16.112    u_tinyriscv0/u_ex/regs[1][19]_i_32_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.510 r  u_tinyriscv0/u_ex/regs_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.510    u_tinyriscv0/u_ex/regs_reg[1][19]_i_17_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.844 f  u_tinyriscv0/u_ex/regs_reg[1][23]_i_17/O[1]
                         net (fo=2, routed)           0.704    17.548    u_tinyriscv0/u_ex/regs_reg[1][23]_i_17_n_6
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.303    17.851 r  u_tinyriscv0/u_ex/regs[1][0]_i_47/O
                         net (fo=1, routed)           0.000    17.851    u_tinyriscv0/u_ex/regs[1][0]_i_47_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.393    u_tinyriscv0/u_ex/regs_reg[1][0]_i_39_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.510 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.510    u_tinyriscv0/u_ex/regs_reg[1][0]_i_33_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.627 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.627    u_tinyriscv0/u_ex/regs_reg[1][0]_i_24_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.744 r  u_tinyriscv0/u_ex/regs_reg[1][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.744    u_tinyriscv0/u_ex/regs_reg[1][0]_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.861 r  u_tinyriscv0/u_ex/regs_reg[1][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.861    u_tinyriscv0/u_ex/regs_reg[1][4]_i_13_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.978 r  u_tinyriscv0/u_ex/regs_reg[1][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.978    u_tinyriscv0/u_ex/regs_reg[1][10]_i_17_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.095 r  u_tinyriscv0/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.095    u_tinyriscv0/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.212 r  u_tinyriscv0/u_ex/regs_reg[1][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.212    u_tinyriscv0/u_ex/regs_reg[1][18]_i_12_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.329    u_tinyriscv0/u_ex/regs_reg[1][25]_i_33_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.644 r  u_tinyriscv0/u_ex/regs_reg[1][25]_i_19/O[3]
                         net (fo=1, routed)           1.374    21.019    u_tinyriscv0/u_id_ex/inst_ff/qout_r[29]_i_9__0_0[15]
    SLICE_X40Y109        LUT5 (Prop_lut5_I3_O)        0.307    21.326 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21/O
                         net (fo=1, routed)           0.303    21.629    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_21_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.753 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0/O
                         net (fo=3, routed)           1.056    22.808    u_tinyriscv0/u_id_ex/inst_ff/qout_r[27]_i_9__0_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I2_O)        0.124    22.932 r  u_tinyriscv0/u_id_ex/inst_ff/regs[0][27]_i_6/O
                         net (fo=29, routed)          1.181    24.113    u_tinyriscv0/u_div/regs_reg[0][27]_1
    SLICE_X44Y143        LUT6 (Prop_lut6_I2_O)        0.124    24.237 r  u_tinyriscv0/u_div/regs[15][27]_i_2/O
                         net (fo=1, routed)           0.540    24.777    u_tinyriscv0/u_div/regs[15][27]_i_2_n_0
    SLICE_X44Y143        LUT6 (Prop_lut6_I1_O)        0.124    24.901 r  u_tinyriscv0/u_div/regs[15][27]_i_1__0/O
                         net (fo=1, routed)           0.000    24.901    u_tinyriscv0/u_regs/regs_reg[15][31]_1[27]
    SLICE_X44Y143        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[15][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.652    25.177    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X44Y143        FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[15][27]/C
                         clock pessimism              0.294    25.470    
                         clock uncertainty           -0.035    25.435    
    SLICE_X44Y143        FDRE (Setup_fdre_C_D)        0.029    25.464    u_tinyriscv0/u_regs/regs_reg[15][27]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -24.900    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.685%)  route 0.271ns (59.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.634     1.600    u_tinyriscv0/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X51Y105        FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[5]/Q
                         net (fo=7, routed)           0.271     2.012    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[5]_20
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.057 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[5]_i_1__3/O
                         net (fo=1, routed)           0.000     2.057    u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[5]_0
    SLICE_X49Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.910     2.124    u_tinyriscv0/u_id_ex/op1_jump_ff/clk_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[5]/C
                         clock pessimism             -0.257     1.868    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     1.959    u_tinyriscv0/u_id_ex/op1_jump_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/sbcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_dm/read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.599     1.565    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X95Y69         FDCE                                         r  u_jtag_top1/u_jtag_dm/sbcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  u_jtag_top1/u_jtag_dm/sbcs_reg[1]/Q
                         net (fo=1, routed)           0.054     1.760    u_jtag_top1/u_jtag_dm/rx/read_data_reg[31]_0[1]
    SLICE_X94Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  u_jtag_top1/u_jtag_dm/rx/read_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    u_jtag_top1/u_jtag_dm/rx_n_127
    SLICE_X94Y69         FDCE                                         r  u_jtag_top1/u_jtag_dm/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.867     2.081    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X94Y69         FDCE                                         r  u_jtag_top1/u_jtag_dm/read_data_reg[1]/C
                         clock pessimism             -0.503     1.578    
    SLICE_X94Y69         FDCE (Hold_fdce_C_D)         0.121     1.699    u_jtag_top1/u_jtag_dm/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[0]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[1]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[2]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[3]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[4]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[5]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[6]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/rdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.131%)  route 0.234ns (52.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.607     1.573    spi_0/clk_IBUF_BUFG
    SLICE_X90Y98         FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.117     1.854    spi_0/spi_clk_edge_cnt[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  spi_0/rdata[7]_i_1/O
                         net (fo=8, routed)           0.118     2.016    spi_0/rdata[7]_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.963     2.177    spi_0/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  spi_0/rdata_reg[7]/C
                         clock pessimism             -0.253     1.924    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.908    spi_0/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X40Y66    over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X44Y67    succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X81Y108   gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X89Y104   gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X87Y103   gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X89Y104   gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X89Y104   gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X89Y103   gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X90Y113   gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y103   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y103   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y99    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y103   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y103   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1338 Endpoints
Min Delay          1338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/ack_d_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 1.652ns (12.045%)  route 12.064ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.843    13.716    u_jtag_top0/u_jtag_driver/tx/p_0_out
    SLICE_X67Y145        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/ack_d_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/ack_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 1.652ns (12.045%)  route 12.064ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.843    13.716    u_jtag_top0/u_jtag_driver/tx/p_0_out
    SLICE_X67Y145        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/ack_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/req_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 1.652ns (12.045%)  route 12.064ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.843    13.716    u_jtag_top0/u_jtag_driver/tx/p_0_out
    SLICE_X67Y145        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/req_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 1.652ns (12.045%)  route 12.064ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.843    13.716    u_jtag_top0/u_jtag_driver/tx/p_0_out
    SLICE_X67Y145        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 1.652ns (12.045%)  route 12.064ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.843    13.716    u_jtag_top0/u_jtag_driver/tx/p_0_out
    SLICE_X67Y145        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 1.652ns (12.091%)  route 12.011ns (87.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.791    13.663    u_jtag_top0/u_jtag_driver/p_0_out
    SLICE_X64Y137        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 1.652ns (12.091%)  route 12.011ns (87.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.791    13.663    u_jtag_top0/u_jtag_driver/p_0_out
    SLICE_X64Y137        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 1.652ns (12.091%)  route 12.011ns (87.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.791    13.663    u_jtag_top0/u_jtag_driver/p_0_out
    SLICE_X64Y137        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 1.652ns (12.091%)  route 12.011ns (87.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.791    13.663    u_jtag_top0/u_jtag_driver/p_0_out
    SLICE_X64Y137        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 1.652ns (12.091%)  route 12.011ns (87.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)        4.221     5.749    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X90Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.873 f  u_tinyriscv0/u_csr_reg/timer_value[31]_i_1/O
                         net (fo=1863, routed)        7.791    13.663    u_jtag_top0/u_jtag_driver/p_0_out
    SLICE_X64Y137        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[6]/C
    SLICE_X95Y74         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.105     0.233    u_jtag_top1/u_jtag_driver/recv_data[6]
    SLICE_X96Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.518%)  route 0.107ns (45.482%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.107     0.235    u_jtag_top0/u_jtag_driver/recv_data[30]
    SLICE_X67Y140        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/C
    SLICE_X95Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/Q
                         net (fo=1, routed)           0.100     0.241    u_jtag_top1/u_jtag_driver/recv_data[15]
    SLICE_X96Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/C
    SLICE_X65Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/Q
                         net (fo=1, routed)           0.100     0.241    u_jtag_top0/u_jtag_driver/recv_data[39]
    SLICE_X67Y140        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[36]/C
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[36]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top0/u_jtag_driver/recv_data[36]
    SLICE_X67Y140        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/C
    SLICE_X101Y72        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/Q
                         net (fo=1, routed)           0.114     0.242    u_jtag_top1/u_jtag_driver/recv_data[26]
    SLICE_X100Y73        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.883%)  route 0.114ns (47.117%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.114     0.242    u_jtag_top0/u_jtag_driver/recv_data[12]
    SLICE_X67Y133        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.700%)  route 0.115ns (47.300%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X103Y72        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.115     0.243    u_jtag_top1/u_jtag_driver/recv_data[30]
    SLICE_X104Y72        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/C
    SLICE_X67Y139        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/Q
                         net (fo=1, routed)           0.115     0.243    u_jtag_top0/u_jtag_driver/recv_data[34]
    SLICE_X67Y138        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.371%)  route 0.116ns (47.629%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[32]/C
    SLICE_X103Y72        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[32]/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top1/u_jtag_driver/recv_data[32]
    SLICE_X104Y72        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[32]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 over_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.077ns (44.547%)  route 5.075ns (55.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.643     5.447    clk_IBUF_BUFG
    SLICE_X40Y66         FDSE                                         r  over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDSE (Prop_fdse_C_Q)         0.456     5.903 r  over_reg/Q
                         net (fo=1, routed)           5.075    10.978    over_OBUF
    J14                  OBUF (Prop_obuf_I_O)         3.621    14.599 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    14.599    over
    J14                                                               r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 succ_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.080ns (45.336%)  route 4.920ns (54.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.642     5.446    clk_IBUF_BUFG
    SLICE_X44Y67         FDSE                                         r  succ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDSE (Prop_fdse_C_Q)         0.456     5.902 r  succ_reg/Q
                         net (fo=1, routed)           4.920    10.822    succ_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.624    14.447 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000    14.447    succ
    K14                                                               r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.340ns (51.307%)  route 4.119ns (48.693%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.912     5.716    gpio_0/clk_IBUF_BUFG
    SLICE_X81Y108        FDRE                                         r  gpio_0/gpio_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.456     6.172 r  gpio_0/gpio_ctrl_reg[0]/Q
                         net (fo=5, routed)           1.174     7.347    gpio_0/Q[0]
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.152     7.499 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.944    10.443    gpio_IOBUF[0]_inst/T
    H18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.732    14.175 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.175    gpio[0]
    H18                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.391ns (55.002%)  route 3.593ns (44.998%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.974     5.778    spi_0/clk_IBUF_BUFG
    SLICE_X91Y101        FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.456     6.234 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=3, routed)           0.857     7.091    spi_0/spi_ctrl_reg[3]_0
    SLICE_X91Y101        LUT1 (Prop_lut1_I0_O)        0.154     7.245 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.736     9.981    spi_ss_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.781    13.762 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    13.762    spi_ss
    T15                                                               r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 4.110ns (52.948%)  route 3.653ns (47.052%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.889     5.693    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X65Y126        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDCE (Prop_fdce_C_Q)         0.456     6.149 f  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           0.758     6.907    u_jtag_top0/u_jtag_dm/jtag_halt_req_o_0
    SLICE_X65Y121        LUT1 (Prop_lut1_I0_O)        0.124     7.031 r  u_jtag_top0/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.895     9.926    halted_ind_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.530    13.456 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000    13.456    halted_ind
    J18                                                               r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.176ns (55.346%)  route 3.369ns (44.654%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.974     5.778    gpio_0/clk_IBUF_BUFG
    SLICE_X91Y102        FDRE                                         r  gpio_0/gpio_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDRE (Prop_fdre_C_Q)         0.456     6.234 r  gpio_0/gpio_ctrl_reg[2]/Q
                         net (fo=4, routed)           0.957     7.191    gpio_0/Q[2]
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.315 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.412     9.728    gpio_IOBUF[1]_inst/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.596    13.324 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.324    gpio[1]
    M14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.144ns (60.926%)  route 2.657ns (39.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.976     5.780    spi_0/clk_IBUF_BUFG
    SLICE_X92Y102        FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.518     6.298 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           2.657     8.956    spi_mosi_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    12.581 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.581    spi_mosi
    U12                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.399ns  (logic 4.061ns (63.453%)  route 2.339ns (36.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.782     5.586    spi_0/clk_IBUF_BUFG
    SLICE_X91Y99         FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           2.339     8.381    spi_clk_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605    11.986 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.986    spi_clk
    T11                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 0.715ns (34.730%)  route 1.344ns (65.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.895     5.699    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y130        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDCE (Prop_fdce_C_Q)         0.419     6.118 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           1.344     7.462    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[29]
    SLICE_X67Y139        LUT2 (Prop_lut2_I0_O)        0.296     7.758 r  u_jtag_top0/u_jtag_driver/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     7.758    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[31]
    SLICE_X67Y139        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.996ns  (logic 0.718ns (35.979%)  route 1.278ns (64.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.894     5.698    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X65Y129        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.419     6.117 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[17]/Q
                         net (fo=1, routed)           1.278     7.395    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[15]
    SLICE_X65Y131        LUT2 (Prop_lut2_I0_O)        0.299     7.694 r  u_jtag_top0/u_jtag_driver/rx/recv_data[17]_i_1/O
                         net (fo=1, routed)           0.000     7.694    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[17]
    SLICE_X65Y131        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.950%)  route 0.125ns (47.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.661     1.627    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X67Y143        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.141     1.768 r  u_jtag_top0/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.125     1.894    u_jtag_top0/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X67Y145        FDCE                                         r  u_jtag_top0/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.594     1.560    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X94Y74         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.135     1.859    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[14]
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.046     1.905 r  u_jtag_top1/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X95Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.213ns (60.654%)  route 0.138ns (39.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.598     1.564    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X102Y71        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDCE (Prop_fdce_C_Q)         0.164     1.728 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.138     1.866    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.049     1.915 r  u_jtag_top1/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X103Y72        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.559%)  route 0.234ns (62.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.593     1.559    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X93Y74         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  u_jtag_top1/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.234     1.934    u_jtag_top1/u_jtag_driver/rx/req_d_reg_0
    SLICE_X92Y79         FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.141ns (36.896%)  route 0.241ns (63.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.596     1.562    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y76         FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  u_jtag_top1/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.241     1.944    u_jtag_top1/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X103Y76        FDCE                                         r  u_jtag_top1/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.660     1.626    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X64Y140        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y140        FDCE (Prop_fdce_C_Q)         0.141     1.767 r  u_jtag_top0/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.187     1.954    u_jtag_top0/u_jtag_driver/rx/req_d_reg_0
    SLICE_X64Y141        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.097%)  route 0.192ns (47.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.595     1.561    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X96Y73         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.192     1.917    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X97Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  u_jtag_top1/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.962    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X97Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.097%)  route 0.192ns (47.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.595     1.561    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X94Y73         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.192     1.917    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  u_jtag_top1/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X95Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.690%)  route 0.203ns (49.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.595     1.561    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X96Y73         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.203     1.928    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X100Y74        LUT2 (Prop_lut2_I0_O)        0.045     1.973 r  u_jtag_top1/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.973    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X100Y74        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.206ns (49.499%)  route 0.210ns (50.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.595     1.561    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X96Y73         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.210     1.935    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X97Y74         LUT2 (Prop_lut2_I0_O)        0.042     1.977 r  u_jtag_top1/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X97Y74         FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          9729 Endpoints
Min Delay          9729 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.883ns  (logic 2.520ns (8.725%)  route 26.363ns (91.275%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.618    21.146    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.270 r  u_tinyriscv0/u_pc_reg/qout_r[8]_i_6/O
                         net (fo=2, routed)           1.196    22.465    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[8]
    SLICE_X80Y103        LUT6 (Prop_lut6_I1_O)        0.124    22.589 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6/O
                         net (fo=1, routed)           0.481    23.070    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.124    23.194 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_4/O
                         net (fo=5, routed)           0.463    23.657    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X81Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.781 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31/O
                         net (fo=1, routed)           0.660    24.442    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.566 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17/O
                         net (fo=1, routed)           0.429    24.995    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.119 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8/O
                         net (fo=1, routed)           1.076    26.195    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.319 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=35, routed)          0.752    27.071    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[0]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    27.195 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[0]_i_1__0/O
                         net (fo=10, routed)          1.688    28.883    u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[28]_0[0]
    SLICE_X60Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.714     5.239    u_tinyriscv0/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X60Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_6/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.877ns  (logic 2.520ns (8.727%)  route 26.357ns (91.273%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.618    21.146    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.270 r  u_tinyriscv0/u_pc_reg/qout_r[8]_i_6/O
                         net (fo=2, routed)           1.196    22.465    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[8]
    SLICE_X80Y103        LUT6 (Prop_lut6_I1_O)        0.124    22.589 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6/O
                         net (fo=1, routed)           0.481    23.070    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.124    23.194 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_4/O
                         net (fo=5, routed)           0.463    23.657    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X81Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.781 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31/O
                         net (fo=1, routed)           0.660    24.442    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.566 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17/O
                         net (fo=1, routed)           0.429    24.995    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.119 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8/O
                         net (fo=1, routed)           1.076    26.195    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.319 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=35, routed)          0.752    27.071    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[0]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    27.195 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[0]_i_1__0/O
                         net (fo=10, routed)          1.682    28.877    u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[28]_0[0]
    SLICE_X60Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.714     5.239    u_tinyriscv0/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X60Y103        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_7/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.863ns  (logic 2.520ns (8.731%)  route 26.343ns (91.269%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.618    21.146    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.270 r  u_tinyriscv0/u_pc_reg/qout_r[8]_i_6/O
                         net (fo=2, routed)           1.196    22.465    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[8]
    SLICE_X80Y103        LUT6 (Prop_lut6_I1_O)        0.124    22.589 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6/O
                         net (fo=1, routed)           0.481    23.070    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.124    23.194 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_4/O
                         net (fo=5, routed)           0.463    23.657    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X81Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.781 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31/O
                         net (fo=1, routed)           0.660    24.442    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.566 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17/O
                         net (fo=1, routed)           0.429    24.995    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.119 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8/O
                         net (fo=1, routed)           1.076    26.195    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.319 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=35, routed)          0.752    27.071    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[0]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    27.195 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[0]_i_1__0/O
                         net (fo=10, routed)          1.668    28.863    u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[28]_0[0]
    SLICE_X39Y115        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.647     5.172    u_tinyriscv0/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X39Y115        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_regs/regs_reg[18][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.730ns  (logic 2.520ns (8.771%)  route 26.210ns (91.229%))
  Logic Levels:           9  (IBUF=1 LUT5=1 LUT6=7)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.280    20.808    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    20.932 r  u_tinyriscv0/u_pc_reg/qout_r[10]_i_6/O
                         net (fo=2, routed)           1.727    22.659    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[10]
    SLICE_X80Y105        LUT6 (Prop_lut6_I1_O)        0.124    22.783 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5/O
                         net (fo=1, routed)           0.444    23.227    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5_n_0
    SLICE_X80Y105        LUT6 (Prop_lut6_I3_O)        0.124    23.351 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_3/O
                         net (fo=5, routed)           0.944    24.296    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.420 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12/O
                         net (fo=1, routed)           0.625    25.045    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.169 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5/O
                         net (fo=1, routed)           1.085    26.254    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.124    26.378 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_2/O
                         net (fo=35, routed)          1.568    27.945    u_tinyriscv0/u_div/ex_reg_wdata_o[10]
    SLICE_X28Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.069 r  u_tinyriscv0/u_div/regs[18][10]_i_2/O
                         net (fo=1, routed)           0.537    28.606    u_tinyriscv0/u_div/regs[18][10]_i_2_n_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.124    28.730 r  u_tinyriscv0/u_div/regs[18][10]_i_1__0/O
                         net (fo=1, routed)           0.000    28.730    u_tinyriscv0/u_regs/regs_reg[18][31]_1[10]
    SLICE_X28Y74         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.508     5.032    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[18][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.687ns  (logic 2.520ns (8.785%)  route 26.167ns (91.215%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.618    21.146    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.270 r  u_tinyriscv0/u_pc_reg/qout_r[8]_i_6/O
                         net (fo=2, routed)           1.196    22.465    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[8]
    SLICE_X80Y103        LUT6 (Prop_lut6_I1_O)        0.124    22.589 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6/O
                         net (fo=1, routed)           0.481    23.070    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_6_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.124    23.194 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_8_8_i_4/O
                         net (fo=5, routed)           0.463    23.657    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X81Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.781 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31/O
                         net (fo=1, routed)           0.660    24.442    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_31_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.566 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17/O
                         net (fo=1, routed)           0.429    24.995    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_17_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.119 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8/O
                         net (fo=1, routed)           1.076    26.195    u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.319 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=35, routed)          0.752    27.071    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[0]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    27.195 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[0]_i_1__0/O
                         net (fo=10, routed)          1.492    28.686    u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[28]_0[0]
    SLICE_X41Y115        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.647     5.172    u_tinyriscv0/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X41Y115        FDRE                                         r  u_tinyriscv0/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_regs/regs_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.673ns  (logic 2.520ns (8.789%)  route 26.153ns (91.211%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.283    20.811    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.935 r  u_tinyriscv0/u_pc_reg/qout_r[11]_i_6/O
                         net (fo=2, routed)           1.642    22.577    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[11]
    SLICE_X80Y105        LUT6 (Prop_lut6_I1_O)        0.124    22.701 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_11_11_i_5/O
                         net (fo=1, routed)           0.571    23.272    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_11_11_i_5_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I3_O)        0.124    23.396 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_11_11_i_3/O
                         net (fo=5, routed)           1.330    24.726    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[11]
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    24.850 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_26/O
                         net (fo=1, routed)           0.292    25.142    u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_26_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.124    25.266 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_13__1/O
                         net (fo=3, routed)           0.891    26.157    u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_13__1_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.281 r  u_tinyriscv0/u_id_ex/inst_ff/regs[0][11]_i_7/O
                         net (fo=29, routed)          1.600    27.882    u_tinyriscv0/u_div/regs_reg[0][11]_1
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124    28.006 r  u_tinyriscv0/u_div/regs[3][11]_i_2/O
                         net (fo=1, routed)           0.544    28.549    u_tinyriscv0/u_div/regs[3][11]_i_2_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.673 r  u_tinyriscv0/u_div/regs[3][11]_i_1__0/O
                         net (fo=1, routed)           0.000    28.673    u_tinyriscv0/u_regs/regs_reg[3][31]_1[11]
    SLICE_X30Y71         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.513     5.037    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[3][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_regs/regs_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.640ns  (logic 2.768ns (9.665%)  route 25.872ns (90.335%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.779    21.307    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.431 r  u_tinyriscv0/u_pc_reg/qout_r[12]_i_6/O
                         net (fo=2, routed)           1.074    22.505    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[12]
    SLICE_X80Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.629 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_13/O
                         net (fo=1, routed)           0.159    22.788    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_13_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.912 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_11/O
                         net (fo=5, routed)           0.822    23.734    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.858 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_44/O
                         net (fo=1, routed)           0.302    24.160    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_44_n_0
    SLICE_X80Y97         LUT6 (Prop_lut6_I5_O)        0.124    24.284 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_41/O
                         net (fo=1, routed)           0.769    25.053    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_41_n_0
    SLICE_X67Y93         LUT4 (Prop_lut4_I2_O)        0.124    25.177 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_25/O
                         net (fo=1, routed)           0.468    25.645    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_25_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.886    26.655    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.779 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.077    27.856    u_tinyriscv0/u_div/ex_reg_wdata_o[4]
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.980 r  u_tinyriscv0/u_div/regs[26][4]_i_2/O
                         net (fo=1, routed)           0.537    28.516    u_tinyriscv0/u_div/regs[26][4]_i_2_n_0
    SLICE_X48Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.640 r  u_tinyriscv0/u_div/regs[26][4]_i_1__0/O
                         net (fo=1, routed)           0.000    28.640    u_tinyriscv0/u_regs/regs_reg[26][31]_1[4]
    SLICE_X48Y70         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.466     4.990    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[26][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.633ns  (logic 2.520ns (8.801%)  route 26.113ns (91.199%))
  Logic Levels:           9  (IBUF=1 LUT6=8)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.280    20.808    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    20.932 r  u_tinyriscv0/u_pc_reg/qout_r[10]_i_6/O
                         net (fo=2, routed)           1.727    22.659    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[10]
    SLICE_X80Y105        LUT6 (Prop_lut6_I1_O)        0.124    22.783 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5/O
                         net (fo=1, routed)           0.444    23.227    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5_n_0
    SLICE_X80Y105        LUT6 (Prop_lut6_I3_O)        0.124    23.351 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_3/O
                         net (fo=5, routed)           0.944    24.296    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.420 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12/O
                         net (fo=1, routed)           0.625    25.045    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.169 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5/O
                         net (fo=1, routed)           1.085    26.254    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.124    26.378 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_2/O
                         net (fo=35, routed)          0.965    27.343    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[9]
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.124    27.467 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[10]_i_2__0/O
                         net (fo=3, routed)           1.043    28.509    u_tinyriscv0/u_if_id/inst_ff/regs_rdata1_o[10]
    SLICE_X43Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.633 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[10]_i_1__6/O
                         net (fo=1, routed)           0.000    28.633    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_3[4]
    SLICE_X43Y97         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.480     5.004    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_regs/regs_reg[23][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.628ns  (logic 2.520ns (8.803%)  route 26.108ns (91.197%))
  Logic Levels:           9  (IBUF=1 LUT5=1 LUT6=7)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.280    20.808    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    20.932 r  u_tinyriscv0/u_pc_reg/qout_r[10]_i_6/O
                         net (fo=2, routed)           1.727    22.659    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[10]
    SLICE_X80Y105        LUT6 (Prop_lut6_I1_O)        0.124    22.783 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5/O
                         net (fo=1, routed)           0.444    23.227    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_5_n_0
    SLICE_X80Y105        LUT6 (Prop_lut6_I3_O)        0.124    23.351 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_10_10_i_3/O
                         net (fo=5, routed)           0.944    24.296    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.420 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12/O
                         net (fo=1, routed)           0.625    25.045    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_12_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.169 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5/O
                         net (fo=1, routed)           1.085    26.254    u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_5_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.124    26.378 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][10]_i_2/O
                         net (fo=35, routed)          1.509    27.887    u_tinyriscv0/u_div/ex_reg_wdata_o[10]
    SLICE_X28Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.011 r  u_tinyriscv0/u_div/regs[23][10]_i_2/O
                         net (fo=1, routed)           0.493    28.504    u_tinyriscv0/u_div/regs[23][10]_i_2_n_0
    SLICE_X28Y73         LUT5 (Prop_lut5_I0_O)        0.124    28.628 r  u_tinyriscv0/u_div/regs[23][10]_i_1__0/O
                         net (fo=1, routed)           0.000    28.628    u_tinyriscv0/u_regs/regs_reg[23][31]_1[10]
    SLICE_X28Y73         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[23][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.510     5.034    u_tinyriscv0/u_regs/clk_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  u_tinyriscv0/u_regs/regs_reg[23][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.610ns  (logic 2.768ns (9.675%)  route 25.842ns (90.325%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT6=9)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=2171, routed)       19.779    21.307    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.431 r  u_tinyriscv0/u_pc_reg/qout_r[12]_i_6/O
                         net (fo=2, routed)           1.074    22.505    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[12]
    SLICE_X80Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.629 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_13/O
                         net (fo=1, routed)           0.159    22.788    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_13_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.912 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_12_12_i_11/O
                         net (fo=5, routed)           0.822    23.734    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.858 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_44/O
                         net (fo=1, routed)           0.302    24.160    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_44_n_0
    SLICE_X80Y97         LUT6 (Prop_lut6_I5_O)        0.124    24.284 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_41/O
                         net (fo=1, routed)           0.769    25.053    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_41_n_0
    SLICE_X67Y93         LUT4 (Prop_lut4_I2_O)        0.124    25.177 f  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_25/O
                         net (fo=1, routed)           0.468    25.645    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_25_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.886    26.655    u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.779 r  u_tinyriscv0/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          0.742    27.521    u_tinyriscv0/u_if_id/inst_ff/ex_reg_wdata_o[3]
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.124    27.645 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[4]_i_1__1/O
                         net (fo=2, routed)           0.842    28.486    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[5]_0[3]
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.610 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[4]_i_1__5/O
                         net (fo=1, routed)           0.000    28.610    u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[4]_1
    SLICE_X47Y93         FDRE                                         r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        1.478     5.002    u_tinyriscv0/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/C
    SLICE_X64Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.131     0.272    u_jtag_top0/u_jtag_dm/tx/ack
    SLICE_X64Y140        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.933     2.147    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X64Y140        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_reg/C
    SLICE_X67Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.177     0.318    u_jtag_top0/u_jtag_dm/rx/req
    SLICE_X67Y143        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.934     2.148    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X67Y143        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.827%)  route 0.204ns (59.173%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y76         FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/C
    SLICE_X93Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.204     0.345    u_jtag_top1/u_jtag_dm/tx/ack
    SLICE_X92Y74         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.860     2.074    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X92Y74         FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.340%)  route 0.190ns (53.660%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_reg/C
    SLICE_X102Y76        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top1/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.190     0.354    u_jtag_top1/u_jtag_dm/rx/req
    SLICE_X99Y76         FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.863     2.077    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y76         FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.069%)  route 0.179ns (48.931%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.179     0.320    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[12]
    SLICE_X61Y131        LUT2 (Prop_lut2_I0_O)        0.046     0.366 r  u_jtag_top0/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top0/u_jtag_dm/rx/recv_data[12]_i_1_n_0
    SLICE_X61Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.925     2.139    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X61Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.187ns (49.670%)  route 0.189ns (50.330%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X67Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.189     0.330    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[22]
    SLICE_X64Y136        LUT2 (Prop_lut2_I0_O)        0.046     0.376 r  u_jtag_top0/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_jtag_top0/u_jtag_dm/rx/recv_data[22]_i_1_n_0
    SLICE_X64Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.929     2.143    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.305%)  route 0.191ns (50.695%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/C
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.191     0.332    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[10]
    SLICE_X60Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.377 r  u_jtag_top0/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.377    u_jtag_top0/u_jtag_dm/rx/recv_data[10]_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.925     2.139    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[10]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.838%)  route 0.158ns (41.162%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[27]/C
    SLICE_X65Y138        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.158     0.286    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[27]
    SLICE_X64Y136        LUT2 (Prop_lut2_I0_O)        0.098     0.384 r  u_jtag_top0/u_jtag_dm/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     0.384    u_jtag_top0/u_jtag_dm/rx/recv_data[27]_i_1_n_0
    SLICE_X64Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.929     2.143    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[27]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.192ns (48.807%)  route 0.201ns (51.193%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[18]/C
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.201     0.342    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[18]
    SLICE_X60Y131        LUT2 (Prop_lut2_I0_O)        0.051     0.393 r  u_jtag_top0/u_jtag_dm/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.393    u_jtag_top0/u_jtag_dm/rx/recv_data[18]_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.925     2.139    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[18]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.847%)  route 0.216ns (54.153%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y132        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[8]/C
    SLICE_X59Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.216     0.357    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_1[8]
    SLICE_X60Y131        LUT2 (Prop_lut2_I0_O)        0.042     0.399 r  u_jtag_top0/u_jtag_dm/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.399    u_jtag_top0/u_jtag_dm/rx/recv_data[8]_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=8066, routed)        0.925     2.139    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X60Y131        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[8]/C





