#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jan  3 20:50:59 2021
# Process ID: 9460
# Current directory: C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.runs/synth_1
# Command line: vivado.exe -log TowerSketch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TowerSketch.tcl
# Log file: C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.runs/synth_1/TowerSketch.vds
# Journal file: C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TowerSketch.tcl -notrace
Command: synth_design -top TowerSketch -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7940 
WARNING: [Synth 8-2611] redeclaration of ansi port crcvalid is not allowed [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:12]
WARNING: [Synth 8-2611] redeclaration of ansi port checksum is not allowed [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 401.656 ; gain = 111.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TowerSketch' [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:23]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:54]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 16 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 17 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 18 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 19 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 20 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:57]
INFO: [Synth 8-638] synthesizing module 'crc32_64bit_gen' [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'CRC32_D64' [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v:19]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D64' (1#1) [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v:19]
INFO: [Synth 8-256] done synthesizing module 'crc32_64bit_gen' (2#1) [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:1]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[0] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[1] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[2] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[3] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[4] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[5] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[6] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
WARNING: [Synth 8-6014] Unused sequential element counter_layer1_reg[7] was removed.  [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:51]
INFO: [Synth 8-256] done synthesizing module 'TowerSketch' (3#1) [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 447.230 ; gain = 157.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 447.230 ; gain = 157.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 965.348 ; gain = 0.070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 195   
	   7 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 27    
	   3 Input      1 Bit         XORs := 30    
	  22 Input      1 Bit         XORs := 9     
	  31 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 6     
	  41 Input      1 Bit         XORs := 6     
	  35 Input      1 Bit         XORs := 9     
	   6 Input      1 Bit         XORs := 6     
	  21 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 6     
	  37 Input      1 Bit         XORs := 3     
	  38 Input      1 Bit         XORs := 6     
	  23 Input      1 Bit         XORs := 3     
	  29 Input      1 Bit         XORs := 6     
	  33 Input      1 Bit         XORs := 3     
	  26 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 9     
	   8 Input      1 Bit         XORs := 6     
	  30 Input      1 Bit         XORs := 3     
	  25 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 3     
	  34 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                64x64  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TowerSketch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Multipliers : 
	                64x64  Multipliers := 1     
Module CRC32_D64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 65    
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 10    
	  22 Input      1 Bit         XORs := 3     
	  31 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 1     
	  38 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	  34 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
Module crc32_64bit_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[31]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[30]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[29]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[28]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[27]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[26]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[25]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[24]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[23]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[22]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[21]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[20]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[19]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[18]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[17]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[16]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[15]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[14]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[13]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[12]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[11]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[10]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[9]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[8]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[7]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[6]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[5]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[4]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[3]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[2]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[1]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (checksum_tmp_reg[0]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crcvalid_reg) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[31]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[30]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[29]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[28]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[27]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[26]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[25]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[24]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[23]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[22]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[21]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[20]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[19]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[18]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[17]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[16]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[15]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[14]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[13]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[12]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[11]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[10]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[9]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[8]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[7]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[6]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[5]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[4]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[3]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[2]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[1]) is unused and will be removed from module crc32_64bit_gen.
WARNING: [Synth 8-3332] Sequential element (crc_result_reg[0]) is unused and will be removed from module crc32_64bit_gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 965.348 ; gain = 157.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 965.348 ; gain = 675.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 965.348 ; gain = 688.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/hanyh/Desktop/WowerSketch/WowerSketch.runs/synth_1/TowerSketch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TowerSketch_utilization_synth.rpt -pb TowerSketch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.653 . Memory (MB): peak = 965.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 20:52:29 2021...
