Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Apr 16 22:45:35 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             | T1/TxD_i_1_n_0              |                1 |              1 |
|  clk_IBUF_BUFG | R1/bitcounter[3]_i_2_n_0    | R1/bitcounter[3]_i_1_n_0    |                1 |              4 |
|  clk_IBUF_BUFG | T1/bitcounter[3]_i_2__0_n_0 | T1/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                             | R1/SR[0]                    |                2 |              8 |
|  clk_IBUF_BUFG | R1/E[0]                     |                             |                3 |              8 |
|  clk_IBUF_BUFG | T1/rightshiftreg            |                             |                2 |             10 |
|  clk_IBUF_BUFG |                             |                             |                3 |             13 |
|  clk_IBUF_BUFG |                             | R1/counter[0]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG |                             | T1/counter[0]_i_1__0_n_0    |                4 |             14 |
+----------------+-----------------------------+-----------------------------+------------------+----------------+


