<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C14F5E93-9CAF-43CE-BE78-FB5E42539764"><title>VCCPRIM_VNNAON</title><body><section id="SECTION_CD10027C-E6DE-4AA7-B551-C99642B6D02F" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route VCCPRIM_VNNAON power plane on Layer 1,3, 4 and 6 with solid GND reference on layer 2 and 5.</p></entry><entry><p>Vccprim_vnnaon_LAYOUT1</p></entry></row><row><entry><p>2</p></entry><entry><p>Block diagram shows the connectivity where VCCPRIM_UCIE_ANA, VCCPRIM_VNNAON_FLTR and VCCST are connected to VCCPRIM_VNNAON through shorting resistor, LC filter and Power Gate respectively.</p><p /></entry><entry><p>Block Diagram</p></entry></row><row><entry><p>3</p></entry><entry><p>Recommendation is to isolate VCCPRIM_VNNAON_FLTR, VCCPRIM_UCIE_ANA from VCCPRIM_VNNAON as shown in image.  Refer to reference design image as guidance for design implementation.​VRM is 28mm and VCCRPIM_UCIE_ANA BGAs is 14mm away from shorting resistor. This shorting resistor is defined as split point. Inductor is placed between VCCPRIM_VNNAON and VCCPRIM_VNNAON FLTR rail near the split point and is 30mm away from VRM.</p></entry><entry><p>Vccprim_vnnaon__LAYOUT2</p></entry></row><row><entry><p>4</p></entry><entry><p>The loop inductance recommended from VRM to farthest VCCPRIM_VNNAON BGA should be less than 1nH and Rdc value should be less than 5mohm.</p></entry><entry><p>Vccprim_vnnaon__LAYOUT3</p></entry></row><row><entry><p>5</p></entry><entry><p>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_VNNAON pth, and the ground sense line is connected to VSS pth closest to the VCCPRIM_VNNAON pth.</p></entry><entry><p>Vccprim_vnnaon__LAYOUT4</p></entry></row><row><entry><p>6</p></entry><entry><p>Sense is placed as shown in image closer to the inductor. Sense is 9mm away from VCCPRIM_VNNAON BGAs . Rpath recommended from VRM to sense location should be less than 5mohm.​</p></entry><entry><p>Vccprim_vnnaon__LAYOUT4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon__layout1_1"><title>Vccprim_vnnaon__LAYOUT1</title><image href="FIG_vccprim_vnnaon__layout1_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon__layout1_1_jpg" /></fig><fig id="FIG_vccprim_vnnaon__layout2_1"><title>Vccprim_vnnaon__LAYOUT2</title><image href="FIG_vccprim_vnnaon__layout2_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon__layout2_1_jpg" /></fig><fig id="FIG_vccprim_vnnaon__layout3_1"><title>Vccprim_vnnaon__LAYOUT3</title><image href="FIG_vccprim_vnnaon__layout3_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon__layout3_1_jpg" /></fig><fig id="FIG_vccprim_vnnaon__layout4_1"><title>Vccprim_vnnaon__LAYOUT4</title><image href="FIG_vccprim_vnnaon__layout4_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon__layout4_1_jpg" /></fig><fig id="FIG_block_diagram_1"><title>Block Diagram</title><image href="FIG_block diagram_1.jpg" scalefit="yes" id="IMG_block_diagram_1_jpg" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA. </p></entry></row><row><entry><p>Use components with 6.3V voltage rating.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side </p></entry><entry><p>7343</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place bulk capacitor on VCCPRIM_VNNAON rail close to VRM </p></entry><entry><p>VCCPRIM_VNNAON_1</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>6</p></entry><entry><p>Place capacitor C1-C6 as shown in image at distance 18mm from VCCPRIM_VNNAON  BGAs</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>3</p></entry><entry><p>Place capacitor C7,C8 &amp; C9 on VCCPRIM_UCIE_ANA rail as shown in image at distance 12mm from VCCPRIM_UCIE_ANA BGAs</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>1</p></entry><entry><p>Place C11 under VCCPRIM_VNNAON BGAs.</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>2</p></entry><entry><p>Place capacitor C12 &amp; C13 under VCCPRIM_UCIE_ANA BGAs.(BL73,BJ75,BJ71)</p><p /></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0805</p></entry><entry><p>1 uH / 0.055 Ohm DCR</p></entry><entry><p>1</p></entry><entry><p>Use a 1 uH inductor with max DCR of 0.055 Ohm to connect VCCPRIM_VNNAON and VCCPRIM_VNNAON_FTLR for an LC filter scheme.</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>1</p></entry><entry><p>Decoupling C10 is placed on VCCPRIM_VNNAON_FLTR rail for LC filtering purpose under VCCPRIM_VNNAON_FLTR BGAs(BP54,BP51)</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_1_1"><title>VCCPRIM_VNNAON_1</title><image href="FIG_vccprim_vnnaon_1_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon_1_1_jpg" /></fig><fig id="FIG_vccprim_vnnaon_2_1"><title>VCCPRIM_VNNAON_2</title><image href="FIG_vccprim_vnnaon_2_1.jpg" scalefit="yes" id="IMG_vccprim_vnnaon_2_1_jpg" /></fig></section></body></topic>