// Seed: 165429451
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3
);
  logic [-1 : -1] id_5;
  assign id_5 = 1'b0;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  wand  id_6
);
  assign id_2 = (-1);
  or primCall (id_2, id_3, id_4, id_5, id_6);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wor id_4,
    inout tri1 module_2,
    input supply0 id_6,
    output wand id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12
);
  assign id_7 = id_12;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_7,
      id_4
  );
endmodule
