

================================================================
== Vivado HLS Report for 'ethernet_remover'
================================================================
* Date:           Thu Aug  5 18:55:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.527 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.200 ns | 6.200 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%er_fsm_state_load = load i2* @er_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 4 'load' 'er_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V, align 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:107]   --->   Operation 5 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @prevWord_keep_V, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:108]   --->   Operation 6 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.65ns)   --->   "switch i2 %er_fsm_state_load, label %._crit_edge1.i [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %7
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 7 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.63ns)   --->   "br label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:140]   --->   Operation 8 'br' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:104]   --->   Operation 9 'nbreadreq' 'tmp_4' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "br i1 %tmp_4, label %_ifconv1, label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:104]   --->   Operation 10 'br' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.63>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%tmp_2 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 11 'read' 'tmp_2' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = trunc i580 %tmp_2 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 12 'trunc' 'currWord_data_V_1' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_keep_V_1 = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp_2, i32 512, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 13 'partselect' 'currWord_keep_V_1' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currWord_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_2, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 14 'bitselect' 'currWord_last_V_2' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%currWord_dest_V = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp_2, i32 577, i32 579)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 15 'partselect' 'currWord_dest_V' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i580 %tmp_2 to i112" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:109]   --->   Operation 16 'trunc' 'trunc_ln647' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i14 @_ssdm_op_PartSelect.i14.i580.i32.i32(i580 %tmp_2, i32 512, i32 525)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:110]   --->   Operation 17 'partselect' 'p_Result_8_i' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_2, i32 526)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:114]   --->   Operation 18 'bitselect' 'tmp_8' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln114 = select i1 %tmp_8, i2 -1, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:114]   --->   Operation 19 'select' 'select_ln114' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "store i512 %currWord_data_V_1, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:127]   --->   Operation 20 'store' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.60>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "store i64 %currWord_keep_V_1, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:127]   --->   Operation 21 'store' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "br label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:129]   --->   Operation 22 'br' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:95]   --->   Operation 23 'nbreadreq' 'tmp_3' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "br i1 %tmp_3, label %._crit_edge5.i, label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:95]   --->   Operation 24 'br' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.63>
ST_1 : Operation 25 [1/1] (1.45ns)   --->   "%tmp_1 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 25 'read' 'tmp_1' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i580 %tmp_1 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 26 'trunc' 'currWord_data_V' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_keep_V = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp_1, i32 512, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 27 'partselect' 'currWord_keep_V' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_1, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 28 'bitselect' 'currWord_last_V' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_dest_V_4 = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp_1, i32 577, i32 579)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 29 'partselect' 'currWord_dest_V_4' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.63ns)   --->   "br label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:101]   --->   Operation 30 'br' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.63>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:66]   --->   Operation 31 'nbreadreq' 'tmp' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.63ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:66]   --->   Operation 32 'br' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.63>
ST_1 : Operation 33 [1/1] (1.45ns)   --->   "%tmp56 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67]   --->   Operation 33 'read' 'tmp56' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 580> <Depth = 0> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sendWord_data_V_4 = trunc i580 %tmp56 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67]   --->   Operation 34 'trunc' 'sendWord_data_V_4' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sendWord_keep_V_5 = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp56, i32 512, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67]   --->   Operation 35 'partselect' 'sendWord_keep_V_5' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sendWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp56, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67]   --->   Operation 36 'bitselect' 'sendWord_last_V' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%currWord_dest_V_3 = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp56, i32 577, i32 579)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67]   --->   Operation 37 'partselect' 'currWord_dest_V_3' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.49ns)   --->   "%icmp_ln879 = icmp eq i3 %currWord_dest_V_3, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 38 'icmp' 'icmp_ln879' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_10_i = call i400 @_ssdm_op_PartSelect.i400.i580.i32.i32(i580 %tmp56, i32 112, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:76]   --->   Operation 39 'partselect' 'p_Result_10_i' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 0, i400 %p_Result_10_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:76]   --->   Operation 40 'bitconcatenate' 'p_Result_1' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_12_i = call i50 @_ssdm_op_PartSelect.i50.i580.i32.i32(i580 %tmp56, i32 526, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:77]   --->   Operation 41 'partselect' 'p_Result_12_i' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 0, i50 %p_Result_12_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:77]   --->   Operation 42 'bitconcatenate' 'p_Result_2' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V_4)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 43 'xor' 'xor_ln879' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_last_V_4 = or i1 %sendWord_last_V, %xor_ln879" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 44 'or' 'tmp_last_V_4' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%sendWord_keep_V = select i1 %icmp_ln879, i64 %sendWord_keep_V_5, i64 %p_Result_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 45 'select' 'sendWord_keep_V' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.57ns)   --->   "%sendWord_data_V = select i1 %icmp_ln879, i512 %sendWord_data_V_4, i512 %p_Result_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 46 'select' 'sendWord_data_V' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln879 = select i1 %icmp_ln879, i2 1, i2 -2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 47 'select' 'select_ln879' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %sendWord_last_V, label %1, label %2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:83]   --->   Operation 48 'br' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %3, label %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:87]   --->   Operation 49 'br' <Predicate = (er_fsm_state_load == 0 & tmp & !sendWord_last_V)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 50 'br' <Predicate = (er_fsm_state_load == 0 & tmp & !sendWord_last_V)> <Delay = 0.60>
ST_1 : Operation 51 [1/1] (0.60ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:86]   --->   Operation 51 'br' <Predicate = (er_fsm_state_load == 0 & tmp & sendWord_last_V)> <Delay = 0.60>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "store i512 %sendWord_data_V_4, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:91]   --->   Operation 52 'store' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.60>
ST_1 : Operation 53 [1/1] (0.60ns)   --->   "store i64 %sendWord_keep_V_5, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:91]   --->   Operation 53 'store' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sendWord_dest_V = load i3* @prevWord_dest_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:111]   --->   Operation 54 'load' 'sendWord_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_i = call i400 @_ssdm_op_PartSelect.i400.i512.i32.i32(i512 %p_Val2_s, i32 112, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 55 'partselect' 'p_Result_i' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_5 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 0, i400 %p_Result_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 56 'bitconcatenate' 'p_Result_5' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %p_Val2_1, i32 14, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:135]   --->   Operation 57 'partselect' 'p_Result_2_i' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 0, i50 %p_Result_2_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:135]   --->   Operation 58 'bitconcatenate' 'p_Result_6' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_5, i64 %p_Result_6, i1 true, i3 %sendWord_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:138]   --->   Operation 59 'write' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i400 @_ssdm_op_PartSelect.i400.i512.i32.i32(i512 %p_Val2_s, i32 112, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:107]   --->   Operation 60 'partselect' 'p_Result_4_i' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_5_i = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %p_Val2_1, i32 14, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:108]   --->   Operation 61 'partselect' 'p_Result_5_i' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_3 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 %trunc_ln647, i400 %p_Result_4_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:109]   --->   Operation 62 'bitconcatenate' 'p_Result_3' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %p_Result_8_i, i50 %p_Result_5_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:110]   --->   Operation 63 'bitconcatenate' 'p_Result_4' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V_3)   --->   "%p_Result_s = xor i1 %tmp_8, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:114]   --->   Operation 64 'xor' 'p_Result_s' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_last_V_3 = and i1 %currWord_last_V_2, %p_Result_s" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:105]   --->   Operation 65 'and' 'tmp_last_V_3' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.60ns)   --->   "store i3 %currWord_dest_V, i3* @prevWord_dest_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:127]   --->   Operation 66 'store' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.60>
ST_2 : Operation 67 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i1 %tmp_last_V_3, i3 %sendWord_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:128]   --->   Operation 67 'write' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i1 %currWord_last_V, i3 %currWord_dest_V_4)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:100]   --->   Operation 68 'write' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 0)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:88]   --->   Operation 69 'write' <Predicate = (er_fsm_state_load == 0 & tmp & !sendWord_last_V & icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 %currWord_dest_V_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:84]   --->   Operation 70 'write' <Predicate = (er_fsm_state_load == 0 & tmp & sendWord_last_V)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%er_fsm_state_new_0_i = phi i2 [ 0, %1 ], [ %select_ln879, %._crit_edge3.i ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 71 'phi' 'er_fsm_state_new_0_i' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.60ns)   --->   "store i3 %currWord_dest_V_3, i3* @prevWord_dest_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:91]   --->   Operation 72 'store' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "br label %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:92]   --->   Operation 73 'br' <Predicate = (er_fsm_state_load == 0 & tmp)> <Delay = 0.63>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%er_fsm_state_flag_6_s = phi i1 [ false, %entry ], [ true, %7 ], [ true, %4 ], [ false, %0 ], [ %currWord_last_V, %._crit_edge5.i ], [ false, %5 ], [ %currWord_last_V_2, %_ifconv1 ], [ false, %6 ]"   --->   Operation 74 'phi' 'er_fsm_state_flag_6_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%er_fsm_state_new_6_i = phi i2 [ undef, %entry ], [ 0, %7 ], [ %er_fsm_state_new_0_i, %4 ], [ undef, %0 ], [ 0, %._crit_edge5.i ], [ 0, %5 ], [ %select_ln114, %_ifconv1 ], [ undef, %6 ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69]   --->   Operation 75 'phi' 'er_fsm_state_new_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %er_fsm_state_flag_6_s, label %mergeST.i, label %ethernet_remover.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.hpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:96]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i2 %er_fsm_state_new_6_i, i2* @er_fsm_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:71]   --->   Operation 77 'store' <Predicate = (er_fsm_state_flag_6_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i580* @eth_level_pkt_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str10, [1 x i8]* @p_str) nounwind"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:55]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_5, i64 %p_Result_6, i1 true, i3 %sendWord_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:138]   --->   Operation 81 'write' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i1 %tmp_last_V_3, i3 %sendWord_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:128]   --->   Operation 82 'write' <Predicate = (er_fsm_state_load == 2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i1 %currWord_last_V, i3 %currWord_dest_V_4)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:100]   --->   Operation 83 'write' <Predicate = (er_fsm_state_load == 1 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 0)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:88]   --->   Operation 84 'write' <Predicate = (er_fsm_state_load == 0 & tmp & !sendWord_last_V & icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:89]   --->   Operation 85 'br' <Predicate = (er_fsm_state_load == 0 & tmp & !sendWord_last_V & icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 %currWord_dest_V_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:84]   --->   Operation 86 'write' <Predicate = (er_fsm_state_load == 0 & tmp & sendWord_last_V)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %ethernet_remover.exit"   --->   Operation 87 'br' <Predicate = (er_fsm_state_flag_6_s)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 88 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	fifo read on port 'eth_level_pkt_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:67) [69]  (1.45 ns)
	'icmp' operation ('icmp_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) [74]  (0.5 ns)
	'select' operation ('sendWord.data.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) [82]  (0.578 ns)

 <State 2>: 0.631ns
The critical path consists of the following:
	'phi' operation ('er_fsm_state_new_0_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) with incoming values : ('select_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) [96]  (0 ns)
	multiplexor before 'phi' operation ('er_fsm_state_new_6_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) with incoming values : ('select_ln114', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:114) ('select_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) [103]  (0.631 ns)
	'phi' operation ('er_fsm_state_new_6_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) with incoming values : ('select_ln114', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:114) ('select_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69) [103]  (0 ns)
	'store' operation ('store_ln71', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:71) of variable 'er_fsm_state_new_6_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:69 on static variable 'er_fsm_state' [106]  (0 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
