INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.srcs/sources_1/imports/RAM/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.srcs/sim_1/imports/RAM/tb_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RAM
