 Logic loading report
 ====================

 Top level Layout cell : Bit9Adder
 Eddm Logic source : $HOME/VLSI-2/Project/new/Decoder/schem/Bit9Adder/layout


*** Existing cell $HOME/VLSI-2/Project/new/Decoder/layout/Bit9Adder
