// Seed: 405934868
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    inout  wire id_2,
    input  tri1 id_3
);
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd96
) (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 _id_6,
    input wor id_7,
    input supply0 id_8,
    input tri id_9
    , id_15,
    inout uwire id_10,
    input tri id_11,
    input tri0 id_12,
    output supply1 id_13
);
  assign id_15 = 1'd0 == 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
  assign modCall_1.id_0 = 0;
  logic [1 : id_6] id_16;
  xor primCall (id_13, id_4, id_5, id_1, id_10);
endmodule
