/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2010 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 

/** @file
 *
 *  #MOD# register details. ( used only within kdriver )
 *
 *  author     user name (user_name@lge.com)
 *  version    1.0
 *  date       2010.xx.xx
 *
 */

#ifndef _VPORT_REG_B0_H_
#define _VPORT_REG_B0_H_

/*----------------------------------------------------------------------------------------
    Control Constants
----------------------------------------------------------------------------------------*/
#if !defined(_readw) && !defined(_writew)
#define _readw(addr)		(*((volatile unsigned int *)(addr)))
#define _writew(addr, val)	(_readw(addr) = val)
#endif

#if !defined(_iow)
#define _iow(addr, size, off, val)	{	\
	unsigned int tmp = _readw(addr);	\
	unsigned int mask;					\
	switch(size)						\
	{									\
		case 8:							\
			mask = 0x000000ff;			\
		break;						\
		case 16:						\
			mask = 0x0000ffff;			\
		break;						\
		case 32:						\
			mask = 0xffffffff;			\
		break;						\
	}									\
	tmp &= ~(mask << off);				\
	tmp |= ((val & mask) << off);		\
	_writew(addr, tmp);					\
}
#endif

/*----------------------------------------------------------------------------------------
    File Inclusions
----------------------------------------------------------------------------------------*/


#ifdef __cplusplus
extern "C" {
#endif

/*-----------------------------------------------------------------------------
	0x1000 intr_vp1_enable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp1_enable                 ;   	// 31: 0
} INTR_VP1_ENABLE;

/*-----------------------------------------------------------------------------
	0x1004 intr_vp1_intr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	main_cvd_chromalock             : 1,	//     0
	main_cvd_vlock                  : 1,	//     1
	main_cvd_hlock                  : 1,	//     2
	main_cvd_no_signal              : 1,	//     3
	main_cvd_noburst_detected       : 1,	//     4
	main_cvd_vnon_standard          : 1,	//     5
	main_cvd_hnon_standard          : 1,	//     6
	main_cvd_proscan_detected       : 1,	//     7
	main_cvd_vcr                    : 1,	//     8
	main_cvd_noisy                  : 1,	//     9
	main_cvd_vline_625_detected     : 1,	//    10
	main_cvd_secam_detected         : 1,	//    11
	main_cvd_pal_detected           : 1,	//    12
	vbi_wss_rdy                     : 1,	//    13
	vbi_cc_rdy                      : 1,	//    14
	vbi_data_in                     : 1,	//    15
	main_cvd_ext_locked             : 1,	//    16
	main_cvd_fb_rst                 : 1,	//    17
	mif_err                         : 1,	//    18
	chb_cvd_chromalock              : 1,	//    19
	chb_cvd_vlock                   : 1,	//    20
	chb_cvd_hlock                   : 1,	//    21
	chb_cvd_no_signal               : 1,	//    22
	chb_cvd_lock                    : 1,	//    23
	chb_cvd_vnon_standard           : 1,	//    24
	chb_cvd_hnon_standard           : 1,	//    25
	chb_cvd_proscan_detected        : 1,	//    26
	chb_cvd_vcr                     : 1,	//    27
	chb_cvd_noisy                   : 1,	//    28
	chb_cvd_vline_625_detected      : 1,	//    29
	chb_cvd_secam_detected          : 1,	//    30
	chb_cvd_pal_detected            : 1;	//    31
} INTR_VP1_INTR;

/*-----------------------------------------------------------------------------
	0x1008 intr_vp1_clear ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp1_clear                  ;   	// 31: 0
} INTR_VP1_CLEAR;

/*-----------------------------------------------------------------------------
	0x100c intr_vp2_enable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp2_enable                 ;   	// 31: 0
} INTR_VP2_ENABLE;

/*-----------------------------------------------------------------------------
	0x1010 intr_vp2_intr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	adc3ch_cst_ro_soy1detU          : 1,	//     0
	adc3ch_cst_ro_soy1detL          : 1,	//     1
	adc3ch_cst_ro_soy0detU          : 1,	//     2
	adc3ch_cst_ro_soy0detL          : 1,	//     3
	adc3ch_cst_ro_sogdetU           : 1,	//     4
	adc3ch_cst_ro_sogdetL           : 1,	//     5
	adc3ch_cst_ro_vsdetU            : 1,	//     6
	adc3ch_cst_ro_vsdetL            : 1,	//     7
	adc3ch_cst_ro_hsdetU            : 1,	//     8
	adc3ch_cst_ro_hsdetL            : 1,	//     9
	adc3ch_resolution_change        : 1,	//    10
	adc3ch_no_signalU               : 1,	//    11
	adc3ch_no_signalL               : 1,	//    12
	adc3ch_dpms_state_change        : 1,	//    13
	adc3ch_aogc_done                : 1,	//    14
	adc3ch_aogc_err                 : 1,	//    15
	adc3ch_nonstablehs              : 1,	//    16
	adc3ch_nonstablevs              : 1,	//    17
	extb_vs_fal                     : 1,	//    18
	extb_vs_ris                     : 1,	//    19
	exta_vs_fal                     : 1,	//    20
	exta_vs_ris                     : 1,	//    21
	hdmi_hdcp_err                   : 1,	//    22
	hdmi_ecc_err                    : 1,	//    23
	hdmi_terc4_err                  : 1,	//    24
	hdmi_acr_err                    : 1,	//    25
	hdmi_asp_err                    : 1,	//    26
	hdmi_vfifo_undr                 : 1,	//    27
	hdmi_vfifo_ovrr                 : 1,	//    28
	hdmi_vr_chg                     : 1,	//    29
	hdmi_po_chg                     : 1,	//    30
	hdmi_plug                       : 1;	//    31
} INTR_VP2_INTR;

/*-----------------------------------------------------------------------------
	0x1014 intr_vp2_clear ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp2_clear                  ;   	// 31: 0
} INTR_VP2_CLEAR;

/*-----------------------------------------------------------------------------
	0x1018 intr_vp3_enable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp3_enable                 ;   	// 31: 0
} INTR_VP3_ENABLE;

/*-----------------------------------------------------------------------------
	0x101c intr_vp3_intr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	hdmi_no_avi                     : 1,	//     0
	hdmi_no_gcp                     : 1,	//     1
	hdmi_new_avi                    : 1,	//     2
	hdmi_new_gcp                    : 1,	//     3
	hdmi_new_asp                    : 1,	//     4
	hdmi_new_acr                    : 1,	//     5
	hdmi_new_gbd                    : 1,	//     6
	hdmi_new_acp                    : 1,	//     7
	hdmi_new_mpg                    : 1,	//     8
	hdmi_new_aud                    : 1,	//     9
	hdmi_new_spd                    : 1,	//    10
	hdmi_new_vsi                    : 1,	//    11
	hdmi_new_isrc1                  : 1,	//    12
	hdmi_new_isrc2                  : 1,	//    13
	hdmi_new_unr                    : 1,	//    14
	hdmi_hwcts_chg                  : 1,	//    15
	hdmi_hwn_chg                    : 1,	//    16
	hdmi_fs_chg                     : 1,	//    17
	hdmi_spdif_err                  : 1,	//    18
	hdmi_afifo_undr                 : 1,	//    19
	hdmi_afifo_ovrr                 : 1,	//    20
	burst_info                      : 1,	//    21
	hdmi_hr_chg                     : 1,	//    22
	hdmi_il_chg                     : 1,	//    23
	hdmi_auth_init                  : 1,	//    24
	hdmi_auth_done                  : 1,	//    25
	hdmi_scdt                       : 1,	//    26
	hdmi_no_scdt                    : 1,	//    27
	hdmi_vs_det                     : 1,	//    28
	hdmi_hdmi_mode                  : 1,	//    29
	hdmi_set_mute                   : 1,	//    30
	hdmi_clr_mute                   : 1;	//    31
} INTR_VP3_INTR;

/*-----------------------------------------------------------------------------
	0x1020 intr_vp3_clear ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp3_clear                  ;   	// 31: 0
} INTR_VP3_CLEAR;

/*-----------------------------------------------------------------------------
	0x1040 top_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	vport_ver                       ;   	// 31: 0
} TOP_001;

/*-----------------------------------------------------------------------------
	0x1044 top_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_sel                    : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_exta_sel                    : 2;	//  4: 5
} TOP_002;

/*-----------------------------------------------------------------------------
	0x1048 top_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ch3pll_pdb                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cvbspll_pdb                 : 1;	//     4
} TOP_003;

/*-----------------------------------------------------------------------------
	0x104c top_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_extb                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_exta                  : 1;	//     4
} TOP_004;

/*-----------------------------------------------------------------------------
	0x1050 top_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_irisyc                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_irisin                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_swrst_f81                   : 1;	//     8
} TOP_005;

/*-----------------------------------------------------------------------------
	0x1054 top_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_iriswm                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_irisrm                : 1;	//     4
} TOP_006;

/*-----------------------------------------------------------------------------
	0x1058 top_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_cve                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_chbcvd                : 1;	//     4
} TOP_007;

/*-----------------------------------------------------------------------------
	0x105c top_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_ch3pix                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_llpll                 : 1;	//     4
} TOP_008;

/*-----------------------------------------------------------------------------
	0x1060 top_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_p1                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_p3                    : 1;	//     4
} TOP_009;

/*-----------------------------------------------------------------------------
	0x1064 top_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_linkvr                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_linkvw                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_swrst_linkpix               : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_swrst_linktmds              : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_swrst_linkhdcp              : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_swrst_linkexsr              : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_swrst_linksys               : 1;	//    24
} TOP_010;

/*-----------------------------------------------------------------------------
	0x1068 top_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_linkar                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_swrst_linkaw                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_swrst_apll                  : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_swrst_adto                  : 1;	//    12
} TOP_011;

/*-----------------------------------------------------------------------------
	0x106c top_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_clken_aoc                   : 1;	//     0
} TOP_012;

/*-----------------------------------------------------------------------------
	0x1070 top_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	clksel_linkapll                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	clksel_irisin                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	clksel_phy                      : 1;	//     8
} TOP_013;

/*-----------------------------------------------------------------------------
	0x1074 top_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	clkinv_p1i2c                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	clkinv_p3i2c                    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	clkinv_ch3pix                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	clkinv_dac                      : 1,	//    12
	                                : 3,	// 13:15 reserved
	clkinv_chbcvd                   : 1,	//    16
	                                : 3,	// 17:19 reserved
	clkinv_irisin                   : 1;	//    20
} TOP_014;

/*-----------------------------------------------------------------------------
	0x1080 scart_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sc2_sid1                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	afe3ch_sc2_sid2                 : 1,	//     4
	                                : 3,	//  5: 7 reserved
	afe3ch_sc1_sid1                 : 1,	//     8
	                                : 3,	//  9:11 reserved
	afe3ch_sc1_sid2                 : 1;	//    12
} SCART_001;

/*-----------------------------------------------------------------------------
	0x1084 dithermux_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_dither_blu             : 3,	//  0: 2
	                                : 1,	//     3 reserved
	reg_exta_dither_grn             : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_exta_dither_red             : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_exta_dither_common_seed     : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_exta_dither_blu_en          : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_exta_dither_grn_en          : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_exta_dither_red_en          : 1;	//    24
} DITHERMUX_001;

/*-----------------------------------------------------------------------------
	0x1088 dithermux_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_dither_blu             : 3,	//  0: 2
	                                : 1,	//     3 reserved
	reg_extb_dither_grn             : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_extb_dither_red             : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_extb_dither_common_seed     : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_extb_dither_blu_en          : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_extb_dither_grn_en          : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_extb_dither_red_en          : 1;	//    24
} DITHERMUX_002;

/*-----------------------------------------------------------------------------
	0x1090 iris_mif_gmua_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_comb3_buffer_size           :23;	//  0:22
} IRIS_MIF_GMUA_001;

/*-----------------------------------------------------------------------------
	0x1094 iris_mif_gmua_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld1_init_rd_pel            :23;	//  0:22
} IRIS_MIF_GMUA_002;

/*-----------------------------------------------------------------------------
	0x1098 iris_mif_gmua_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld2_init_rd_pel            :23;	//  0:22
} IRIS_MIF_GMUA_003;

/*-----------------------------------------------------------------------------
	0x109c iris_mif_gmua_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld3_init_rd_pel            :23;	//  0:22
} IRIS_MIF_GMUA_004;

/*-----------------------------------------------------------------------------
	0x10a0 iris_mif_gmua_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld4_init_rd_pel            :23;	//  0:22
} IRIS_MIF_GMUA_005;

/*-----------------------------------------------------------------------------
	0x10a4 iris_mif_gmua_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_to_cnt                 :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_gmau_cmd_dly_cnt            : 4;	// 12:15
} IRIS_MIF_GMUA_006;

/*-----------------------------------------------------------------------------
	0x10a8 iris_mif_gmua_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_cmd_base               ;   	// 31: 0
} IRIS_MIF_GMUA_007;

/*-----------------------------------------------------------------------------
	0x10b0 iris_mif_gmua_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_endian_sw              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_gmau_cmd_pri2               : 4,	//  4: 7
	reg_gmau_cmd_pri1               : 4;	//  8:11
} IRIS_MIF_GMUA_008;

/*-----------------------------------------------------------------------------
	0x10b4 iris_mif_gmua_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_stride_size            ;   	// 31: 0
} IRIS_MIF_GMUA_009;

/*-----------------------------------------------------------------------------
	0x10b8 fastblank_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_latency                  : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_fb3ch_delay                 : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	reg_fb_blend_ratio              : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	reg_fb_2line_delay              : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_fb_en                       : 1;	//    28
} FASTBLANK_001;

/*-----------------------------------------------------------------------------
	0x10bc fastblank_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef1                :15,	//  0:14
	                                : 1,	//    15 reserved
	reg_fb_csc_coef0                :15;	// 16:30
} FASTBLANK_002;

/*-----------------------------------------------------------------------------
	0x10c0 fastblank_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef3                :15,	//  0:14
	                                : 1,	//    15 reserved
	reg_fb_csc_coef2                :15;	// 16:30
} FASTBLANK_003;

/*-----------------------------------------------------------------------------
	0x10c4 fastblank_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef5                :15,	//  0:14
	                                : 1,	//    15 reserved
	reg_fb_csc_coef4                :15;	// 16:30
} FASTBLANK_004;

/*-----------------------------------------------------------------------------
	0x10c8 fastblank_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef7                :15,	//  0:14
	                                : 1,	//    15 reserved
	reg_fb_csc_coef6                :15;	// 16:30
} FASTBLANK_005;

/*-----------------------------------------------------------------------------
	0x10cc fastblank_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef8                :15;	//  0:14
} FASTBLANK_006;

/*-----------------------------------------------------------------------------
	0x10d0 fastblank_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst1                :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_fb_csc_ofst0                :11;	// 12:22
} FASTBLANK_007;

/*-----------------------------------------------------------------------------
	0x10d4 fastblank_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst3                :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_fb_csc_ofst2                :11;	// 12:22
} FASTBLANK_008;

/*-----------------------------------------------------------------------------
	0x10d8 fastblank_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst5                :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_fb_csc_ofst4                :11;	// 12:22
} FASTBLANK_009;

/*-----------------------------------------------------------------------------
	0x10e0 iris_de_ctrl_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_iris_hsout_width            :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_iris_static_de_start        :12,	// 12:23
	reg_iris_static_de              : 1;	//    24
} IRIS_DE_CTRL_001;

/*-----------------------------------------------------------------------------
	0x10e4 vbi_ctrl_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_little_endian           : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vbi_bits_swap               : 1;	//     4
} VBI_CTRL_001;

/*-----------------------------------------------------------------------------
	0x10e8 vbi_ctrl_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi0_start_addr             :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_vbi0_data_cnt               :12,	// 12:23
	reg_vbi_buffer_number           : 2;	// 24:25
} VBI_CTRL_002;

/*-----------------------------------------------------------------------------
	0x10ec vbi_ctrl_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi0_end_addr               :10;	//  0: 9
} VBI_CTRL_003;

/*-----------------------------------------------------------------------------
	0x10f0 vbi_ctrl_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi1_start_addr             :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_vbi1_data_cnt               :12;	// 12:23
} VBI_CTRL_004;

/*-----------------------------------------------------------------------------
	0x10f4 vbi_ctrl_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi1_end_addr               :10;	//  0: 9
} VBI_CTRL_005;

/*-----------------------------------------------------------------------------
	0x10f8 vbi_ctrl_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi2_start_addr             :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_vbi2_data_cnt               :12;	// 12:23
} VBI_CTRL_006;

/*-----------------------------------------------------------------------------
	0x10fc vbi_ctrl_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi2_end_addr               :10;	//  0: 9
} VBI_CTRL_007;

/*-----------------------------------------------------------------------------
	0x1100 vbi_ctrl_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi3_start_addr             :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_vbi3_data_cnt               :12;	// 12:23
} VBI_CTRL_008;

/*-----------------------------------------------------------------------------
	0x1104 vbi_ctrl_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi3_end_addr               :10;	//  0: 9
} VBI_CTRL_009;

/*-----------------------------------------------------------------------------
	0x1108 exta_pre_cvi_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_pre_cvi_hdelay         :12,	//  0:11
	reg_exta_pre_cvi_vdelay         :12,	// 12:23
	reg_exta_pre_cvi_en             : 1;	//    24
} EXTA_PRE_CVI_001;

/*-----------------------------------------------------------------------------
	0x110c extb_pre_cvi_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_pre_cvi_hdelay         :12,	//  0:11
	reg_extb_pre_cvi_vdelay         :12,	// 12:23
	reg_extb_pre_cvi_en             : 1;	//    24
} EXTB_PRE_CVI_001;

/*-----------------------------------------------------------------------------
	0x1110 fast_blank_status_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_state                    : 1;	//     0
} FAST_BLANK_STATUS_001;

/*-----------------------------------------------------------------------------
	0x1140 cvbsafe_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	buf_ycm                         : 3,	//  0: 2
	                                : 1,	//     3 reserved
	buf_sel2                        : 4,	//  4: 7
	buf_sel1                        : 4,	//  8:11
	buf_pdb2                        : 1,	//    12
	                                : 3,	// 13:15 reserved
	buf_pdb1                        : 1,	//    16
	                                : 3,	// 17:19 reserved
	vdicnt                          : 4,	// 20:23
	vdac_pdb                        : 1;	//    24
} CVBSAFE_001;

/*-----------------------------------------------------------------------------
	0x1144 cvbsafe_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs2_pdb                       : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cvbs1_pdb                       : 1,	//     4
	                                : 3,	//  5: 7 reserved
	cvbs_pdbm                       : 1;	//     8
} CVBSAFE_002;

/*-----------------------------------------------------------------------------
	0x1148 cvbsafe_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs2_insel                     : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	cvbs1_insel                     : 2;	//  4: 5
} CVBSAFE_003;

/*-----------------------------------------------------------------------------
	0x114c cvbsafe_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs_bw                         : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cvbs_vref                       : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	cvbs_ibuf                       : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	cvbs_cns                        : 1,	//    12
	                                : 3,	// 13:15 reserved
	cvbs_cnt                        : 1,	//    16
	                                : 3,	// 17:19 reserved
	cvbs_cnf                        : 1,	//    20
	                                : 3,	// 21:23 reserved
	cvbs2_cp                        : 1,	//    24
	                                : 3,	// 25:27 reserved
	cvbs1_cp                        : 1;	//    28
} CVBSAFE_004;

/*-----------------------------------------------------------------------------
	0x1150 cvbsafe_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs_icon                       : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	cvbs_vdc                        : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	cvbs_byp                        : 1,	//     8
	                                : 3,	//  9:11 reserved
	cvbs_lpf                        : 1;	//    12
} CVBSAFE_005;

/*-----------------------------------------------------------------------------
	0x1154 cvbsafe_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cvbs2_gc_int                : 4,	//  0: 3
	reg_cvbs1_gc_int                : 4,	//  4: 7
	reg_iris_fix_gain               : 1;	//     8
} CVBSAFE_006;

/*-----------------------------------------------------------------------------
	0x1158 cvbsafe_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cb_cns                          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cb_cnt                          : 1,	//     4
	                                : 3,	//  5: 7 reserved
	cb_dcsel                        : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	cb_selref                       : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	cb_cp                           : 1,	//    16
	                                : 3,	// 17:19 reserved
	cb_icon                         : 2,	// 20:21
	                                : 2,	// 22:23 reserved
	cb_pdb                          : 1,	//    24
	                                : 3,	// 25:27 reserved
	cb_lpf                          : 1;	//    28
} CVBSAFE_007;

/*-----------------------------------------------------------------------------
	0x115c cvbsafe_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cb_cnf                          : 1;	//     0
} CVBSAFE_008;

/*-----------------------------------------------------------------------------
	0x1160 cvbsafe_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sel_2nd_clamp               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cb_gc_int                   : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_chbcvd_fix_gain             : 1;	//     8
} CVBSAFE_009;

/*-----------------------------------------------------------------------------
	0x1164 cvbsafe_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr3p_cih                        : 3,	//  0: 2
	                                : 1,	//     3 reserved
	dr3p_ps23c                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	dr3p_od_recclk                  : 4,	//  8:11
	dr3p_od_cvdclk                  : 3,	// 12:14
	                                : 1,	//    15 reserved
	dr3p_nsc                        : 4,	// 16:19
	dr3p_npc                        : 6,	// 20:25
	                                : 2,	// 26:27 reserved
	dr3p_m                          : 3;	// 28:30
} CVBSAFE_010;

/*-----------------------------------------------------------------------------
	0x1168 cvbsafe_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr3p_lf                         : 1;	//     0
} CVBSAFE_011;

/*-----------------------------------------------------------------------------
	0x1200 cvbsafe_pdb_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_rpdb                     : 1,	//     0
	                                : 3,	//  1: 3 reserved
	afe3ch_gpdb                     : 1,	//     4
	                                : 3,	//  5: 7 reserved
	afe3ch_bpdb                     : 1,	//     8
	                                : 3,	//  9:11 reserved
	afe3ch_vref_pdb                 : 1,	//    12
	                                : 3,	// 13:15 reserved
	afe3ch_biaspdb                  : 1;	//    16
} CVBSAFE_PDB_001;

/*-----------------------------------------------------------------------------
	0x1204 ch3_llpll_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_ref_div_sel               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	llpll_ref_input_sel             : 1;	//     4
} CH3_LLPLL_001;

/*-----------------------------------------------------------------------------
	0x1208 ch3_llpll_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_test_mode             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	llpll_disable_sfm               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	llpll_disable_fm                : 1;	//     8
} CH3_LLPLL_002;

/*-----------------------------------------------------------------------------
	0x120c ch3_llpll_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_counter_max               :12,	//  0:11
	llpll_div_max                   : 5;	// 12:16
} CH3_LLPLL_003;

/*-----------------------------------------------------------------------------
	0x1210 ch3_llpll_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_shift                     :10;	//  0: 9
} CH3_LLPLL_004;

/*-----------------------------------------------------------------------------
	0x1214 ch3_llpll_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_sf_mode_control           : 4;	//  0: 3
} CH3_LLPLL_005;

/*-----------------------------------------------------------------------------
	0x1218 ch3_llpll_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_min                   : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	llpll_dco_max                   : 5;	//  8:12
} CH3_LLPLL_006;

/*-----------------------------------------------------------------------------
	0x121c ch3_llpll_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_coarse_scale              : 4;	//  0: 3
} CH3_LLPLL_007;

/*-----------------------------------------------------------------------------
	0x1220 ch3_llpll_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_g3_n_nom                  : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	llpll_g3_p_nom                  : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	llpll_g2_nom                    : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	llpll_g1_nom                    : 5;	// 24:28
} CH3_LLPLL_008;

/*-----------------------------------------------------------------------------
	0x1224 ch3_llpll_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_g3_n_fine                 : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	llpll_g3_p_fine                 : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	llpll_g2_fine                   : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	llpll_g1_fine                   : 5;	// 24:28
} CH3_LLPLL_009;

/*-----------------------------------------------------------------------------
	0x1228 ch3_llpll_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_ref_vcon                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	llpll_lpf_clk_sel               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	llpll_lpf_clk_div               : 2;	//  8: 9
} CH3_LLPLL_010;

/*-----------------------------------------------------------------------------
	0x122c ch3_llpll_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_os1_sw1                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	llpll_os1_sw2                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	llpll_os1_sw3                   : 1;	//     8
} CH3_LLPLL_011;

/*-----------------------------------------------------------------------------
	0x1230 ch3_llpll_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_diff_monitor              :12;	//  0:11
} CH3_LLPLL_012;

/*-----------------------------------------------------------------------------
	0x1234 ch3_llpll_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_counter_monitor           :12;	//  0:11
} CH3_LLPLL_013;

/*-----------------------------------------------------------------------------
	0x1238 ch3_llpll_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_control_monitor       :29;	//  0:28
} CH3_LLPLL_014;

/*-----------------------------------------------------------------------------
	0x123c ch3_llpll_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_filter_status             : 2;	//  0: 1
} CH3_LLPLL_015;

/*-----------------------------------------------------------------------------
	0x1240 ch3_adc_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_rmidsel                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	afe3ch_gmidsel                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	afe3ch_bmidsel                  : 1;	//     8
} CH3_ADC_001;

/*-----------------------------------------------------------------------------
	0x1244 ch3_adc_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sog_sinki                : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	afe3ch_sog_hys                  : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	afe3ch_sog_bw                   : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	afe3ch_soglvl                   : 5;	// 12:16
} CH3_ADC_002;

/*-----------------------------------------------------------------------------
	0x1248 ch3_adc_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sel_ck                   : 2;	//  0: 1
} CH3_ADC_003;

/*-----------------------------------------------------------------------------
	0x124c ch3_adc_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_selmux                   : 2;	//  0: 1
} CH3_ADC_004;

/*-----------------------------------------------------------------------------
	0x1250 ch3_adc_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_b_ph                     : 3,	//  0: 2
	                                : 1,	//     3 reserved
	afe3ch_g_ph                     : 3,	//  4: 6
	                                : 1,	//     7 reserved
	afe3ch_r_ph                     : 3;	//  8:10
} CH3_ADC_005;

/*-----------------------------------------------------------------------------
	0x1254 ch3_adc_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_icnt_buf                 : 3,	//  0: 2
	                                : 1,	//     3 reserved
	afe3ch_icon                     : 3,	//  4: 6
	                                : 1,	//     7 reserved
	afe3ch_decm                     : 2;	//  8: 9
} CH3_ADC_006;

/*-----------------------------------------------------------------------------
	0x1258 ch3_adc_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_ire_sel                  : 3,	//  0: 2
	                                : 1,	//     3 reserved
	ch3reg_adc_ire_test             : 1;	//     4
} CH3_ADC_007;

/*-----------------------------------------------------------------------------
	0x125c ch3_adc_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_r                    :10;	//  0: 9
} CH3_ADC_008;

/*-----------------------------------------------------------------------------
	0x1260 ch3_adc_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_g                    :10;	//  0: 9
} CH3_ADC_009;

/*-----------------------------------------------------------------------------
	0x1264 ch3_adc_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_b                    :10;	//  0: 9
} CH3_ADC_010;

/*-----------------------------------------------------------------------------
	0x1268 ch3_adc_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_afe3ch_oftin_r           :10;	//  0: 9
} CH3_ADC_011;

/*-----------------------------------------------------------------------------
	0x126c ch3_adc_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_afe3ch_oftin_g           :10;	//  0: 9
} CH3_ADC_012;

/*-----------------------------------------------------------------------------
	0x1270 ch3_adc_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_afe3ch_oftin_b           :10;	//  0: 9
} CH3_ADC_013;

/*-----------------------------------------------------------------------------
	0x1274 ch3_adc_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_fblvl                    : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	afe3ch_sid2lvl                  : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	afe3ch_sid1lvl                  : 2;	//  8: 9
} CH3_ADC_014;

/*-----------------------------------------------------------------------------
	0x1278 ch3_adc_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_selftest                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	afe3ch_volbypas                 : 1,	//     4
	                                : 3,	//  5: 7 reserved
	afe3ch_envolclp                 : 1;	//     8
} CH3_ADC_015;

/*-----------------------------------------------------------------------------
	0x127c ch3_cst_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_hsref_thr                   : 4,	//  0: 3
	cst_vsdet_thr                   : 2;	//  4: 5
} CH3_CST_001;

/*-----------------------------------------------------------------------------
	0x1280 ch3_cst_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_postcoast                   : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	cst_precoast                    : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	cst_coastpoluser                : 1,	//    16
	                                : 3,	// 17:19 reserved
	cst_coastpolover                : 1,	//    20
	                                : 3,	// 21:23 reserved
	cst_extcoastsel                 : 1;	//    24
} CH3_CST_002;

/*-----------------------------------------------------------------------------
	0x1284 ch3_cst_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_vspoluser                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cst_vspolover                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	cst_hspoluser                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	cst_hspolover                   : 1,	//    12
	                                : 3,	// 13:15 reserved
	cst_vsseluser                   : 1,	//    16
	                                : 3,	// 17:19 reserved
	cst_vsselover                   : 1,	//    20
	                                : 3,	// 21:23 reserved
	cst_hsseluser                   : 1,	//    24
	                                : 3,	// 25:27 reserved
	cst_hsselover                   : 1;	//    28
} CH3_CST_003;

/*-----------------------------------------------------------------------------
	0x1288 ch3_cst_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_compuser                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cst_compover                    : 1;	//     4
} CH3_CST_004;

/*-----------------------------------------------------------------------------
	0x128c ch3_cst_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_selmux                      : 2;	//  0: 1
} CH3_CST_005;

/*-----------------------------------------------------------------------------
	0x1290 ch3_cst_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_hspol                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cst_ro_actvs                    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	cst_ro_acths                    : 1,	//     8
	                                : 3,	//  9:11 reserved
	cst_ro_soy1det                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	cst_ro_soy0det                  : 1,	//    16
	                                : 3,	// 17:19 reserved
	cst_ro_sogdet                   : 1,	//    20
	                                : 3,	// 21:23 reserved
	cst_ro_vsdet                    : 1,	//    24
	                                : 3,	// 25:27 reserved
	cst_ro_hsdet                    : 1;	//    28
} CH3_CST_006;

/*-----------------------------------------------------------------------------
	0x1294 ch3_cst_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_clampdet                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	cst_ro_coastpol                 : 1,	//     4
	                                : 3,	//  5: 7 reserved
	cst_ro_coastdet                 : 1,	//     8
	                                : 3,	//  9:11 reserved
	cst_ro_nogen_cst                : 1,	//    12
	                                : 3,	// 13:15 reserved
	cst_ro_equalpulse               : 1,	//    16
	                                : 3,	// 17:19 reserved
	cst_ro_interlaced               : 1,	//    20
	                                : 3,	// 21:23 reserved
	cst_ro_composite                : 1,	//    24
	                                : 3,	// 25:27 reserved
	cst_ro_vspol                    : 1;	//    28
} CH3_CST_007;

/*-----------------------------------------------------------------------------
	0x1298 ch3_cst_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_clamppol                 : 1;	//     0
} CH3_CST_008;

/*-----------------------------------------------------------------------------
	0x129c ch3_cst_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_hslowref                 :13,	//  0:12
	                                : 3,	// 13:15 reserved
	cst_ro_hsprdref                 :13;	// 16:28
} CH3_CST_009;

/*-----------------------------------------------------------------------------
	0x12a0 ch3_cst_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_vslowref                 :11,	//  0:10
	                                : 1,	//    11 reserved
	cst_ro_vsprdref                 :11;	// 12:22
} CH3_CST_010;

/*-----------------------------------------------------------------------------
	0x12a4 ch3_digital_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_adcclkinv                : 1;	//     0
} CH3_DIGITAL_001;

/*-----------------------------------------------------------------------------
	0x12a8 ch3_digital_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_clamp_width              : 8,	//  0: 7
	ch3reg_clamp_place              : 8,	//  8:15
	ch3reg_clamp_base               : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	ch3reg_clamppoluser             : 1,	//    20
	                                : 3,	// 21:23 reserved
	ch3reg_clamppolover             : 1,	//    24
	                                : 3,	// 25:27 reserved
	ch3reg_extclampsel              : 1;	//    28
} CH3_DIGITAL_002;

/*-----------------------------------------------------------------------------
	0x12b0 ch3_digital_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsoutcnt                 :12,	//  0:11
	ch3reg_hsoutover                : 1;	//    12
} CH3_DIGITAL_003;

/*-----------------------------------------------------------------------------
	0x12b4 ch3_digital_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsout_width              :12,	//  0:11
	ch3reg_hsout_width_sel          : 1;	//    12
} CH3_DIGITAL_004;

/*-----------------------------------------------------------------------------
	0x12b8 ch3_digital_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_signedout                : 3,	//  0: 2
	                                : 1,	//     3 reserved
	ch3reg_ctrl_sequence            : 1,	//     4
	                                : 3,	//  5: 7 reserved
	ch3reg_hsync_sel                : 1,	//     8
	                                : 3,	//  9:11 reserved
	ch3reg_vs_auto_dly_enable       : 1,	//    12
	                                : 3,	// 13:15 reserved
	ch3reg_fld_inv                  : 1;	//    16
} CH3_DIGITAL_005;

/*-----------------------------------------------------------------------------
	0x12bc ch3_digital_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_dig_offset             :13;	//  0:12
} CH3_DIGITAL_006;

/*-----------------------------------------------------------------------------
	0x12c0 ch3_digital_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_dig_offset             :13;	//  0:12
} CH3_DIGITAL_007;

/*-----------------------------------------------------------------------------
	0x12c4 ch3_digital_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_dig_offset             :13;	//  0:12
} CH3_DIGITAL_008;

/*-----------------------------------------------------------------------------
	0x12c8 ch3_digital_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_offset_mode              : 2;	//  0: 1
} CH3_DIGITAL_009;

/*-----------------------------------------------------------------------------
	0x12cc ch3_digital_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_gain                   :14;	//  0:13
} CH3_DIGITAL_010;

/*-----------------------------------------------------------------------------
	0x12d0 ch3_digital_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_gain                   :14;	//  0:13
} CH3_DIGITAL_011;

/*-----------------------------------------------------------------------------
	0x12d4 ch3_digital_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_gain                   :14;	//  0:13
} CH3_DIGITAL_012;

/*-----------------------------------------------------------------------------
	0x12d8 ch3_digital_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_common_gain              :14;	//  0:13
} CH3_DIGITAL_013;

/*-----------------------------------------------------------------------------
	0x12dc ch3_digital_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_gain_mode                : 2;	//  0: 1
} CH3_DIGITAL_014;

/*-----------------------------------------------------------------------------
	0x12e0 ch3_digital_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_size_detect_ctrl         :14;	//  0:13
} CH3_DIGITAL_015;

/*-----------------------------------------------------------------------------
	0x12e4 ch3_digital_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ctrl                  : 2;	//  0: 1
} CH3_DIGITAL_016;

/*-----------------------------------------------------------------------------
	0x12e8 ch3_digital_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_xsize_r               :12,	//  0:11
	ch3reg_ap_xpos_r                :12;	// 12:23
} CH3_DIGITAL_017;

/*-----------------------------------------------------------------------------
	0x12ec ch3_digital_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_r               :12,	//  0:11
	ch3reg_ap_ypos_r                :12;	// 12:23
} CH3_DIGITAL_018;

/*-----------------------------------------------------------------------------
	0x12f0 ch3_digital_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_xsize_g               :12,	//  0:11
	ch3reg_ap_xpos_g                :12;	// 12:23
} CH3_DIGITAL_019;

/*-----------------------------------------------------------------------------
	0x12f4 ch3_digital_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_g               :12,	//  0:11
	ch3reg_ap_ypos_g                :12;	// 12:23
} CH3_DIGITAL_020;

/*-----------------------------------------------------------------------------
	0x12f8 ch3_digital_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_xsize_b               :12,	//  0:11
	ch3reg_ap_xpos_b                :12;	// 12:23
} CH3_DIGITAL_021;

/*-----------------------------------------------------------------------------
	0x12fc ch3_digital_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_b               :12,	//  0:11
	ch3reg_ap_ypos_b                :12;	// 12:23
} CH3_DIGITAL_022;

/*-----------------------------------------------------------------------------
	0x1300 ch3_digital_023 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_ctrl               :15;	//  0:14
} CH3_DIGITAL_023;

/*-----------------------------------------------------------------------------
	0x1304 ch3_digital_024 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_level              :10;	//  0: 9
} CH3_DIGITAL_024;

/*-----------------------------------------------------------------------------
	0x1308 ch3_digital_025 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_up_offset          :12;	//  0:11
} CH3_DIGITAL_025;

/*-----------------------------------------------------------------------------
	0x130c ch3_digital_026 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_down_offset        :12;	//  0:11
} CH3_DIGITAL_026;

/*-----------------------------------------------------------------------------
	0x1310 ch3_digital_027 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_left_offset        :12;	//  0:11
} CH3_DIGITAL_027;

/*-----------------------------------------------------------------------------
	0x1314 ch3_digital_028 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_right_offset       :12;	//  0:11
} CH3_DIGITAL_028;

/*-----------------------------------------------------------------------------
	0x1318 ch3_digital_029 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aogc_mode                : 1;	//     0
} CH3_DIGITAL_029;

/*-----------------------------------------------------------------------------
	0x131c ch3_digital_030 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aogc_sample_count        : 4,	//  0: 3
	ch3reg_aogc_counter_max         :16,	//  4:19
	ch3reg_aogc_th                  :10;	// 20:29
} CH3_DIGITAL_030;

/*-----------------------------------------------------------------------------
	0x1320 ch3_digital_031 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_compare                :24;	//  0:23
} CH3_DIGITAL_031;

/*-----------------------------------------------------------------------------
	0x1324 ch3_digital_032 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_compare                :24;	//  0:23
} CH3_DIGITAL_032;

/*-----------------------------------------------------------------------------
	0x1328 ch3_digital_033 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_compare                :24;	//  0:23
} CH3_DIGITAL_033;

/*-----------------------------------------------------------------------------
	0x132c ch3_digital_034 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aogc_aoc_accum           : 1,	//     0
	                                : 3,	//  1: 3 reserved
	ch3reg_aogc_sample_accum        : 1,	//     4
	                                : 3,	//  5: 7 reserved
	ch3reg_aogc_src_sel             : 1,	//     8
	                                : 3,	//  9:11 reserved
	ch3reg_aogc_enable_sel          : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	ch3reg_adc_offset_sel           : 1,	//    16
	                                : 3,	// 17:19 reserved
	ch3reg_aogc_state               : 2;	// 20:21
} CH3_DIGITAL_034;

/*-----------------------------------------------------------------------------
	0x1344 ch3_digital_035 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_nogen_clp             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	ch3reg_ro_nogen_vs              : 1,	//     4
	                                : 3,	//  5: 7 reserved
	ch3reg_ro_nogen_hs              : 1,	//     8
	                                : 3,	//  9:11 reserved
	ch3reg_ro_nonstablehs           : 1;	//    12
} CH3_DIGITAL_035;

/*-----------------------------------------------------------------------------
	0x1348 ch3_digital_036 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_hsoutprd              :12;	//  0:11
} CH3_DIGITAL_036;

/*-----------------------------------------------------------------------------
	0x134c ch3_digital_037 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_linecnt               :11;	//  0:10
} CH3_DIGITAL_037;

/*-----------------------------------------------------------------------------
	0x1350 ch3_digital_038 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_r         :10;	//  0: 9
} CH3_DIGITAL_038;

/*-----------------------------------------------------------------------------
	0x1354 ch3_digital_039 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_g         :10;	//  0: 9
} CH3_DIGITAL_039;

/*-----------------------------------------------------------------------------
	0x1358 ch3_digital_040 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_b         :10;	//  0: 9
} CH3_DIGITAL_040;

/*-----------------------------------------------------------------------------
	0x1368 ch3_digital_041 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_r                 :24;	//  0:23
} CH3_DIGITAL_041;

/*-----------------------------------------------------------------------------
	0x136c ch3_digital_042 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_g                 :24;	//  0:23
} CH3_DIGITAL_042;

/*-----------------------------------------------------------------------------
	0x1370 ch3_digital_043 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_b                 :24;	//  0:23
} CH3_DIGITAL_043;

/*-----------------------------------------------------------------------------
	0x1374 ch3_digital_044 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_rovf                  :13,	//  0:12
	                                : 3,	// 13:15 reserved
	ch3reg_ro_hsout_width           :12;	// 16:27
} CH3_DIGITAL_044;

/*-----------------------------------------------------------------------------
	0x1378 ch3_digital_045 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_rudf                  :13;	//  0:12
} CH3_DIGITAL_045;

/*-----------------------------------------------------------------------------
	0x137c ch3_digital_046 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_gudf                  :13,	//  0:12
	                                : 3,	// 13:15 reserved
	ch3reg_ro_govf                  :13;	// 16:28
} CH3_DIGITAL_046;

/*-----------------------------------------------------------------------------
	0x1380 ch3_digital_047 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_budf                  :13,	//  0:12
	                                : 3,	// 13:15 reserved
	ch3reg_ro_bovf                  :13;	// 16:28
} CH3_DIGITAL_047;

/*-----------------------------------------------------------------------------
	0x1384 ch3_digital_048 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_ext_vsize             :12;	//  0:11
} CH3_DIGITAL_048;

/*-----------------------------------------------------------------------------
	0x1388 ch3_digital_049 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_vd_vsize              :23;	//  0:22
} CH3_DIGITAL_049;

/*-----------------------------------------------------------------------------
	0x138c ch3_digital_050 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_vd_hsize              :13;	//  0:12
} CH3_DIGITAL_050;

/*-----------------------------------------------------------------------------
	0x1390 ch3_digital_051 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_dpms_state               : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	ch3reg_adc3ch_no_signal         : 1;	//     4
} CH3_DIGITAL_051;

/*-----------------------------------------------------------------------------
	0x1394 ch3_digital_052 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_r                 ;   	// 31: 0
} CH3_DIGITAL_052;

/*-----------------------------------------------------------------------------
	0x1398 ch3_digital_053 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_g                 ;   	// 31: 0
} CH3_DIGITAL_053;

/*-----------------------------------------------------------------------------
	0x139c ch3_digital_054 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_b                 ;   	// 31: 0
} CH3_DIGITAL_054;

/*-----------------------------------------------------------------------------
	0x13a0 ch3_digital_055 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_r                 ;   	// 31: 0
} CH3_DIGITAL_055;

/*-----------------------------------------------------------------------------
	0x13a4 ch3_digital_056 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_g                 ;   	// 31: 0
} CH3_DIGITAL_056;

/*-----------------------------------------------------------------------------
	0x13a8 ch3_digital_057 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_b                 ;   	// 31: 0
} CH3_DIGITAL_057;

/*-----------------------------------------------------------------------------
	0x13ac ch3_digital_058 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_down_result        :12,	//  0:11
	ch3reg_extau_up_result          :12;	// 12:23
} CH3_DIGITAL_058;

/*-----------------------------------------------------------------------------
	0x13b0 ch3_digital_059 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_right_result       :12,	//  0:11
	ch3reg_extau_left_result        :12;	// 12:23
} CH3_DIGITAL_059;

/*-----------------------------------------------------------------------------
	0x13b4 ch3_digital_060 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_max                    :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ch3reg_r_min                    :10;	// 12:21
} CH3_DIGITAL_060;

/*-----------------------------------------------------------------------------
	0x13b8 ch3_digital_061 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_max                    :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ch3reg_g_min                    :10;	// 12:21
} CH3_DIGITAL_061;

/*-----------------------------------------------------------------------------
	0x13bc ch3_digital_062 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_max                    :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ch3reg_b_min                    :10;	// 12:21
} CH3_DIGITAL_062;

/*-----------------------------------------------------------------------------
	0x13c0 ch3_digital_063 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsprdeq_thr              : 8,	//  0: 7
	ch3reg_hsdiff_thr               :12;	//  8:19
} CH3_DIGITAL_063;

/*-----------------------------------------------------------------------------
	0x13c4 ch3_digital_064 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_vsprdeq_thr              : 8,	//  0: 7
	ch3reg_vsdiff_thr               :24;	//  8:31
} CH3_DIGITAL_064;

/*-----------------------------------------------------------------------------
	0x13c8 ch3_digital_065 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_vsoutcnt                 :24,	//  0:23
	ch3reg_vsoutover                : 1,	//    24
	                                : 3,	// 25:27 reserved
	ch3reg_vsout_sel                : 1;	//    28
} CH3_DIGITAL_065;

/*-----------------------------------------------------------------------------
	0x13cc ch3_digital_066 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_vsout_width              :24,	//  0:23
	ch3reg_vsout_width_sel          : 1;	//    24
} CH3_DIGITAL_066;

/*-----------------------------------------------------------------------------
	0x13d0 ch3_digital_067 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_nonstablevs           : 1;	//     0
} CH3_DIGITAL_067;

/*-----------------------------------------------------------------------------
	0x13d4 ch3_digital_068 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_vsoutprd              :24;	//  0:23
} CH3_DIGITAL_068;

/*-----------------------------------------------------------------------------
	0x13d8 ch3_digital_069 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_vsout_width           :24;	//  0:23
} CH3_DIGITAL_069;

/*-----------------------------------------------------------------------------
	0x13fc ch3_aogc_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
//	                                : 1,	//     0 reserved
	ch3_aogc_enable                 : 1;	//     1
} CH3_AOGC_001;

/*-----------------------------------------------------------------------------
	0x1400 hdmi_link_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_auth_done                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_auth_init                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_clr_mute                    : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_set_mute                    : 1,	//    12
	                                : 3,	// 13:15 reserved
	int_hdmi_mode                   : 1,	//    16
	                                : 3,	// 17:19 reserved
	int_vs_det                      : 1,	//    20
	                                : 3,	// 21:23 reserved
	int_scdt                        : 1,	//    24
	                                : 3,	// 25:27 reserved
	int_plug                        : 1;	//    28
} HDMI_LINK_001;

/*-----------------------------------------------------------------------------
	0x1404 hdmi_link_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_asp_err                     : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_acr_err                     : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_terc4_err                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_ecc_err                     : 1,	//    12
	                                : 3,	// 13:15 reserved
	int_hdcp_err                    : 1;	//    16
} HDMI_LINK_002;

/*-----------------------------------------------------------------------------
	0x1408 hdmi_link_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_new_acp                     : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_new_gbd                     : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_new_acr                     : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_new_asp                     : 1,	//    12
	                                : 3,	// 13:15 reserved
	int_new_gcp                     : 1,	//    16
	                                : 3,	// 17:19 reserved
	int_new_avi                     : 1,	//    20
	                                : 3,	// 21:23 reserved
	int_no_gcp                      : 1,	//    24
	                                : 3,	// 25:27 reserved
	int_no_avi                      : 1;	//    28
} HDMI_LINK_003;

/*-----------------------------------------------------------------------------
	0x140c hdmi_link_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_spdif_err                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_fs_chg                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_hwn_chg                     : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_hwcts_chg                   : 1,	//    12
	                                : 3,	// 13:15 reserved
	int_new_unr                     : 1,	//    16
	                                : 3,	// 17:19 reserved
	int_new_spd                     : 1,	//    20
	                                : 3,	// 21:23 reserved
	int_new_aud                     : 1,	//    24
	                                : 3,	// 25:27 reserved
	int_new_mpg                     : 1;	//    28
} HDMI_LINK_004;

/*-----------------------------------------------------------------------------
	0x1410 hdmi_link_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_vfifo_ovrr                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_vfifo_undr                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_il_chg                      : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_po_chg                      : 1,	//    12
	                                : 3,	// 13:15 reserved
	int_hr_chg                      : 1,	//    16
	                                : 3,	// 17:19 reserved
	int_vr_chg                      : 1,	//    20
	                                : 3,	// 21:23 reserved
	int_afifo_ovrr                  : 1,	//    24
	                                : 3,	// 25:27 reserved
	int_afifo_undr                  : 1;	//    28
} HDMI_LINK_005;

/*-----------------------------------------------------------------------------
	0x1414 hdmi_link_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pre_crit                    : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	reg_abp_update                  : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_mute_stat                   : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_mute_vid                    : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_mute_aud                    : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_mute_pol                    : 1;	//    24
} HDMI_LINK_006;

/*-----------------------------------------------------------------------------
	0x1418 hdmi_link_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mute_aud_on_nosync          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_mute_aud_on_dvi             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_avc_en                      : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_aac_en                      : 1;	//    12
} HDMI_LINK_007;

/*-----------------------------------------------------------------------------
	0x141c hdmi_link_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_prt1_conn                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_prt2_conn                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_prt3_conn                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_prt4_conn                   : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_prt_sel                     : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_hdmi_mode                   : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_scdt                        : 1;	//    24
} HDMI_LINK_008;

/*-----------------------------------------------------------------------------
	0x1420 hdmi_link_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dbg_acr_soft                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_dbg_ef_bak                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_dbg_lk_bypass               : 1;	//     8
} HDMI_LINK_009;

/*-----------------------------------------------------------------------------
	0x1424 hdmi_link_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_bist_err                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_bist_done                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_bist_init                   : 1;	//     8
} HDMI_LINK_010;

/*-----------------------------------------------------------------------------
	0x1428 hdmi_link_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_en                     : 1;	//     0
} HDMI_LINK_011;

/*-----------------------------------------------------------------------------
	0x142c hdmi_link_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_addr                   : 9;	//  0: 8
} HDMI_LINK_012;

/*-----------------------------------------------------------------------------
	0x1430 hdmi_link_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_wdata                  : 8;	//  0: 7
} HDMI_LINK_013;

/*-----------------------------------------------------------------------------
	0x1434 hdmi_link_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_rdata                  : 8;	//  0: 7
} HDMI_LINK_014;

/*-----------------------------------------------------------------------------
	0x1438 hdmi_link_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_wr                     : 1;	//     0
} HDMI_LINK_015;

/*-----------------------------------------------------------------------------
	0x143c hdmi_link_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_rd                     : 1;	//     0
} HDMI_LINK_016;

/*-----------------------------------------------------------------------------
	0x1440 hdmi_link_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_done                   : 1;	//     0
} HDMI_LINK_017;

/*-----------------------------------------------------------------------------
	0x1444 hdmi_link_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_an                     ;   	// 31: 0
} HDMI_LINK_018;

/*-----------------------------------------------------------------------------
	0x1448 hdmi_link_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_an__2                  ;   	// 31: 0
} HDMI_LINK_019;

/*-----------------------------------------------------------------------------
	0x144c hdmi_link_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_aksv                   : 8;	//  0: 7
} HDMI_LINK_020;

/*-----------------------------------------------------------------------------
	0x1450 hdmi_link_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_aksv__2                ;   	// 31: 0
} HDMI_LINK_021;

/*-----------------------------------------------------------------------------
	0x1454 hdmi_link_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bksv                   : 8;	//  0: 7
} HDMI_LINK_022;

/*-----------------------------------------------------------------------------
	0x1458 hdmi_link_023 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bksv__2                ;   	// 31: 0
} HDMI_LINK_023;

/*-----------------------------------------------------------------------------
	0x145c hdmi_link_024 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_ri                     :16;	//  0:15
} HDMI_LINK_024;

/*-----------------------------------------------------------------------------
	0x1460 hdmi_link_025 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_bypass_xor                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_stop_hdcp                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hdcp_enc_en                 : 1;	//     8
} HDMI_LINK_025;

/*-----------------------------------------------------------------------------
	0x1464 hdmi_link_026 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bcaps                  : 8;	//  0: 7
} HDMI_LINK_026;

/*-----------------------------------------------------------------------------
	0x1468 hdmi_link_027 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_authed_p1              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_hdcp_authed_p2              : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hdcp_authed_p3              : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_hdcp_authed_p4              : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_hdcp_bksv_ld                : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_hdcp_fps_en                 : 1;	//    20
} HDMI_LINK_027;

/*-----------------------------------------------------------------------------
	0x146c hdmi_link_028 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_hdr                 :24;	//  0:23
} HDMI_LINK_028;

/*-----------------------------------------------------------------------------
	0x1470 hdmi_link_029 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat                 ;   	// 31: 0
} HDMI_LINK_029;

/*-----------------------------------------------------------------------------
	0x1474 hdmi_link_030 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__2              ;   	// 31: 0
} HDMI_LINK_030;

/*-----------------------------------------------------------------------------
	0x1478 hdmi_link_031 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__3              ;   	// 31: 0
} HDMI_LINK_031;

/*-----------------------------------------------------------------------------
	0x147c hdmi_link_032 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__4              ;   	// 31: 0
} HDMI_LINK_032;

/*-----------------------------------------------------------------------------
	0x1480 hdmi_link_033 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__5              ;   	// 31: 0
} HDMI_LINK_033;

/*-----------------------------------------------------------------------------
	0x1484 hdmi_link_034 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__6              ;   	// 31: 0
} HDMI_LINK_034;

/*-----------------------------------------------------------------------------
	0x1488 hdmi_link_035 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__7              ;   	// 31: 0
} HDMI_LINK_035;

/*-----------------------------------------------------------------------------
	0x148c hdmi_link_036 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_hdr                 :24;	//  0:23
} HDMI_LINK_036;

/*-----------------------------------------------------------------------------
	0x1490 hdmi_link_037 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat                 ;   	// 31: 0
} HDMI_LINK_037;

/*-----------------------------------------------------------------------------
	0x1494 hdmi_link_038 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__2              ;   	// 31: 0
} HDMI_LINK_038;

/*-----------------------------------------------------------------------------
	0x1498 hdmi_link_039 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__3              ;   	// 31: 0
} HDMI_LINK_039;

/*-----------------------------------------------------------------------------
	0x149c hdmi_link_040 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__4              ;   	// 31: 0
} HDMI_LINK_040;

/*-----------------------------------------------------------------------------
	0x14a0 hdmi_link_041 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__5              ;   	// 31: 0
} HDMI_LINK_041;

/*-----------------------------------------------------------------------------
	0x14a4 hdmi_link_042 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__6              ;   	// 31: 0
} HDMI_LINK_042;

/*-----------------------------------------------------------------------------
	0x14a8 hdmi_link_043 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__7              ;   	// 31: 0
} HDMI_LINK_043;

/*-----------------------------------------------------------------------------
	0x14ac hdmi_link_044 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_hdr                 :24;	//  0:23
} HDMI_LINK_044;

/*-----------------------------------------------------------------------------
	0x14b0 hdmi_link_045 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat                 ;   	// 31: 0
} HDMI_LINK_045;

/*-----------------------------------------------------------------------------
	0x14b4 hdmi_link_046 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__2              ;   	// 31: 0
} HDMI_LINK_046;

/*-----------------------------------------------------------------------------
	0x14b8 hdmi_link_047 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__3              ;   	// 31: 0
} HDMI_LINK_047;

/*-----------------------------------------------------------------------------
	0x14bc hdmi_link_048 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__4              ;   	// 31: 0
} HDMI_LINK_048;

/*-----------------------------------------------------------------------------
	0x14c0 hdmi_link_049 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__5              ;   	// 31: 0
} HDMI_LINK_049;

/*-----------------------------------------------------------------------------
	0x14c4 hdmi_link_050 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__6              ;   	// 31: 0
} HDMI_LINK_050;

/*-----------------------------------------------------------------------------
	0x14c8 hdmi_link_051 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__7              ;   	// 31: 0
} HDMI_LINK_051;

/*-----------------------------------------------------------------------------
	0x14cc hdmi_link_052 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_hdr                 :24;	//  0:23
} HDMI_LINK_052;

/*-----------------------------------------------------------------------------
	0x14d0 hdmi_link_053 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat                 ;   	// 31: 0
} HDMI_LINK_053;

/*-----------------------------------------------------------------------------
	0x14d4 hdmi_link_054 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__2              ;   	// 31: 0
} HDMI_LINK_054;

/*-----------------------------------------------------------------------------
	0x14d8 hdmi_link_055 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__3              ;   	// 31: 0
} HDMI_LINK_055;

/*-----------------------------------------------------------------------------
	0x14dc hdmi_link_056 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__4              ;   	// 31: 0
} HDMI_LINK_056;

/*-----------------------------------------------------------------------------
	0x14e0 hdmi_link_057 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__5              ;   	// 31: 0
} HDMI_LINK_057;

/*-----------------------------------------------------------------------------
	0x14e4 hdmi_link_058 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__6              ;   	// 31: 0
} HDMI_LINK_058;

/*-----------------------------------------------------------------------------
	0x14e8 hdmi_link_059 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__7              ;   	// 31: 0
} HDMI_LINK_059;

/*-----------------------------------------------------------------------------
	0x14ec hdmi_link_060 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_hdr                 :24;	//  0:23
} HDMI_LINK_060;

/*-----------------------------------------------------------------------------
	0x14f0 hdmi_link_061 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat                 ;   	// 31: 0
} HDMI_LINK_061;

/*-----------------------------------------------------------------------------
	0x14f4 hdmi_link_062 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__2              ;   	// 31: 0
} HDMI_LINK_062;

/*-----------------------------------------------------------------------------
	0x14f8 hdmi_link_063 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__3              ;   	// 31: 0
} HDMI_LINK_063;

/*-----------------------------------------------------------------------------
	0x14fc hdmi_link_064 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__4              ;   	// 31: 0
} HDMI_LINK_064;

/*-----------------------------------------------------------------------------
	0x1500 hdmi_link_065 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__5              ;   	// 31: 0
} HDMI_LINK_065;

/*-----------------------------------------------------------------------------
	0x1504 hdmi_link_066 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__6              ;   	// 31: 0
} HDMI_LINK_066;

/*-----------------------------------------------------------------------------
	0x1508 hdmi_link_067 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__7              ;   	// 31: 0
} HDMI_LINK_067;

/*-----------------------------------------------------------------------------
	0x150c hdmi_link_068 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat                 :24;	//  0:23
} HDMI_LINK_068;

/*-----------------------------------------------------------------------------
	0x1510 hdmi_link_069 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__2              ;   	// 31: 0
} HDMI_LINK_069;

/*-----------------------------------------------------------------------------
	0x1514 hdmi_link_070 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__3              ;   	// 31: 0
} HDMI_LINK_070;

/*-----------------------------------------------------------------------------
	0x1518 hdmi_link_071 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__4              ;   	// 31: 0
} HDMI_LINK_071;

/*-----------------------------------------------------------------------------
	0x151c hdmi_link_072 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__5              ;   	// 31: 0
} HDMI_LINK_072;

/*-----------------------------------------------------------------------------
	0x1520 hdmi_link_073 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__6              ;   	// 31: 0
} HDMI_LINK_073;

/*-----------------------------------------------------------------------------
	0x1524 hdmi_link_074 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__7              ;   	// 31: 0
} HDMI_LINK_074;

/*-----------------------------------------------------------------------------
	0x1528 hdmi_link_075 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__8              ;   	// 31: 0
} HDMI_LINK_075;

/*-----------------------------------------------------------------------------
	0x152c hdmi_link_076 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gcp_cmute               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_pkt_gcp_smute               : 1;	//     4
} HDMI_LINK_076;

/*-----------------------------------------------------------------------------
	0x153c hdmi_link_077 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ycc422_man                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_ycc422                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_ycc422_sw_rb                : 1;	//     8
} HDMI_LINK_077;

/*-----------------------------------------------------------------------------
	0x1540 hdmi_link_078 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acp_dec                     : 8,	//  0: 7
	reg_spd_dec                     : 8,	//  8:15
	reg_mif_dec                     : 8;	// 16:23
} HDMI_LINK_078;

/*-----------------------------------------------------------------------------
	0x1544 hdmi_link_079 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lbp_f2                      : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_inv_vs                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_inv_hs                      : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_pr                          : 4,	// 12:15
	reg_pr_man                      : 4;	// 16:19
} HDMI_LINK_079;

/*-----------------------------------------------------------------------------
	0x1548 hdmi_link_080 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_tot                       :12,	//  0:11
	reg_h_tot                       :13;	// 12:24
} HDMI_LINK_080;

/*-----------------------------------------------------------------------------
	0x154c hdmi_link_081 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_av                        :12,	//  0:11
	reg_h_av                        :13;	// 12:24
} HDMI_LINK_081;

/*-----------------------------------------------------------------------------
	0x1550 hdmi_link_082 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_fp                        : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_h_fp                        : 8;	//  8:15
} HDMI_LINK_082;

/*-----------------------------------------------------------------------------
	0x1554 hdmi_link_083 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_bp                        : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_h_bp                        : 8;	//  8:15
} HDMI_LINK_083;

/*-----------------------------------------------------------------------------
	0x1558 hdmi_link_084 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_sync                      : 8,	//  0: 7
	reg_h_sync                      :10;	//  8:17
} HDMI_LINK_084;

/*--------------------------------------------------------------------------reg_swrst_linksys---
	0x155c hdmi_link_085 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cdepth                      : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_intrl                       : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_v_pol                       : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_h_pol                       : 1;	//    12
} HDMI_LINK_085;

/*-----------------------------------------------------------------------------
	0x1560 hdmi_link_086 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vid_blank_b                 : 8,	//  0: 7
	reg_vid_blank_g                 : 8,	//  8:15
	reg_vid_blank_r                 : 8;	// 16:23
} HDMI_LINK_086;

/*-----------------------------------------------------------------------------
	0x1564 hdmi_link_087 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_fs_hw                   : 4,	//  0: 3
	reg_acr_fs_sw                   : 4,	//  4: 7
	reg_acr_ncts_sel                : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_acr_fs_sel                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_acr_mp                      : 3,	// 16:18
	                                : 1,	//    19 reserved
	reg_hbr_stat                    : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_dsd_stat                    : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_asp_layout                  : 1;	//    28
} HDMI_LINK_087;

/*-----------------------------------------------------------------------------
	0x1568 hdmi_link_088 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_n_sw                    :20;	//  0:19
} HDMI_LINK_088;

/*-----------------------------------------------------------------------------
	0x156c hdmi_link_089 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_n_hw                    :20;	//  0:19
} HDMI_LINK_089;

/*-----------------------------------------------------------------------------
	0x1570 hdmi_link_090 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_cts_sw                  :20;	//  0:19
} HDMI_LINK_090;

/*-----------------------------------------------------------------------------
	0x1574 hdmi_link_091 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_cts_hw                  :20;	//  0:19
} HDMI_LINK_091;

/*-----------------------------------------------------------------------------
	0x1578 hdmi_link_092 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_i2s_p_inval                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_i2s_sck                     : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_i2s_size                    : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_i2s_msb                     : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_i2s_ws                      : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_i2s_just                    : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_i2s_dir                     : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_i2s_shift1                  : 1;	//    28
} HDMI_LINK_092;

/*-----------------------------------------------------------------------------
	0x157c hdmi_link_093 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_i2s_sd3_map                 : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_i2s_sd2_map                 : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_i2s_sd1_map                 : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_i2s_sd0_map                 : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_i2s_sd_en                   : 4,	// 16:19
	reg_i2s_mclk_en                 : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_i2s_mute_flat               : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_i2s_pcm_only                : 1;	//    28
} HDMI_LINK_093;

/*-----------------------------------------------------------------------------
	0x1580 hdmi_link_094 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dsd_i2s                     : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_sp_paerr                    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_sp_pserr                    : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_sp_gnd_mode                 : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_sp_en                       : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_i2s_gnd_mode                : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_i2s_vucp                    : 1;	//    24
} HDMI_LINK_094;

/*-----------------------------------------------------------------------------
	0x1584 hdmi_link_095 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_achst_byte4                 : 8,	//  0: 7
	reg_achst_ow_bit2               : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_achst_ow_byte1              : 8,	// 12:19
	reg_achst_ow_en                 : 1;	//    20
} HDMI_LINK_095;

/*-----------------------------------------------------------------------------
	0x1588 hdmi_link_096 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_achst_byte0                 : 8,	//  0: 7
	reg_achst_byte1                 : 8,	//  8:15
	reg_achst_byte2                 : 8,	// 16:23
	reg_achst_byte3                 : 8;	// 24:31
} HDMI_LINK_096;

/*-----------------------------------------------------------------------------
	0x158c hdmi_link_097 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_aud_ch_mute                 : 4,	//  0: 3
	reg_aud_len_ovrr                : 4,	//  4: 7
	reg_aud_len_ovrr_en             : 1;	//     8
} HDMI_LINK_097;

/*-----------------------------------------------------------------------------
	0x1590 hdmi_link_098 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	phy3p_hpd0_oen                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	phy3p_hpd1_oen                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	phy3p_hpd2_oen                  : 1,	//     8
	                                : 3,	//  9:11 reserved
	phy3p_hpd3_oen                  : 1;	//    12
} HDMI_LINK_098;

/*-----------------------------------------------------------------------------
	0x1594 hdmi_link_099 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	phy3p_hpd0_i                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	phy3p_hpd1_i                    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	phy3p_hpd2_i                    : 1,	//     8
	                                : 3,	//  9:11 reserved
	phy3p_hpd3_i                    : 1;	//    12
} HDMI_LINK_099;

/*-----------------------------------------------------------------------------
	0x1598 hdmi_link_100 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_new_isrc2                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	int_new_isrc1                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	int_new_vsi                     : 1,	//     8
	                                : 3,	//  9:11 reserved
	int_burst_info                  : 1;	//    12
} HDMI_LINK_100;

/*-----------------------------------------------------------------------------
	0x159c hdmi_link_101 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_pd                    :16,	//  0:15
	reg_burst_pc                    :16;	// 16:31
} HDMI_LINK_101;

/*-----------------------------------------------------------------------------
	0x15a0 hdmi_link_102 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dbg_cmode                   : 9;	//  0: 8
} HDMI_LINK_102;

/*-----------------------------------------------------------------------------
	0x15a4 hdmi_link_103 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vf_clr_on_nosync            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_neg_pol_en                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_pkt_clr_on_nosync           : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_pkt_clr_on_dvi              : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_unauth_on_mode_chg          : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_unauth_on_nosync            : 1;	//    20
} HDMI_LINK_103;

/*-----------------------------------------------------------------------------
	0x15a8 hdmi_link_104 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vfifo_pdiff                 : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_afifo_pdiff                 : 5;	//  8:12
} HDMI_LINK_104;

/*-----------------------------------------------------------------------------
	0x15ac hdmi_link_105 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_hdr                 :24;	//  0:23
} HDMI_LINK_105;

/*-----------------------------------------------------------------------------
	0x15b0 hdmi_link_106 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat                 ;   	// 31: 0
} HDMI_LINK_106;

/*-----------------------------------------------------------------------------
	0x15b4 hdmi_link_107 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__2              ;   	// 31: 0
} HDMI_LINK_107;

/*-----------------------------------------------------------------------------
	0x15b8 hdmi_link_108 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__3              ;   	// 31: 0
} HDMI_LINK_108;

/*-----------------------------------------------------------------------------
	0x15bc hdmi_link_109 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__4              ;   	// 31: 0
} HDMI_LINK_109;

/*-----------------------------------------------------------------------------
	0x15c0 hdmi_link_110 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__5              ;   	// 31: 0
} HDMI_LINK_110;

/*-----------------------------------------------------------------------------
	0x15c4 hdmi_link_111 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__6              ;   	// 31: 0
} HDMI_LINK_111;

/*-----------------------------------------------------------------------------
	0x15c8 hdmi_link_112 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__7              ;   	// 31: 0
} HDMI_LINK_112;

/*-----------------------------------------------------------------------------
	0x15cc hdmi_link_113 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_hdr                 :24;	//  0:23
} HDMI_LINK_113;

/*-----------------------------------------------------------------------------
	0x15d0 hdmi_link_114 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat                 ;   	// 31: 0
} HDMI_LINK_114;

/*-----------------------------------------------------------------------------
	0x15d4 hdmi_link_115 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__2              ;   	// 31: 0
} HDMI_LINK_115;

/*-----------------------------------------------------------------------------
	0x15d8 hdmi_link_116 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__3              ;   	// 31: 0
} HDMI_LINK_116;

/*-----------------------------------------------------------------------------
	0x15dc hdmi_link_117 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__4              ;   	// 31: 0
} HDMI_LINK_117;

/*-----------------------------------------------------------------------------
	0x15e0 hdmi_link_118 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__5              ;   	// 31: 0
} HDMI_LINK_118;

/*-----------------------------------------------------------------------------
	0x15e4 hdmi_link_119 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__6              ;   	// 31: 0
} HDMI_LINK_119;

/*-----------------------------------------------------------------------------
	0x15e8 hdmi_link_120 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_vsi_dat__7              ;   	// 31: 0
} HDMI_LINK_120;

/*-----------------------------------------------------------------------------
	0x15ec hdmi_link_121 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_hdr               :24;	//  0:23
} HDMI_LINK_121;

/*-----------------------------------------------------------------------------
	0x15f0 hdmi_link_122 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat               ;   	// 31: 0
} HDMI_LINK_122;

/*-----------------------------------------------------------------------------
	0x15f4 hdmi_link_123 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__2            ;   	// 31: 0
} HDMI_LINK_123;

/*-----------------------------------------------------------------------------
	0x15f8 hdmi_link_124 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__3            ;   	// 31: 0
} HDMI_LINK_124;

/*-----------------------------------------------------------------------------
	0x15fc hdmi_link_125 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__4            ;   	// 31: 0
} HDMI_LINK_125;

/*-----------------------------------------------------------------------------
	0x1600 hdmi_link_126 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__5            ;   	// 31: 0
} HDMI_LINK_126;

/*-----------------------------------------------------------------------------
	0x1604 hdmi_link_127 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__6            ;   	// 31: 0
} HDMI_LINK_127;

/*-----------------------------------------------------------------------------
	0x1608 hdmi_link_128 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc1_dat__7            ;   	// 31: 0
} HDMI_LINK_128;

/*-----------------------------------------------------------------------------
	0x160c hdmi_link_129 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_hdr               :24;	//  0:23
} HDMI_LINK_129;

/*-----------------------------------------------------------------------------
	0x1610 hdmi_link_130 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat               ;   	// 31: 0
} HDMI_LINK_130;

/*-----------------------------------------------------------------------------
	0x1614 hdmi_link_131 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__2            ;   	// 31: 0
} HDMI_LINK_131;

/*-----------------------------------------------------------------------------
	0x1618 hdmi_link_132 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__3            ;   	// 31: 0
} HDMI_LINK_132;

/*-----------------------------------------------------------------------------
	0x161c hdmi_link_133 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__4            ;   	// 31: 0
} HDMI_LINK_133;

/*-----------------------------------------------------------------------------
	0x1620 hdmi_link_134 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__5            ;   	// 31: 0
} HDMI_LINK_134;

/*-----------------------------------------------------------------------------
	0x1624 hdmi_link_135 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__6            ;   	// 31: 0
} HDMI_LINK_135;

/*-----------------------------------------------------------------------------
	0x1628 hdmi_link_136 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_isrc2_dat__7            ;   	// 31: 0
} HDMI_LINK_136;

/*-----------------------------------------------------------------------------
	0x1800 iris_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_proscan_detected            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_mv_colourstripes            : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_mv_vbi_detected             : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_chromalock                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vlock                       : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_hlock                       : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_no_signal                   : 1;	//    24
} IRIS_001;

/*-----------------------------------------------------------------------------
	0x1804 iris_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_noisy                       : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vline_625_detected          : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_secam_detected              : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_pal_detected                : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_status_comb3d_off           : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_noburst_detected            : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_vnon_standard               : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_hnon_standard               : 1;	//    28
} IRIS_002;

/*-----------------------------------------------------------------------------
	0x1808 iris_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vcr_rew                     : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vcr_ff                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vcr_trick                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_vcr                         : 1;	//    12
} IRIS_003;

/*-----------------------------------------------------------------------------
	0x180c iris_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_burst_mag            :16,	//  0:15
	reg_status_hsync_width          : 8;	// 16:23
} IRIS_004;

/*-----------------------------------------------------------------------------
	0x1810 iris_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_hdto_inc             :30;	//  0:29
} IRIS_005;

/*-----------------------------------------------------------------------------
	0x1814 iris_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_cdto_inc             :30;	//  0:29
} IRIS_006;

/*-----------------------------------------------------------------------------
	0x1818 iris_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_cmag                 : 8,	//  0: 7
	reg_status_agc_gain             :16;	//  8:23
} IRIS_007;

/*-----------------------------------------------------------------------------
	0x181c iris_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_sync_height          : 8,	//  0: 7
	reg_status_cordic_freq          : 8,	//  8:15
	reg_status_cgain                :14;	// 16:29
} IRIS_008;

/*-----------------------------------------------------------------------------
	0x1820 iris_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_nstd                 :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_status_vbi_slicer_lvl       : 8,	// 12:19
	reg_status_noise                : 8;	// 20:27
} IRIS_009;

/*-----------------------------------------------------------------------------
	0x1824 iris_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_comb3d_motion        ;   	// 31: 0
} IRIS_010;

/*-----------------------------------------------------------------------------
	0x1828 iris_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_blank_level_diff     :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_status_sync_level_diff      :10;	// 12:21
} IRIS_011;

/*-----------------------------------------------------------------------------
	0x182c iris_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_nstd_sync            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_status_color_kill           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_status_no_cburst            : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_status_agc_skip             : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_status_slocked              : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_status_agc_hnum             :10;	// 20:29
} IRIS_012;

/*-----------------------------------------------------------------------------
	0x1830 iris_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_dgain                :14,	//  0:13
	                                : 2,	// 14:15 reserved
	reg_status_again                : 4,	// 16:19
	reg_cvd_soft_reset              : 1;	//    20
} IRIS_013;

/*-----------------------------------------------------------------------------
	0x1834 iris_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hv_delay                    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_hpixel                      : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_vline_625                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_colour_mode                 : 3,	// 12:14
	                                : 1,	//    15 reserved
	reg_yc_src                      : 1;	//    16
} IRIS_014;

/*-----------------------------------------------------------------------------
	0x1838 iris_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cv_inv                      : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cv_src                      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_luma_notch_bw               : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_chroma_bw_lo                : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_chroma_burst5or10           : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_ped                         : 1;	//    20
} IRIS_015;

/*-----------------------------------------------------------------------------
	0x183c iris_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hagc_field_mode             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_mv_hagc_mode                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_dc_clamp_mode               : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_dagc_en                     : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_agc_half_en                 : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_cagc_en                     : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_hagc_en                     : 1;	//    24
} IRIS_016;

/*-----------------------------------------------------------------------------
	0x1840 iris_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal60_mode                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_ntsc443_mode                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_adaptive_3dcomb_mode        : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_colour_trap                 : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_adaptive_mode               : 3;	// 16:18
} IRIS_017;

/*-----------------------------------------------------------------------------
	0x1844 iris_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_noise_thresh                : 8,	//  0: 7
	reg_hagc                        : 8;	//  8:15
} IRIS_018;

/*-----------------------------------------------------------------------------
	0x1848 iris_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_force_vcr_en                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_force_vcr_rew               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_force_vcr_ff                : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_force_vcr_trick             : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_force_vcr                   : 1;	//    16
} IRIS_019;

/*-----------------------------------------------------------------------------
	0x184c iris_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adc_updn_swap               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_adc_input_swap              : 1;	//     4
} IRIS_020;

/*-----------------------------------------------------------------------------
	0x1850 iris_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ccir656_en                  : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cbcr_swap                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_blue_mode                   : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_yc_delay                    : 4;	// 12:15
} IRIS_021;

/*-----------------------------------------------------------------------------
	0x1854 iris_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hue                         : 8,	//  0: 7
	reg_saturation                  : 8,	//  8:15
	reg_brightness                  : 8,	// 16:23
	reg_contrast                    : 8;	// 24:31
} IRIS_022;

/*-----------------------------------------------------------------------------
	0x1858 iris_023 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc                        : 8;	//  0: 7
} IRIS_023;

/*-----------------------------------------------------------------------------
	0x185c iris_024 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_user_ckill_mode             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_vbi_ckill                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hlock_ckill                 : 1;	//     8
} IRIS_024;

/*-----------------------------------------------------------------------------
	0x1860 iris_025 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_nstd_hysis                  : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_disable_clamp_on_vsync      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_bypass                      : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_noburst_ckill               : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vnon_std_threshold          : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_hnon_std_threshold          : 6;	// 20:25
} IRIS_025;

/*-----------------------------------------------------------------------------
	0x1864 iris_026 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_peak_en                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_agc_peak_cntl               : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_agc_peak_nominal            : 7;	//  8:14
} IRIS_026;

/*-----------------------------------------------------------------------------
	0x1868 iris_027 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
		reg_swrst_hdct				: 1,	// 0
	reg_blue_cr                     : 7,	//  1: 7
	reg_swrst_cdct					: 1, 	//	8
	reg_blue_cb                     : 7,	//  9:15
	reg_blue_y                      : 8;	// 16:23
} IRIS_027;

/*-----------------------------------------------------------------------------
	0x186c iris_028 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hstate_fixed                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_disable_hfine               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hstate_unlocked             : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_hstate_max                  : 3,	// 12:14
	                                : 1,	//    15 reserved
	reg_locked_count_noisy_max      : 4,	// 16:19
	reg_locked_count_clean_max      : 4,	// 20:23
	reg_hdetect_clamp_level         : 8;	// 24:31
} IRIS_028;

/*-----------------------------------------------------------------------------
	0x1870 iris_029 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hlock_vsync_mode            : 2;	//  0: 1
} IRIS_029;

/*-----------------------------------------------------------------------------
	0x1874 iris_030 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cdto_inc                    ;   	// 31: 0
} IRIS_030;

/*-----------------------------------------------------------------------------
	0x1878 iris_031 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdto_inc                    ;   	// 31: 0
} IRIS_031;

/*-----------------------------------------------------------------------------
	0x187c iris_032 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_gate_end              : 8,	//  0: 7
	reg_hsync_gate_start            : 8,	//  8:15
	reg_hsync_phase_offset          : 8,	// 16:23
	reg_hsync_rising                : 8;	// 24:31
} IRIS_032;

/*-----------------------------------------------------------------------------
	0x1880 iris_033 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_similar               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_hsync_low                   : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hdetect_noise_en            : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_hfine_lt_hcoarse            : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_hlpf_clamp_sel              : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_hlpf_clamp_noisy_en         : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_hlpf_clamp_vbi_en           : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_hlpf_clamp_en               : 1;	//    28
} IRIS_033;

/*-----------------------------------------------------------------------------
	0x1884 iris_034 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_rising_end            : 8,	//  0: 7
	reg_hsync_rising_auto           : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_hsync_rising_start          : 6;	// 12:17
} IRIS_034;

/*-----------------------------------------------------------------------------
	0x1888 iris_035 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hblank_end                  : 8,	//  0: 7
	reg_hblank_start                : 8;	//  8:15
} IRIS_035;

/*-----------------------------------------------------------------------------
	0x188c iris_036 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_gate_end              : 8,	//  0: 7
	reg_burst_gate_start            : 8;	//  8:15
} IRIS_036;

/*-----------------------------------------------------------------------------
	0x1890 iris_037 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hactive_width               : 8,	//  0: 7
	reg_hactive_start               : 8;	//  8:15
} IRIS_037;

/*-----------------------------------------------------------------------------
	0x1894 iris_038 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_height              : 8,	//  0: 7
	reg_vactive_start               : 8;	//  8:15
} IRIS_038;

/*-----------------------------------------------------------------------------
	0x1898 iris_039 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_h_max                 : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_vsync_h_min                 : 7;	//  8:14
} IRIS_039;

/*-----------------------------------------------------------------------------
	0x189c iris_040 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_agc_max               : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_vsync_agc_min               : 7;	//  8:14
} IRIS_040;

/*-----------------------------------------------------------------------------
	0x18a0 iris_041 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_vbi_max               : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_vsync_vbi_min               : 7;	//  8:14
} IRIS_041;

/*-----------------------------------------------------------------------------
	0x18a4 iris_042 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vlock_wide_range            : 1;	//     0
} IRIS_042;

/*-----------------------------------------------------------------------------
	0x18a8 iris_043 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_proscan_1field_mode         : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_vsync_cntl_noisy            : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vsync_cntl_ff_rew           : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_vsync_cntl_trick            : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vsync_cntl_vcr              : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_vsync_cntl                  : 2;	// 20:21
} IRIS_043;

/*-----------------------------------------------------------------------------
	0x18ac iris_044 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_field_polarity              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_flip_field                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_veven_delayed               : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_vodd_delayed                : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_field_detect_mode           : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_vloop_tc                    : 2;	// 20:21
} IRIS_044;

/*-----------------------------------------------------------------------------
	0x18b0 iris_045 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dbg_syncs                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_muxdigital                  : 4,	//  4: 7
	reg_muxanalogb                  : 4,	//  8:11
	reg_muxanaloga                  : 4;	// 12:15
} IRIS_045;

/*-----------------------------------------------------------------------------
	0x18b4 iris_046 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_secam_ybw                   : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_peak_range                  : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_peak_gain                   : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_peak_en                     : 1;	//    12
} IRIS_046;

/*-----------------------------------------------------------------------------
	0x18b8 iris_047 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_auto_secam_level            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_sv_bf                       : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_secam_pll                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_secam_sw_old                : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_palsw_level                 : 2;	// 16:17
} IRIS_047;

/*-----------------------------------------------------------------------------
	0x18bc iris_048 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lose_chromalock_mode        : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_lose_chromalock_count       : 4,	//  4: 7
	reg_lose_chromalock_level       : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_lose_chromalock_ckill       : 1;	//    12
} IRIS_048;

/*-----------------------------------------------------------------------------
	0x18c0 iris_049 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cstripe_detect_control      : 3;	//  0: 2
} IRIS_049;

/*-----------------------------------------------------------------------------
	0x18c4 iris_050 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hfine_vcr_trick_en          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_hfine_vcr_en                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hresampler_2up              : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_cstate                      : 3,	// 12:14
	                                : 1,	//    15 reserved
	reg_fixed_cstate                : 1;	//    16
} IRIS_050;

/*-----------------------------------------------------------------------------
	0x18c8 iris_051 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_pulse_ampl              : 8;	//  0: 7
} IRIS_051;

/*-----------------------------------------------------------------------------
	0x18cc iris_052 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_delay                 : 8,	//  0: 7
	reg_cpump_adjust                : 8,	//  8:15
	reg_cpump_adjust_polarity       : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_cpump_adjust_delay          : 6;	// 20:25
} IRIS_052;

/*-----------------------------------------------------------------------------
	0x18d0 iris_053 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mv_colourstripes_sel        : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_mv_vbi_sel                  : 1;	//     4
} IRIS_053;

/*-----------------------------------------------------------------------------
	0x18d4 iris_054 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_kill_cr               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cpump_kill_cb               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_cpump_kill_y                : 1;	//     8
} IRIS_054;

/*-----------------------------------------------------------------------------
	0x18d8 iris_055 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_auto_stip_nobp        : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cpump_auto_stip_unlocked    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_cpump_auto_stip_no_signal   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_cpump_auto_stip_noisy       : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_cpump_auto_stip_vactive     : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_cpump_auto_stip_mode        : 2;	// 20:21
} IRIS_055;

/*-----------------------------------------------------------------------------
	0x18dc iris_056 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_accum_mode            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cpump_fixed_syncmid         : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_cpump_level_filter_gain     : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_cpump_noisy_filter_en       : 1;	//    12
} IRIS_056;

/*-----------------------------------------------------------------------------
	0x18e0 iris_057 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_dn_max                : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_cpump_up_max                : 7,	//  8:14
	                                : 1,	//    15 reserved
	reg_cpump_vsync_blank_filter    : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_cpump_vsync_syncmid_filter  : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_cpump_vsync_mode            : 2;	// 24:25
} IRIS_057;

/*-----------------------------------------------------------------------------
	0x18e4 iris_058 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_diff_noisy_only       : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cpump_dn_diff_max           : 7,	//  4:10
	                                : 1,	//    11 reserved
	reg_cpump_diff_signal_only      : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_cpump_up_diff_max           : 7;	// 16:22
} IRIS_058;

/*-----------------------------------------------------------------------------
	0x18e8 iris_059 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_pr_override           : 8,	//  0: 7
	reg_cpump_pb_override           : 8,	//  8:15
	reg_cpump_y_override            : 8;	// 16:23
} IRIS_059;

/*-----------------------------------------------------------------------------
	0x18ec iris_060 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_db_freq                     :12,	//  0:11
	reg_dr_freq                     :12,	// 12:23
	reg_cvbs_y_delay                : 5;	// 24:28
} IRIS_060;

/*-----------------------------------------------------------------------------
	0x18f0 iris_061 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactivity_en                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vactivity_on2frame          : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vactivity_threshold         : 6;	//  8:13
} IRIS_061;

/*-----------------------------------------------------------------------------
	0x18f4 iris_062 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_horiz_diff_cgain            : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_horiz_diff_ygain            : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_chroma_vdiff_gain           : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_lowfreq_vdiff_gain          : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_noise_th_en                 : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_noise_th                    : 7;	// 20:26
} IRIS_062;

/*-----------------------------------------------------------------------------
	0x18f8 iris_063 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vadap_burst_noise_th_gain   : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_burst_noise_th_gain         : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_c_noise_th_gain             : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_y_noise_th_gain             : 2;	// 12:13
} IRIS_063;

/*-----------------------------------------------------------------------------
	0x18fc iris_064 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adaptive_chroma_mode        : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_dot_suppress_mode           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_motion_mode                 : 2;	//  8: 9
} IRIS_064;

/*-----------------------------------------------------------------------------
	0x1900 iris_065 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal3dcomb_vactive_offset    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_fb_sync                     : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_fb_hold                     : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_fb_ctl                      : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_field_latency               : 3,	// 16:18
	                                : 1,	//    19 reserved
	reg_lbadrgen_rst                : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_comb2d_only                 : 1;	//    24
} IRIS_065;

/*-----------------------------------------------------------------------------
	0x1904 iris_066 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_noise_th_en              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_md_noise_th                 : 7;	//  4:10
} IRIS_066;

/*-----------------------------------------------------------------------------
	0x1908 iris_067 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_schroma_peak_en             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_schroma_coring_en           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_schroma_peak                : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_pchroma_peak_en             : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_pchroma_coring_en           : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_pchroma_peak                : 2;	// 20:21
} IRIS_067;

/*-----------------------------------------------------------------------------
	0x190c iris_068 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ldpause_threshold           : 4,	//  0: 3
	reg_vf_nstd_en                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vcr_auto_switch_en          : 1;	//     8
} IRIS_068;

/*-----------------------------------------------------------------------------
	0x1910 iris_069 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_comb_coring                 : 4,	//  0: 3
	reg_tcomb_gain                  : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_notch_gain                  : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_comb_gain                   : 3;	// 12:14
} IRIS_069;

/*-----------------------------------------------------------------------------
	0x1914 iris_070 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_md_height           : 8,	//  0: 7
	reg_vactive_md_start            : 8;	//  8:15
} IRIS_070;

/*-----------------------------------------------------------------------------
	0x1918 iris_071 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_pulse_width           : 4;	//  0: 3
} IRIS_071;

/*-----------------------------------------------------------------------------
	0x191c iris_072 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc_tc_ismall              : 3;	//  0: 2
} IRIS_072;

/*-----------------------------------------------------------------------------
	0x1920 iris_073 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc_coring_threshold       : 4,	//  0: 3
	reg_cagc_unity_gain             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_cagc_coring                 : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_cagc_tc_p                   : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_cagc_tc_ibig                : 3;	// 16:18
} IRIS_073;

/*-----------------------------------------------------------------------------
	0x1924 iris_074 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_aaf_on                      : 1;	//     0
} IRIS_074;

/*-----------------------------------------------------------------------------
	0x1928 iris_075 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_accum_width       : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_dcrestore_no_bad_bp         : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_dcrestore_kill_enable       : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_dcrestore_bp_delay          : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_syncmid_nobp_en             : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_syncmid_filter_en           : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_dcrestore_gain              : 2;	// 28:29
} IRIS_075;

/*-----------------------------------------------------------------------------
	0x192c iris_076 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_kill_enable_noisy : 1;	//     0
} IRIS_076;

/*-----------------------------------------------------------------------------
	0x1930 iris_077 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_hsync_mid         : 8,	//  0: 7
	reg_bp_kill_thresh              : 8,	//  8:15
	reg_hmgc                        : 8,	// 16:23
	reg_dcrestore_lpf_en            : 1;	//    24
} IRIS_077;

/*-----------------------------------------------------------------------------
	0x1934 iris_078 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_auto_min_sync_height        : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_min_sync_height             : 7;	//  4:10
} IRIS_078;

/*-----------------------------------------------------------------------------
	0x1938 iris_079 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vcrtrick_proscan            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_veven_early_delayed         : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vodd_early_delayed          : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_vfield_hoffset_fixed        : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vsync_no_signal_thresh      : 8,	// 16:23
	reg_vsync_signal_thresh         : 8;	// 24:31
} IRIS_079;

/*-----------------------------------------------------------------------------
	0x193c iris_080 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vfield_hoffset              : 9,	//  0: 8
	                                : 3,	//  9:11 reserved
	reg_vactive_half_lines          : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vdetect_noise_en            : 1;	//    16
} IRIS_080;

/*-----------------------------------------------------------------------------
	0x1940 iris_081 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dual_hedge_dis              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_dual_hedge_auto_width       : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_dual_fine_hedge_vbi         : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_dual_coarse_hedge_vbi       : 2;	// 12:13
} IRIS_081;

/*-----------------------------------------------------------------------------
	0x1944 iris_082 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mv_hsync_rising_end         : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_vcr_state2_long             : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_slow_hdsw                   : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_mv_hsync_rising_start       : 6,	// 16:21
	                                : 2,	// 22:23 reserved
	reg_no_hsyncs_mode              : 2,	// 24:25
	                                : 2,	// 26:27 reserved
	reg_many_hsyncs_mode            : 1;	//    28
} IRIS_082;

/*-----------------------------------------------------------------------------
	0x1948 iris_083 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_no_hsyncs_weak              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_disable_hdsw_weak           : 1;	//     4
} IRIS_083;

/*-----------------------------------------------------------------------------
	0x194c iris_084 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_hdsw_mode           : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_disable_hdsw_mode           : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_hsync_falling_filter        : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_no_hsyncs_noisy             : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_hloop_range                 : 2;	// 16:17
} IRIS_084;

/*-----------------------------------------------------------------------------
	0x1950 iris_085 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_hf_max                   : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_md_hf_shift                 : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_md_lf_sad                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_md_lf_shift                 : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_md_c_noise_th_en            : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_md_c_noise_th               : 7;	// 20:26
} IRIS_085;

/*-----------------------------------------------------------------------------
	0x1954 iris_086 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_cf_cactivity_high        : 4,	//  0: 3
	reg_md_cf_lactivity_high        : 8,	//  4:11
	reg_md_cf_cactivity_low         : 8,	// 12:19
	reg_md_cf_lactivity_low         : 8,	// 20:27
	reg_md_cf_activity_enable       : 2;	// 28:29
} IRIS_086;

/*-----------------------------------------------------------------------------
	0x1958 iris_087 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_k_thresh                 : 8;	//  0: 7
} IRIS_087;

/*-----------------------------------------------------------------------------
	0x195c iris_088 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_tcomb_chroma_level          : 8,	//  0: 7
	reg_hf_luma_chroma_offset       : 8,	//  8:15
	reg_spatial_luma_level          : 8,	// 16:23
	reg_chroma_level                : 8;	// 24:31
} IRIS_088;

/*-----------------------------------------------------------------------------
	0x1960 iris_089 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_chroma_activity_level       : 8,	//  0: 7
	reg_lf_luma_offset              : 8;	//  8:15
} IRIS_089;

/*-----------------------------------------------------------------------------
	0x1964 iris_090 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_avg_freq_range              : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_issecam_th                  : 6,	//  4: 9
	                                : 2,	// 10:11 reserved
	reg_freq_offset_range           : 8;	// 12:19
} IRIS_090;

/*-----------------------------------------------------------------------------
	0x1968 iris_091 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_chroma_bw_motion_th         : 8,	//  0: 7
	reg_motion_config               : 8,	//  8:15
	reg_hactive_md_width            : 8,	// 16:23
	reg_hactive_md_start            : 8;	// 24:31
} IRIS_091;

/*-----------------------------------------------------------------------------
	0x196c iris_092 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_motion_mode          : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_chroma_bw_motion            : 2;	//  4: 5
} IRIS_092;

/*-----------------------------------------------------------------------------
	0x1970 iris_093 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_flat_chroma_offset          : 8,	//  0: 7
	reg_flat_luma_offset            : 8,	//  8:15
	reg_flat_chroma_shift           : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_flat_luma_shift             : 2;	// 20:21
} IRIS_093;

/*-----------------------------------------------------------------------------
	0x1974 iris_094 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_motion_debug                : 8,	//  0: 7
	reg_cf_flat_motion_shift        : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_motion_c_mode               : 2;	// 12:13
} IRIS_094;

/*-----------------------------------------------------------------------------
	0x1978 iris_095 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cordic_gate_end             : 8,	//  0: 7
	reg_cordic_gate_start           : 8,	//  8:15
	reg_ispal_th                    : 8,	// 16:23
	reg_phase_offset_range          : 8;	// 24:31
} IRIS_095;

/*-----------------------------------------------------------------------------
	0x197c iris_096 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal3tap_only_c              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_pal3tap_only_y              : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_adc_cpump_swap              : 6;	//  8:13
} IRIS_096;

/*-----------------------------------------------------------------------------
	0x1980 iris_097 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ckill                       :16,	//  0:15
	reg_cagc_gate_end               : 8,	// 16:23
	reg_cagc_gate_start             : 8;	// 24:31
} IRIS_097;

/*-----------------------------------------------------------------------------
	0x1984 iris_098 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_icburst_half_ampl           :10;	//  0: 9
} IRIS_098;

/*-----------------------------------------------------------------------------
	0x1988 iris_099 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_iris_dcrestore_lpf_en       : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_agc_bypass                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_cvd1_clampagc_on            : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_dcrestore_en                : 1;	//    12
} IRIS_099;

/*-----------------------------------------------------------------------------
	0x198c iris_100 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_clampagc_inv                : 4;	//  0: 3
} IRIS_100;

/*-----------------------------------------------------------------------------
	0x1990 iris_101 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_clk_sel                 : 2;	//  0: 1
} IRIS_101;

/*-----------------------------------------------------------------------------
	0x1994 iris_102 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf0_c1           :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_dcrestore_lpf0_c0           :10;	// 12:21
} IRIS_102;

/*-----------------------------------------------------------------------------
	0x1998 iris_103 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf0_c2           :10;	//  0: 9
} IRIS_103;

/*-----------------------------------------------------------------------------
	0x199c iris_104 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c1           :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_dcrestore_lpf1_c0           :10;	// 12:21
} IRIS_104;

/*-----------------------------------------------------------------------------
	0x19a0 iris_105 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c3           :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_dcrestore_lpf1_c2           :10;	// 12:21
} IRIS_105;

/*-----------------------------------------------------------------------------
	0x19a4 iris_106 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c5           :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_dcrestore_lpf1_c4           :10;	// 12:21
} IRIS_106;

/*-----------------------------------------------------------------------------
	0x19a8 iris_107 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_half_period            : 8,	//  0: 7
	reg_sdetect_window_w            : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	reg_sdetect_window_slope_th     : 3;	// 16:18
} IRIS_107;

/*-----------------------------------------------------------------------------
	0x19ac iris_108 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sdetect_max_hvar            : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_sdetect_max_diff            : 8,	//  8:15
	reg_sdetect_noise_th            : 6;	// 16:21
} IRIS_108;

/*-----------------------------------------------------------------------------
	0x19b0 iris_109 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ldetect_update_delay        : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	reg_ldetect_bp_delay            : 4,	//  8:11
	reg_ldetect_sync_delay          : 4,	// 12:15
	reg_ldetect_accum_default       : 6,	// 16:21
	                                : 2,	// 22:23 reserved
	reg_ldetect_accum_width         : 6;	// 24:29
} IRIS_109;

/*-----------------------------------------------------------------------------
	0x19b4 iris_110 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_color_killer_en             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_cburst_weak_th              : 5,	//  4: 8
	                                : 3,	//  9:11 reserved
	reg_cburst_window_w             : 5;	// 12:16
} IRIS_110;

/*-----------------------------------------------------------------------------
	0x19b8 iris_111 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_again_b                 :16,	//  0:15
	reg_agc_again_a                 :16;	// 16:31
} IRIS_111;

/*-----------------------------------------------------------------------------
	0x19bc iris_112 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_min                   : 4,	//  0: 3
	reg_again_max                   : 4;	//  4: 7
} IRIS_112;

/*-----------------------------------------------------------------------------
	0x19c0 iris_113 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_up_offset             :16,	//  0:15
	reg_again_update_field          : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_agc_vsync_hysis             : 4;	// 20:23
} IRIS_113;

/*-----------------------------------------------------------------------------
	0x19c4 iris_114 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_update_hysis          : 8,	//  0: 7
	reg_again_dn_offset             :16;	//  8:23
} IRIS_114;

/*-----------------------------------------------------------------------------
	0x19c8 iris_115 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_en                      : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_agc_mode                    : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_agc_skip_num                : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	reg_agc_nstd_sync_th            : 8,	// 16:23
	reg_agc_nstd_sync_en            : 2;	// 24:25
} IRIS_115;

/*-----------------------------------------------------------------------------
	0x19cc iris_116 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_amgc                        : 4,	//  0: 3
	reg_dmgc                        :14;	//  4:17
} IRIS_116;

/*-----------------------------------------------------------------------------
	0x19d0 iris_117 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_updn_swap             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cpump_step_level            : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_cpump_step_width            : 4,	//  8:11
	reg_cpump_level_gain            : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_cpump_front_porch_w         : 7,	// 16:22
	                                : 1,	//    23 reserved
	reg_cpump_end_offset            : 6;	// 24:29
} IRIS_117;

/*-----------------------------------------------------------------------------
	0x19d4 iris_118 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_mode                  : 2;	//  0: 1
} IRIS_118;

/*-----------------------------------------------------------------------------
	0x19d8 iris_119 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_slicer_mode             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_wss_slicer_mode             : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_tt_slicer_mode              : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_cc_slicer_mode              : 2;	// 12:13
} IRIS_119;

/*-----------------------------------------------------------------------------
	0x19e4 iris_120 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_lavgnum                : 9,	//  0: 8
	                                : 3,	//  9:11 reserved
	reg_burst_zpnum                 : 5,	// 12:16
	                                : 3,	// 17:19 reserved
	reg_perr_on                     : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_iris_burstlocking_on        : 1;	//    24
} IRIS_120;

/*-----------------------------------------------------------------------------
	0x19e8 iris_121 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_noise_th              :13;	//  0:12
} IRIS_121;

/*-----------------------------------------------------------------------------
	0x19ec iris_122 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_perr_dnref                  ;   	// 31: 0
} IRIS_122;

/*-----------------------------------------------------------------------------
	0x19f0 iris_123 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_perr_upref                  ;   	// 31: 0
} IRIS_123;

/*-----------------------------------------------------------------------------
	0x19f4 iris_124 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_pst_perr_en          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_perr_fine_unit              :24,	//  4:27
	reg_perr_fine_on                : 1;	//    28
} IRIS_124;

/*-----------------------------------------------------------------------------
	0x19f8 iris_125 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_pst_perr             :14;	//  0:13
} IRIS_125;

/*-----------------------------------------------------------------------------
	0x19fc iris_126 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_excep_th               :26,	//  0:25
	                                : 2,	// 26:27 reserved
	reg_freq_excep_on               : 1;	//    28
} IRIS_126;

/*-----------------------------------------------------------------------------
	0x1a00 iris_127 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_seq_excepnum                :12,	//  0:11
	reg_seq_excepon                 : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_perr_excep_dsel             : 4,	// 16:19
	reg_perr_excep_on               : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_freq_excep_dsel             : 4,	// 24:27
	reg_freq_excep_refsel           : 4;	// 28:31
} IRIS_127;

/*-----------------------------------------------------------------------------
	0x1a04 iris_128 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_inv_data               :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_freq_inv_sel                : 1;	//    12
} IRIS_128;

/*-----------------------------------------------------------------------------
	0x1a08 iris_129 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_scos_off                    : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_scos_linit                  : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_clampagc_blank_sel          : 1;	//     8
} IRIS_129;

/*-----------------------------------------------------------------------------
	0x1a0c iris_130 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpf_bypass            : 1;	//     0
} IRIS_130;

/*-----------------------------------------------------------------------------
	0x1a10 iris_131 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff0           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfa_on               : 1;	//    16
} IRIS_131;

/*-----------------------------------------------------------------------------
	0x1a14 iris_132 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff2           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfa_coeff1           :13;	// 16:28
} IRIS_132;

/*-----------------------------------------------------------------------------
	0x1a18 iris_133 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff4           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfa_coeff3           :13;	// 16:28
} IRIS_133;

/*-----------------------------------------------------------------------------
	0x1a1c iris_134 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff5           :13;	//  0:12
} IRIS_134;

/*-----------------------------------------------------------------------------
	0x1a20 iris_135 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff0           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfb_on               : 1;	//    16
} IRIS_135;

/*-----------------------------------------------------------------------------
	0x1a24 iris_136 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff2           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfb_coeff1           :13;	// 16:28
} IRIS_136;

/*-----------------------------------------------------------------------------
	0x1a28 iris_137 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff4           :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_burst_lpfb_coeff3           :13;	// 16:28
} IRIS_137;

/*-----------------------------------------------------------------------------
	0x1a2c iris_138 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff5           :13;	//  0:12
} IRIS_138;

/*-----------------------------------------------------------------------------
	0x1a30 iris_139 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff0            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfa_on                : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_iris_cresampler_on          : 1;	//    20
} IRIS_139;

/*-----------------------------------------------------------------------------
	0x1a34 iris_140 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff2            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfa_coeff1            :13;	// 16:28
} IRIS_140;

/*-----------------------------------------------------------------------------
	0x1a38 iris_141 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff4            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfa_coeff3            :13;	// 16:28
} IRIS_141;

/*-----------------------------------------------------------------------------
	0x1a3c iris_142 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff5            :13;	//  0:12
} IRIS_142;

/*-----------------------------------------------------------------------------
	0x1a40 iris_143 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff0            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfb_on                : 1;	//    16
} IRIS_143;

/*-----------------------------------------------------------------------------
	0x1a44 iris_144 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff2            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfb_coeff1            :13;	// 16:28
} IRIS_144;

/*-----------------------------------------------------------------------------
	0x1a48 iris_145 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff4            :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_cres_lpfb_coeff3            :13;	// 16:28
} IRIS_145;

/*-----------------------------------------------------------------------------
	0x1a4c iris_146 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_sel              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cres_blend_method           : 3;	//  4: 6
} IRIS_146;

/*-----------------------------------------------------------------------------
	0x1a50 iris_147 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcdefault        :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_cres_0px_sel                : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_cres_clksel                 : 2;	// 16:17
} IRIS_147;

/*-----------------------------------------------------------------------------
	0x1a54 iris_148 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara1          :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_cres_blend_bcpara0          :11;	// 12:22
} IRIS_148;

/*-----------------------------------------------------------------------------
	0x1a58 iris_149 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara3          :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_cres_blend_bcpara2          :11;	// 12:22
} IRIS_149;

/*-----------------------------------------------------------------------------
	0x1a5c iris_150 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara5          :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_cres_blend_bcpara4          :11;	// 12:22
} IRIS_150;

/*-----------------------------------------------------------------------------
	0x1a60 iris_151 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara7          :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_cres_blend_bcpara6          :11;	// 12:22
} IRIS_151;

/*-----------------------------------------------------------------------------
	0x1a64 iris_152 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_diffth1          :12,	//  0:11
	reg_cres_blend_diffth0          :12;	// 12:23
} IRIS_152;

/*-----------------------------------------------------------------------------
	0x1a68 iris_153 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_alpha_off              : 8,	//  0: 7
	reg_cres_blend_diffth2          :12;	//  8:19
} IRIS_153;

/*-----------------------------------------------------------------------------
	0x1a6c iris_154 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hrscbld_dnoff               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_hrscbld_upoff               : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_hrsybld_dnoff               : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_hrsybld_upoff               : 4,	// 12:15
	reg_dtrs_dlysel                 : 4,	// 16:19
	reg_dtrs_revalpha_sel           : 2;	// 20:21
} IRIS_154;

/*-----------------------------------------------------------------------------
	0x1a70 iris_155 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_lrsel          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_2dcomb_ycrdc_chsel          : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_2dcomb_ycrdc_cvsel          : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_2dcomb_ccombo_sel           : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_2dcomb_cband_sel            : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_2dcomb_byp                  : 1;	//    20
} IRIS_155;

/*-----------------------------------------------------------------------------
	0x1a74 iris_156 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yhdiffth       :12,	//  0:11
	reg_2dcomb_ycrdc_yhsymth        :12,	// 12:23
	reg_2dcomb_divider_th           : 8;	// 24:31
} IRIS_156;

/*-----------------------------------------------------------------------------
	0x1a78 iris_157 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_cvdiffth       :12;	//  0:11
} IRIS_157;

/*-----------------------------------------------------------------------------
	0x1a7c iris_158 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_method         : 4,	//  0: 3
	reg_2dcomb_ycrdc_lcr_on         : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_2dcomb_ycrdc_dsel           : 4,	//  8:11
	reg_2dcomb_ycrdc_lrtype         : 1;	//    12
} IRIS_158;

/*-----------------------------------------------------------------------------
	0x1a80 iris_159 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_chroma_diffth3       : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_2dcomb_chroma_diffth2       : 7,	//  8:14
	                                : 1,	//    15 reserved
	reg_2dcomb_chroma_diffth1       : 7;	// 16:22
} IRIS_159;

/*-----------------------------------------------------------------------------
	0x1a84 iris_160 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_hth            :12,	//  0:11
	reg_2dcomb_ycrdc_hth_sel        : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_2dcomb_ycrdc_hth_on         : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_2dcomb_ycrdc_yhsel          : 4,	// 20:23
	reg_2dcomb_ycrdc_yvsel          : 3;	// 24:26
} IRIS_160;

/*-----------------------------------------------------------------------------
	0x1a88 iris_161 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_dsel1          : 4,	//  0: 3
	reg_2dcomb_cyrdc_dsel           : 4,	//  4: 7
	reg_2dcomb_cyrdc_lrtype         : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_2dcomb_cyrdc_crvalid        : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_2dcomb_cyrdc_lcr_on         : 3,	// 16:18
	                                : 1,	//    19 reserved
	reg_2dcomb_cyrdc_method         : 4;	// 20:23
} IRIS_161;

/*-----------------------------------------------------------------------------
	0x1a8c iris_162 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chsymth1       :12,	//  0:11
	reg_2dcomb_cyrdc_chsymth        :12;	// 12:23
} IRIS_162;

/*-----------------------------------------------------------------------------
	0x1a90 iris_163 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chdiffth       :12;	//  0:11
} IRIS_163;

/*-----------------------------------------------------------------------------
	0x1a94 iris_164 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chdiffsel      : 4,	//  0: 3
	reg_2dcomb_cyrdc_chdiffon       : 8;	//  4:11
} IRIS_164;

/*-----------------------------------------------------------------------------
	0x1a98 iris_165 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_hth            :12,	//  0:11
	reg_2dcomb_cyrdc_hth_on         : 1;	//    12
} IRIS_165;

/*-----------------------------------------------------------------------------
	0x1aa0 iris_166 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_y_offo                 :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_oadj_y_offi                 :11;	// 12:22
} IRIS_166;

/*-----------------------------------------------------------------------------
	0x1aa4 iris_167 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_y_coeff                :14;	//  0:13
} IRIS_167;

/*-----------------------------------------------------------------------------
	0x1aa8 iris_168 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_c_offo                 :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_oadj_c_offi                 :11;	// 12:22
} IRIS_168;

/*-----------------------------------------------------------------------------
	0x1aac iris_169 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_c_coeff                :14;	//  0:13
} IRIS_169;

/*-----------------------------------------------------------------------------
	0x1ab0 iris_170 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adc_unity_gain_value        : 4;	//  0: 3
} IRIS_170;

/*-----------------------------------------------------------------------------
	0x1ab4 iris_171 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_frame_motion_th1            :16,	//  0:15
	reg_frame_motion_th0            :16;	// 16:31
} IRIS_171;

/*-----------------------------------------------------------------------------
	0x1ab8 iris_172 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_iblank_half_lvl0            :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_isynctip_lvl0               :10;	// 12:21
} IRIS_172;

/*-----------------------------------------------------------------------------
	0x1abc iris_173 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_int_blank_lvl0         :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_ipeak_chroma_m768_lvl0      :10;	// 12:21
} IRIS_173;

/*-----------------------------------------------------------------------------
	0x1ac0 iris_174 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_int_blank_vid_lvl0     : 8,	//  0: 7
	reg_int_black_ped_vid_lvl0      :10,	//  8:17
	                                : 2,	// 18:19 reserved
	reg_int_blank_vid_lvl0          :10;	// 20:29
} IRIS_174;

/*-----------------------------------------------------------------------------
	0x1ac4 iris_175 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_int_vbi_blank_vid_lvl0      : 8;	//  0: 7
} IRIS_175;

/*-----------------------------------------------------------------------------
	0x1ac8 iris_176 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_internal_sync_midpt         :13,	//  0:12
	                                : 3,	// 13:15 reserved
	reg_internal_sync_level         :13;	// 16:28
} IRIS_176;

/*-----------------------------------------------------------------------------
	0x1acc iris_177 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_internal_sync_midpt    :11,	//  0:10
	                                : 1,	//    11 reserved
	reg_internal_blank_level        :13;	// 12:24
} IRIS_177;

/*-----------------------------------------------------------------------------
	0x1ad0 iris_178 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adc_blank_level             :10;	//  0: 9
} IRIS_178;

/*-----------------------------------------------------------------------------
	0x1ad4 iris_179 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hrs_alpha_croff             : 8,	//  0: 7
	reg_hrs_alpha_cboff             : 8,	//  8:15
	reg_hrs_alpha_yoff              : 8;	// 16:23
} IRIS_179;

/*-----------------------------------------------------------------------------
	0x1ad8 iris_180 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_notch_coefi1         :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_2dcomb_notch_coefi0         :10;	// 12:21
} IRIS_180;

/*-----------------------------------------------------------------------------
	0x1adc iris_181 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_notch_coefi3         :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_2dcomb_notch_coefi2         :10;	// 12:21
} IRIS_181;

/*-----------------------------------------------------------------------------
	0x1ae0 iris_182 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_notch_coefi1_2nd     : 8,	//  0: 7
	reg_2dcomb_notch_coefi0_2nd     : 8,	//  8:15
	reg_2dcomb_notch_coefi4         :10;	// 16:25
} IRIS_182;

/*-----------------------------------------------------------------------------
	0x1ae4 iris_183 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_notch_coefi4_2nd     : 8,	//  0: 7
	reg_2dcomb_notch_coefi3_2nd     : 8,	//  8:15
	reg_2dcomb_notch_coefi2_2nd     : 8;	// 16:23
} IRIS_183;

/*-----------------------------------------------------------------------------
	0x1ae8 iris_184 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_coefi_dly            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_3dcomb_coefi_disp_on        : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_comb_intpol_coefi1          :10,	//  8:17
	                                : 2,	// 18:19 reserved
	reg_comb_intpol_coefi0          :10;	// 20:29
} IRIS_184;

/*-----------------------------------------------------------------------------
	0x1aec iris_185 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_coefi_pow            : 4;	//  0: 3
} IRIS_185;

/*-----------------------------------------------------------------------------
	0x1af0 iris_186 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_coefi                :16;	//  0:15
} IRIS_186;

/*-----------------------------------------------------------------------------
	0x1af4 iris_187 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_coefi__2             ;   	// 31: 0
} IRIS_187;

/*-----------------------------------------------------------------------------
	0x1af8 iris_188 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_coefi__3             ;   	// 31: 0
} IRIS_188;

/*-----------------------------------------------------------------------------
	0x1afc iris_189 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdy_sel              : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_3dcomb_mdy_disel1           : 5,	//  4: 8
	                                : 3,	//  9:11 reserved
	reg_3dcomb_mdy_disel            : 3,	// 12:14
	                                : 1,	//    15 reserved
	reg_3dcomb_mdy_dir              : 4,	// 16:19
	reg_3dcomb_md_mode              : 2,	// 20:21
	                                : 2,	// 22:23 reserved
	reg_3dcomb_dhf_dinsel           : 2,	// 24:25
	                                : 2,	// 26:27 reserved
	reg_3dcomb_avg_sad_divsel       : 2;	// 28:29
} IRIS_189;

/*-----------------------------------------------------------------------------
	0x1b00 iris_190 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdc_sel              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_3dcomb_mdc_avgsel           : 4,	//  4: 7
	reg_3dcomb_mdc_dir              : 4,	//  8:11
	reg_3dcomb_mdc_disel1           : 4,	// 12:15
	reg_3dcomb_mdc_disel            : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_3dcomb_mdy_sad_sel          : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdy_sad_th           : 7;	// 24:30
} IRIS_190;

/*-----------------------------------------------------------------------------
	0x1b04 iris_191 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdi_mdnwgt           : 8,	//  0: 7
	reg_3dcomb_mdi_wgt              : 8,	//  8:15
	reg_3dcomb_mdi_disel            : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdc_wgt              : 8;	// 24:31
} IRIS_191;

/*-----------------------------------------------------------------------------
	0x1b08 iris_192 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdi_lsel             : 4,	//  0: 3
	reg_3dcomb_mdi_th_on            : 8,	//  4:11
	reg_3dcomb_mdi_sadsel           : 8,	// 12:19
	reg_3dcomb_mdi_svcnt            : 4,	// 20:23
	reg_3dcomb_mdi_svth             : 7;	// 24:30
} IRIS_192;

/*-----------------------------------------------------------------------------
	0x1b0c iris_193 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdi_frm_th           :24,	//  0:23
	reg_3dcomb_mdi_lsel1            : 4;	// 24:27
} IRIS_193;

/*-----------------------------------------------------------------------------
	0x1b10 iris_194 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdi_loc_th0          : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_3dcomb_mdi_frm_th1          :24;	//  8:31
} IRIS_194;

/*-----------------------------------------------------------------------------
	0x1b14 iris_195 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_svy_disp_on          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_3dcomb_mdi_loc_th3          : 7,	//  4:10
	                                : 1,	//    11 reserved
	reg_3dcomb_mdi_loc_th2          : 7,	// 12:18
	                                : 1,	//    19 reserved
	reg_3dcomb_mdi_loc_th1          : 7;	// 20:26
} IRIS_195;

/*-----------------------------------------------------------------------------
	0x1b18 iris_196 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cphase_adjust               : 3,	//  0: 2
	                                : 1,	//     3 reserved
	reg_cphase_adjust_sel           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_3dcomb_mdclass_fldsel       : 3,	//  8:10
	                                : 1,	//    11 reserved
	reg_3dcomb_mdclass_dsel         : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_3dcomb_mdclass_csel         : 3,	// 16:18
	                                : 1,	//    19 reserved
	reg_3dcomb_svy_loc_th           : 4,	// 20:23
	reg_3dcomb_svy_th               : 7;	// 24:30
} IRIS_196;

/*-----------------------------------------------------------------------------
	0x1b1c iris_197 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdcf_actv_th         : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_3dcomb_mdhf_actv_th         : 7,	//  8:14
	                                : 1,	//    15 reserved
	reg_3dcomb_mdlf_actv_th         : 7,	// 16:22
	                                : 1,	//    23 reserved
	reg_3dcomb_mdlf_actv_sel        : 1;	//    24
} IRIS_197;

/*-----------------------------------------------------------------------------
	0x1b20 iris_198 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdcf_blk_th          : 8,	//  0: 7
	reg_3dcomb_mdhf_blk_th          : 8,	//  8:15
	reg_3dcomb_mdlf_blk_th          : 8;	// 16:23
} IRIS_198;

/*-----------------------------------------------------------------------------
	0x1b24 iris_199 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdlf_fld_th1         :12,	//  0:11
	reg_3dcomb_mdlf_fld_th0         :12;	// 12:23
} IRIS_199;

/*-----------------------------------------------------------------------------
	0x1b28 iris_200 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_sel         : 4,	//  0: 3
	reg_3dcomb_mdlf_fld_th3         :12,	//  4:15
	reg_3dcomb_mdlf_fld_th2         :12;	// 16:27
} IRIS_200;

/*-----------------------------------------------------------------------------
	0x1b2c iris_201 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_th1         :12,	//  0:11
	reg_3dcomb_mdhf_fld_th0         :12;	// 12:23
} IRIS_201;

/*-----------------------------------------------------------------------------
	0x1b30 iris_202 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_th3         :12,	//  0:11
	reg_3dcomb_mdhf_fld_th2         :12;	// 12:23
} IRIS_202;

/*-----------------------------------------------------------------------------
	0x1b34 iris_203 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_grd         : 8,	//  0: 7
	reg_3dcomb_mdlf_fld_grd         : 8,	//  8:15
	reg_3dcomb_mdhlf_fld_sub_th0    :16;	// 16:31
} IRIS_203;

/*-----------------------------------------------------------------------------
	0x1b38 iris_204 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdlf_fld_grd_alp     :24;	//  0:23
} IRIS_204;

/*-----------------------------------------------------------------------------
	0x1b3c iris_205 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdlf_fld_grd_alp__2  ;   	// 31: 0
} IRIS_205;

/*-----------------------------------------------------------------------------
	0x1b40 iris_206 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_grd_alp     :24;	//  0:23
} IRIS_206;

/*-----------------------------------------------------------------------------
	0x1b44 iris_207 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdhf_fld_grd_alp__2  ;   	// 31: 0
} IRIS_207;

/*-----------------------------------------------------------------------------
	0x1b48 iris_208 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	status_fld_hfcnt                :12,	//  0:11
	status_fld_lfcnt                :12;	// 12:23
} IRIS_208;

/*-----------------------------------------------------------------------------
	0x1b4c iris_209 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdpd32_sel           : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_3dcomb_mdpd32_on            : 1,	//     4
	                                : 3,	//  5: 7 reserved
	status_fld_hlfcnt               :12,	//  8:19
	status_fld_cfcnt                :12;	// 20:31
} IRIS_209;

/*-----------------------------------------------------------------------------
	0x1b50 iris_210 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdglo_mode           : 4,	//  0: 3
	reg_3dcomb_mdph32_cs            : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_3dcomb_mdpd32_th            :24;	//  8:31
} IRIS_210;

/*-----------------------------------------------------------------------------
	0x1b54 iris_211 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hsize          : 7,	//  0: 6
	                                : 1,	//     7 reserved
	reg_3dcomb_mdglo_m1_sameth      : 8,	//  8:15
	reg_3dcomb_mdglo_m1_uth0        : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdglo_m1_lth0        : 5;	// 24:28
} IRIS_211;

/*-----------------------------------------------------------------------------
	0x1b58 iris_212 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hfgrd_off      : 8,	//  0: 7
	reg_3dcomb_mdloc_lfgrd_off      : 8,	//  8:15
	reg_3dcomb_mdloc_hfgrd          : 8,	// 16:23
	reg_3dcomb_mdloc_lfgrd          : 8;	// 24:31
} IRIS_212;

/*-----------------------------------------------------------------------------
	0x1b5c iris_213 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_lfgrd_alp      :24;	//  0:23
} IRIS_213;

/*-----------------------------------------------------------------------------
	0x1b60 iris_214 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_lfgrd_alp__2   ;   	// 31: 0
} IRIS_214;

/*-----------------------------------------------------------------------------
	0x1b64 iris_215 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hfgrd_alp      :24;	//  0:23
} IRIS_215;

/*-----------------------------------------------------------------------------
	0x1b68 iris_216 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hfgrd_alp__2   ;   	// 31: 0
} IRIS_216;

/*-----------------------------------------------------------------------------
	0x1b6c iris_217 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hfth0          :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_3dcomb_mdloc_lfth0          :10;	// 12:21
} IRIS_217;

/*-----------------------------------------------------------------------------
	0x1b70 iris_218 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_hfth1          :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	reg_3dcomb_mdloc_lfth1          :10;	// 12:21
} IRIS_218;

/*-----------------------------------------------------------------------------
	0x1b74 iris_219 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_on             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_3dcomb_mdloc_dispon         : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_3dcomb_mdloc_hfth2          :10,	//  8:17
	                                : 2,	// 18:19 reserved
	reg_3dcomb_mdloc_lfth2          :10;	// 20:29
} IRIS_219;

/*-----------------------------------------------------------------------------
	0x1b78 iris_220 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_gld_lth1       : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	reg_3dcomb_mdloc_gld_uth0       : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	reg_3dcomb_mdloc_gld_lth0       : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdloc_sel            : 1;	//    24
} IRIS_220;

/*-----------------------------------------------------------------------------
	0x1b7c iris_221 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_3dcomb_mdloc_loc_lth1       : 5,	//  0: 4
	                                : 3,	//  5: 7 reserved
	reg_3dcomb_mdloc_loc_uth0       : 5,	//  8:12
	                                : 3,	// 13:15 reserved
	reg_3dcomb_mdloc_loc_lth0       : 5,	// 16:20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdloc_gld_uth1       : 5;	// 24:28
} IRIS_221;

/*-----------------------------------------------------------------------------
	0x1b80 iris_222 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_comb_byp             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_3dcomb_mdloc_actv_hfth      : 7,	//  4:10
	                                : 1,	//    11 reserved
	reg_3dcomb_mdloc_actv_lfth      : 7,	// 12:18
	                                : 1,	//    19 reserved
	reg_3dcomb_mdloc_actv_lfsel     : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_3dcomb_mdloc_loc_uth1       : 5;	// 24:28
} IRIS_222;

/*-----------------------------------------------------------------------------
	0x1b84 iris_223 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_v1b0_th        : 8,	//  0: 7
	reg_2dcomb_ycrdc_v1b4_th        : 8,	//  8:15
	reg_2dcomb_ycrdc_v1b4_dinsel    : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_2dcomb_ycrdc_v1b4_cinsel    : 1,	//    20
	                                : 3,	// 21:23 reserved
	reg_2dcomb_ycrdc_v0b1_cinsel    : 1,	//    24
	                                : 3,	// 25:27 reserved
	reg_2dcomb_ycrdc_dir_on         : 1;	//    28
} IRIS_223;

/*-----------------------------------------------------------------------------
	0x1b88 iris_224 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yhsymsel       : 1;	//     0
} IRIS_224;

/*-----------------------------------------------------------------------------
	0x1b8c iris_225 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yvdiv_th0      :12,	//  0:11
	reg_2dcomb_ycrdc_yvdiv_xsel     : 4,	// 12:15
	reg_2dcomb_ycrdc_vth            : 8,	// 16:23
	reg_2dcomb_ycrdc_vth_on         : 1;	//    24
} IRIS_225;

/*-----------------------------------------------------------------------------
	0x1b90 iris_226 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yvdiv_th2      :12,	//  0:11
	reg_2dcomb_ycrdc_yvdiv_th1      :12;	// 12:23
} IRIS_226;

/*-----------------------------------------------------------------------------
	0x1b94 iris_227 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yvdiv_th4      :12,	//  0:11
	reg_2dcomb_ycrdc_yvdiv_th3      :12;	// 12:23
} IRIS_227;

/*-----------------------------------------------------------------------------
	0x1b98 iris_228 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_v0b1_dinsel    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_2dcomb_cyrdc_dir_on         : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_2dcomb_ycrdc_yvdiv_th6      :12,	//  8:19
	reg_2dcomb_ycrdc_yvdiv_th5      :12;	// 20:31
} IRIS_228;

/*-----------------------------------------------------------------------------
	0x1b9c iris_229 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_v1b4_th        : 8,	//  0: 7
	reg_2dcomb_cyrdc_v1b4_dinsel    : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_2dcomb_cyrdc_v1b4_cinsel    : 1;	//    12
} IRIS_229;

/*-----------------------------------------------------------------------------
	0x1ba0 iris_230 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_cvdiv_th0      :12,	//  0:11
	reg_2dcomb_cyrdc_cvdiv_xsel     : 4,	// 12:15
	reg_2dcomb_cyrdc_hvth           : 8;	// 16:23
} IRIS_230;

/*-----------------------------------------------------------------------------
	0x1ba4 iris_231 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_cvdiv_th2      :12,	//  0:11
	reg_2dcomb_cyrdc_cvdiv_th1      :12;	// 12:23
} IRIS_231;

/*-----------------------------------------------------------------------------
	0x1ba8 iris_232 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_cvdiv_th4      :12,	//  0:11
	reg_2dcomb_cyrdc_cvdiv_th3      :12;	// 12:23
} IRIS_232;

/*-----------------------------------------------------------------------------
	0x1bac iris_233 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_cvdiv_th6      :12,	//  0:11
	reg_2dcomb_cyrdc_cvdiv_th5      :12;	// 12:23
} IRIS_233;

/*-----------------------------------------------------------------------------
	0x1bb0 iris_234 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adap_clf_svy_loc_th         : 4,	//  0: 3
	reg_adap_clf_mode               : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_cb_delay                    : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_yc444                       : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_ycadj_cr_p                  : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_oadj_swap                   : 1;	//    20
} IRIS_234;

/*-----------------------------------------------------------------------------
	0x1bb4 iris_235 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_0                 :16,	//  0:15
	reg_lpf_0_en                    : 1;	//    16
} IRIS_235;

/*-----------------------------------------------------------------------------
	0x1bb8 iris_236 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_2                 :16,	//  0:15
	reg_lpf_tap_0_1                 :16;	// 16:31
} IRIS_236;

/*-----------------------------------------------------------------------------
	0x1bbc iris_237 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_4                 :16,	//  0:15
	reg_lpf_tap_0_3                 :16;	// 16:31
} IRIS_237;

/*-----------------------------------------------------------------------------
	0x1bc0 iris_238 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_6                 :16,	//  0:15
	reg_lpf_tap_0_5                 :16;	// 16:31
} IRIS_238;

/*-----------------------------------------------------------------------------
	0x1bc4 iris_239 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_8                 :16,	//  0:15
	reg_lpf_tap_0_7                 :16;	// 16:31
} IRIS_239;

/*-----------------------------------------------------------------------------
	0x1bc8 iris_240 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_10                :16,	//  0:15
	reg_lpf_tap_0_9                 :16;	// 16:31
} IRIS_240;

/*-----------------------------------------------------------------------------
	0x1bcc iris_241 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lpf_tap_0_12                :16,	//  0:15
	reg_lpf_tap_0_11                :16;	// 16:31
} IRIS_241;

/*-----------------------------------------------------------------------------
	0x1bd0 iris_242 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_missing_max              : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_hs_match_max                : 6,	//  8:13
	                                : 2,	// 14:15 reserved
	reg_hs_cnt_mode                 : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_hs_sync_mode                : 3,	// 20:22
	                                : 1,	//    23 reserved
	reg_status_pseudo_sync          : 4;	// 24:27
} IRIS_242;

/*-----------------------------------------------------------------------------
	0x1bd4 iris_243 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_prd_0             :24;	//  0:23
} IRIS_243;

/*-----------------------------------------------------------------------------
	0x1bd8 iris_244 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_prd_th_0          :24;	//  0:23
} IRIS_244;

/*-----------------------------------------------------------------------------
	0x1bdc iris_245 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_pos_0             :24;	//  0:23
} IRIS_245;

/*-----------------------------------------------------------------------------
	0x1be0 iris_246 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_pos_th_0          :24;	//  0:23
} IRIS_246;

/*-----------------------------------------------------------------------------
	0x1be4 iris_247 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_prd_1             :24;	//  0:23
} IRIS_247;

/*-----------------------------------------------------------------------------
	0x1be8 iris_248 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_prd_th_1          :24;	//  0:23
} IRIS_248;

/*-----------------------------------------------------------------------------
	0x1bec iris_249 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hs_length_pos_1             :24;	//  0:23
} IRIS_249;

/*-----------------------------------------------------------------------------
	0x1bf0 iris_250 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_cnt_mode                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vs_sync_mode                : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_hs_length_pos_th_1          :24;	//  8:31
} IRIS_250;

/*-----------------------------------------------------------------------------
	0x1bf4 iris_251 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_missing_max              : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_vs_match_max                : 6;	//  8:13
} IRIS_251;

/*-----------------------------------------------------------------------------
	0x1bf8 iris_252 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_prd_0             :24;	//  0:23
} IRIS_252;

/*-----------------------------------------------------------------------------
	0x1bfc iris_253 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_prd_th_0          :24;	//  0:23
} IRIS_253;

/*-----------------------------------------------------------------------------
	0x1c00 iris_254 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_pos_0             :24;	//  0:23
} IRIS_254;

/*-----------------------------------------------------------------------------
	0x1c04 iris_255 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_pos_th_0          :24;	//  0:23
} IRIS_255;

/*-----------------------------------------------------------------------------
	0x1c08 iris_256 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_prd_1             :24;	//  0:23
} IRIS_256;

/*-----------------------------------------------------------------------------
	0x1c0c iris_257 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_prd_th_1          :24;	//  0:23
} IRIS_257;

/*-----------------------------------------------------------------------------
	0x1c10 iris_258 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vs_length_pos_1             :24;	//  0:23
} IRIS_258;

/*-----------------------------------------------------------------------------
	0x1c14 iris_259 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_cnt_mode                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_ha_sync_mode                : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_vs_length_pos_th_1          :24;	//  8:31
} IRIS_259;

/*-----------------------------------------------------------------------------
	0x1c18 iris_260 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_missing_max              : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_ha_match_max                : 6;	//  8:13
} IRIS_260;

/*-----------------------------------------------------------------------------
	0x1c1c iris_261 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_prd_0             :24;	//  0:23
} IRIS_261;

/*-----------------------------------------------------------------------------
	0x1c20 iris_262 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_prd_th_0          :24;	//  0:23
} IRIS_262;

/*-----------------------------------------------------------------------------
	0x1c24 iris_263 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_pos_0             :24;	//  0:23
} IRIS_263;

/*-----------------------------------------------------------------------------
	0x1c28 iris_264 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_pos_th_0          :24;	//  0:23
} IRIS_264;

/*-----------------------------------------------------------------------------
	0x1c2c iris_265 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_prd_1             :24;	//  0:23
} IRIS_265;

/*-----------------------------------------------------------------------------
	0x1c30 iris_266 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_prd_th_1          :24;	//  0:23
} IRIS_266;

/*-----------------------------------------------------------------------------
	0x1c34 iris_267 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ha_length_pos_1             :24;	//  0:23
} IRIS_267;

/*-----------------------------------------------------------------------------
	0x1c38 iris_268 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_cnt_mode                 : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_va_sync_mode                : 3,	//  4: 6
	                                : 1,	//     7 reserved
	reg_ha_length_pos_th_1          :24;	//  8:31
} IRIS_268;

/*-----------------------------------------------------------------------------
	0x1c3c iris_269 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_missing_max              : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	reg_va_match_max                : 6;	//  8:13
} IRIS_269;

/*-----------------------------------------------------------------------------
	0x1c40 iris_270 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_prd_0             :24;	//  0:23
} IRIS_270;

/*-----------------------------------------------------------------------------
	0x1c44 iris_271 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_prd_th_0          :24;	//  0:23
} IRIS_271;

/*-----------------------------------------------------------------------------
	0x1c48 iris_272 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_pos_0             :24;	//  0:23
} IRIS_272;

/*-----------------------------------------------------------------------------
	0x1c4c iris_273 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_pos_th_0          :24;	//  0:23
} IRIS_273;

/*-----------------------------------------------------------------------------
	0x1c50 iris_274 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_prd_1             :24;	//  0:23
} IRIS_274;

/*-----------------------------------------------------------------------------
	0x1c54 iris_275 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_prd_th_1          :24;	//  0:23
} IRIS_275;

/*-----------------------------------------------------------------------------
	0x1c58 iris_276 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_pos_1             :24;	//  0:23
} IRIS_276;

/*-----------------------------------------------------------------------------
	0x1c5c iris_277 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_va_length_pos_th_1          :24;	//  0:23
} IRIS_277;

/*-----------------------------------------------------------------------------
	0x1d00 vbi_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_wss625_rd_done              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cc_rd_done                  : 1;	//     4
} VBI_001;

/*-----------------------------------------------------------------------------
	0x1d04 vbi_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cc_rdy                      : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_cc_data0                    : 8,	//  4:11
	reg_cc_data1                    : 8;	// 12:19
} VBI_002;

/*-----------------------------------------------------------------------------
	0x1d08 vbi_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_wssdata0                    : 8,	//  0: 7
	reg_wssdata1                    : 8,	//  8:15
	reg_wssdata2                    : 8,	// 16:23
	reg_wss_rdy                     : 1;	//    24
} VBI_003;

/*-----------------------------------------------------------------------------
	0x1d0c vbi_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cc_short_start              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	reg_vbi_muxout                  : 1,	//     4
	                                : 3,	//  5: 7 reserved
	reg_vbi_hsyncout                : 1,	//     8
	                                : 3,	//  9:11 reserved
	reg_adap_slvl_en                : 1,	//    12
	                                : 3,	// 13:15 reserved
	reg_vbi_st_err_ignored          : 1,	//    16
	                                : 3,	// 17:19 reserved
	reg_vbi_en                      : 1;	//    20
} VBI_004;

/*-----------------------------------------------------------------------------
	0x1d10 vbi_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_lpf_bw                  : 2;	//  0: 1
} VBI_005;

/*-----------------------------------------------------------------------------
	0x1d14 vbi_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_data_hlvl               : 8,	//  0: 7
	reg_start_code                  : 8;	//  8:15
} VBI_006;

/*-----------------------------------------------------------------------------
	0x1d18 vbi_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil9                       : 8,	//  0: 7
	reg_vbil8                       : 8,	//  8:15
	reg_vbil7                       : 8,	// 16:23
	reg_vbil6                       : 8;	// 24:31
} VBI_007;

/*-----------------------------------------------------------------------------
	0x1d1c vbi_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil13                      : 8,	//  0: 7
	reg_vbil12                      : 8,	//  8:15
	reg_vbil11                      : 8,	// 16:23
	reg_vbil10                      : 8;	// 24:31
} VBI_008;

/*-----------------------------------------------------------------------------
	0x1d20 vbi_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil17                      : 8,	//  0: 7
	reg_vbil16                      : 8,	//  8:15
	reg_vbil15                      : 8,	// 16:23
	reg_vbil14                      : 8;	// 24:31
} VBI_009;

/*-----------------------------------------------------------------------------
	0x1d24 vbi_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil21                      : 8,	//  0: 7
	reg_vbil20                      : 8,	//  8:15
	reg_vbil19                      : 8,	// 16:23
	reg_vbil18                      : 8;	// 24:31
} VBI_010;

/*-----------------------------------------------------------------------------
	0x1d28 vbi_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil25                      : 8,	//  0: 7
	reg_vbil24                      : 8,	//  8:15
	reg_vbil23                      : 8,	// 16:23
	reg_vbil22                      : 8;	// 24:31
} VBI_011;

/*-----------------------------------------------------------------------------
	0x1d2c vbi_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil26                      : 8;	//  0: 7
} VBI_012;

/*-----------------------------------------------------------------------------
	0x1d30 vbi_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_vps_lpfil_fine_gain     : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_vbi_wss625_lpfil_fine_gain  : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_vbi_tele_lpfil_fine_gain    : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_vbi_cc_lpfil_fine_gain      : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	reg_vbi_vps_slicer_mode         : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	reg_vbi_wss_slicer_mode         : 2,	// 20:21
	                                : 2,	// 22:23 reserved
	reg_vbi_tt_slicer_mode          : 2,	// 24:25
	                                : 2,	// 26:27 reserved
	reg_vbi_cc_slicer_mode          : 2;	// 28:29
} VBI_013;

/*-----------------------------------------------------------------------------
	0x1d34 vbi_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_teletext_dto                :16,	//  0:15
	reg_caption_dto                 :16;	// 16:31
} VBI_014;

/*-----------------------------------------------------------------------------
	0x1d38 vbi_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_dto                     :16,	//  0:15
	reg_wss625_dto                  :16;	// 16:31
} VBI_015;

/*-----------------------------------------------------------------------------
	0x1d3c vbi_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_frame_start             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	reg_teletext_frame_start        : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	reg_wss625_frame_start          : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	reg_caption_frame_start         : 2;	// 12:13
} VBI_016;

/*-----------------------------------------------------------------------------
	0x1d40 vbi_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_tele_lpfil_track_gain   : 4,	//  0: 3
	reg_vbi_tele_lpfil_acq_gain     : 4,	//  4: 7
	reg_vbi_cc_lpfil_track_gain     : 4,	//  8:11
	reg_vbi_cc_lpfil_acq_gain       : 4,	// 12:15
	reg_wssj_delta_ampl             : 8;	// 16:23
} VBI_017;

/*-----------------------------------------------------------------------------
	0x1d44 vbi_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_vps_lpfil_track_gain    : 4,	//  0: 3
	reg_vbi_vps_lpfil_acq_gain      : 4,	//  4: 7
	reg_vbi_wss625_lpfil_track_gain : 4,	//  8:11
	reg_vbi_wss625_lpfil_acq_gain   : 4;	// 12:15
} VBI_018;

/*-----------------------------------------------------------------------------
	0x1d48 vbi_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_teletext_runin_accum_ampl   : 8,	//  0: 7
	reg_caption_runin_accum_ampl    : 8;	//  8:15
} VBI_019;

/*-----------------------------------------------------------------------------
	0x1d4c vbi_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_start                   : 8,	//  0: 7
	reg_teletext_start              : 8,	//  8:15
	reg_wss625_start                : 8,	// 16:23
	reg_caption_start               : 8;	// 24:31
} VBI_020;

/*-----------------------------------------------------------------------------
	0x1d50 vbi_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_fixgate_en              : 1;	//     0
} VBI_021;

/*-----------------------------------------------------------------------------
	0x1e00 chbcvd_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_ntsc443_mode             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_colour_mode              : 3,	//  4: 6
	                                : 1,	//     7 reserved
	chbreg_vline_625                : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_hpixel                   : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	chbreg_hv_delay                 : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_soft_reset               : 1;	//    20
} CHBCVD_001;

/*-----------------------------------------------------------------------------
	0x1e04 chbcvd_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hagc_half_en             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_dc_clamp_mode            : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	chbreg_mv_hagc                  : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_hagc_field_mode          : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_ped                      : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_chroma_burst5or10        : 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_chroma_bw_lo             : 2,	// 24:25
	                                : 2,	// 26:27 reserved
	chbreg_luma_notch_bw            : 2;	// 28:29
} CHBCVD_002;

/*-----------------------------------------------------------------------------
	0x1e08 chbcvd_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vf_nstd_en               : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_lbadrgen_rst             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_hagc_mode                : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	chbreg_cagc_en                  : 1;	//    12
} CHBCVD_003;

/*-----------------------------------------------------------------------------
	0x1e0c chbcvd_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_thresh             : 8,	//  0: 7
	chbreg_hagc                     : 8,	//  8:15
	chbreg_adaptive_chroma_mode     : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_adaptive_mode            : 3;	// 20:22
} CHBCVD_004;

/*-----------------------------------------------------------------------------
	0x1e10 chbcvd_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_adc_input_swap           : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_adc_updn_swap            : 1;	//     4
} CHBCVD_005;

/*-----------------------------------------------------------------------------
	0x1e14 chbcvd_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_force_vcr                : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_force_vcr_trick          : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_force_vcr_ff             : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_force_vcr_rew            : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_force_vcr_en             : 1;	//    16
} CHBCVD_006;

/*-----------------------------------------------------------------------------
	0x1e18 chbcvd_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_blue_mode                : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_cbcr_swap                : 1;	//     4
} CHBCVD_007;

/*-----------------------------------------------------------------------------
	0x1e1c chbcvd_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_blue_cr                  : 8,	//  0: 7
	chbreg_blue_cb                  : 8,	//  8:15
	chbreg_blue_y                   : 8,	// 16:23
	chbreg_yc_delay                 : 4;	// 24:27
} CHBCVD_008;

/*-----------------------------------------------------------------------------
	0x1e20 chbcvd_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hue                      : 8,	//  0: 7
	chbreg_saturation               : 8,	//  8:15
	chbreg_brightness               : 8,	// 16:23
	chbreg_contrast                 : 8;	// 24:31
} CHBCVD_009;

/*-----------------------------------------------------------------------------
	0x1e24 chbcvd_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_ckill                    : 4,	//  0: 3
	chbreg_hlock_ckill              : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vbi_ckill                : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_user_ckill_mode          : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	chbreg_cagc                     : 8;	// 16:23
} CHBCVD_010;

/*-----------------------------------------------------------------------------
	0x1e28 chbcvd_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_nstd_hysis               : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_hnon_std_threshold       : 6,	//  4: 9
	                                : 2,	// 10:11 reserved
	chbreg_vnon_std_threshold       : 2;	// 12:13
} CHBCVD_011;

/*-----------------------------------------------------------------------------
	0x1e2c chbcvd_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_bypass                   : 1;	//     0
} CHBCVD_012;

/*-----------------------------------------------------------------------------
	0x1e30 chbcvd_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_bknwt_ckill              : 1;	//     0
} CHBCVD_013;

/*-----------------------------------------------------------------------------
	0x1e34 chbcvd_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_locked_count_noisy_max   : 4,	//  0: 3
	chbreg_hdetect_clamp_level      : 8,	//  4:11
	chbreg_agc_peak_cntl            : 3,	// 12:14
	                                : 1,	//    15 reserved
	chbreg_agc_peak_en              : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_agc_peak_nominal         : 7;	// 20:26
} CHBCVD_014;

/*-----------------------------------------------------------------------------
	0x1e38 chbcvd_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_disable_hfine            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_hstate_fixed             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_hlock_vsync_mode         : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	chbreg_locked_count_clean_max   : 4;	// 12:15
} CHBCVD_015;

/*-----------------------------------------------------------------------------
	0x1e3c chbcvd_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hstate_max               : 3,	//  0: 2
	                                : 1,	//     3 reserved
	chbreg_hstate_unlocked          : 1;	//     4
} CHBCVD_016;

/*-----------------------------------------------------------------------------
	0x1e40 chbcvd_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cdto_inc                 ;   	// 31: 0
} CHBCVD_017;

/*-----------------------------------------------------------------------------
	0x1e44 chbcvd_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hdto_inc                 ;   	// 31: 0
} CHBCVD_018;

/*-----------------------------------------------------------------------------
	0x1e48 chbcvd_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_gate_end           : 8,	//  0: 7
	chbreg_hsync_gate_start         : 8,	//  8:15
	chbreg_hsync_phase_offset       : 8,	// 16:23
	chbreg_hsync_rising             : 8;	// 24:31
} CHBCVD_019;

/*-----------------------------------------------------------------------------
	0x1e4c chbcvd_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hlpf_clamp_en            : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_hlpf_clamp_vbi_en        : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_hlpf_clamp_noisy_en      : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_hlpf_clamp_sel           : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_hfine_lt_hcoarse         : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_hdetect_noise_en         : 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_hsync_low                : 1,	//    24
	                                : 3,	// 25:27 reserved
	chbreg_hsync_similar            : 1;	//    28
} CHBCVD_020;

/*-----------------------------------------------------------------------------
	0x1e50 chbcvd_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_rising_end         : 8,	//  0: 7
	chbreg_hsync_rising_start       : 6,	//  8:13
	                                : 2,	// 14:15 reserved
	chbreg_hsync_rising_auto        : 2,	// 16:17
	                                : 2,	// 18:19 reserved
	chbreg_status_hsync_width       : 8;	// 20:27
} CHBCVD_021;

/*-----------------------------------------------------------------------------
	0x1e54 chbcvd_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_db_freq                  : 8,	//  0: 7
	chbreg_dr_freq                  : 8;	//  8:15
} CHBCVD_022;

/*-----------------------------------------------------------------------------
	0x1e58 chbcvd_023 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_burst_gate_end           : 8,	//  0: 7
	chbreg_burst_gate_start         : 8,	//  8:15
	chbreg_hblank_end               : 8,	// 16:23
	chbreg_hblank_start             : 8;	// 24:31
} CHBCVD_023;

/*-----------------------------------------------------------------------------
	0x1e5c chbcvd_024 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hactive_width            : 8,	//  0: 7
	chbreg_hactive_start            : 8;	//  8:15
} CHBCVD_024;

/*-----------------------------------------------------------------------------
	0x1e60 chbcvd_025 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_dual_coarse_hedge_vbi    : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_dual_fine_hedge_vbi      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_dual_hedge_auto_width    : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_dual_hedge_dis           : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_many_hsyncs_mode         : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_no_hsyncs_mode           : 2;	// 20:21
} CHBCVD_025;

/*-----------------------------------------------------------------------------
	0x1e64 chbcvd_026 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_mv_hsync_rising_end      : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	chbreg_disable_hdsw_weak        : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_no_hsyncs_weak           : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_mv_hsync_rising_start    : 6,	// 16:21
	                                : 2,	// 22:23 reserved
	chbreg_slow_hdsw                : 1,	//    24
	                                : 3,	// 25:27 reserved
	chbreg_vcr_state2_long          : 1;	//    28
} CHBCVD_026;

/*-----------------------------------------------------------------------------
	0x1e68 chbcvd_027 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vactive_height           : 8,	//  0: 7
	chbreg_vactive_start            : 8;	//  8:15
} CHBCVD_027;

/*-----------------------------------------------------------------------------
	0x1e6c chbcvd_028 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vsync_agc_max            : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	chbreg_vsync_agc_min            : 7,	//  8:14
	                                : 1,	//    15 reserved
	chbreg_vsync_h_max              : 7,	// 16:22
	                                : 1,	//    23 reserved
	chbreg_vsync_h_min              : 7;	// 24:30
} CHBCVD_028;

/*-----------------------------------------------------------------------------
	0x1e70 chbcvd_029 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_proscan_1field_mode      : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_vsync_vbi_max            : 7,	//  4:10
	                                : 1,	//    11 reserved
	chbreg_vlock_wide_range         : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_vsync_vbi_min            : 7;	// 16:22
} CHBCVD_029;

/*-----------------------------------------------------------------------------
	0x1e74 chbcvd_030 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vsync_cntl               : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_vsync_cntl_vcr           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vsync_cntl_trick         : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_vsync_cntl_ff_rew        : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_vsync_cntl_noisy         : 1;	//    16
} CHBCVD_030;

/*-----------------------------------------------------------------------------
	0x1e78 chbcvd_031 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_field_detect_mode        : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_vodd_delayed             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_veven_delayed            : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_flip_field               : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_field_polarity           : 1;	//    16
} CHBCVD_031;

/*-----------------------------------------------------------------------------
	0x1e7c chbcvd_032 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vcrtrick_proscan         : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_vdetect_noise_en         : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vactive_half_lines       : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_vsync_no_signal_thresh   : 8,	// 12:19
	chbreg_vsync_signal_thresh      : 8,	// 20:27
	chbreg_vloop_tc                 : 2;	// 28:29
} CHBCVD_032;

/*-----------------------------------------------------------------------------
	0x1e80 chbcvd_033 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vfield_hoffset           : 9,	//  0: 8
	                                : 3,	//  9:11 reserved
	chbreg_vfield_hoffset_fixed     : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_vodd_early_delayed       : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_veven_early_delayed      : 1;	//    20
} CHBCVD_033;

/*-----------------------------------------------------------------------------
	0x1e84 chbcvd_034 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_vsync_blank_filter : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_cpump_auto_stip_mode     : 2,	//  4: 5
	                                : 2,	//  6: 7 reserved
	chbreg_cpump_auto_stip_vactive  : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_cpump_auto_stip_noisy    : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_cpump_auto_stip_no_signal: 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_cpump_auto_stip_unlocked : 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_cpump_auto_stip_nobp     : 1,	//    24
	                                : 3,	// 25:27 reserved
	chbreg_cpump_noisy_filter_en    : 1;	//    28
} CHBCVD_034;

/*-----------------------------------------------------------------------------
	0x1e88 chbcvd_035 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_level_filter_gain  : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_cpump_fixed_syncmid      : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_cpump_accum_mode         : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_cpump_vsync_mode         : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	chbreg_cpump_vsync_syncmid_filte: 1;	//    16
} CHBCVD_035;

/*-----------------------------------------------------------------------------
	0x1e8c chbcvd_036 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_diff_noisy_only    : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_cpump_up_diff_max        : 7,	//  4:10
	                                : 1,	//    11 reserved
	chbreg_cpump_diff_signal_only   : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_cpump_dn_max             : 7,	// 16:22
	                                : 1,	//    23 reserved
	chbreg_cpump_up_max             : 7;	// 24:30
} CHBCVD_036;

/*-----------------------------------------------------------------------------
	0x1e90 chbcvd_037 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_y_override         : 8,	//  0: 7
	chbreg_cpump_dn_diff_max        : 7;	//  8:14
} CHBCVD_037;

/*-----------------------------------------------------------------------------
	0x1e94 chbcvd_038 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_mv_vbi_detected          : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_mv_colourstripes         : 3;	//  4: 6
} CHBCVD_038;

/*-----------------------------------------------------------------------------
	0x1e98 chbcvd_039 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_proscan_detected         : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_hnon_standard            : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vnon_standard            : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_bknwt_detected           : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_no_signal                : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_hlock                    : 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_vlock                    : 1,	//    24
	                                : 3,	// 25:27 reserved
	chbreg_chromalock               : 1;	//    28
} CHBCVD_039;

/*-----------------------------------------------------------------------------
	0x1e9c chbcvd_040 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_pal_detected             : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_secam_detected           : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vline_625_detected       : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_noisy                    : 1;	//    12
} CHBCVD_040;

/*-----------------------------------------------------------------------------
	0x1ea0 chbcvd_041 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vcr                      : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_vcr_trick                : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_vcr_ff                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_vcr_rew                  : 1;	//    12
} CHBCVD_041;

/*-----------------------------------------------------------------------------
	0x1ea4 chbcvd_042 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_hdto_inc          :30;	//  0:29
} CHBCVD_042;

/*-----------------------------------------------------------------------------
	0x1ea8 chbcvd_043 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_cdto_inc          :30;	//  0:29
} CHBCVD_043;

/*-----------------------------------------------------------------------------
	0x1eac chbcvd_044 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_cmag              : 8,	//  0: 7
	chbreg_status_agc_gain          :16;	//  8:23
} CHBCVD_044;

/*-----------------------------------------------------------------------------
	0x1eb0 chbcvd_045 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_sync_height       : 8,	//  0: 7
	chbreg_status_cordic_freq       : 8,	//  8:15
	chbreg_status_cgain             :14;	// 16:29
} CHBCVD_045;

/*-----------------------------------------------------------------------------
	0x1eb4 chbcvd_046 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_nstd              :11,	//  0:10
	                                : 1,	//    11 reserved
	chbreg_status_noise             : 8;	// 12:19
} CHBCVD_046;

/*-----------------------------------------------------------------------------
	0x1eb8 chbcvd_047 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_palsw_level              : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_sv_bf                    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_auto_secam_level         : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_peak_en                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_peak_gain                : 3,	// 16:18
	                                : 1,	//    19 reserved
	chbreg_peak_range               : 2,	// 20:21
	                                : 2,	// 22:23 reserved
	chbreg_secam_ybw                : 1;	//    24
} CHBCVD_047;

/*-----------------------------------------------------------------------------
	0x1ebc chbcvd_048 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_lose_chromalock_mode     : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_lose_chromalock_ckill    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_lose_chromalock_level    : 3,	//  8:10
	                                : 1,	//    11 reserved
	chbreg_lose_chromalock_count    : 4;	// 12:15
} CHBCVD_048;

/*-----------------------------------------------------------------------------
	0x1ec0 chbcvd_049 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cstripe_detect_control   : 3;	//  0: 2
} CHBCVD_049;

/*-----------------------------------------------------------------------------
	0x1ec4 chbcvd_050 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hresampler_2up           : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_hfine_vcr_en             : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_hfine_vcr_trick_en       : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_chroma_activity_level    : 8,	// 12:19
	chbreg_fixed_cstate             : 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_cstate                   : 3;	// 24:26
} CHBCVD_050;

/*-----------------------------------------------------------------------------
	0x1ec8 chbcvd_051 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_th_en              : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_cpump_delay              : 8,	//  4:11
	chbreg_cpump_adjust             : 8,	// 12:19
	chbreg_cpump_adjust_delay       : 6,	// 20:25
	                                : 2,	// 26:27 reserved
	chbreg_cpump_adjust_polarity    : 1;	//    28
} CHBCVD_051;

/*-----------------------------------------------------------------------------
	0x1ecc chbcvd_052 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_th                 : 7;	//  0: 6
} CHBCVD_052;

/*-----------------------------------------------------------------------------
	0x1ed0 chbcvd_053 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_delta_hluma_th           : 8,	//  0: 7
	chbreg_delta_vluma_th           : 8,	//  8:15
	chbreg_vchroma_th               : 8;	// 16:23
} CHBCVD_053;

/*-----------------------------------------------------------------------------
	0x1ed4 chbcvd_054 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_pchroma_peak             : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_pchroma_coring_en        : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_pchroma_peak_en          : 1,	//     8
	                                : 3,	//  9:11 reserved
	chbreg_schroma_peak             : 2,	// 12:13
	                                : 2,	// 14:15 reserved
	chbreg_schroma_coring_en        : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_schroma_peak_en          : 1;	//    20
} CHBCVD_054;

/*-----------------------------------------------------------------------------
	0x1ed8 chbcvd_055 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_pulse_width        : 4,	//  0: 3
	chbreg_tcomb_gain               : 3,	//  4: 6
	                                : 1,	//     7 reserved
	chbreg_comb_gain                : 3,	//  8:10
	                                : 1,	//    11 reserved
	chbreg_notch_gain               : 3;	// 12:14
} CHBCVD_055;

/*-----------------------------------------------------------------------------
	0x1edc chbcvd_056 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cagc_coring              : 3,	//  0: 2
	                                : 1,	//     3 reserved
	chbreg_cagc_unity_gain          : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_cagc_coring_threshold    : 4,	//  8:11
	chbreg_cagc_tc_ismall           : 3,	// 12:14
	                                : 1,	//    15 reserved
	chbreg_cagc_tc_ibig             : 3,	// 16:18
	                                : 1,	//    19 reserved
	chbreg_cagc_tc_p                : 2;	// 20:21
} CHBCVD_056;

/*-----------------------------------------------------------------------------
	0x1ee0 chbcvd_057 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_dcrestore_bp_delay       : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_dcrestore_kill_enable    : 1,	//     4
	                                : 3,	//  5: 7 reserved
	chbreg_dcrestore_no_bad_bp      : 1;	//     8
} CHBCVD_057;

/*-----------------------------------------------------------------------------
	0x1ee4 chbcvd_058 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_syncmid_filter_en        : 1,	//     0
	                                : 3,	//  1: 3 reserved
	chbreg_syncmid_nobp_en          : 1;	//     4
} CHBCVD_058;

/*-----------------------------------------------------------------------------
	0x1ee8 chbcvd_059 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hdmgc                    : 8,	//  0: 7
	chbreg_hamgc                    : 3,	//  8:10
	                                : 1,	//    11 reserved
	chbreg_dcrestore_accum_width    : 6,	// 12:17
	                                : 2,	// 18:19 reserved
	chbreg_dcrestore_kill_enable_noi: 1,	//    20
	                                : 3,	// 21:23 reserved
	chbreg_dcrestore_lpf_en         : 1,	//    24
	                                : 3,	// 25:27 reserved
	chbreg_dcrestore_gain           : 2;	// 28:29
} CHBCVD_059;

/*-----------------------------------------------------------------------------
	0x1eec chbcvd_060 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vactive_hdsw_mode        : 2,	//  0: 1
	                                : 2,	//  2: 3 reserved
	chbreg_min_sync_height          : 7,	//  4:10
	                                : 1,	//    11 reserved
	chbreg_auto_min_sync_height     : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_dcrestore_hsync_mid      : 8,	// 16:23
	chbreg_bp_kill_thresh           : 8;	// 24:31
} CHBCVD_060;

/*-----------------------------------------------------------------------------
	0x1ef0 chbcvd_061 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_big_hluma_th             : 8,	//  0: 7
	chbreg_hloop_range              : 2,	//  8: 9
	                                : 2,	// 10:11 reserved
	chbreg_no_hsyncs_noisy          : 1,	//    12
	                                : 3,	// 13:15 reserved
	chbreg_hsync_falling_filter     : 1,	//    16
	                                : 3,	// 17:19 reserved
	chbreg_disable_hdsw_mode        : 2;	// 20:21
} CHBCVD_061;

/*-----------------------------------------------------------------------------
	0x1f00 post_lpf_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_0       :16,	//  0:15
	reg_exta_post_lpf_bypass        : 1;	//    16
} POST_LPF_001;

/*-----------------------------------------------------------------------------
	0x1f04 post_lpf_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_2       :16,	//  0:15
	reg_exta_post_lpf_r_tap_1       :16;	// 16:31
} POST_LPF_002;

/*-----------------------------------------------------------------------------
	0x1f08 post_lpf_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_4       :16,	//  0:15
	reg_exta_post_lpf_r_tap_3       :16;	// 16:31
} POST_LPF_003;

/*-----------------------------------------------------------------------------
	0x1f0c post_lpf_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_6       :16,	//  0:15
	reg_exta_post_lpf_r_tap_5       :16;	// 16:31
} POST_LPF_004;

/*-----------------------------------------------------------------------------
	0x1f10 post_lpf_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_8       :16,	//  0:15
	reg_exta_post_lpf_r_tap_7       :16;	// 16:31
} POST_LPF_005;

/*-----------------------------------------------------------------------------
	0x1f14 post_lpf_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_10      :16,	//  0:15
	reg_exta_post_lpf_r_tap_9       :16;	// 16:31
} POST_LPF_006;

/*-----------------------------------------------------------------------------
	0x1f18 post_lpf_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_r_tap_12      :16,	//  0:15
	reg_exta_post_lpf_r_tap_11      :16;	// 16:31
} POST_LPF_007;

/*-----------------------------------------------------------------------------
	0x1f1c post_lpf_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_0       :16;	//  0:15
} POST_LPF_008;

/*-----------------------------------------------------------------------------
	0x1f20 post_lpf_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_2       :16,	//  0:15
	reg_exta_post_lpf_g_tap_1       :16;	// 16:31
} POST_LPF_009;

/*-----------------------------------------------------------------------------
	0x1f24 post_lpf_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_4       :16,	//  0:15
	reg_exta_post_lpf_g_tap_3       :16;	// 16:31
} POST_LPF_010;

/*-----------------------------------------------------------------------------
	0x1f28 post_lpf_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_6       :16,	//  0:15
	reg_exta_post_lpf_g_tap_5       :16;	// 16:31
} POST_LPF_011;

/*-----------------------------------------------------------------------------
	0x1f2c post_lpf_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_8       :16,	//  0:15
	reg_exta_post_lpf_g_tap_7       :16;	// 16:31
} POST_LPF_012;

/*-----------------------------------------------------------------------------
	0x1f30 post_lpf_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_10      :16,	//  0:15
	reg_exta_post_lpf_g_tap_9       :16;	// 16:31
} POST_LPF_013;

/*-----------------------------------------------------------------------------
	0x1f34 post_lpf_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_g_tap_12      :16,	//  0:15
	reg_exta_post_lpf_g_tap_11      :16;	// 16:31
} POST_LPF_014;

/*-----------------------------------------------------------------------------
	0x1f38 post_lpf_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_0       :16;	//  0:15
} POST_LPF_015;

/*-----------------------------------------------------------------------------
	0x1f3c post_lpf_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_2       :16,	//  0:15
	reg_exta_post_lpf_b_tap_1       :16;	// 16:31
} POST_LPF_016;

/*-----------------------------------------------------------------------------
	0x1f40 post_lpf_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_4       :16,	//  0:15
	reg_exta_post_lpf_b_tap_3       :16;	// 16:31
} POST_LPF_017;

/*-----------------------------------------------------------------------------
	0x1f44 post_lpf_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_6       :16,	//  0:15
	reg_exta_post_lpf_b_tap_5       :16;	// 16:31
} POST_LPF_018;

/*-----------------------------------------------------------------------------
	0x1f48 post_lpf_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_8       :16,	//  0:15
	reg_exta_post_lpf_b_tap_7       :16;	// 16:31
} POST_LPF_019;

/*-----------------------------------------------------------------------------
	0x1f4c post_lpf_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_10      :16,	//  0:15
	reg_exta_post_lpf_b_tap_9       :16;	// 16:31
} POST_LPF_020;

/*-----------------------------------------------------------------------------
	0x1f50 post_lpf_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_post_lpf_b_tap_12      :16,	//  0:15
	reg_exta_post_lpf_b_tap_11      :16;	// 16:31
} POST_LPF_021;

/*-----------------------------------------------------------------------------
	0x1f54 post_lpf_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_0       :16,	//  0:15
	reg_extb_post_lpf_bypass        : 1;	//    16
} POST_LPF_022;

/*-----------------------------------------------------------------------------
	0x1f58 post_lpf_023 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_2       :16,	//  0:15
	reg_extb_post_lpf_r_tap_1       :16;	// 16:31
} POST_LPF_023;

/*-----------------------------------------------------------------------------
	0x1f5c post_lpf_024 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_4       :16,	//  0:15
	reg_extb_post_lpf_r_tap_3       :16;	// 16:31
} POST_LPF_024;

/*-----------------------------------------------------------------------------
	0x1f60 post_lpf_025 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_6       :16,	//  0:15
	reg_extb_post_lpf_r_tap_5       :16;	// 16:31
} POST_LPF_025;

/*-----------------------------------------------------------------------------
	0x1f64 post_lpf_026 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_8       :16,	//  0:15
	reg_extb_post_lpf_r_tap_7       :16;	// 16:31
} POST_LPF_026;

/*-----------------------------------------------------------------------------
	0x1f68 post_lpf_027 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_10      :16,	//  0:15
	reg_extb_post_lpf_r_tap_9       :16;	// 16:31
} POST_LPF_027;

/*-----------------------------------------------------------------------------
	0x1f6c post_lpf_028 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_r_tap_12      :16,	//  0:15
	reg_extb_post_lpf_r_tap_11      :16;	// 16:31
} POST_LPF_028;

/*-----------------------------------------------------------------------------
	0x1f70 post_lpf_029 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_0       :16;	//  0:15
} POST_LPF_029;

/*-----------------------------------------------------------------------------
	0x1f74 post_lpf_030 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_2       :16,	//  0:15
	reg_extb_post_lpf_g_tap_1       :16;	// 16:31
} POST_LPF_030;

/*-----------------------------------------------------------------------------
	0x1f78 post_lpf_031 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_4       :16,	//  0:15
	reg_extb_post_lpf_g_tap_3       :16;	// 16:31
} POST_LPF_031;

/*-----------------------------------------------------------------------------
	0x1f7c post_lpf_032 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_6       :16,	//  0:15
	reg_extb_post_lpf_g_tap_5       :16;	// 16:31
} POST_LPF_032;

/*-----------------------------------------------------------------------------
	0x1f80 post_lpf_033 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_8       :16,	//  0:15
	reg_extb_post_lpf_g_tap_7       :16;	// 16:31
} POST_LPF_033;

/*-----------------------------------------------------------------------------
	0x1f84 post_lpf_034 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_10      :16,	//  0:15
	reg_extb_post_lpf_g_tap_9       :16;	// 16:31
} POST_LPF_034;

/*-----------------------------------------------------------------------------
	0x1f88 post_lpf_035 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_g_tap_12      :16,	//  0:15
	reg_extb_post_lpf_g_tap_11      :16;	// 16:31
} POST_LPF_035;

/*-----------------------------------------------------------------------------
	0x1f8c post_lpf_036 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_0       :16;	//  0:15
} POST_LPF_036;

/*-----------------------------------------------------------------------------
	0x1f90 post_lpf_037 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_2       :16,	//  0:15
	reg_extb_post_lpf_b_tap_1       :16;	// 16:31
} POST_LPF_037;

/*-----------------------------------------------------------------------------
	0x1f94 post_lpf_038 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_4       :16,	//  0:15
	reg_extb_post_lpf_b_tap_3       :16;	// 16:31
} POST_LPF_038;

/*-----------------------------------------------------------------------------
	0x1f98 post_lpf_039 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_6       :16,	//  0:15
	reg_extb_post_lpf_b_tap_5       :16;	// 16:31
} POST_LPF_039;

/*-----------------------------------------------------------------------------
	0x1f9c post_lpf_040 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_8       :16,	//  0:15
	reg_extb_post_lpf_b_tap_7       :16;	// 16:31
} POST_LPF_040;

/*-----------------------------------------------------------------------------
	0x1fa0 post_lpf_041 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_10      :16,	//  0:15
	reg_extb_post_lpf_b_tap_9       :16;	// 16:31
} POST_LPF_041;

/*-----------------------------------------------------------------------------
	0x1fa4 post_lpf_042 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_post_lpf_b_tap_12      :16,	//  0:15
	reg_extb_post_lpf_b_tap_11      :16;	// 16:31
} POST_LPF_042;

/*-----------------------------------------------------------------------------
	0x1fa8 iris_mif_gmua_mon_001 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_rbuf2_pel_cnt                :11,	//  0:10
	                                : 1,	//    11 reserved
	ro_rbuf2_empty                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	ro_rbuf1_pel_cnt                :11,	// 16:26
	                                : 1,	//    27 reserved
	ro_rbuf1_empty                  : 1;	//    28
} IRIS_MIF_GMUA_MON_001;

/*-----------------------------------------------------------------------------
	0x1fac iris_mif_gmua_mon_002 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_rbuf4_pel_cnt                :11,	//  0:10
	                                : 1,	//    11 reserved
	ro_rbuf4_empty                  : 1,	//    12
	                                : 3,	// 13:15 reserved
	ro_rbuf3_pel_cnt                :11,	// 16:26
	                                : 1,	//    27 reserved
	ro_rbuf3_empty                  : 1;	//    28
} IRIS_MIF_GMUA_MON_002;

/*-----------------------------------------------------------------------------
	0x1fb0 iris_mif_gmua_mon_003 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_wbuf_word_cnt                : 6,	//  0: 5
	                                : 2,	//  6: 7 reserved
	ro_wbuf_empty                   : 1,	//     8
	                                : 3,	//  9:11 reserved
	ro_wbuf_full                    : 1;	//    12
} IRIS_MIF_GMUA_MON_003;

/*-----------------------------------------------------------------------------
	0x1fb4 iris_mif_gmua_mon_004 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mon_wait_max_cnt            :12;	//  0:11
} IRIS_MIF_GMUA_MON_004;

/*-----------------------------------------------------------------------------
	0x1fb8 iris_mif_gmua_mon_005 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_wr_wait_err              : 8;	//  0: 7
} IRIS_MIF_GMUA_MON_005;

/*-----------------------------------------------------------------------------
	0x1fbc iris_mif_gmua_mon_006 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd4_wait_err             : 8,	//  0: 7
	ro_mon_rd3_wait_err             : 8,	//  8:15
	ro_mon_rd2_wait_err             : 8,	// 16:23
	ro_mon_rd1_wait_err             : 8;	// 24:31
} IRIS_MIF_GMUA_MON_006;

/*-----------------------------------------------------------------------------
	0x1fc0 iris_mif_gmua_mon_007 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_wr_req_num               :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ro_mon_wr_req_que_cnt           : 3;	// 12:14
} IRIS_MIF_GMUA_MON_007;

/*-----------------------------------------------------------------------------
	0x1fc4 iris_mif_gmua_mon_008 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_wr_wait_cnt1             :12,	//  0:11
	ro_mon_wr_wait_cnt0             :12;	// 12:23
} IRIS_MIF_GMUA_MON_008;

/*-----------------------------------------------------------------------------
	0x1fc8 iris_mif_gmua_mon_009 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_wr_wait_cnt3             :12,	//  0:11
	ro_mon_wr_wait_cnt2             :12;	// 12:23
} IRIS_MIF_GMUA_MON_009;

/*-----------------------------------------------------------------------------
	0x1fcc iris_mif_gmua_mon_010 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd1_req_num              :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ro_mon_rd1_req_que_cnt          : 3;	// 12:14
} IRIS_MIF_GMUA_MON_010;

/*-----------------------------------------------------------------------------
	0x1fd0 iris_mif_gmua_mon_011 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd1_wait_cnt1            :12,	//  0:11
	ro_mon_rd1_wait_cnt0            :12;	// 12:23
} IRIS_MIF_GMUA_MON_011;

/*-----------------------------------------------------------------------------
	0x1fd4 iris_mif_gmua_mon_012 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd1_wait_cnt3            :12,	//  0:11
	ro_mon_rd1_wait_cnt2            :12;	// 12:23
} IRIS_MIF_GMUA_MON_012;

/*-----------------------------------------------------------------------------
	0x1fd8 iris_mif_gmua_mon_013 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd2_req_num              :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ro_mon_rd2_req_que_cnt          : 3;	// 12:14
} IRIS_MIF_GMUA_MON_013;

/*-----------------------------------------------------------------------------
	0x1fdc iris_mif_gmua_mon_014 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd2_wait_cnt1            :12,	//  0:11
	ro_mon_rd2_wait_cnt0            :12;	// 12:23
} IRIS_MIF_GMUA_MON_014;

/*-----------------------------------------------------------------------------
	0x1fe0 iris_mif_gmua_mon_015 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd2_wait_cnt3            :12,	//  0:11
	ro_mon_rd2_wait_cnt2            :12;	// 12:23
} IRIS_MIF_GMUA_MON_015;

/*-----------------------------------------------------------------------------
	0x1fe4 iris_mif_gmua_mon_016 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd3_req_num              :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ro_mon_rd3_req_que_cnt          : 3;	// 12:14
} IRIS_MIF_GMUA_MON_016;

/*-----------------------------------------------------------------------------
	0x1fe8 iris_mif_gmua_mon_017 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd3_wait_cnt1            :12,	//  0:11
	ro_mon_rd3_wait_cnt0            :12;	// 12:23
} IRIS_MIF_GMUA_MON_017;

/*-----------------------------------------------------------------------------
	0x1fec iris_mif_gmua_mon_018 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd3_wait_cnt3            :12,	//  0:11
	ro_mon_rd3_wait_cnt2            :12;	// 12:23
} IRIS_MIF_GMUA_MON_018;

/*-----------------------------------------------------------------------------
	0x1ff0 iris_mif_gmua_mon_019 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd4_req_num              :10,	//  0: 9
	                                : 2,	// 10:11 reserved
	ro_mon_rd4_req_que_cnt          : 3;	// 12:14
} IRIS_MIF_GMUA_MON_019;

/*-----------------------------------------------------------------------------
	0x1ff4 iris_mif_gmua_mon_020 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd4_wait_cnt0            :12;	//  0:11
} IRIS_MIF_GMUA_MON_020;

/*-----------------------------------------------------------------------------
	0x1ff8 iris_mif_gmua_mon_021 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd4_wait_cnt1            :12;	//  0:11
} IRIS_MIF_GMUA_MON_021;

/*-----------------------------------------------------------------------------
	0x1ffc iris_mif_gmua_mon_022 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ro_mon_rd4_wait_cnt3            :12,	//  0:11
	ro_mon_rd4_wait_cnt2            :12;	// 12:23
} IRIS_MIF_GMUA_MON_022;

typedef struct {
	INTR_VP1_ENABLE                 	intr_vp1_enable                 ;	// 0x1000 : ''
	INTR_VP1_INTR                   	intr_vp1_intr                   ;	// 0x1004 : ''
	INTR_VP1_CLEAR                  	intr_vp1_clear                  ;	// 0x1008 : ''
	INTR_VP2_ENABLE                 	intr_vp2_enable                 ;	// 0x100c : ''
	INTR_VP2_INTR                   	intr_vp2_intr                   ;	// 0x1010 : ''
	INTR_VP2_CLEAR                  	intr_vp2_clear                  ;	// 0x1014 : ''
	INTR_VP3_ENABLE                 	intr_vp3_enable                 ;	// 0x1018 : ''
	INTR_VP3_INTR                   	intr_vp3_intr                   ;	// 0x101c : ''
	INTR_VP3_CLEAR                  	intr_vp3_clear                  ;	// 0x1020 : ''
	UINT32                          	                 __rsvd_00[   7];	// 0x1024 ~ 0x103c
	TOP_001                         	top_001                         ;	// 0x1040 : ''
	TOP_002                         	top_002                         ;	// 0x1044 : ''
	TOP_003                         	top_003                         ;	// 0x1048 : ''
	TOP_004                         	top_004                         ;	// 0x104c : ''
	TOP_005                         	top_005                         ;	// 0x1050 : ''
	TOP_006                         	top_006                         ;	// 0x1054 : ''
	TOP_007                         	top_007                         ;	// 0x1058 : ''
	TOP_008                         	top_008                         ;	// 0x105c : ''
	TOP_009                         	top_009                         ;	// 0x1060 : ''
	TOP_010                         	top_010                         ;	// 0x1064 : ''
	TOP_011                         	top_011                         ;	// 0x1068 : ''
	TOP_012                         	top_012                         ;	// 0x106c : ''
	TOP_013                         	top_013                         ;	// 0x1070 : ''
	TOP_014                         	top_014                         ;	// 0x1074 : ''
	UINT32                          	                 __rsvd_01[   2];	// 0x1078 ~ 0x107c
	SCART_001                       	scart_001                       ;	// 0x1080 : ''
	DITHERMUX_001                   	dithermux_001                   ;	// 0x1084 : ''
	DITHERMUX_002                   	dithermux_002                   ;	// 0x1088 : ''
	UINT32                          	                 __rsvd_02[   1];	// 0x108c
	IRIS_MIF_GMUA_001               	iris_mif_gmua_001               ;	// 0x1090 : ''
	IRIS_MIF_GMUA_002               	iris_mif_gmua_002               ;	// 0x1094 : ''
	IRIS_MIF_GMUA_003               	iris_mif_gmua_003               ;	// 0x1098 : ''
	IRIS_MIF_GMUA_004               	iris_mif_gmua_004               ;	// 0x109c : ''
	IRIS_MIF_GMUA_005               	iris_mif_gmua_005               ;	// 0x10a0 : ''
	IRIS_MIF_GMUA_006               	iris_mif_gmua_006               ;	// 0x10a4 : ''
	IRIS_MIF_GMUA_007               	iris_mif_gmua_007               ;	// 0x10a8 : ''
	UINT32                          	                 __rsvd_03[   1];	// 0x10ac
	IRIS_MIF_GMUA_008               	iris_mif_gmua_008               ;	// 0x10b0 : ''
	IRIS_MIF_GMUA_009               	iris_mif_gmua_009               ;	// 0x10b4 : ''
	FASTBLANK_001                   	fastblank_001                   ;	// 0x10b8 : ''
	FASTBLANK_002                   	fastblank_002                   ;	// 0x10bc : ''
	FASTBLANK_003                   	fastblank_003                   ;	// 0x10c0 : ''
	FASTBLANK_004                   	fastblank_004                   ;	// 0x10c4 : ''
	FASTBLANK_005                   	fastblank_005                   ;	// 0x10c8 : ''
	FASTBLANK_006                   	fastblank_006                   ;	// 0x10cc : ''
	FASTBLANK_007                   	fastblank_007                   ;	// 0x10d0 : ''
	FASTBLANK_008                   	fastblank_008                   ;	// 0x10d4 : ''
	FASTBLANK_009                   	fastblank_009                   ;	// 0x10d8 : ''
	UINT32                          	                 __rsvd_04[   1];	// 0x10dc
	IRIS_DE_CTRL_001                	iris_de_ctrl_001                ;	// 0x10e0 : ''
	VBI_CTRL_001                    	vbi_ctrl_001                    ;	// 0x10e4 : ''
	VBI_CTRL_002                    	vbi_ctrl_002                    ;	// 0x10e8 : ''
	VBI_CTRL_003                    	vbi_ctrl_003                    ;	// 0x10ec : ''
	VBI_CTRL_004                    	vbi_ctrl_004                    ;	// 0x10f0 : ''
	VBI_CTRL_005                    	vbi_ctrl_005                    ;	// 0x10f4 : ''
	VBI_CTRL_006                    	vbi_ctrl_006                    ;	// 0x10f8 : ''
	VBI_CTRL_007                    	vbi_ctrl_007                    ;	// 0x10fc : ''
	VBI_CTRL_008                    	vbi_ctrl_008                    ;	// 0x1100 : ''
	VBI_CTRL_009                    	vbi_ctrl_009                    ;	// 0x1104 : ''
	EXTA_PRE_CVI_001                	exta_pre_cvi_001                ;	// 0x1108 : ''
	EXTB_PRE_CVI_001                	extb_pre_cvi_001                ;	// 0x110c : ''
	FAST_BLANK_STATUS_001           	fast_blank_status_001           ;	// 0x1110 : ''
	UINT32                          	                 __rsvd_05[  11];	// 0x1114 ~ 0x113c
	CVBSAFE_001                     	cvbsafe_001                     ;	// 0x1140 : ''
	CVBSAFE_002                     	cvbsafe_002                     ;	// 0x1144 : ''
	CVBSAFE_003                     	cvbsafe_003                     ;	// 0x1148 : ''
	CVBSAFE_004                     	cvbsafe_004                     ;	// 0x114c : ''
	CVBSAFE_005                     	cvbsafe_005                     ;	// 0x1150 : ''
	CVBSAFE_006                     	cvbsafe_006                     ;	// 0x1154 : ''
	CVBSAFE_007                     	cvbsafe_007                     ;	// 0x1158 : ''
	CVBSAFE_008                     	cvbsafe_008                     ;	// 0x115c : ''
	CVBSAFE_009                     	cvbsafe_009                     ;	// 0x1160 : ''
	CVBSAFE_010                     	cvbsafe_010                     ;	// 0x1164 : ''
	CVBSAFE_011                     	cvbsafe_011                     ;	// 0x1168 : ''
	UINT32                          	                 __rsvd_06[  37];	// 0x116c ~ 0x11fc
	CVBSAFE_PDB_001                 	cvbsafe_pdb_001                 ;	// 0x1200 : ''
	CH3_LLPLL_001                   	ch3_llpll_001                   ;	// 0x1204 : ''
	CH3_LLPLL_002                   	ch3_llpll_002                   ;	// 0x1208 : ''
	CH3_LLPLL_003                   	ch3_llpll_003                   ;	// 0x120c : ''
	CH3_LLPLL_004                   	ch3_llpll_004                   ;	// 0x1210 : ''
	CH3_LLPLL_005                   	ch3_llpll_005                   ;	// 0x1214 : ''
	CH3_LLPLL_006                   	ch3_llpll_006                   ;	// 0x1218 : ''
	CH3_LLPLL_007                   	ch3_llpll_007                   ;	// 0x121c : ''
	CH3_LLPLL_008                   	ch3_llpll_008                   ;	// 0x1220 : ''
	CH3_LLPLL_009                   	ch3_llpll_009                   ;	// 0x1224 : ''
	CH3_LLPLL_010                   	ch3_llpll_010                   ;	// 0x1228 : ''
	CH3_LLPLL_011                   	ch3_llpll_011                   ;	// 0x122c : ''
	CH3_LLPLL_012                   	ch3_llpll_012                   ;	// 0x1230 : ''
	CH3_LLPLL_013                   	ch3_llpll_013                   ;	// 0x1234 : ''
	CH3_LLPLL_014                   	ch3_llpll_014                   ;	// 0x1238 : ''
	CH3_LLPLL_015                   	ch3_llpll_015                   ;	// 0x123c : ''
	CH3_ADC_001                     	ch3_adc_001                     ;	// 0x1240 : ''
	CH3_ADC_002                     	ch3_adc_002                     ;	// 0x1244 : ''
	CH3_ADC_003                     	ch3_adc_003                     ;	// 0x1248 : ''
	CH3_ADC_004                     	ch3_adc_004                     ;	// 0x124c : ''
	CH3_ADC_005                     	ch3_adc_005                     ;	// 0x1250 : ''
	CH3_ADC_006                     	ch3_adc_006                     ;	// 0x1254 : ''
	CH3_ADC_007                     	ch3_adc_007                     ;	// 0x1258 : ''
	CH3_ADC_008                     	ch3_adc_008                     ;	// 0x125c : ''
	CH3_ADC_009                     	ch3_adc_009                     ;	// 0x1260 : ''
	CH3_ADC_010                     	ch3_adc_010                     ;	// 0x1264 : ''
	CH3_ADC_011                     	ch3_adc_011                     ;	// 0x1268 : ''
	CH3_ADC_012                     	ch3_adc_012                     ;	// 0x126c : ''
	CH3_ADC_013                     	ch3_adc_013                     ;	// 0x1270 : ''
	CH3_ADC_014                     	ch3_adc_014                     ;	// 0x1274 : ''
	CH3_ADC_015                     	ch3_adc_015                     ;	// 0x1278 : ''
	CH3_CST_001                     	ch3_cst_001                     ;	// 0x127c : ''
	CH3_CST_002                     	ch3_cst_002                     ;	// 0x1280 : ''
	CH3_CST_003                     	ch3_cst_003                     ;	// 0x1284 : ''
	CH3_CST_004                     	ch3_cst_004                     ;	// 0x1288 : ''
	CH3_CST_005                     	ch3_cst_005                     ;	// 0x128c : ''
	CH3_CST_006                     	ch3_cst_006                     ;	// 0x1290 : ''
	CH3_CST_007                     	ch3_cst_007                     ;	// 0x1294 : ''
	CH3_CST_008                     	ch3_cst_008                     ;	// 0x1298 : ''
	CH3_CST_009                     	ch3_cst_009                     ;	// 0x129c : ''
	CH3_CST_010                     	ch3_cst_010                     ;	// 0x12a0 : ''
	CH3_DIGITAL_001                 	ch3_digital_001                 ;	// 0x12a4 : ''
	CH3_DIGITAL_002                 	ch3_digital_002                 ;	// 0x12a8 : ''
	UINT32                          	                 __rsvd_07[   1];	// 0x12ac
	CH3_DIGITAL_003                 	ch3_digital_003                 ;	// 0x12b0 : ''
	CH3_DIGITAL_004                 	ch3_digital_004                 ;	// 0x12b4 : ''
	CH3_DIGITAL_005                 	ch3_digital_005                 ;	// 0x12b8 : ''
	CH3_DIGITAL_006                 	ch3_digital_006                 ;	// 0x12bc : ''
	CH3_DIGITAL_007                 	ch3_digital_007                 ;	// 0x12c0 : ''
	CH3_DIGITAL_008                 	ch3_digital_008                 ;	// 0x12c4 : ''
	CH3_DIGITAL_009                 	ch3_digital_009                 ;	// 0x12c8 : ''
	CH3_DIGITAL_010                 	ch3_digital_010                 ;	// 0x12cc : ''
	CH3_DIGITAL_011                 	ch3_digital_011                 ;	// 0x12d0 : ''
	CH3_DIGITAL_012                 	ch3_digital_012                 ;	// 0x12d4 : ''
	CH3_DIGITAL_013                 	ch3_digital_013                 ;	// 0x12d8 : ''
	CH3_DIGITAL_014                 	ch3_digital_014                 ;	// 0x12dc : ''
	CH3_DIGITAL_015                 	ch3_digital_015                 ;	// 0x12e0 : ''
	CH3_DIGITAL_016                 	ch3_digital_016                 ;	// 0x12e4 : ''
	CH3_DIGITAL_017                 	ch3_digital_017                 ;	// 0x12e8 : ''
	CH3_DIGITAL_018                 	ch3_digital_018                 ;	// 0x12ec : ''
	CH3_DIGITAL_019                 	ch3_digital_019                 ;	// 0x12f0 : ''
	CH3_DIGITAL_020                 	ch3_digital_020                 ;	// 0x12f4 : ''
	CH3_DIGITAL_021                 	ch3_digital_021                 ;	// 0x12f8 : ''
	CH3_DIGITAL_022                 	ch3_digital_022                 ;	// 0x12fc : ''
	CH3_DIGITAL_023                 	ch3_digital_023                 ;	// 0x1300 : ''
	CH3_DIGITAL_024                 	ch3_digital_024                 ;	// 0x1304 : ''
	CH3_DIGITAL_025                 	ch3_digital_025                 ;	// 0x1308 : ''
	CH3_DIGITAL_026                 	ch3_digital_026                 ;	// 0x130c : ''
	CH3_DIGITAL_027                 	ch3_digital_027                 ;	// 0x1310 : ''
	CH3_DIGITAL_028                 	ch3_digital_028                 ;	// 0x1314 : ''
	CH3_DIGITAL_029                 	ch3_digital_029                 ;	// 0x1318 : ''
	CH3_DIGITAL_030                 	ch3_digital_030                 ;	// 0x131c : ''
	CH3_DIGITAL_031                 	ch3_digital_031                 ;	// 0x1320 : ''
	CH3_DIGITAL_032                 	ch3_digital_032                 ;	// 0x1324 : ''
	CH3_DIGITAL_033                 	ch3_digital_033                 ;	// 0x1328 : ''
	CH3_DIGITAL_034                 	ch3_digital_034                 ;	// 0x132c : ''
	UINT32                          	                 __rsvd_08[   5];	// 0x1330 ~ 0x1340
	CH3_DIGITAL_035                 	ch3_digital_035                 ;	// 0x1344 : ''
	CH3_DIGITAL_036                 	ch3_digital_036                 ;	// 0x1348 : ''
	CH3_DIGITAL_037                 	ch3_digital_037                 ;	// 0x134c : ''
	CH3_DIGITAL_038                 	ch3_digital_038                 ;	// 0x1350 : ''
	CH3_DIGITAL_039                 	ch3_digital_039                 ;	// 0x1354 : ''
	CH3_DIGITAL_040                 	ch3_digital_040                 ;	// 0x1358 : ''
	UINT32                          	                 __rsvd_09[   3];	// 0x135c ~ 0x1364
	CH3_DIGITAL_041                 	ch3_digital_041                 ;	// 0x1368 : ''
	CH3_DIGITAL_042                 	ch3_digital_042                 ;	// 0x136c : ''
	CH3_DIGITAL_043                 	ch3_digital_043                 ;	// 0x1370 : ''
	CH3_DIGITAL_044                 	ch3_digital_044                 ;	// 0x1374 : ''
	CH3_DIGITAL_045                 	ch3_digital_045                 ;	// 0x1378 : ''
	CH3_DIGITAL_046                 	ch3_digital_046                 ;	// 0x137c : ''
	CH3_DIGITAL_047                 	ch3_digital_047                 ;	// 0x1380 : ''
	CH3_DIGITAL_048                 	ch3_digital_048                 ;	// 0x1384 : ''
	CH3_DIGITAL_049                 	ch3_digital_049                 ;	// 0x1388 : ''
	CH3_DIGITAL_050                 	ch3_digital_050                 ;	// 0x138c : ''
	CH3_DIGITAL_051                 	ch3_digital_051                 ;	// 0x1390 : ''
	CH3_DIGITAL_052                 	ch3_digital_052                 ;	// 0x1394 : ''
	CH3_DIGITAL_053                 	ch3_digital_053                 ;	// 0x1398 : ''
	CH3_DIGITAL_054                 	ch3_digital_054                 ;	// 0x139c : ''
	CH3_DIGITAL_055                 	ch3_digital_055                 ;	// 0x13a0 : ''
	CH3_DIGITAL_056                 	ch3_digital_056                 ;	// 0x13a4 : ''
	CH3_DIGITAL_057                 	ch3_digital_057                 ;	// 0x13a8 : ''
	CH3_DIGITAL_058                 	ch3_digital_058                 ;	// 0x13ac : ''
	CH3_DIGITAL_059                 	ch3_digital_059                 ;	// 0x13b0 : ''
	CH3_DIGITAL_060                 	ch3_digital_060                 ;	// 0x13b4 : ''
	CH3_DIGITAL_061                 	ch3_digital_061                 ;	// 0x13b8 : ''
	CH3_DIGITAL_062                 	ch3_digital_062                 ;	// 0x13bc : ''
	CH3_DIGITAL_063                 	ch3_digital_063                 ;	// 0x13c0 : ''
	CH3_DIGITAL_064                 	ch3_digital_064                 ;	// 0x13c4 : ''
	CH3_DIGITAL_065                 	ch3_digital_065                 ;	// 0x13c8 : ''
	CH3_DIGITAL_066                 	ch3_digital_066                 ;	// 0x13cc : ''
	CH3_DIGITAL_067                 	ch3_digital_067                 ;	// 0x13d0 : ''
	CH3_DIGITAL_068                 	ch3_digital_068                 ;	// 0x13d4 : ''
	CH3_DIGITAL_069                 	ch3_digital_069                 ;	// 0x13d8 : ''
	UINT32                          	                 __rsvd_10[   8];	// 0x13dc ~ 0x13f8
	CH3_AOGC_001                    	ch3_aogc_001                    ;	// 0x13fc : ''
	HDMI_LINK_001                   	hdmi_link_001                   ;	// 0x1400 : ''
	HDMI_LINK_002                   	hdmi_link_002                   ;	// 0x1404 : ''
	HDMI_LINK_003                   	hdmi_link_003                   ;	// 0x1408 : ''
	HDMI_LINK_004                   	hdmi_link_004                   ;	// 0x140c : ''
	HDMI_LINK_005                   	hdmi_link_005                   ;	// 0x1410 : ''
	HDMI_LINK_006                   	hdmi_link_006                   ;	// 0x1414 : ''
	HDMI_LINK_007                   	hdmi_link_007                   ;	// 0x1418 : ''
	HDMI_LINK_008                   	hdmi_link_008                   ;	// 0x141c : ''
	HDMI_LINK_009                   	hdmi_link_009                   ;	// 0x1420 : ''
	HDMI_LINK_010                   	hdmi_link_010                   ;	// 0x1424 : ''
	HDMI_LINK_011                   	hdmi_link_011                   ;	// 0x1428 : ''
	HDMI_LINK_012                   	hdmi_link_012                   ;	// 0x142c : ''
	HDMI_LINK_013                   	hdmi_link_013                   ;	// 0x1430 : ''
	HDMI_LINK_014                   	hdmi_link_014                   ;	// 0x1434 : ''
	HDMI_LINK_015                   	hdmi_link_015                   ;	// 0x1438 : ''
	HDMI_LINK_016                   	hdmi_link_016                   ;	// 0x143c : ''
	HDMI_LINK_017                   	hdmi_link_017                   ;	// 0x1440 : ''
	HDMI_LINK_018                   	hdmi_link_018                   ;	// 0x1444 : ''
	HDMI_LINK_019                   	hdmi_link_019                   ;	// 0x1448 : ''
	HDMI_LINK_020                   	hdmi_link_020                   ;	// 0x144c : ''
	HDMI_LINK_021                   	hdmi_link_021                   ;	// 0x1450 : ''
	HDMI_LINK_022                   	hdmi_link_022                   ;	// 0x1454 : ''
	HDMI_LINK_023                   	hdmi_link_023                   ;	// 0x1458 : ''
	HDMI_LINK_024                   	hdmi_link_024                   ;	// 0x145c : ''
	HDMI_LINK_025                   	hdmi_link_025                   ;	// 0x1460 : ''
	HDMI_LINK_026                   	hdmi_link_026                   ;	// 0x1464 : ''
	HDMI_LINK_027                   	hdmi_link_027                   ;	// 0x1468 : ''
	HDMI_LINK_028                   	hdmi_link_028                   ;	// 0x146c : ''
	HDMI_LINK_029                   	hdmi_link_029                   ;	// 0x1470 : ''
	HDMI_LINK_030                   	hdmi_link_030                   ;	// 0x1474 : ''
	HDMI_LINK_031                   	hdmi_link_031                   ;	// 0x1478 : ''
	HDMI_LINK_032                   	hdmi_link_032                   ;	// 0x147c : ''
	HDMI_LINK_033                   	hdmi_link_033                   ;	// 0x1480 : ''
	HDMI_LINK_034                   	hdmi_link_034                   ;	// 0x1484 : ''
	HDMI_LINK_035                   	hdmi_link_035                   ;	// 0x1488 : ''
	HDMI_LINK_036                   	hdmi_link_036                   ;	// 0x148c : ''
	HDMI_LINK_037                   	hdmi_link_037                   ;	// 0x1490 : ''
	HDMI_LINK_038                   	hdmi_link_038                   ;	// 0x1494 : ''
	HDMI_LINK_039                   	hdmi_link_039                   ;	// 0x1498 : ''
	HDMI_LINK_040                   	hdmi_link_040                   ;	// 0x149c : ''
	HDMI_LINK_041                   	hdmi_link_041                   ;	// 0x14a0 : ''
	HDMI_LINK_042                   	hdmi_link_042                   ;	// 0x14a4 : ''
	HDMI_LINK_043                   	hdmi_link_043                   ;	// 0x14a8 : ''
	HDMI_LINK_044                   	hdmi_link_044                   ;	// 0x14ac : ''
	HDMI_LINK_045                   	hdmi_link_045                   ;	// 0x14b0 : ''
	HDMI_LINK_046                   	hdmi_link_046                   ;	// 0x14b4 : ''
	HDMI_LINK_047                   	hdmi_link_047                   ;	// 0x14b8 : ''
	HDMI_LINK_048                   	hdmi_link_048                   ;	// 0x14bc : ''
	HDMI_LINK_049                   	hdmi_link_049                   ;	// 0x14c0 : ''
	HDMI_LINK_050                   	hdmi_link_050                   ;	// 0x14c4 : ''
	HDMI_LINK_051                   	hdmi_link_051                   ;	// 0x14c8 : ''
	HDMI_LINK_052                   	hdmi_link_052                   ;	// 0x14cc : ''
	HDMI_LINK_053                   	hdmi_link_053                   ;	// 0x14d0 : ''
	HDMI_LINK_054                   	hdmi_link_054                   ;	// 0x14d4 : ''
	HDMI_LINK_055                   	hdmi_link_055                   ;	// 0x14d8 : ''
	HDMI_LINK_056                   	hdmi_link_056                   ;	// 0x14dc : ''
	HDMI_LINK_057                   	hdmi_link_057                   ;	// 0x14e0 : ''
	HDMI_LINK_058                   	hdmi_link_058                   ;	// 0x14e4 : ''
	HDMI_LINK_059                   	hdmi_link_059                   ;	// 0x14e8 : ''
	HDMI_LINK_060                   	hdmi_link_060                   ;	// 0x14ec : ''
	HDMI_LINK_061                   	hdmi_link_061                   ;	// 0x14f0 : ''
	HDMI_LINK_062                   	hdmi_link_062                   ;	// 0x14f4 : ''
	HDMI_LINK_063                   	hdmi_link_063                   ;	// 0x14f8 : ''
	HDMI_LINK_064                   	hdmi_link_064                   ;	// 0x14fc : ''
	HDMI_LINK_065                   	hdmi_link_065                   ;	// 0x1500 : ''
	HDMI_LINK_066                   	hdmi_link_066                   ;	// 0x1504 : ''
	HDMI_LINK_067                   	hdmi_link_067                   ;	// 0x1508 : ''
	HDMI_LINK_068                   	hdmi_link_068                   ;	// 0x150c : ''
	HDMI_LINK_069                   	hdmi_link_069                   ;	// 0x1510 : ''
	HDMI_LINK_070                   	hdmi_link_070                   ;	// 0x1514 : ''
	HDMI_LINK_071                   	hdmi_link_071                   ;	// 0x1518 : ''
	HDMI_LINK_072                   	hdmi_link_072                   ;	// 0x151c : ''
	HDMI_LINK_073                   	hdmi_link_073                   ;	// 0x1520 : ''
	HDMI_LINK_074                   	hdmi_link_074                   ;	// 0x1524 : ''
	HDMI_LINK_075                   	hdmi_link_075                   ;	// 0x1528 : ''
	HDMI_LINK_076                   	hdmi_link_076                   ;	// 0x152c : ''
	UINT32                          	                 __rsvd_11[   3];	// 0x1530 ~ 0x1538
	HDMI_LINK_077                   	hdmi_link_077                   ;	// 0x153c : ''
	HDMI_LINK_078                   	hdmi_link_078                   ;	// 0x1540 : ''
	HDMI_LINK_079                   	hdmi_link_079                   ;	// 0x1544 : ''
	HDMI_LINK_080                   	hdmi_link_080                   ;	// 0x1548 : ''
	HDMI_LINK_081                   	hdmi_link_081                   ;	// 0x154c : ''
	HDMI_LINK_082                   	hdmi_link_082                   ;	// 0x1550 : ''
	HDMI_LINK_083                   	hdmi_link_083                   ;	// 0x1554 : ''
	HDMI_LINK_084                   	hdmi_link_084                   ;	// 0x1558 : ''
	HDMI_LINK_085                   	hdmi_link_085                   ;	// 0x155c : ''
	HDMI_LINK_086                   	hdmi_link_086                   ;	// 0x1560 : ''
	HDMI_LINK_087                   	hdmi_link_087                   ;	// 0x1564 : ''
	HDMI_LINK_088                   	hdmi_link_088                   ;	// 0x1568 : ''
	HDMI_LINK_089                   	hdmi_link_089                   ;	// 0x156c : ''
	HDMI_LINK_090                   	hdmi_link_090                   ;	// 0x1570 : ''
	HDMI_LINK_091                   	hdmi_link_091                   ;	// 0x1574 : ''
	HDMI_LINK_092                   	hdmi_link_092                   ;	// 0x1578 : ''
	HDMI_LINK_093                   	hdmi_link_093                   ;	// 0x157c : ''
	HDMI_LINK_094                   	hdmi_link_094                   ;	// 0x1580 : ''
	HDMI_LINK_095                   	hdmi_link_095                   ;	// 0x1584 : ''
	HDMI_LINK_096                   	hdmi_link_096                   ;	// 0x1588 : ''
	HDMI_LINK_097                   	hdmi_link_097                   ;	// 0x158c : ''
	HDMI_LINK_098                   	hdmi_link_098                   ;	// 0x1590 : ''
	HDMI_LINK_099                   	hdmi_link_099                   ;	// 0x1594 : ''
	HDMI_LINK_100                   	hdmi_link_100                   ;	// 0x1598 : ''
	HDMI_LINK_101                   	hdmi_link_101                   ;	// 0x159c : ''
	HDMI_LINK_102                   	hdmi_link_102                   ;	// 0x15a0 : ''
	HDMI_LINK_103                   	hdmi_link_103                   ;	// 0x15a4 : ''
	HDMI_LINK_104                   	hdmi_link_104                   ;	// 0x15a8 : ''
	HDMI_LINK_105                   	hdmi_link_105                   ;	// 0x15ac : ''
	HDMI_LINK_106                   	hdmi_link_106                   ;	// 0x15b0 : ''
	HDMI_LINK_107                   	hdmi_link_107                   ;	// 0x15b4 : ''
	HDMI_LINK_108                   	hdmi_link_108                   ;	// 0x15b8 : ''
	HDMI_LINK_109                   	hdmi_link_109                   ;	// 0x15bc : ''
	HDMI_LINK_110                   	hdmi_link_110                   ;	// 0x15c0 : ''
	HDMI_LINK_111                   	hdmi_link_111                   ;	// 0x15c4 : ''
	HDMI_LINK_112                   	hdmi_link_112                   ;	// 0x15c8 : ''
	HDMI_LINK_113                   	hdmi_link_113                   ;	// 0x15cc : ''
	HDMI_LINK_114                   	hdmi_link_114                   ;	// 0x15d0 : ''
	HDMI_LINK_115                   	hdmi_link_115                   ;	// 0x15d4 : ''
	HDMI_LINK_116                   	hdmi_link_116                   ;	// 0x15d8 : ''
	HDMI_LINK_117                   	hdmi_link_117                   ;	// 0x15dc : ''
	HDMI_LINK_118                   	hdmi_link_118                   ;	// 0x15e0 : ''
	HDMI_LINK_119                   	hdmi_link_119                   ;	// 0x15e4 : ''
	HDMI_LINK_120                   	hdmi_link_120                   ;	// 0x15e8 : ''
	HDMI_LINK_121                   	hdmi_link_121                   ;	// 0x15ec : ''
	HDMI_LINK_122                   	hdmi_link_122                   ;	// 0x15f0 : ''
	HDMI_LINK_123                   	hdmi_link_123                   ;	// 0x15f4 : ''
	HDMI_LINK_124                   	hdmi_link_124                   ;	// 0x15f8 : ''
	HDMI_LINK_125                   	hdmi_link_125                   ;	// 0x15fc : ''
	HDMI_LINK_126                   	hdmi_link_126                   ;	// 0x1600 : ''
	HDMI_LINK_127                   	hdmi_link_127                   ;	// 0x1604 : ''
	HDMI_LINK_128                   	hdmi_link_128                   ;	// 0x1608 : ''
	HDMI_LINK_129                   	hdmi_link_129                   ;	// 0x160c : ''
	HDMI_LINK_130                   	hdmi_link_130                   ;	// 0x1610 : ''
	HDMI_LINK_131                   	hdmi_link_131                   ;	// 0x1614 : ''
	HDMI_LINK_132                   	hdmi_link_132                   ;	// 0x1618 : ''
	HDMI_LINK_133                   	hdmi_link_133                   ;	// 0x161c : ''
	HDMI_LINK_134                   	hdmi_link_134                   ;	// 0x1620 : ''
	HDMI_LINK_135                   	hdmi_link_135                   ;	// 0x1624 : ''
	HDMI_LINK_136                   	hdmi_link_136                   ;	// 0x1628 : ''
	UINT32                          	                 __rsvd_12[ 117];	// 0x162c ~ 0x17fc
	IRIS_001                        	iris_001                        ;	// 0x1800 : ''
	IRIS_002                        	iris_002                        ;	// 0x1804 : ''
	IRIS_003                        	iris_003                        ;	// 0x1808 : ''
	IRIS_004                        	iris_004                        ;	// 0x180c : ''
	IRIS_005                        	iris_005                        ;	// 0x1810 : ''
	IRIS_006                        	iris_006                        ;	// 0x1814 : ''
	IRIS_007                        	iris_007                        ;	// 0x1818 : ''
	IRIS_008                        	iris_008                        ;	// 0x181c : ''
	IRIS_009                        	iris_009                        ;	// 0x1820 : ''
	IRIS_010                        	iris_010                        ;	// 0x1824 : ''
	IRIS_011                        	iris_011                        ;	// 0x1828 : ''
	IRIS_012                        	iris_012                        ;	// 0x182c : ''
	IRIS_013                        	iris_013                        ;	// 0x1830 : ''
	IRIS_014                        	iris_014                        ;	// 0x1834 : ''
	IRIS_015                        	iris_015                        ;	// 0x1838 : ''
	IRIS_016                        	iris_016                        ;	// 0x183c : ''
	IRIS_017                        	iris_017                        ;	// 0x1840 : ''
	IRIS_018                        	iris_018                        ;	// 0x1844 : ''
	IRIS_019                        	iris_019                        ;	// 0x1848 : ''
	IRIS_020                        	iris_020                        ;	// 0x184c : ''
	IRIS_021                        	iris_021                        ;	// 0x1850 : ''
	IRIS_022                        	iris_022                        ;	// 0x1854 : ''
	IRIS_023                        	iris_023                        ;	// 0x1858 : ''
	IRIS_024                        	iris_024                        ;	// 0x185c : ''
	IRIS_025                        	iris_025                        ;	// 0x1860 : ''
	IRIS_026                        	iris_026                        ;	// 0x1864 : ''
	IRIS_027                        	iris_027                        ;	// 0x1868 : ''
	IRIS_028                        	iris_028                        ;	// 0x186c : ''
	IRIS_029                        	iris_029                        ;	// 0x1870 : ''
	IRIS_030                        	iris_030                        ;	// 0x1874 : ''
	IRIS_031                        	iris_031                        ;	// 0x1878 : ''
	IRIS_032                        	iris_032                        ;	// 0x187c : ''
	IRIS_033                        	iris_033                        ;	// 0x1880 : ''
	IRIS_034                        	iris_034                        ;	// 0x1884 : ''
	IRIS_035                        	iris_035                        ;	// 0x1888 : ''
	IRIS_036                        	iris_036                        ;	// 0x188c : ''
	IRIS_037                        	iris_037                        ;	// 0x1890 : ''
	IRIS_038                        	iris_038                        ;	// 0x1894 : ''
	IRIS_039                        	iris_039                        ;	// 0x1898 : ''
	IRIS_040                        	iris_040                        ;	// 0x189c : ''
	IRIS_041                        	iris_041                        ;	// 0x18a0 : ''
	IRIS_042                        	iris_042                        ;	// 0x18a4 : ''
	IRIS_043                        	iris_043                        ;	// 0x18a8 : ''
	IRIS_044                        	iris_044                        ;	// 0x18ac : ''
	IRIS_045                        	iris_045                        ;	// 0x18b0 : ''
	IRIS_046                        	iris_046                        ;	// 0x18b4 : ''
	IRIS_047                        	iris_047                        ;	// 0x18b8 : ''
	IRIS_048                        	iris_048                        ;	// 0x18bc : ''
	IRIS_049                        	iris_049                        ;	// 0x18c0 : ''
	IRIS_050                        	iris_050                        ;	// 0x18c4 : ''
	IRIS_051                        	iris_051                        ;	// 0x18c8 : ''
	IRIS_052                        	iris_052                        ;	// 0x18cc : ''
	IRIS_053                        	iris_053                        ;	// 0x18d0 : ''
	IRIS_054                        	iris_054                        ;	// 0x18d4 : ''
	IRIS_055                        	iris_055                        ;	// 0x18d8 : ''
	IRIS_056                        	iris_056                        ;	// 0x18dc : ''
	IRIS_057                        	iris_057                        ;	// 0x18e0 : ''
	IRIS_058                        	iris_058                        ;	// 0x18e4 : ''
	IRIS_059                        	iris_059                        ;	// 0x18e8 : ''
	IRIS_060                        	iris_060                        ;	// 0x18ec : ''
	IRIS_061                        	iris_061                        ;	// 0x18f0 : ''
	IRIS_062                        	iris_062                        ;	// 0x18f4 : ''
	IRIS_063                        	iris_063                        ;	// 0x18f8 : ''
	IRIS_064                        	iris_064                        ;	// 0x18fc : ''
	IRIS_065                        	iris_065                        ;	// 0x1900 : ''
	IRIS_066                        	iris_066                        ;	// 0x1904 : ''
	IRIS_067                        	iris_067                        ;	// 0x1908 : ''
	IRIS_068                        	iris_068                        ;	// 0x190c : ''
	IRIS_069                        	iris_069                        ;	// 0x1910 : ''
	IRIS_070                        	iris_070                        ;	// 0x1914 : ''
	IRIS_071                        	iris_071                        ;	// 0x1918 : ''
	IRIS_072                        	iris_072                        ;	// 0x191c : ''
	IRIS_073                        	iris_073                        ;	// 0x1920 : ''
	IRIS_074                        	iris_074                        ;	// 0x1924 : ''
	IRIS_075                        	iris_075                        ;	// 0x1928 : ''
	IRIS_076                        	iris_076                        ;	// 0x192c : ''
	IRIS_077                        	iris_077                        ;	// 0x1930 : ''
	IRIS_078                        	iris_078                        ;	// 0x1934 : ''
	IRIS_079                        	iris_079                        ;	// 0x1938 : ''
	IRIS_080                        	iris_080                        ;	// 0x193c : ''
	IRIS_081                        	iris_081                        ;	// 0x1940 : ''
	IRIS_082                        	iris_082                        ;	// 0x1944 : ''
	IRIS_083                        	iris_083                        ;	// 0x1948 : ''
	IRIS_084                        	iris_084                        ;	// 0x194c : ''
	IRIS_085                        	iris_085                        ;	// 0x1950 : ''
	IRIS_086                        	iris_086                        ;	// 0x1954 : ''
	IRIS_087                        	iris_087                        ;	// 0x1958 : ''
	IRIS_088                        	iris_088                        ;	// 0x195c : ''
	IRIS_089                        	iris_089                        ;	// 0x1960 : ''
	IRIS_090                        	iris_090                        ;	// 0x1964 : ''
	IRIS_091                        	iris_091                        ;	// 0x1968 : ''
	IRIS_092                        	iris_092                        ;	// 0x196c : ''
	IRIS_093                        	iris_093                        ;	// 0x1970 : ''
	IRIS_094                        	iris_094                        ;	// 0x1974 : ''
	IRIS_095                        	iris_095                        ;	// 0x1978 : ''
	IRIS_096                        	iris_096                        ;	// 0x197c : ''
	IRIS_097                        	iris_097                        ;	// 0x1980 : ''
	IRIS_098                        	iris_098                        ;	// 0x1984 : ''
	IRIS_099                        	iris_099                        ;	// 0x1988 : ''
	IRIS_100                        	iris_100                        ;	// 0x198c : ''
	IRIS_101                        	iris_101                        ;	// 0x1990 : ''
	IRIS_102                        	iris_102                        ;	// 0x1994 : ''
	IRIS_103                        	iris_103                        ;	// 0x1998 : ''
	IRIS_104                        	iris_104                        ;	// 0x199c : ''
	IRIS_105                        	iris_105                        ;	// 0x19a0 : ''
	IRIS_106                        	iris_106                        ;	// 0x19a4 : ''
	IRIS_107                        	iris_107                        ;	// 0x19a8 : ''
	IRIS_108                        	iris_108                        ;	// 0x19ac : ''
	IRIS_109                        	iris_109                        ;	// 0x19b0 : ''
	IRIS_110                        	iris_110                        ;	// 0x19b4 : ''
	IRIS_111                        	iris_111                        ;	// 0x19b8 : ''
	IRIS_112                        	iris_112                        ;	// 0x19bc : ''
	IRIS_113                        	iris_113                        ;	// 0x19c0 : ''
	IRIS_114                        	iris_114                        ;	// 0x19c4 : ''
	IRIS_115                        	iris_115                        ;	// 0x19c8 : ''
	IRIS_116                        	iris_116                        ;	// 0x19cc : ''
	IRIS_117                        	iris_117                        ;	// 0x19d0 : ''
	IRIS_118                        	iris_118                        ;	// 0x19d4 : ''
	IRIS_119                        	iris_119                        ;	// 0x19d8 : ''
	UINT32                          	                 __rsvd_13[   2];	// 0x19dc ~ 0x19e0
	IRIS_120                        	iris_120                        ;	// 0x19e4 : ''
	IRIS_121                        	iris_121                        ;	// 0x19e8 : ''
	IRIS_122                        	iris_122                        ;	// 0x19ec : ''
	IRIS_123                        	iris_123                        ;	// 0x19f0 : ''
	IRIS_124                        	iris_124                        ;	// 0x19f4 : ''
	IRIS_125                        	iris_125                        ;	// 0x19f8 : ''
	IRIS_126                        	iris_126                        ;	// 0x19fc : ''
	IRIS_127                        	iris_127                        ;	// 0x1a00 : ''
	IRIS_128                        	iris_128                        ;	// 0x1a04 : ''
	IRIS_129                        	iris_129                        ;	// 0x1a08 : ''
	IRIS_130                        	iris_130                        ;	// 0x1a0c : ''
	IRIS_131                        	iris_131                        ;	// 0x1a10 : ''
	IRIS_132                        	iris_132                        ;	// 0x1a14 : ''
	IRIS_133                        	iris_133                        ;	// 0x1a18 : ''
	IRIS_134                        	iris_134                        ;	// 0x1a1c : ''
	IRIS_135                        	iris_135                        ;	// 0x1a20 : ''
	IRIS_136                        	iris_136                        ;	// 0x1a24 : ''
	IRIS_137                        	iris_137                        ;	// 0x1a28 : ''
	IRIS_138                        	iris_138                        ;	// 0x1a2c : ''
	IRIS_139                        	iris_139                        ;	// 0x1a30 : ''
	IRIS_140                        	iris_140                        ;	// 0x1a34 : ''
	IRIS_141                        	iris_141                        ;	// 0x1a38 : ''
	IRIS_142                        	iris_142                        ;	// 0x1a3c : ''
	IRIS_143                        	iris_143                        ;	// 0x1a40 : ''
	IRIS_144                        	iris_144                        ;	// 0x1a44 : ''
	IRIS_145                        	iris_145                        ;	// 0x1a48 : ''
	IRIS_146                        	iris_146                        ;	// 0x1a4c : ''
	IRIS_147                        	iris_147                        ;	// 0x1a50 : ''
	IRIS_148                        	iris_148                        ;	// 0x1a54 : ''
	IRIS_149                        	iris_149                        ;	// 0x1a58 : ''
	IRIS_150                        	iris_150                        ;	// 0x1a5c : ''
	IRIS_151                        	iris_151                        ;	// 0x1a60 : ''
	IRIS_152                        	iris_152                        ;	// 0x1a64 : ''
	IRIS_153                        	iris_153                        ;	// 0x1a68 : ''
	IRIS_154                        	iris_154                        ;	// 0x1a6c : ''
	IRIS_155                        	iris_155                        ;	// 0x1a70 : ''
	IRIS_156                        	iris_156                        ;	// 0x1a74 : ''
	IRIS_157                        	iris_157                        ;	// 0x1a78 : ''
	IRIS_158                        	iris_158                        ;	// 0x1a7c : ''
	IRIS_159                        	iris_159                        ;	// 0x1a80 : ''
	IRIS_160                        	iris_160                        ;	// 0x1a84 : ''
	IRIS_161                        	iris_161                        ;	// 0x1a88 : ''
	IRIS_162                        	iris_162                        ;	// 0x1a8c : ''
	IRIS_163                        	iris_163                        ;	// 0x1a90 : ''
	IRIS_164                        	iris_164                        ;	// 0x1a94 : ''
	IRIS_165                        	iris_165                        ;	// 0x1a98 : ''
	UINT32                          	                 __rsvd_14[   1];	// 0x1a9c
	IRIS_166                        	iris_166                        ;	// 0x1aa0 : ''
	IRIS_167                        	iris_167                        ;	// 0x1aa4 : ''
	IRIS_168                        	iris_168                        ;	// 0x1aa8 : ''
	IRIS_169                        	iris_169                        ;	// 0x1aac : ''
	IRIS_170                        	iris_170                        ;	// 0x1ab0 : ''
	IRIS_171                        	iris_171                        ;	// 0x1ab4 : ''
	IRIS_172                        	iris_172                        ;	// 0x1ab8 : ''
	IRIS_173                        	iris_173                        ;	// 0x1abc : ''
	IRIS_174                        	iris_174                        ;	// 0x1ac0 : ''
	IRIS_175                        	iris_175                        ;	// 0x1ac4 : ''
	IRIS_176                        	iris_176                        ;	// 0x1ac8 : ''
	IRIS_177                        	iris_177                        ;	// 0x1acc : ''
	IRIS_178                        	iris_178                        ;	// 0x1ad0 : ''
	IRIS_179                        	iris_179                        ;	// 0x1ad4 : ''
	IRIS_180                        	iris_180                        ;	// 0x1ad8 : ''
	IRIS_181                        	iris_181                        ;	// 0x1adc : ''
	IRIS_182                        	iris_182                        ;	// 0x1ae0 : ''
	IRIS_183                        	iris_183                        ;	// 0x1ae4 : ''
	IRIS_184                        	iris_184                        ;	// 0x1ae8 : ''
	IRIS_185                        	iris_185                        ;	// 0x1aec : ''
	IRIS_186                        	iris_186                        ;	// 0x1af0 : ''
	IRIS_187                        	iris_187                        ;	// 0x1af4 : ''
	IRIS_188                        	iris_188                        ;	// 0x1af8 : ''
	IRIS_189                        	iris_189                        ;	// 0x1afc : ''
	IRIS_190                        	iris_190                        ;	// 0x1b00 : ''
	IRIS_191                        	iris_191                        ;	// 0x1b04 : ''
	IRIS_192                        	iris_192                        ;	// 0x1b08 : ''
	IRIS_193                        	iris_193                        ;	// 0x1b0c : ''
	IRIS_194                        	iris_194                        ;	// 0x1b10 : ''
	IRIS_195                        	iris_195                        ;	// 0x1b14 : ''
	IRIS_196                        	iris_196                        ;	// 0x1b18 : ''
	IRIS_197                        	iris_197                        ;	// 0x1b1c : ''
	IRIS_198                        	iris_198                        ;	// 0x1b20 : ''
	IRIS_199                        	iris_199                        ;	// 0x1b24 : ''
	IRIS_200                        	iris_200                        ;	// 0x1b28 : ''
	IRIS_201                        	iris_201                        ;	// 0x1b2c : ''
	IRIS_202                        	iris_202                        ;	// 0x1b30 : ''
	IRIS_203                        	iris_203                        ;	// 0x1b34 : ''
	IRIS_204                        	iris_204                        ;	// 0x1b38 : ''
	IRIS_205                        	iris_205                        ;	// 0x1b3c : ''
	IRIS_206                        	iris_206                        ;	// 0x1b40 : ''
	IRIS_207                        	iris_207                        ;	// 0x1b44 : ''
	IRIS_208                        	iris_208                        ;	// 0x1b48 : ''
	IRIS_209                        	iris_209                        ;	// 0x1b4c : ''
	IRIS_210                        	iris_210                        ;	// 0x1b50 : ''
	IRIS_211                        	iris_211                        ;	// 0x1b54 : ''
	IRIS_212                        	iris_212                        ;	// 0x1b58 : ''
	IRIS_213                        	iris_213                        ;	// 0x1b5c : ''
	IRIS_214                        	iris_214                        ;	// 0x1b60 : ''
	IRIS_215                        	iris_215                        ;	// 0x1b64 : ''
	IRIS_216                        	iris_216                        ;	// 0x1b68 : ''
	IRIS_217                        	iris_217                        ;	// 0x1b6c : ''
	IRIS_218                        	iris_218                        ;	// 0x1b70 : ''
	IRIS_219                        	iris_219                        ;	// 0x1b74 : ''
	IRIS_220                        	iris_220                        ;	// 0x1b78 : ''
	IRIS_221                        	iris_221                        ;	// 0x1b7c : ''
	IRIS_222                        	iris_222                        ;	// 0x1b80 : ''
	IRIS_223                        	iris_223                        ;	// 0x1b84 : ''
	IRIS_224                        	iris_224                        ;	// 0x1b88 : ''
	IRIS_225                        	iris_225                        ;	// 0x1b8c : ''
	IRIS_226                        	iris_226                        ;	// 0x1b90 : ''
	IRIS_227                        	iris_227                        ;	// 0x1b94 : ''
	IRIS_228                        	iris_228                        ;	// 0x1b98 : ''
	IRIS_229                        	iris_229                        ;	// 0x1b9c : ''
	IRIS_230                        	iris_230                        ;	// 0x1ba0 : ''
	IRIS_231                        	iris_231                        ;	// 0x1ba4 : ''
	IRIS_232                        	iris_232                        ;	// 0x1ba8 : ''
	IRIS_233                        	iris_233                        ;	// 0x1bac : ''
	IRIS_234                        	iris_234                        ;	// 0x1bb0 : ''
	IRIS_235                        	iris_235                        ;	// 0x1bb4 : ''
	IRIS_236                        	iris_236                        ;	// 0x1bb8 : ''
	IRIS_237                        	iris_237                        ;	// 0x1bbc : ''
	IRIS_238                        	iris_238                        ;	// 0x1bc0 : ''
	IRIS_239                        	iris_239                        ;	// 0x1bc4 : ''
	IRIS_240                        	iris_240                        ;	// 0x1bc8 : ''
	IRIS_241                        	iris_241                        ;	// 0x1bcc : ''
	IRIS_242                        	iris_242                        ;	// 0x1bd0 : ''
	IRIS_243                        	iris_243                        ;	// 0x1bd4 : ''
	IRIS_244                        	iris_244                        ;	// 0x1bd8 : ''
	IRIS_245                        	iris_245                        ;	// 0x1bdc : ''
	IRIS_246                        	iris_246                        ;	// 0x1be0 : ''
	IRIS_247                        	iris_247                        ;	// 0x1be4 : ''
	IRIS_248                        	iris_248                        ;	// 0x1be8 : ''
	IRIS_249                        	iris_249                        ;	// 0x1bec : ''
	IRIS_250                        	iris_250                        ;	// 0x1bf0 : ''
	IRIS_251                        	iris_251                        ;	// 0x1bf4 : ''
	IRIS_252                        	iris_252                        ;	// 0x1bf8 : ''
	IRIS_253                        	iris_253                        ;	// 0x1bfc : ''
	IRIS_254                        	iris_254                        ;	// 0x1c00 : ''
	IRIS_255                        	iris_255                        ;	// 0x1c04 : ''
	IRIS_256                        	iris_256                        ;	// 0x1c08 : ''
	IRIS_257                        	iris_257                        ;	// 0x1c0c : ''
	IRIS_258                        	iris_258                        ;	// 0x1c10 : ''
	IRIS_259                        	iris_259                        ;	// 0x1c14 : ''
	IRIS_260                        	iris_260                        ;	// 0x1c18 : ''
	IRIS_261                        	iris_261                        ;	// 0x1c1c : ''
	IRIS_262                        	iris_262                        ;	// 0x1c20 : ''
	IRIS_263                        	iris_263                        ;	// 0x1c24 : ''
	IRIS_264                        	iris_264                        ;	// 0x1c28 : ''
	IRIS_265                        	iris_265                        ;	// 0x1c2c : ''
	IRIS_266                        	iris_266                        ;	// 0x1c30 : ''
	IRIS_267                        	iris_267                        ;	// 0x1c34 : ''
	IRIS_268                        	iris_268                        ;	// 0x1c38 : ''
	IRIS_269                        	iris_269                        ;	// 0x1c3c : ''
	IRIS_270                        	iris_270                        ;	// 0x1c40 : ''
	IRIS_271                        	iris_271                        ;	// 0x1c44 : ''
	IRIS_272                        	iris_272                        ;	// 0x1c48 : ''
	IRIS_273                        	iris_273                        ;	// 0x1c4c : ''
	IRIS_274                        	iris_274                        ;	// 0x1c50 : ''
	IRIS_275                        	iris_275                        ;	// 0x1c54 : ''
	IRIS_276                        	iris_276                        ;	// 0x1c58 : ''
	IRIS_277                        	iris_277                        ;	// 0x1c5c : ''
	UINT32                          	                 __rsvd_15[  40];	// 0x1c60 ~ 0x1cfc
	VBI_001                         	vbi_001                         ;	// 0x1d00 : ''
	VBI_002                         	vbi_002                         ;	// 0x1d04 : ''
	VBI_003                         	vbi_003                         ;	// 0x1d08 : ''
	VBI_004                         	vbi_004                         ;	// 0x1d0c : ''
	VBI_005                         	vbi_005                         ;	// 0x1d10 : ''
	VBI_006                         	vbi_006                         ;	// 0x1d14 : ''
	VBI_007                         	vbi_007                         ;	// 0x1d18 : ''
	VBI_008                         	vbi_008                         ;	// 0x1d1c : ''
	VBI_009                         	vbi_009                         ;	// 0x1d20 : ''
	VBI_010                         	vbi_010                         ;	// 0x1d24 : ''
	VBI_011                         	vbi_011                         ;	// 0x1d28 : ''
	VBI_012                         	vbi_012                         ;	// 0x1d2c : ''
	VBI_013                         	vbi_013                         ;	// 0x1d30 : ''
	VBI_014                         	vbi_014                         ;	// 0x1d34 : ''
	VBI_015                         	vbi_015                         ;	// 0x1d38 : ''
	VBI_016                         	vbi_016                         ;	// 0x1d3c : ''
	VBI_017                         	vbi_017                         ;	// 0x1d40 : ''
	VBI_018                         	vbi_018                         ;	// 0x1d44 : ''
	VBI_019                         	vbi_019                         ;	// 0x1d48 : ''
	VBI_020                         	vbi_020                         ;	// 0x1d4c : ''
	VBI_021                         	vbi_021                         ;	// 0x1d50 : ''
	UINT32                          	                 __rsvd_16[  43];	// 0x1d54 ~ 0x1dfc
	CHBCVD_001                      	chbcvd_001                      ;	// 0x1e00 : ''
	CHBCVD_002                      	chbcvd_002                      ;	// 0x1e04 : ''
	CHBCVD_003                      	chbcvd_003                      ;	// 0x1e08 : ''
	CHBCVD_004                      	chbcvd_004                      ;	// 0x1e0c : ''
	CHBCVD_005                      	chbcvd_005                      ;	// 0x1e10 : ''
	CHBCVD_006                      	chbcvd_006                      ;	// 0x1e14 : ''
	CHBCVD_007                      	chbcvd_007                      ;	// 0x1e18 : ''
	CHBCVD_008                      	chbcvd_008                      ;	// 0x1e1c : ''
	CHBCVD_009                      	chbcvd_009                      ;	// 0x1e20 : ''
	CHBCVD_010                      	chbcvd_010                      ;	// 0x1e24 : ''
	CHBCVD_011                      	chbcvd_011                      ;	// 0x1e28 : ''
	CHBCVD_012                      	chbcvd_012                      ;	// 0x1e2c : ''
	CHBCVD_013                      	chbcvd_013                      ;	// 0x1e30 : ''
	CHBCVD_014                      	chbcvd_014                      ;	// 0x1e34 : ''
	CHBCVD_015                      	chbcvd_015                      ;	// 0x1e38 : ''
	CHBCVD_016                      	chbcvd_016                      ;	// 0x1e3c : ''
	CHBCVD_017                      	chbcvd_017                      ;	// 0x1e40 : ''
	CHBCVD_018                      	chbcvd_018                      ;	// 0x1e44 : ''
	CHBCVD_019                      	chbcvd_019                      ;	// 0x1e48 : ''
	CHBCVD_020                      	chbcvd_020                      ;	// 0x1e4c : ''
	CHBCVD_021                      	chbcvd_021                      ;	// 0x1e50 : ''
	CHBCVD_022                      	chbcvd_022                      ;	// 0x1e54 : ''
	CHBCVD_023                      	chbcvd_023                      ;	// 0x1e58 : ''
	CHBCVD_024                      	chbcvd_024                      ;	// 0x1e5c : ''
	CHBCVD_025                      	chbcvd_025                      ;	// 0x1e60 : ''
	CHBCVD_026                      	chbcvd_026                      ;	// 0x1e64 : ''
	CHBCVD_027                      	chbcvd_027                      ;	// 0x1e68 : ''
	CHBCVD_028                      	chbcvd_028                      ;	// 0x1e6c : ''
	CHBCVD_029                      	chbcvd_029                      ;	// 0x1e70 : ''
	CHBCVD_030                      	chbcvd_030                      ;	// 0x1e74 : ''
	CHBCVD_031                      	chbcvd_031                      ;	// 0x1e78 : ''
	CHBCVD_032                      	chbcvd_032                      ;	// 0x1e7c : ''
	CHBCVD_033                      	chbcvd_033                      ;	// 0x1e80 : ''
	CHBCVD_034                      	chbcvd_034                      ;	// 0x1e84 : ''
	CHBCVD_035                      	chbcvd_035                      ;	// 0x1e88 : ''
	CHBCVD_036                      	chbcvd_036                      ;	// 0x1e8c : ''
	CHBCVD_037                      	chbcvd_037                      ;	// 0x1e90 : ''
	CHBCVD_038                      	chbcvd_038                      ;	// 0x1e94 : ''
	CHBCVD_039                      	chbcvd_039                      ;	// 0x1e98 : ''
	CHBCVD_040                      	chbcvd_040                      ;	// 0x1e9c : ''
	CHBCVD_041                      	chbcvd_041                      ;	// 0x1ea0 : ''
	CHBCVD_042                      	chbcvd_042                      ;	// 0x1ea4 : ''
	CHBCVD_043                      	chbcvd_043                      ;	// 0x1ea8 : ''
	CHBCVD_044                      	chbcvd_044                      ;	// 0x1eac : ''
	CHBCVD_045                      	chbcvd_045                      ;	// 0x1eb0 : ''
	CHBCVD_046                      	chbcvd_046                      ;	// 0x1eb4 : ''
	CHBCVD_047                      	chbcvd_047                      ;	// 0x1eb8 : ''
	CHBCVD_048                      	chbcvd_048                      ;	// 0x1ebc : ''
	CHBCVD_049                      	chbcvd_049                      ;	// 0x1ec0 : ''
	CHBCVD_050                      	chbcvd_050                      ;	// 0x1ec4 : ''
	CHBCVD_051                      	chbcvd_051                      ;	// 0x1ec8 : ''
	CHBCVD_052                      	chbcvd_052                      ;	// 0x1ecc : ''
	CHBCVD_053                      	chbcvd_053                      ;	// 0x1ed0 : ''
	CHBCVD_054                      	chbcvd_054                      ;	// 0x1ed4 : ''
	CHBCVD_055                      	chbcvd_055                      ;	// 0x1ed8 : ''
	CHBCVD_056                      	chbcvd_056                      ;	// 0x1edc : ''
	CHBCVD_057                      	chbcvd_057                      ;	// 0x1ee0 : ''
	CHBCVD_058                      	chbcvd_058                      ;	// 0x1ee4 : ''
	CHBCVD_059                      	chbcvd_059                      ;	// 0x1ee8 : ''
	CHBCVD_060                      	chbcvd_060                      ;	// 0x1eec : ''
	CHBCVD_061                      	chbcvd_061                      ;	// 0x1ef0 : ''
	UINT32                          	                 __rsvd_17[   3];	// 0x1ef4 ~ 0x1efc
	POST_LPF_001                    	post_lpf_001                    ;	// 0x1f00 : ''
	POST_LPF_002                    	post_lpf_002                    ;	// 0x1f04 : ''
	POST_LPF_003                    	post_lpf_003                    ;	// 0x1f08 : ''
	POST_LPF_004                    	post_lpf_004                    ;	// 0x1f0c : ''
	POST_LPF_005                    	post_lpf_005                    ;	// 0x1f10 : ''
	POST_LPF_006                    	post_lpf_006                    ;	// 0x1f14 : ''
	POST_LPF_007                    	post_lpf_007                    ;	// 0x1f18 : ''
	POST_LPF_008                    	post_lpf_008                    ;	// 0x1f1c : ''
	POST_LPF_009                    	post_lpf_009                    ;	// 0x1f20 : ''
	POST_LPF_010                    	post_lpf_010                    ;	// 0x1f24 : ''
	POST_LPF_011                    	post_lpf_011                    ;	// 0x1f28 : ''
	POST_LPF_012                    	post_lpf_012                    ;	// 0x1f2c : ''
	POST_LPF_013                    	post_lpf_013                    ;	// 0x1f30 : ''
	POST_LPF_014                    	post_lpf_014                    ;	// 0x1f34 : ''
	POST_LPF_015                    	post_lpf_015                    ;	// 0x1f38 : ''
	POST_LPF_016                    	post_lpf_016                    ;	// 0x1f3c : ''
	POST_LPF_017                    	post_lpf_017                    ;	// 0x1f40 : ''
	POST_LPF_018                    	post_lpf_018                    ;	// 0x1f44 : ''
	POST_LPF_019                    	post_lpf_019                    ;	// 0x1f48 : ''
	POST_LPF_020                    	post_lpf_020                    ;	// 0x1f4c : ''
	POST_LPF_021                    	post_lpf_021                    ;	// 0x1f50 : ''
	POST_LPF_022                    	post_lpf_022                    ;	// 0x1f54 : ''
	POST_LPF_023                    	post_lpf_023                    ;	// 0x1f58 : ''
	POST_LPF_024                    	post_lpf_024                    ;	// 0x1f5c : ''
	POST_LPF_025                    	post_lpf_025                    ;	// 0x1f60 : ''
	POST_LPF_026                    	post_lpf_026                    ;	// 0x1f64 : ''
	POST_LPF_027                    	post_lpf_027                    ;	// 0x1f68 : ''
	POST_LPF_028                    	post_lpf_028                    ;	// 0x1f6c : ''
	POST_LPF_029                    	post_lpf_029                    ;	// 0x1f70 : ''
	POST_LPF_030                    	post_lpf_030                    ;	// 0x1f74 : ''
	POST_LPF_031                    	post_lpf_031                    ;	// 0x1f78 : ''
	POST_LPF_032                    	post_lpf_032                    ;	// 0x1f7c : ''
	POST_LPF_033                    	post_lpf_033                    ;	// 0x1f80 : ''
	POST_LPF_034                    	post_lpf_034                    ;	// 0x1f84 : ''
	POST_LPF_035                    	post_lpf_035                    ;	// 0x1f88 : ''
	POST_LPF_036                    	post_lpf_036                    ;	// 0x1f8c : ''
	POST_LPF_037                    	post_lpf_037                    ;	// 0x1f90 : ''
	POST_LPF_038                    	post_lpf_038                    ;	// 0x1f94 : ''
	POST_LPF_039                    	post_lpf_039                    ;	// 0x1f98 : ''
	POST_LPF_040                    	post_lpf_040                    ;	// 0x1f9c : ''
	POST_LPF_041                    	post_lpf_041                    ;	// 0x1fa0 : ''
	POST_LPF_042                    	post_lpf_042                    ;	// 0x1fa4 : ''
	IRIS_MIF_GMUA_MON_001           	iris_mif_gmua_mon_001           ;	// 0x1fa8 : ''
	IRIS_MIF_GMUA_MON_002           	iris_mif_gmua_mon_002           ;	// 0x1fac : ''
	IRIS_MIF_GMUA_MON_003           	iris_mif_gmua_mon_003           ;	// 0x1fb0 : ''
	IRIS_MIF_GMUA_MON_004           	iris_mif_gmua_mon_004           ;	// 0x1fb4 : ''
	IRIS_MIF_GMUA_MON_005           	iris_mif_gmua_mon_005           ;	// 0x1fb8 : ''
	IRIS_MIF_GMUA_MON_006           	iris_mif_gmua_mon_006           ;	// 0x1fbc : ''
	IRIS_MIF_GMUA_MON_007           	iris_mif_gmua_mon_007           ;	// 0x1fc0 : ''
	IRIS_MIF_GMUA_MON_008           	iris_mif_gmua_mon_008           ;	// 0x1fc4 : ''
	IRIS_MIF_GMUA_MON_009           	iris_mif_gmua_mon_009           ;	// 0x1fc8 : ''
	IRIS_MIF_GMUA_MON_010           	iris_mif_gmua_mon_010           ;	// 0x1fcc : ''
	IRIS_MIF_GMUA_MON_011           	iris_mif_gmua_mon_011           ;	// 0x1fd0 : ''
	IRIS_MIF_GMUA_MON_012           	iris_mif_gmua_mon_012           ;	// 0x1fd4 : ''
	IRIS_MIF_GMUA_MON_013           	iris_mif_gmua_mon_013           ;	// 0x1fd8 : ''
	IRIS_MIF_GMUA_MON_014           	iris_mif_gmua_mon_014           ;	// 0x1fdc : ''
	IRIS_MIF_GMUA_MON_015           	iris_mif_gmua_mon_015           ;	// 0x1fe0 : ''
	IRIS_MIF_GMUA_MON_016           	iris_mif_gmua_mon_016           ;	// 0x1fe4 : ''
	IRIS_MIF_GMUA_MON_017           	iris_mif_gmua_mon_017           ;	// 0x1fe8 : ''
	IRIS_MIF_GMUA_MON_018           	iris_mif_gmua_mon_018           ;	// 0x1fec : ''
	IRIS_MIF_GMUA_MON_019           	iris_mif_gmua_mon_019           ;	// 0x1ff0 : ''
	IRIS_MIF_GMUA_MON_020           	iris_mif_gmua_mon_020           ;	// 0x1ff4 : ''
	IRIS_MIF_GMUA_MON_021           	iris_mif_gmua_mon_021           ;	// 0x1ff8 : ''
	IRIS_MIF_GMUA_MON_022           	iris_mif_gmua_mon_022           ;	// 0x1ffc : ''
} VPORT_RegBx_T;
/* 738 regs, 738 types */

/* 738 regs, 738 types in Total*/





/*
 * @{
 * Naming for register pointer.
 * gpRealRegVPORT : real register of VPORT.
 * gpRegVPORT     : shadow register.
 *
 * @def VPORT_RdFL: Read  FLushing : Shadow <- Real.
 * @def VPORT_WrFL: Write FLushing : Shadow -> Real.
 * @def VPORT_Rd  : Read  whole register(UINT16) from Shadow register.
 * @def VPORT_Wr  : Write whole register(UINT16) from Shadow register.
 * @def VPORT_Rd01 ~ VPORT_Rdnn: Read  given '01~nn' fields from Shadow register.
 * @def VPORT_Wr01 ~ VPORT_Wrnn: Write given '01~nn' fields to   Shadow register.
 * */
#define gpRealRegVPORT gVportRegBx
#define VPORT_RdFL(_r)			((gpRegVPORT->_r)=(gpRealRegVPORT->_r))
#define VPORT_WrFL(_r)			((gpRealRegVPORT->_r)=(gpRegVPORT->_r))

#define VPORT_Rd(_r)			*((UINT32*)(&(gpRegVPORT->_r)))
#define VPORT_Wr(_r,_v)			((VPORT_Rd(_r))=((UINT32)(_v)))

#define VPORT_Rd01(_r,_f01,_v01)													\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
								} while(0)

#define VPORT_Rd02(_r,_f01,_v01,_f02,_v02)										\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
								} while(0)

#define VPORT_Rd03(_r,_f01,_v01,_f02,_v02,_f03,_v03)								\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
								} while(0)

#define VPORT_Rd04(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04)					\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
								} while(0)

#define VPORT_Rd05(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05)													\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
								} while(0)

#define VPORT_Rd06(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06)										\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
								} while(0)

#define VPORT_Rd07(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07)								\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
								} while(0)

#define VPORT_Rd08(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08)					\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
								} while(0)

#define VPORT_Rd09(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09)													\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
								} while(0)

#define VPORT_Rd10(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10)										\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
								} while(0)

#define VPORT_Rd11(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11)								\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
								} while(0)

#define VPORT_Rd12(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12)					\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
									(_v12) = (gpRegVPORT->_r._f12);				\
								} while(0)

#define VPORT_Rd13(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13)													\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
									(_v12) = (gpRegVPORT->_r._f12);				\
									(_v13) = (gpRegVPORT->_r._f13);				\
								} while(0)

#define VPORT_Rd14(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14)										\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
									(_v12) = (gpRegVPORT->_r._f12);				\
									(_v13) = (gpRegVPORT->_r._f13);				\
									(_v14) = (gpRegVPORT->_r._f14);				\
								} while(0)

#define VPORT_Rd15(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15)								\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
									(_v12) = (gpRegVPORT->_r._f12);				\
									(_v13) = (gpRegVPORT->_r._f13);				\
									(_v14) = (gpRegVPORT->_r._f14);				\
									(_v15) = (gpRegVPORT->_r._f15);				\
								} while(0)

#define VPORT_Rd16(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15,_f16,_v16)					\
								do { 											\
									(_v01) = (gpRegVPORT->_r._f01);				\
									(_v02) = (gpRegVPORT->_r._f02);				\
									(_v03) = (gpRegVPORT->_r._f03);				\
									(_v04) = (gpRegVPORT->_r._f04);				\
									(_v05) = (gpRegVPORT->_r._f05);				\
									(_v06) = (gpRegVPORT->_r._f06);				\
									(_v07) = (gpRegVPORT->_r._f07);				\
									(_v08) = (gpRegVPORT->_r._f08);				\
									(_v09) = (gpRegVPORT->_r._f09);				\
									(_v10) = (gpRegVPORT->_r._f10);				\
									(_v11) = (gpRegVPORT->_r._f11);				\
									(_v12) = (gpRegVPORT->_r._f12);				\
									(_v13) = (gpRegVPORT->_r._f13);				\
									(_v14) = (gpRegVPORT->_r._f14);				\
									(_v15) = (gpRegVPORT->_r._f15);				\
									(_v16) = (gpRegVPORT->_r._f16);				\
								} while(0)


#define VPORT_Wr01(_r,_f01,_v01)													\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
								} while(0)

#define VPORT_Wr02(_r,_f01,_v01,_f02,_v02)										\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
								} while(0)

#define VPORT_Wr03(_r,_f01,_v01,_f02,_v02,_f03,_v03)								\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
								} while(0)

#define VPORT_Wr04(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04)					\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
								} while(0)

#define VPORT_Wr05(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05)													\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
								} while(0)

#define VPORT_Wr06(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06)										\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
								} while(0)

#define VPORT_Wr07(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07)								\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
								} while(0)

#define VPORT_Wr08(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08)					\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
								} while(0)

#define VPORT_Wr09(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09)													\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
								} while(0)

#define VPORT_Wr10(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10)										\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
								} while(0)

#define VPORT_Wr11(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11)								\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
								} while(0)

#define VPORT_Wr12(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12)					\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
									(gpRegVPORT->_r._f12) = (_v12);				\
								} while(0)

#define VPORT_Wr13(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13)													\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
									(gpRegVPORT->_r._f12) = (_v12);				\
									(gpRegVPORT->_r._f13) = (_v13);				\
								} while(0)

#define VPORT_Wr14(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14)										\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
									(gpRegVPORT->_r._f12) = (_v12);				\
									(gpRegVPORT->_r._f13) = (_v13);				\
									(gpRegVPORT->_r._f14) = (_v14);				\
								} while(0)

#define VPORT_Wr15(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15)								\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
									(gpRegVPORT->_r._f12) = (_v12);				\
									(gpRegVPORT->_r._f13) = (_v13);				\
									(gpRegVPORT->_r._f14) = (_v14);				\
									(gpRegVPORT->_r._f15) = (_v15);				\
								} while(0)

#define VPORT_Wr16(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15,_f16,_v16)					\
								do { 											\
									(gpRegVPORT->_r._f01) = (_v01);				\
									(gpRegVPORT->_r._f02) = (_v02);				\
									(gpRegVPORT->_r._f03) = (_v03);				\
									(gpRegVPORT->_r._f04) = (_v04);				\
									(gpRegVPORT->_r._f05) = (_v05);				\
									(gpRegVPORT->_r._f06) = (_v06);				\
									(gpRegVPORT->_r._f07) = (_v07);				\
									(gpRegVPORT->_r._f08) = (_v08);				\
									(gpRegVPORT->_r._f09) = (_v09);				\
									(gpRegVPORT->_r._f10) = (_v10);				\
									(gpRegVPORT->_r._f11) = (_v11);				\
									(gpRegVPORT->_r._f12) = (_v12);				\
									(gpRegVPORT->_r._f13) = (_v13);				\
									(gpRegVPORT->_r._f14) = (_v14);				\
									(gpRegVPORT->_r._f15) = (_v15);				\
									(gpRegVPORT->_r._f16) = (_v16);				\
								} while(0)




/*
 * @{
 * Naming for register pointer.
 * gpRealRegVBI : real register of VBI.
 * gpRegVBI     : shadow register.
 *
 * @def VBI_RdFL: Read  FLushing : Shadow <- Real.
 * @def VBI_WrFL: Write FLushing : Shadow -> Real.
 * @def VBI_Rd  : Read  whole register(UINT32) from Shadow register.
 * @def VBI_Wr  : Write whole register(UINT32) from Shadow register.
 * @def VBI_Rd01 ~ VBI_Rdnn: Read  given '01~nn' fields from Shadow register.
 * @def VBI_Wr01 ~ VBI_Wrnn: Write given '01~nn' fields to   Shadow register.
 * */
#define VBI_RdFL(_r)			((gpRegVBI->_r)=(gpRealRegVBI->_r))
#define VBI_WrFL(_r)			((gpRealRegVBI->_r)=(gpRegVBI->_r))

#define VBI_Rd(_r)			*((UINT32*)(&(gpRegVBI->_r)))
#define VBI_Wr(_r,_v)			((VBI_Rd(_r))=((UINT32)(_v)))

#define VBI_Rd01(_r,_f01,_v01)													\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
								} while(0)

#define VBI_Rd02(_r,_f01,_v01,_f02,_v02)										\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
								} while(0)

#define VBI_Rd03(_r,_f01,_v01,_f02,_v02,_f03,_v03)								\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
								} while(0)

#define VBI_Rd04(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04)					\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
								} while(0)

#define VBI_Rd05(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05)													\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
								} while(0)

#define VBI_Rd06(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06)										\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
								} while(0)

#define VBI_Rd07(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07)								\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
								} while(0)

#define VBI_Rd08(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08)					\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
								} while(0)

#define VBI_Rd09(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09)													\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
								} while(0)

#define VBI_Rd10(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10)										\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
								} while(0)

#define VBI_Rd11(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11)								\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
								} while(0)

#define VBI_Rd12(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12)					\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
									(_v12) = (gpRegVBI->_r._f12);				\
								} while(0)

#define VBI_Rd13(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13)													\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
									(_v12) = (gpRegVBI->_r._f12);				\
									(_v13) = (gpRegVBI->_r._f13);				\
								} while(0)

#define VBI_Rd14(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14)										\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
									(_v12) = (gpRegVBI->_r._f12);				\
									(_v13) = (gpRegVBI->_r._f13);				\
									(_v14) = (gpRegVBI->_r._f14);				\
								} while(0)

#define VBI_Rd15(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15)								\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
									(_v12) = (gpRegVBI->_r._f12);				\
									(_v13) = (gpRegVBI->_r._f13);				\
									(_v14) = (gpRegVBI->_r._f14);				\
									(_v15) = (gpRegVBI->_r._f15);				\
								} while(0)

#define VBI_Rd16(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15,_f16,_v16)					\
								do { 											\
									(_v01) = (gpRegVBI->_r._f01);				\
									(_v02) = (gpRegVBI->_r._f02);				\
									(_v03) = (gpRegVBI->_r._f03);				\
									(_v04) = (gpRegVBI->_r._f04);				\
									(_v05) = (gpRegVBI->_r._f05);				\
									(_v06) = (gpRegVBI->_r._f06);				\
									(_v07) = (gpRegVBI->_r._f07);				\
									(_v08) = (gpRegVBI->_r._f08);				\
									(_v09) = (gpRegVBI->_r._f09);				\
									(_v10) = (gpRegVBI->_r._f10);				\
									(_v11) = (gpRegVBI->_r._f11);				\
									(_v12) = (gpRegVBI->_r._f12);				\
									(_v13) = (gpRegVBI->_r._f13);				\
									(_v14) = (gpRegVBI->_r._f14);				\
									(_v15) = (gpRegVBI->_r._f15);				\
									(_v16) = (gpRegVBI->_r._f16);				\
								} while(0)


#define VBI_Wr01(_r,_f01,_v01)													\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
								} while(0)

#define VBI_Wr02(_r,_f01,_v01,_f02,_v02)										\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
								} while(0)

#define VBI_Wr03(_r,_f01,_v01,_f02,_v02,_f03,_v03)								\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
								} while(0)

#define VBI_Wr04(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04)					\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
								} while(0)

#define VBI_Wr05(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05)													\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
								} while(0)

#define VBI_Wr06(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06)										\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
								} while(0)

#define VBI_Wr07(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07)								\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
								} while(0)

#define VBI_Wr08(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08)					\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
								} while(0)

#define VBI_Wr09(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09)													\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
								} while(0)

#define VBI_Wr10(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10)										\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
								} while(0)

#define VBI_Wr11(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11)								\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
								} while(0)

#define VBI_Wr12(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12)					\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
									(gpRegVBI->_r._f12) = (_v12);				\
								} while(0)

#define VBI_Wr13(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13)													\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
									(gpRegVBI->_r._f12) = (_v12);				\
									(gpRegVBI->_r._f13) = (_v13);				\
								} while(0)

#define VBI_Wr14(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14)										\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
									(gpRegVBI->_r._f12) = (_v12);				\
									(gpRegVBI->_r._f13) = (_v13);				\
									(gpRegVBI->_r._f14) = (_v14);				\
								} while(0)

#define VBI_Wr15(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15)								\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
									(gpRegVBI->_r._f12) = (_v12);				\
									(gpRegVBI->_r._f13) = (_v13);				\
									(gpRegVBI->_r._f14) = (_v14);				\
									(gpRegVBI->_r._f15) = (_v15);				\
								} while(0)

#define VBI_Wr16(_r,_f01,_v01,_f02,_v02,_f03,_v03,_f04,_v04,					\
					_f05,_v05,_f06,_v06,_f07,_v07,_f08,_v08,					\
					_f09,_v09,_f10,_v10,_f11,_v11,_f12,_v12,					\
					_f13,_v13,_f14,_v14,_f15,_v15,_f16,_v16)					\
								do { 											\
									(gpRegVBI->_r._f01) = (_v01);				\
									(gpRegVBI->_r._f02) = (_v02);				\
									(gpRegVBI->_r._f03) = (_v03);				\
									(gpRegVBI->_r._f04) = (_v04);				\
									(gpRegVBI->_r._f05) = (_v05);				\
									(gpRegVBI->_r._f06) = (_v06);				\
									(gpRegVBI->_r._f07) = (_v07);				\
									(gpRegVBI->_r._f08) = (_v08);				\
									(gpRegVBI->_r._f09) = (_v09);				\
									(gpRegVBI->_r._f10) = (_v10);				\
									(gpRegVBI->_r._f11) = (_v11);				\
									(gpRegVBI->_r._f12) = (_v12);				\
									(gpRegVBI->_r._f13) = (_v13);				\
									(gpRegVBI->_r._f14) = (_v14);				\
									(gpRegVBI->_r._f15) = (_v15);				\
									(gpRegVBI->_r._f16) = (_v16);				\
								} while(0)

/* Indexed Register Access.
 *
 * There is in-direct field specified by 'index' field within a register.
 * Normally a register has only one meaning for a 'field_name', but indexed register
 * can hold several data for a 'field_name' specifed by 'index' field of indexed register.
 * When writing an 3rd data for given 'field_name' register, you need to set 'rw' = 0, 'index' = 2,
 * and 'load' = 0.
 *
 * ASSUMPTION
 * For Writing indexed register load bit
 *
 * parameter list
 * _r     : name of register
 * _lname : name of load  bit field	: shall be 0 after macro executed.
 * _rwname: name of rw    bit field : shall be 0 after VBI_Wind(), 1 for VBI_Rind()
 * _iname : name of index bit field
 * _ival  : index value
 * _fname : field name
 * _fval  : field variable that field value shall be stored.
 *
 * VBI_Rind : General indexed register Read.(
 * VBI_Wind : General indexed register Read.
 *
 * VBI_Ridx : For 'index', 'rw', 'load' field name
 * VBI_Widx : For 'index', 'rw', 'load' field name and NO_LOAD.
 */
#define VBI_Rind(_r, _lname, _rwname, _iname, _ival, _fname, _fval)				\
							do {												\
								VBI_Wr03(_r,_lname,0,_rwname,1,_iname,_ival);	\
								VBI_WrFL(_r);									\
								VBI_RdFL(_r);									\
								VBI_Rd01(_r,_fname,_fval);						\
							} while (0)

#define VBI_Wind(_r, _lname, _rwname, _iname, _ival, _fname, _fval)				\
				VBI_Wr04(_r, _lname,0, _rwname,0, _iname,_ival, _fname,_fval)


#define VBI_Ridx(_r, _ival, _fname, _fval)	VBI_Rind(_r,load,rw,index,_ival,_fname,_fval)

#define VBI_Widx(_r, _ival, _fname, _fval)	VBI_Wind(_r,load,rw,index,_ival,_fname,_fval)

/** @} *//* end of macro documentation */

#ifdef __cplusplus
}
#endif

#endif	/* _VPORT_REG_B0_H_ */

/* from 'vport.csv' 20101125 15:06:47     by getregs v2.7 */
