

================================================================
== Vitis HLS Report for 'dpu_pack_Pipeline_VITIS_LOOP_433_2'
================================================================
* Date:           Thu Dec 29 14:58:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_433_2  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     8890|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       50|     9014|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln433_fu_159_p2    |         +|   0|  0|    14|           7|           1|
    |add_ln435_fu_250_p2    |         +|   0|  0|    18|          11|           1|
    |add_ln436_1_fu_320_p2  |         +|   0|  0|    18|          11|           2|
    |add_ln436_fu_288_p2    |         +|   0|  0|    20|          13|           6|
    |add_ln437_fu_373_p2    |         +|   0|  0|    18|          11|           2|
    |add_ln438_fu_393_p2    |         +|   0|  0|    18|          11|           3|
    |add_ln439_fu_271_p2    |         +|   0|  0|    39|          32|           3|
    |icmp_ln433_fu_153_p2   |      icmp|   0|  0|    11|           7|           8|
    |lshr_ln434_fu_181_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln435_fu_215_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln436_fu_297_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln437_fu_339_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln435_1_fu_243_p2   |        or|   0|  0|     8|           8|           8|
    |or_ln435_fu_205_p2     |        or|   0|  0|    13|          13|           6|
    |or_ln436_fu_314_p2     |        or|   0|  0|     8|           8|           8|
    |or_ln437_1_fu_366_p2   |        or|   0|  0|     8|           8|           8|
    |or_ln437_fu_330_p2     |        or|   0|  0|    13|          13|           7|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  8890|       32921|       32831|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_23  |   9|          2|    7|         14|
    |i_fu_86                |   9|          2|    7|         14|
    |pk_address0            |  20|          4|   11|         44|
    |pk_address1            |  14|          3|   11|         33|
    |pk_d0                  |  20|          4|    8|         32|
    |pk_d1                  |  14|          3|    8|         24|
    |ptr_o                  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 124|         26|   86|        231|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_86                |   7|   0|    7|          0|
    |or_ln435_reg_431       |   6|   0|   13|          7|
    |shl_ln_reg_419         |   6|   0|   13|          7|
    |trunc_ln434_2_reg_424  |  11|   0|   11|          0|
    |trunc_ln436_2_reg_436  |   8|   0|    8|          0|
    |trunc_ln_reg_441       |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  50|   0|   64|         14|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |            Source Object           |    C Type    |
+-----------------+-----+------+------------+------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|this_5_1_reload  |   in|  8192|     ap_none|                     this_5_1_reload|        scalar|
|pk_address0      |  out|    11|   ap_memory|                                  pk|         array|
|pk_ce0           |  out|     1|   ap_memory|                                  pk|         array|
|pk_we0           |  out|     1|   ap_memory|                                  pk|         array|
|pk_d0            |  out|     8|   ap_memory|                                  pk|         array|
|pk_address1      |  out|    11|   ap_memory|                                  pk|         array|
|pk_ce1           |  out|     1|   ap_memory|                                  pk|         array|
|pk_we1           |  out|     1|   ap_memory|                                  pk|         array|
|pk_d1            |  out|     8|   ap_memory|                                  pk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                 ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                 ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                 ptr|       pointer|
+-----------------+-----+------+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_1_reload"   --->   Operation 8 'read' 'this_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_23 = load i7 %i" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 11 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%icmp_ln433 = icmp_eq  i7 %i_23, i7 64" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 13 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln433 = add i7 %i_23, i7 1" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 15 'add' 'add_ln433' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %for.inc.split, void %for.inc74.exitStub" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 16 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln434 = trunc i7 %i_23" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 17 'trunc' 'trunc_ln434' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln434, i7 0" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 19 'zext' 'zext_ln434' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.72ns)   --->   "%lshr_ln434 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln434" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 20 'lshr' 'lshr_ln434' <Predicate = (!icmp_ln433)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln434_1 = trunc i8192 %lshr_ln434" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 21 'trunc' 'trunc_ln434_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 22 'load' 'ptr_load' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln434_2 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 23 'trunc' 'trunc_ln434_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln434_1 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 24 'zext' 'zext_ln434_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln434_1" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 25 'getelementptr' 'pk_addr' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln434 = store i8 %trunc_ln434_1, i11 %pk_addr" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 26 'store' 'store_ln434' <Predicate = (!icmp_ln433)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln435 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 27 'or' 'or_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i13 %or_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 28 'zext' 'zext_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.72ns)   --->   "%lshr_ln435 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 29 'lshr' 'lshr_ln435' <Predicate = (!icmp_ln433)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln435_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln434, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 30 'partselect' 'trunc_ln435_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i8192 %lshr_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 31 'trunc' 'trunc_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln435, i2 0" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%or_ln435_1 = or i8 %shl_ln1, i8 %trunc_ln435_2" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 33 'or' 'or_ln435_1' <Predicate = (!icmp_ln433)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.96ns)   --->   "%add_ln435 = add i11 %trunc_ln434_2, i11 1" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 34 'add' 'add_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln435_1 = zext i11 %add_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 35 'zext' 'zext_ln435_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln435_1" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 36 'getelementptr' 'pk_addr_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln435 = store i8 %or_ln435_1, i11 %pk_addr_5" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 37 'store' 'store_ln435' <Predicate = (!icmp_ln433)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln436_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln435, i32 6, i32 13" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 38 'partselect' 'trunc_ln436_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.14ns)   --->   "%add_ln439 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:439]   --->   Operation 39 'add' 'add_ln439' <Predicate = (!icmp_ln433)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln439 = store i32 %add_ln439, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:439]   --->   Operation 40 'store' 'store_ln439' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln433 = store i7 %add_ln433, i7 %i" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 41 'store' 'store_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln433)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%add_ln436 = add i13 %or_ln435, i13 32" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 42 'add' 'add_ln436' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i13 %add_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 43 'zext' 'zext_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.72ns)   --->   "%lshr_ln436 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 44 'lshr' 'lshr_ln436' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln436 = trunc i8192 %lshr_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 45 'trunc' 'trunc_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln436, i4 0" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 46 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln436 = or i8 %shl_ln2, i8 %trunc_ln436_2" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 47 'or' 'or_ln436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.96ns)   --->   "%add_ln436_1 = add i11 %trunc_ln434_2, i11 2" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 48 'add' 'add_ln436_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln436_1 = zext i11 %add_ln436_1" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 49 'zext' 'zext_ln436_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln436_1" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 50 'getelementptr' 'pk_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln436 = store i8 %or_ln436, i11 %pk_addr_6" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 51 'store' 'store_ln436' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln437)   --->   "%or_ln437 = or i13 %shl_ln, i13 96" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 52 'or' 'or_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln437)   --->   "%zext_ln437 = zext i13 %or_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 53 'zext' 'zext_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.72ns) (out node of the LUT)   --->   "%lshr_ln437 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 54 'lshr' 'lshr_ln437' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln437_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln436, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 55 'partselect' 'trunc_ln437_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln437 = trunc i8192 %lshr_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 56 'trunc' 'trunc_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln437, i6 0" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 57 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.28ns)   --->   "%or_ln437_1 = or i8 %shl_ln3, i8 %trunc_ln437_2" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 58 'or' 'or_ln437_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.96ns)   --->   "%add_ln437 = add i11 %trunc_ln434_2, i11 3" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 59 'add' 'add_ln437' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln437_1 = zext i11 %add_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 60 'zext' 'zext_ln437_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln437_1" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 61 'getelementptr' 'pk_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln437 = store i8 %or_ln437_1, i11 %pk_addr_7" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 62 'store' 'store_ln437' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln437, i32 2, i32 9" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 64 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.96ns)   --->   "%add_ln438 = add i11 %trunc_ln434_2, i11 4" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 65 'add' 'add_ln438' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i11 %add_ln438" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 66 'zext' 'zext_ln438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pk_addr_8 = getelementptr i8 %pk, i64 0, i64 %zext_ln438" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 67 'getelementptr' 'pk_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln438 = store i8 %trunc_ln, i11 %pk_addr_8" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 68 'store' 'store_ln438' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln433 = br void %for.inc" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 69 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
this_5_1_reload_read  (read             ) [ 0010]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_23                  (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln433            (icmp             ) [ 0100]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln433             (add              ) [ 0000]
br_ln433              (br               ) [ 0000]
trunc_ln434           (trunc            ) [ 0000]
shl_ln                (bitconcatenate   ) [ 0010]
zext_ln434            (zext             ) [ 0000]
lshr_ln434            (lshr             ) [ 0000]
trunc_ln434_1         (trunc            ) [ 0000]
ptr_load              (load             ) [ 0000]
trunc_ln434_2         (trunc            ) [ 0011]
zext_ln434_1          (zext             ) [ 0000]
pk_addr               (getelementptr    ) [ 0000]
store_ln434           (store            ) [ 0000]
or_ln435              (or               ) [ 0010]
zext_ln435            (zext             ) [ 0000]
lshr_ln435            (lshr             ) [ 0000]
trunc_ln435_2         (partselect       ) [ 0000]
trunc_ln435           (trunc            ) [ 0000]
shl_ln1               (bitconcatenate   ) [ 0000]
or_ln435_1            (or               ) [ 0000]
add_ln435             (add              ) [ 0000]
zext_ln435_1          (zext             ) [ 0000]
pk_addr_5             (getelementptr    ) [ 0000]
store_ln435           (store            ) [ 0000]
trunc_ln436_2         (partselect       ) [ 0010]
add_ln439             (add              ) [ 0000]
store_ln439           (store            ) [ 0000]
store_ln433           (store            ) [ 0000]
add_ln436             (add              ) [ 0000]
zext_ln436            (zext             ) [ 0000]
lshr_ln436            (lshr             ) [ 0000]
trunc_ln436           (trunc            ) [ 0000]
shl_ln2               (bitconcatenate   ) [ 0000]
or_ln436              (or               ) [ 0000]
add_ln436_1           (add              ) [ 0000]
zext_ln436_1          (zext             ) [ 0000]
pk_addr_6             (getelementptr    ) [ 0000]
store_ln436           (store            ) [ 0000]
or_ln437              (or               ) [ 0000]
zext_ln437            (zext             ) [ 0000]
lshr_ln437            (lshr             ) [ 0000]
trunc_ln437_2         (partselect       ) [ 0000]
trunc_ln437           (trunc            ) [ 0000]
shl_ln3               (bitconcatenate   ) [ 0000]
or_ln437_1            (or               ) [ 0000]
add_ln437             (add              ) [ 0000]
zext_ln437_1          (zext             ) [ 0000]
pk_addr_7             (getelementptr    ) [ 0000]
store_ln437           (store            ) [ 0000]
trunc_ln              (partselect       ) [ 0001]
specloopname_ln433    (specloopname     ) [ 0000]
add_ln438             (add              ) [ 0000]
zext_ln438            (zext             ) [ 0000]
pk_addr_8             (getelementptr    ) [ 0000]
store_ln438           (store            ) [ 0000]
br_ln433              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i8192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_5_1_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8192" slack="0"/>
<pin id="92" dir="0" index="1" bw="8192" slack="0"/>
<pin id="93" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_1_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="pk_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="11" slack="0"/>
<pin id="109" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="111" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln434/1 store_ln435/1 store_ln436/2 store_ln437/2 store_ln438/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="pk_addr_5_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_5/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="pk_addr_6_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_6/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="pk_addr_7_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_7/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="pk_addr_8_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_8/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_23_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln433_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln433/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln433_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln433/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln434_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln434/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln434_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="lshr_ln434_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8192" slack="0"/>
<pin id="183" dir="0" index="1" bw="13" slack="0"/>
<pin id="184" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln434/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln434_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln434_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ptr_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln434_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln434_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln434_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln435_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="13" slack="0"/>
<pin id="208" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln435/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln435_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="0"/>
<pin id="213" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln435/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lshr_ln435_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8192" slack="0"/>
<pin id="217" dir="0" index="1" bw="13" slack="0"/>
<pin id="218" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln435/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln435_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8192" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="0" index="3" bw="5" slack="0"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln435_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln435_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8192" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln435/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln435_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln435_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln435_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln435/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln435_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln435_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln436_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8192" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="5" slack="0"/>
<pin id="266" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln436_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln439_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln439/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln439_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln439/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln433_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln433/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln436_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="1"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln436_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln436_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8192" slack="1"/>
<pin id="299" dir="0" index="1" bw="13" slack="0"/>
<pin id="300" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln436/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln436_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8192" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln436/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln436_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="1"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln436/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln436_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="1"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln436_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln437_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="1"/>
<pin id="332" dir="0" index="1" bw="13" slack="0"/>
<pin id="333" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln437/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln437_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln437/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="lshr_ln437_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8192" slack="1"/>
<pin id="341" dir="0" index="1" bw="13" slack="0"/>
<pin id="342" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln437/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln437_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8192" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln437_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln437_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8192" slack="0"/>
<pin id="356" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln437/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln437_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln437_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln437_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln437/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln437_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln437_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8192" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="5" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln438_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="2"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln438/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln438_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln438/3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="410" class="1005" name="this_5_1_reload_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8192" slack="1"/>
<pin id="412" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_1_reload_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="shl_ln_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="1"/>
<pin id="421" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln434_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln434_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="or_ln435_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="1"/>
<pin id="433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="or_ln435 "/>
</bind>
</comp>

<comp id="436" class="1005" name="trunc_ln436_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln436_2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="trunc_ln_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="209"><net_src comp="169" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="90" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="181" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="215" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="221" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="254"><net_src comp="196" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="215" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="192" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="159" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="314" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="297" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="339" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="344" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="339" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="76" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="406"><net_src comp="86" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="413"><net_src comp="90" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="422"><net_src comp="169" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="427"><net_src comp="196" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="434"><net_src comp="205" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="439"><net_src comp="261" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="444"><net_src comp="383" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {1 2 3 }
	Port: ptr | {1 }
 - Input state : 
	Port: dpu_pack_Pipeline_VITIS_LOOP_433_2 : this_5_1_reload | {1 }
	Port: dpu_pack_Pipeline_VITIS_LOOP_433_2 : pk | {}
	Port: dpu_pack_Pipeline_VITIS_LOOP_433_2 : ptr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_23 : 1
		icmp_ln433 : 2
		add_ln433 : 2
		br_ln433 : 3
		trunc_ln434 : 2
		shl_ln : 3
		zext_ln434 : 4
		lshr_ln434 : 5
		trunc_ln434_1 : 6
		trunc_ln434_2 : 1
		zext_ln434_1 : 1
		pk_addr : 2
		store_ln434 : 7
		or_ln435 : 4
		zext_ln435 : 4
		lshr_ln435 : 5
		trunc_ln435_2 : 6
		trunc_ln435 : 6
		shl_ln1 : 7
		or_ln435_1 : 8
		add_ln435 : 2
		zext_ln435_1 : 3
		pk_addr_5 : 4
		store_ln435 : 8
		trunc_ln436_2 : 6
		add_ln439 : 1
		store_ln439 : 2
		store_ln433 : 3
	State 2
		zext_ln436 : 1
		lshr_ln436 : 2
		trunc_ln436 : 3
		shl_ln2 : 4
		or_ln436 : 5
		zext_ln436_1 : 1
		pk_addr_6 : 2
		store_ln436 : 5
		lshr_ln437 : 1
		trunc_ln437_2 : 3
		trunc_ln437 : 2
		shl_ln3 : 3
		or_ln437_1 : 4
		zext_ln437_1 : 1
		pk_addr_7 : 2
		store_ln437 : 4
		trunc_ln : 2
	State 3
		zext_ln438 : 1
		pk_addr_8 : 2
		store_ln438 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        lshr_ln434_fu_181        |    0    |   2171  |
|   lshr   |        lshr_ln435_fu_215        |    0    |   2171  |
|          |        lshr_ln436_fu_297        |    0    |   2171  |
|          |        lshr_ln437_fu_339        |    0    |   2171  |
|----------|---------------------------------|---------|---------|
|          |         add_ln433_fu_159        |    0    |    14   |
|          |         add_ln435_fu_250        |    0    |    18   |
|          |         add_ln439_fu_271        |    0    |    39   |
|    add   |         add_ln436_fu_288        |    0    |    20   |
|          |        add_ln436_1_fu_320       |    0    |    18   |
|          |         add_ln437_fu_373        |    0    |    18   |
|          |         add_ln438_fu_393        |    0    |    18   |
|----------|---------------------------------|---------|---------|
|          |         or_ln435_fu_205         |    0    |    0    |
|          |        or_ln435_1_fu_243        |    0    |    8    |
|    or    |         or_ln436_fu_314         |    0    |    8    |
|          |         or_ln437_fu_330         |    0    |    0    |
|          |        or_ln437_1_fu_366        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln433_fu_153        |    0    |    10   |
|----------|---------------------------------|---------|---------|
|   read   | this_5_1_reload_read_read_fu_90 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln434_fu_165       |    0    |    0    |
|          |       trunc_ln434_1_fu_187      |    0    |    0    |
|   trunc  |       trunc_ln434_2_fu_196      |    0    |    0    |
|          |        trunc_ln435_fu_231       |    0    |    0    |
|          |        trunc_ln436_fu_302       |    0    |    0    |
|          |        trunc_ln437_fu_354       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          shl_ln_fu_169          |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_235         |    0    |    0    |
|          |          shl_ln2_fu_306         |    0    |    0    |
|          |          shl_ln3_fu_358         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln434_fu_177        |    0    |    0    |
|          |       zext_ln434_1_fu_200       |    0    |    0    |
|          |        zext_ln435_fu_211        |    0    |    0    |
|          |       zext_ln435_1_fu_256       |    0    |    0    |
|   zext   |        zext_ln436_fu_293        |    0    |    0    |
|          |       zext_ln436_1_fu_325       |    0    |    0    |
|          |        zext_ln437_fu_335        |    0    |    0    |
|          |       zext_ln437_1_fu_378       |    0    |    0    |
|          |        zext_ln438_fu_398        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       trunc_ln435_2_fu_221      |    0    |    0    |
|partselect|       trunc_ln436_2_fu_261      |    0    |    0    |
|          |       trunc_ln437_2_fu_344      |    0    |    0    |
|          |         trunc_ln_fu_383         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   8863  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          i_reg_403         |    7   |
|      or_ln435_reg_431      |   13   |
|       shl_ln_reg_419       |   13   |
|this_5_1_reload_read_reg_410|  8192  |
|    trunc_ln434_2_reg_424   |   11   |
|    trunc_ln436_2_reg_436   |    8   |
|      trunc_ln_reg_441      |    8   |
+----------------------------+--------+
|            Total           |  8252  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   3  |  11  |   33   ||    14   |
| grp_access_fu_103 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_103 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   79   || 1.92429 ||    46   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  8863  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   46   |
|  Register |    -   |  8252  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  8252  |  8909  |
+-----------+--------+--------+--------+
