// Seed: 4089605847
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4, id_5, id_6;
  wire  id_7;
  uwire id_8 = {1, id_6[1]};
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
    , id_4,
    input uwire id_2
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    id_2 = id_2 ? id_1[1] : 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
