#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 29 14:17:35 2019
# Process ID: 12820
# Current directory: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3360 E:\Exercise\Software\FPGA\V3-High\02_ddr_init\vivado\ddr3_hdmi.xpr
# Log file: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/vivado.log
# Journal file: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 841.391 ; gain = 154.004
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new
close [ open E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v w ]
add_files E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name ddr3_clk_gen -dir e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ddr3_clk_gen} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips ddr3_clk_gen]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ddr3_clk_gen' to 'ddr3_clk_gen' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_clk_gen'...
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v w ]
add_files -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/ddr3_model_parameters.vh
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_ddr3_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_state
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.129 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.129 ; gain = 7.730
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator ModelSim [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/Material/FPGA/Modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/Material/FPGA/Xilinx/Xlib10.7/modelsim.ini' copied to run dir:'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading E:/Material/FPGA/Modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_top_ddr3_hdmi_compile.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:00:18 on Oct 29,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v 
# -- Compiling module mig_7series_v4_1_clk_ibuf
# -- Compiling module mig_7series_v4_1_infrastructure
# -- Compiling module mig_7series_v4_1_iodelay_ctrl
# -- Compiling module mig_7series_v4_1_tempmon
# -- Compiling module mig_7series_v4_1_arb_mux
# -- Compiling module mig_7series_v4_1_arb_row_col
# -- Compiling module mig_7series_v4_1_arb_select
# -- Compiling module mig_7series_v4_1_bank_cntrl
# -- Compiling module mig_7series_v4_1_bank_common
# -- Compiling module mig_7series_v4_1_bank_compare
# -- Compiling module mig_7series_v4_1_bank_mach
# -- Compiling module mig_7series_v4_1_bank_queue
# -- Compiling module mig_7series_v4_1_bank_state
# -- Compiling module mig_7series_v4_1_col_mach
# -- Compiling module mig_7series_v4_1_mc
# -- Compiling module mig_7series_v4_1_rank_cntrl
# -- Compiling module mig_7series_v4_1_rank_common
# -- Compiling module mig_7series_v4_1_rank_mach
# -- Compiling module mig_7series_v4_1_round_robin_arb
# -- Compiling module mig_7series_v4_1_ecc_buf
# -- Compiling module mig_7series_v4_1_ecc_dec_fix
# -- Compiling module mig_7series_v4_1_ecc_gen
# -- Compiling module mig_7series_v4_1_ecc_merge_enc
# -- Compiling module mig_7series_v4_1_fi_xor
# -- Compiling module mig_7series_v4_1_memc_ui_top_std
# -- Compiling module mig_7series_v4_1_mem_intfc
# -- Compiling module mig_7series_v4_1_ddr_byte_group_io
# -- Compiling module mig_7series_v4_1_ddr_byte_lane
# -- Compiling module mig_7series_v4_1_ddr_calib_top
# -- Compiling module mig_7series_v4_1_ddr_if_post_fifo
# -- Compiling module mig_7series_v4_1_ddr_mc_phy
# -- Compiling module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Compiling module mig_7series_v4_1_ddr_of_pre_fifo
# -- Compiling module mig_7series_v4_1_ddr_phy_4lanes
# -- Compiling module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Compiling module mig_7series_v4_1_ddr_phy_init
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_data
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Compiling module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Compiling module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_rdlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_tempmon
# -- Compiling module mig_7series_v4_1_ddr_phy_top
# -- Compiling module mig_7series_v4_1_ddr_phy_wrcal
# -- Compiling module mig_7series_v4_1_ddr_phy_wrlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Compiling module mig_7series_v4_1_ddr_prbs_gen
# -- Compiling module mig_7series_v4_1_ddr_skip_calib_tap
# -- Compiling module mig_7series_v4_1_poc_cc
# -- Compiling module mig_7series_v4_1_poc_edge_store
# -- Compiling module mig_7series_v4_1_poc_meta
# -- Compiling module mig_7series_v4_1_poc_pd
# -- Compiling module mig_7series_v4_1_poc_tap_base
# -- Compiling module mig_7series_v4_1_poc_top
# -- Compiling module mig_7series_v4_1_ui_cmd
# -- Compiling module mig_7series_v4_1_ui_rd_data
# -- Compiling module mig_7series_v4_1_ui_top
# -- Compiling module mig_7series_v4_1_ui_wr_data
# -- Compiling module ddr3_ctrl_mig
# -- Compiling module ddr3_ctrl
# -- Compiling module ddr3_clk_gen_clk_wiz
# -- Compiling module ddr3_clk_gen
# -- Compiling module top_ddr3_hdmi
# 
# Top level modules:
# 	top_ddr3_hdmi
# End time: 15:00:19 on Oct 29,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:00:20 on Oct 29,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Compiling module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 15:00:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:00:20 on Oct 29,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Compiling module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 15:00:21 on Oct 29,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 15:00:21 on Oct 29,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:00:21 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1177.953 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '12' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=11536)
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1177.953 ; gain = 15.039
close_project
create_project ddr3_hdmi E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design -part xc7a75tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip'.
set_property compxlib.modelsim_compiled_library_dir E:/Material/FPGA/Xilinx/Xlib10.7 [current_project]
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.1 -module_name ddr3_ctrl
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips ddr3_ctrl]
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_ctrl'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_ctrl'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1200.668 ; gain = 0.000
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new
close [ open E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v w ]
add_files E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name ddr3_clk_gen -dir e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ddr3_clk_gen} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips ddr3_clk_gen]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ddr3_clk_gen' to 'ddr3_clk_gen' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_clk_gen'...
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v w ]
add_files -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/ddr3_model_parameters.vh
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
update_ip_catalog
launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/Material/FPGA/Modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/Material/FPGA/Xilinx/Xlib10.7/modelsim.ini' copied to run dir:'E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading E:/Material/FPGA/Modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:50:27 on Oct 29,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v 
# -- Compiling module mig_7series_v4_1_clk_ibuf
# -- Compiling module mig_7series_v4_1_infrastructure
# -- Compiling module mig_7series_v4_1_iodelay_ctrl
# -- Compiling module mig_7series_v4_1_tempmon
# -- Compiling module mig_7series_v4_1_arb_mux
# -- Compiling module mig_7series_v4_1_arb_row_col
# -- Compiling module mig_7series_v4_1_arb_select
# -- Compiling module mig_7series_v4_1_bank_cntrl
# -- Compiling module mig_7series_v4_1_bank_common
# -- Compiling module mig_7series_v4_1_bank_compare
# -- Compiling module mig_7series_v4_1_bank_mach
# -- Compiling module mig_7series_v4_1_bank_queue
# -- Compiling module mig_7series_v4_1_bank_state
# -- Compiling module mig_7series_v4_1_col_mach
# -- Compiling module mig_7series_v4_1_mc
# -- Compiling module mig_7series_v4_1_rank_cntrl
# -- Compiling module mig_7series_v4_1_rank_common
# -- Compiling module mig_7series_v4_1_rank_mach
# -- Compiling module mig_7series_v4_1_round_robin_arb
# -- Compiling module mig_7series_v4_1_ecc_buf
# -- Compiling module mig_7series_v4_1_ecc_dec_fix
# -- Compiling module mig_7series_v4_1_ecc_gen
# -- Compiling module mig_7series_v4_1_ecc_merge_enc
# -- Compiling module mig_7series_v4_1_fi_xor
# -- Compiling module mig_7series_v4_1_memc_ui_top_std
# -- Compiling module mig_7series_v4_1_mem_intfc
# -- Compiling module mig_7series_v4_1_ddr_byte_group_io
# -- Compiling module mig_7series_v4_1_ddr_byte_lane
# -- Compiling module mig_7series_v4_1_ddr_calib_top
# -- Compiling module mig_7series_v4_1_ddr_if_post_fifo
# -- Compiling module mig_7series_v4_1_ddr_mc_phy
# -- Compiling module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Compiling module mig_7series_v4_1_ddr_of_pre_fifo
# -- Compiling module mig_7series_v4_1_ddr_phy_4lanes
# -- Compiling module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Compiling module mig_7series_v4_1_ddr_phy_init
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_data
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Compiling module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Compiling module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Compiling module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_rdlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_tempmon
# -- Compiling module mig_7series_v4_1_ddr_phy_top
# -- Compiling module mig_7series_v4_1_ddr_phy_wrcal
# -- Compiling module mig_7series_v4_1_ddr_phy_wrlvl
# -- Compiling module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Compiling module mig_7series_v4_1_ddr_prbs_gen
# -- Compiling module mig_7series_v4_1_ddr_skip_calib_tap
# -- Compiling module mig_7series_v4_1_poc_cc
# -- Compiling module mig_7series_v4_1_poc_edge_store
# -- Compiling module mig_7series_v4_1_poc_meta
# -- Compiling module mig_7series_v4_1_poc_pd
# -- Compiling module mig_7series_v4_1_poc_tap_base
# -- Compiling module mig_7series_v4_1_poc_top
# -- Compiling module mig_7series_v4_1_ui_cmd
# -- Compiling module mig_7series_v4_1_ui_rd_data
# -- Compiling module mig_7series_v4_1_ui_top
# -- Compiling module mig_7series_v4_1_ui_wr_data
# -- Compiling module ddr3_ctrl_mig
# -- Compiling module ddr3_ctrl
# -- Compiling module ddr3_clk_gen_clk_wiz
# -- Compiling module ddr3_clk_gen
# -- Compiling module ddr3_hdmi
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 16:50:27 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:50:27 on Oct 29,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Compiling module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 16:50:28 on Oct 29,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:50:28 on Oct 29,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Compiling module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 16:50:28 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:50:28 on Oct 29,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:50:28 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=12604)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.621 ; gain = 11.512
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:11:42 2019...
