rc file Version 1.0

[Design]
COMPILE_PATH=/home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb 
OPTION=-pvalue+MEM_BITS=12 -pvalue+DEBUG=0 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
