{
    "1": {
        "name": "nn_fpga_top_Pipeline_VITIS_LOOP_63_1",
        "file": "mlp.cpp",
        "fileloc": "95",
        "instructions": "22",
        "total_instructions": "22",
        "calls": "",
        "basicblocks": "4",
        "memory_accesses": "4",
        "control_depth": "1",
        "def_use_depth": "1",
        "loads": {
            "G": "1",
            "L": "1"
        },
        "stores": {
            "L": "3"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "nn_fpga_top_Pipeline_VITIS_LOOP_32_2",
        "file": "mlp.cpp",
        "fileloc": "95",
        "instructions": "35",
        "total_instructions": "35",
        "calls": "",
        "basicblocks": "4",
        "memory_accesses": "6",
        "control_depth": "1",
        "def_use_depth": "1",
        "loads": {
            "G": "1",
            "L": "4"
        },
        "stores": {
            "L": "4"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "nn_fpga_top_Pipeline_VITIS_LOOP_77_2",
        "file": "mlp.cpp",
        "fileloc": "95",
        "instructions": "31",
        "total_instructions": "31",
        "calls": "",
        "basicblocks": "4",
        "memory_accesses": "7",
        "control_depth": "1",
        "def_use_depth": "1",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "my_tanh",
        "file": "mlp.cpp",
        "fileloc": "12",
        "instructions": "86",
        "total_instructions": "301",
        "calls": "6",
        "basicblocks": "11",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "12"
    },
    "0": {
        "name": "nn_fpga_top",
        "file": "mlp.cpp",
        "fileloc": "86",
        "instructions": "48",
        "total_instructions": "493",
        "calls": "1 2 4 7 3",
        "basicblocks": "4",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "2",
        "loads": {
            "G": "1",
            "L": "5"
        },
        "stores": {
            "L": "5"
        },
        "loops": {
            "L": "1"
        }
    },
    "5": {
        "name": "exp_generic<double>",
        "file": "hls_exp_.h",
        "fileloc": "156",
        "instructions": "147",
        "total_instructions": "147",
        "calls": "",
        "basicblocks": "1",
        "memory_accesses": "5",
        "control_depth": "0",
        "def_use_depth": "45",
        "loads": {
            "G": "4"
        }
    },
    "6": {
        "name": "generic_tanh<float>",
        "file": "hls_tanh.h",
        "fileloc": "28",
        "instructions": "68",
        "total_instructions": "215",
        "calls": "5",
        "basicblocks": "13",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "5"
    },
    "7": {
        "name": "nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2",
        "file": "mlp.cpp",
        "fileloc": "95",
        "instructions": "56",
        "total_instructions": "56",
        "calls": "",
        "basicblocks": "6",
        "memory_accesses": "12",
        "control_depth": "2",
        "def_use_depth": "1",
        "loads": {
            "G": "2",
            "L": "5"
        },
        "stores": {
            "L": "9"
        },
        "loops": {
            "L": "1"
        }
    }
}
