
// Library name: Stimulator_TestBench
// Cell name: TB_Current_Source
// View name: schematic
// Inherited view list: schematic
I4 (vdda net8) isource dc=10u type=dc
V7 (vssd 0) vsource dc=0 type=dc
V8 (vssa 0) vsource dc=0 type=dc
V4 (vddh 0) vsource dc=40 type=dc
V3 (vdda 0) vsource dc=1.8 type=dc
V6 (vddd 0) vsource dc=1.8 type=dc
V2 (net6 0) vsource dc=0 type=dc
V1 (net7 0) vsource dc=0 type=dc
R0 (vddh Ist) resistor r=1k
V0 (enable 0) vsource type=pwl wave=[ 0 0 10u 1.8 ]
