# compile verilog/system verilog design source files
verilog xil_defaultlib  "hardware_accelerator_v1_testbench_time_synth.v"
verilog xil_defaultlib  "../../../../../hdl/hardware_accelerator_v1_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
