 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_16bit_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:40:06 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[9] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[9] (in)                                0.00      0.00       0.00 r
  a[9] (net)                     4                   0.00       0.00 r
  sub_8_U17/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_8_n10 (net)                1                   0.00       0.02 f
  sub_8_U69/ZN (AOI22_X1)                  0.03      0.05       0.07 r
  sub_8_n173 (net)               1                   0.00       0.07 r
  sub_8_U202/ZN (OAI211_X1)                0.02      0.05       0.12 f
  sub_8_n133 (net)               2                   0.00       0.12 f
  sub_8_U191/ZN (INV_X1)                   0.01      0.03       0.15 r
  sub_8_n73 (net)                1                   0.00       0.15 r
  sub_8_U58/ZN (OAI211_X1)                 0.01      0.04       0.19 f
  sub_8_n128 (net)               1                   0.00       0.19 f
  sub_8_U237/ZN (NAND3_X1)                 0.01      0.03       0.23 r
  sub_8_n126 (net)               1                   0.00       0.23 r
  sub_8_U236/ZN (XNOR2_X1)                 0.02      0.06       0.29 r
  diff[15] (net)                 2                   0.00       0.29 r
  U8/ZN (XNOR2_X1)                         0.02      0.06       0.35 r
  n6 (net)                       1                   0.00       0.35 r
  U7/ZN (NOR2_X1)                          0.01      0.02       0.37 f
  overflow (net)                 1                   0.00       0.37 f
  overflow (out)                           0.01      0.00       0.37 f
  data arrival time                                             0.37

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.37
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: a[2] (input port)
  Endpoint: diff[14] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[2] (in)                                0.00      0.00       0.00 f
  a[2] (net)                     4                   0.00       0.00 f
  sub_8_U184/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_8_n237 (net)               1                   0.00       0.03 r
  sub_8_U159/ZN (NAND2_X1)                 0.01      0.02       0.05 f
  sub_8_n66 (net)                1                   0.00       0.05 f
  sub_8_U4/ZN (NAND3_X1)                   0.01      0.03       0.08 r
  sub_8_n234 (net)               2                   0.00       0.08 r
  sub_8_U31/ZN (OR2_X1)                    0.01      0.04       0.12 r
  sub_8_n19 (net)                2                   0.00       0.12 r
  sub_8_U216/ZN (NAND2_X1)                 0.01      0.03       0.15 f
  sub_8_n194 (net)               2                   0.00       0.15 f
  sub_8_U132/ZN (OAI211_X1)                0.02      0.05       0.20 r
  sub_8_n163 (net)               1                   0.00       0.20 r
  sub_8_U214/ZN (NAND4_X1)                 0.02      0.05       0.25 f
  sub_8_n159 (net)               2                   0.00       0.25 f
  sub_8_U219/ZN (NAND2_X1)                 0.01      0.03       0.28 r
  sub_8_n158 (net)               1                   0.00       0.28 r
  sub_8_U212/ZN (NAND2_X1)                 0.01      0.03       0.31 f
  sub_8_n154 (net)               1                   0.00       0.31 f
  sub_8_U174/ZN (XNOR2_X1)                 0.01      0.05       0.36 f
  diff[14] (net)                 1                   0.00       0.36 f
  diff[14] (out)                           0.01      0.00       0.36 f
  data arrival time                                             0.36

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: a[2] (input port)
  Endpoint: diff[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[2] (in)                                0.00      0.00       0.00 f
  a[2] (net)                     4                   0.00       0.00 f
  sub_8_U184/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_8_n237 (net)               1                   0.00       0.03 r
  sub_8_U159/ZN (NAND2_X1)                 0.01      0.02       0.05 f
  sub_8_n66 (net)                1                   0.00       0.05 f
  sub_8_U4/ZN (NAND3_X1)                   0.01      0.03       0.08 r
  sub_8_n234 (net)               2                   0.00       0.08 r
  sub_8_U31/ZN (OR2_X1)                    0.01      0.04       0.12 r
  sub_8_n19 (net)                2                   0.00       0.12 r
  sub_8_U215/ZN (NAND4_X1)                 0.04      0.07       0.19 f
  sub_8_n229 (net)               4                   0.00       0.19 f
  sub_8_U144/ZN (NOR2_X1)                  0.03      0.07       0.25 r
  sub_8_n89 (net)                2                   0.00       0.25 r
  sub_8_U75/ZN (OAI21_X1)                  0.01      0.03       0.29 f
  sub_8_n98 (net)                1                   0.00       0.29 f
  sub_8_U22/Z (XOR2_X1)                    0.01      0.06       0.35 f
  diff[6] (net)                  1                   0.00       0.35 f
  diff[6] (out)                            0.01      0.00       0.35 f
  data arrival time                                             0.35

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: b[6] (input port)
  Endpoint: diff[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[6] (in)                                0.00      0.00       0.00 r
  b[6] (net)                     6                   0.00       0.00 r
  sub_8_U137/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n227 (net)               1                   0.00       0.02 f
  sub_8_U63/ZN (NAND2_X1)                  0.02      0.03       0.06 r
  sub_8_n95 (net)                3                   0.00       0.06 r
  sub_8_U142/ZN (NAND2_X1)                 0.01      0.03       0.09 f
  sub_8_n150 (net)               2                   0.00       0.09 f
  sub_8_U33/Z (BUF_X1)                     0.01      0.04       0.13 f
  sub_8_n28 (net)                2                   0.00       0.13 f
  sub_8_U198/ZN (NAND4_X1)                 0.02      0.04       0.17 r
  sub_8_n211 (net)               3                   0.00       0.17 r
  sub_8_U165/ZN (AND2_X1)                  0.01      0.05       0.22 r
  sub_8_n191 (net)               2                   0.00       0.22 r
  sub_8_U5/ZN (NAND2_X1)                   0.01      0.03       0.25 f
  sub_8_n1 (net)                 2                   0.00       0.25 f
  sub_8_U197/ZN (AOI21_X1)                 0.03      0.04       0.30 r
  sub_8_n76 (net)                1                   0.00       0.30 r
  sub_8_U196/ZN (XNOR2_X1)                 0.01      0.05       0.35 r
  diff[9] (net)                  1                   0.00       0.35 r
  diff[9] (out)                            0.01      0.00       0.35 r
  data arrival time                                             0.35

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: b[6] (input port)
  Endpoint: diff[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[6] (in)                                0.00      0.00       0.00 r
  b[6] (net)                     6                   0.00       0.00 r
  sub_8_U137/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n227 (net)               1                   0.00       0.02 f
  sub_8_U63/ZN (NAND2_X1)                  0.02      0.03       0.06 r
  sub_8_n95 (net)                3                   0.00       0.06 r
  sub_8_U142/ZN (NAND2_X1)                 0.01      0.03       0.09 f
  sub_8_n150 (net)               2                   0.00       0.09 f
  sub_8_U33/Z (BUF_X1)                     0.01      0.04       0.13 f
  sub_8_n28 (net)                2                   0.00       0.13 f
  sub_8_U198/ZN (NAND4_X1)                 0.02      0.04       0.17 r
  sub_8_n211 (net)               3                   0.00       0.17 r
  sub_8_U165/ZN (AND2_X1)                  0.01      0.05       0.22 r
  sub_8_n191 (net)               2                   0.00       0.22 r
  sub_8_U77/ZN (NAND2_X1)                  0.01      0.03       0.25 f
  sub_8_n80 (net)                1                   0.00       0.25 f
  sub_8_U207/ZN (AOI21_X1)                 0.03      0.04       0.29 r
  sub_8_n179 (net)               1                   0.00       0.29 r
  sub_8_U206/ZN (XNOR2_X1)                 0.01      0.05       0.34 r
  diff[12] (net)                 1                   0.00       0.34 r
  diff[12] (out)                           0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: a[2] (input port)
  Endpoint: diff[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[2] (in)                                0.00      0.00       0.00 f
  a[2] (net)                     4                   0.00       0.00 f
  sub_8_U184/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_8_n237 (net)               1                   0.00       0.03 r
  sub_8_U159/ZN (NAND2_X1)                 0.01      0.02       0.05 f
  sub_8_n66 (net)                1                   0.00       0.05 f
  sub_8_U4/ZN (NAND3_X1)                   0.01      0.03       0.08 r
  sub_8_n234 (net)               2                   0.00       0.08 r
  sub_8_U31/ZN (OR2_X1)                    0.01      0.04       0.12 r
  sub_8_n19 (net)                2                   0.00       0.12 r
  sub_8_U215/ZN (NAND4_X1)                 0.04      0.07       0.19 f
  sub_8_n229 (net)               4                   0.00       0.19 f
  sub_8_U144/ZN (NOR2_X1)                  0.03      0.07       0.25 r
  sub_8_n89 (net)                2                   0.00       0.25 r
  sub_8_U143/ZN (OAI21_X1)                 0.01      0.03       0.29 f
  sub_8_n85 (net)                1                   0.00       0.29 f
  sub_8_U79/ZN (XNOR2_X1)                  0.01      0.05       0.34 f
  diff[7] (net)                  1                   0.00       0.34 f
  diff[7] (out)                            0.01      0.00       0.34 f
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: b[6] (input port)
  Endpoint: diff[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[6] (in)                                0.00      0.00       0.00 f
  b[6] (net)                     6                   0.00       0.00 f
  sub_8_U137/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_8_n227 (net)               1                   0.00       0.03 r
  sub_8_U63/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_8_n95 (net)                3                   0.00       0.06 f
  sub_8_U142/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  sub_8_n150 (net)               2                   0.00       0.09 r
  sub_8_U33/Z (BUF_X1)                     0.01      0.04       0.13 r
  sub_8_n28 (net)                2                   0.00       0.13 r
  sub_8_U198/ZN (NAND4_X1)                 0.03      0.05       0.18 f
  sub_8_n211 (net)               3                   0.00       0.18 f
  sub_8_U172/ZN (NOR2_X1)                  0.02      0.05       0.23 r
  sub_8_n204 (net)               1                   0.00       0.23 r
  sub_8_U81/ZN (NOR2_X1)                   0.01      0.02       0.25 f
  sub_8_n203 (net)               1                   0.00       0.25 f
  sub_8_U83/ZN (OAI21_X1)                  0.02      0.03       0.28 r
  sub_8_n198 (net)               1                   0.00       0.28 r
  sub_8_U250/ZN (XNOR2_X1)                 0.01      0.05       0.34 r
  diff[11] (net)                 1                   0.00       0.34 r
  diff[11] (out)                           0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: a[2] (input port)
  Endpoint: diff[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[2] (in)                                0.00      0.00       0.00 r
  a[2] (net)                     4                   0.00       0.00 r
  sub_8_U184/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n237 (net)               1                   0.00       0.02 f
  sub_8_U159/ZN (NAND2_X1)                 0.01      0.02       0.05 r
  sub_8_n66 (net)                1                   0.00       0.05 r
  sub_8_U4/ZN (NAND3_X1)                   0.01      0.03       0.08 f
  sub_8_n234 (net)               2                   0.00       0.08 f
  sub_8_U31/ZN (OR2_X1)                    0.01      0.06       0.14 f
  sub_8_n19 (net)                2                   0.00       0.14 f
  sub_8_U215/ZN (NAND4_X1)                 0.03      0.05       0.19 r
  sub_8_n229 (net)               4                   0.00       0.19 r
  sub_8_U84/ZN (NAND2_X1)                  0.01      0.04       0.23 f
  sub_8_n201 (net)               2                   0.00       0.23 f
  sub_8_U85/ZN (OAI211_X1)                 0.02      0.05       0.28 r
  sub_8_n213 (net)               1                   0.00       0.28 r
  sub_8_U258/ZN (XNOR2_X1)                 0.01      0.05       0.33 r
  diff[10] (net)                 1                   0.00       0.33 r
  diff[10] (out)                           0.01      0.00       0.33 r
  data arrival time                                             0.33

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.23


  Startpoint: b[6] (input port)
  Endpoint: diff[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[6] (in)                                0.00      0.00       0.00 f
  b[6] (net)                     6                   0.00       0.00 f
  sub_8_U137/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_8_n227 (net)               1                   0.00       0.03 r
  sub_8_U63/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_8_n95 (net)                3                   0.00       0.06 f
  sub_8_U142/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  sub_8_n150 (net)               2                   0.00       0.09 r
  sub_8_U33/Z (BUF_X1)                     0.01      0.04       0.13 r
  sub_8_n28 (net)                2                   0.00       0.13 r
  sub_8_U198/ZN (NAND4_X1)                 0.03      0.05       0.18 f
  sub_8_n211 (net)               3                   0.00       0.18 f
  sub_8_U165/ZN (AND2_X1)                  0.01      0.05       0.23 f
  sub_8_n191 (net)               2                   0.00       0.23 f
  sub_8_U5/ZN (NAND2_X1)                   0.02      0.03       0.26 r
  sub_8_n1 (net)                 2                   0.00       0.26 r
  sub_8_U87/ZN (XNOR2_X1)                  0.01      0.05       0.32 r
  diff[8] (net)                  1                   0.00       0.32 r
  diff[8] (out)                            0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: a[2] (input port)
  Endpoint: diff[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[2] (in)                                0.00      0.00       0.00 r
  a[2] (net)                     4                   0.00       0.00 r
  sub_8_U184/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n237 (net)               1                   0.00       0.02 f
  sub_8_U159/ZN (NAND2_X1)                 0.01      0.02       0.05 r
  sub_8_n66 (net)                1                   0.00       0.05 r
  sub_8_U4/ZN (NAND3_X1)                   0.01      0.03       0.08 f
  sub_8_n234 (net)               2                   0.00       0.08 f
  sub_8_U31/ZN (OR2_X1)                    0.01      0.06       0.14 f
  sub_8_n19 (net)                2                   0.00       0.14 f
  sub_8_U215/ZN (NAND4_X1)                 0.03      0.05       0.19 r
  sub_8_n229 (net)               4                   0.00       0.19 r
  sub_8_U230/ZN (INV_X1)                   0.01      0.03       0.22 f
  sub_8_n104 (net)               1                   0.00       0.22 f
  sub_8_U128/ZN (OAI21_X1)                 0.02      0.04       0.26 r
  sub_8_n101 (net)               1                   0.00       0.26 r
  sub_8_U228/ZN (XNOR2_X1)                 0.01      0.05       0.31 r
  diff[5] (net)                  1                   0.00       0.31 r
  diff[5] (out)                            0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


1
