// Seed: 2326412502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = id_8;
  integer id_26;
  assign id_9 = 1;
  assign module_1.id_3 = 0;
  assign id_19 = id_23 ? id_20 : 'b0;
  assign id_1 = id_19;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input logic id_4,
    output wire id_5,
    output tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    output logic id_11
);
  wire id_13, id_14, id_15, id_16, id_17;
  id_18(
      1, !id_6, 1
  );
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_14,
      id_17,
      id_17,
      id_13,
      id_16,
      id_16,
      id_13,
      id_17,
      id_13,
      id_16,
      id_16,
      id_14,
      id_13,
      id_16,
      id_16,
      id_17,
      id_13,
      id_17
  );
  always id_11 <= #1 id_4;
endmodule
