// Seed: 413749399
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  assign id_2 = !id_3 ? id_0 : id_3 & 1;
  logic id_5 = 1'd0;
  assign id_2 = id_5;
  type_11(
      1, id_1 & 1'b0, id_1
  );
  logic id_6;
endmodule
