Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\sample_ram.v" into library work
Parsing module <sample_ram>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\spi.v" into library work
Parsing module <spi>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\sample_capture.v" into library work
Parsing module <sample_capture>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pipeline.v" into library work
Parsing module <pipeline>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\led_driver.v" into library work
Parsing module <led_driver>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\xfft_v8_0.v" into library work
Parsing module <xfft_v8_0>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\fft_output_ram.v" into library work
Parsing module <fft_output_ram>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\display_ram.v" into library work
Parsing module <display_ram>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\cordic_v5_0.v" into library work
Parsing module <cordic_v5_0>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\serial_tx.v" into library work
Parsing module <serial_tx>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\serial_rx.v" into library work
Parsing module <serial_rx>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\rtc.v" into library work
Parsing module <rtc>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\number_rom.v" into library work
Parsing module <number_rom>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\led_display.v" into library work
Parsing module <led_display>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" into library work
Parsing module <fft_calc>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\cclk_detector.v" into library work
Parsing module <cclk_detector>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\fir_compiler_v6_3.v" into library work
Parsing module <fir_compiler_v6_3>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pdm_mic.v" into library work
Parsing module <pdm_mic>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" into library work
Parsing module <mstr_ctrl>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\button_conditioner.v" into library work
Parsing module <button_conditioner>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\avr_interface.v" into library work
Parsing module <avr_interface>.
Analyzing Verilog file "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <avr_interface>.

Elaborating module <cclk_detector>.

Elaborating module <spi_slave>.

Elaborating module <serial_rx(CLK_PER_BIT=100,CTR_SIZE=7)>.

Elaborating module <serial_tx(CLK_PER_BIT=100,CTR_SIZE=7)>.

Elaborating module <pdm_mic>.

Elaborating module <counter(CTR_TOP=12,CTR_LEN=4)>.

Elaborating module <fir_compiler_v6_3>.
WARNING:HDLCompiler:189 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pdm_mic.v" Line 27: Size mismatch in connection of port <s_axis_data_tdata>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <button_conditioner>.

Elaborating module <mstr_ctrl>.

Elaborating module <fft_calc>.

Elaborating module <sample_capture(ADDR_SIZE=9)>.

Elaborating module <sample_ram>.
WARNING:HDLCompiler:1499 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\sample_ram.v" Line 39: Empty module <sample_ram> remains a black box.

Elaborating module <xfft_v8_0>.
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 66: Assignment to fft_started ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 67: Assignment to fft_unexpected_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 68: Assignment to fft_missing_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 69: Assignment to fft_halt ignored, since the identifier is never used

Elaborating module <pipeline(LENGTH=6,WIDTH=16)>.

Elaborating module <cordic_v5_0>.
WARNING:HDLCompiler:189 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 86: Size mismatch in connection of port <s_axis_cartesian_tdata>. Formal port size is 24-bit while actual signal size is 17-bit.
WARNING:HDLCompiler:189 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" Line 88: Size mismatch in connection of port <m_axis_dout_tdata>. Formal port size is 16-bit while actual signal size is 9-bit.

Elaborating module <fft_output_ram>.
WARNING:HDLCompiler:1499 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\fft_output_ram.v" Line 39: Empty module <fft_output_ram> remains a black box.

Elaborating module <led_display>.

Elaborating module <led_driver>.

Elaborating module <display_ram>.
WARNING:HDLCompiler:1499 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\ipcore_dir\display_ram.v" Line 39: Empty module <display_ram> remains a black box.

Elaborating module <number_rom>.

Elaborating module <rtc>.

Elaborating module <spi(CLK_DIV=5)>.
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 144: Assignment to sec_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 145: Assignment to sec_10 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 190: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 318: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 320: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 354: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 362: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 370: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 469: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 472: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 477: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 482: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 484: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" Line 489: Result of 11-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v".
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" line 61: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" line 61: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" line 61: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" line 93: Output port <long> of the instance <up_conditioner> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mojo_top.v" line 100: Output port <long> of the instance <down_conditioner> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\avr_interface.v".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 83
    Found 1-bit tristate buffer for signal <spi_miso> created at line 84
    Found 1-bit tristate buffer for signal <tx> created at line 85
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\cclk_detector.v".
    Found 1-bit register for signal <ready_q>.
    Found 9-bit register for signal <ctr_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_9_o_add_2_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\spi_slave.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_10_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\serial_rx.v".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_11_o_add_7_OUT> created at line 52.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_11_o_add_9_OUT> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\serial_tx.v".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <pdm_mic>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pdm_mic.v".
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pdm_mic.v" line 23: Output port <s_axis_data_tready> of the instance <pdm_fir> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mic_data_q>.
    Found 1-bit register for signal <mic_clk_q>.
    Found 1-bit register for signal <new_data_q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pdm_mic> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\counter.v".
        CTR_TOP = 12
        CTR_LEN = 4
    Found 1-bit register for signal <overflow_q>.
    Found 4-bit register for signal <ctr_q>.
    Found 4-bit adder for signal <ctr_q[3]_GND_20_o_add_0_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <button_conditioner>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\button_conditioner.v".
    Found 1-bit register for signal <pressed_q>.
    Found 2-bit register for signal <sync_q>.
    Found 1-bit register for signal <max_q>.
    Found 26-bit register for signal <ctr_q>.
    Found 26-bit adder for signal <ctr_q[25]_GND_22_o_add_1_OUT> created at line 27.
    Found 26-bit comparator greater for signal <ctr_q[25]_PWR_10_o_LessThan_4_o> created at line 32
    Found 26-bit comparator greater for signal <GND_22_o_ctr_q[25]_LessThan_5_o> created at line 32
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <button_conditioner> synthesized.

Synthesizing Unit <mstr_ctrl>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v".
WARNING:Xst:647 - Input <sample<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" line 62: Output port <frame_full> of the instance <fft_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" line 133: Output port <sec_1> of the instance <rtc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\mstr_ctrl.v" line 133: Output port <sec_10> of the instance <rtc> is unconnected or connected to loadless signal.
    Register <valid_q> equivalent to <wait_fft_q> has been removed
    Found 3-bit register for signal <mode_q>.
    Found 4-bit register for signal <x_q>.
    Found 3-bit register for signal <y_q>.
    Found 26-bit register for signal <blinker_q>.
    Found 1-bit register for signal <wait_fft_q>.
    Found 8-bit register for signal <red_q>.
    Found 8-bit register for signal <green_q>.
    Found 8-bit register for signal <blue_q>.
    Found 1-bit register for signal <flip_q>.
    Found 4-bit register for signal <min_1_q>.
    Found 3-bit register for signal <min_10_q>.
    Found 4-bit register for signal <hour_1_q>.
    Found 1-bit register for signal <hour_10_q>.
    Found 1-bit register for signal <pm_q>.
    Found 8-bit register for signal <light_q>.
    Found 1-bit register for signal <adc_timeout_q>.
    Found 27-bit register for signal <ctr_q>.
    Found 1-bit register for signal <state_q>.
    Found finite state machine <FSM_2> for signal <mode_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <hour_1_q[3]_GND_23_o_sub_27_OUT> created at line 255.
    Found 4-bit subtractor for signal <min_1_q[3]_GND_23_o_sub_45_OUT> created at line 283.
    Found 3-bit subtractor for signal <min_10_q[2]_GND_23_o_sub_47_OUT> created at line 286.
    Found 11-bit subtractor for signal <GND_23_o_PWR_11_o_sub_68_OUT> created at line 323.
    Found 26-bit adder for signal <blinker_d> created at line 181.
    Found 4-bit adder for signal <hour_1_q[3]_GND_23_o_add_19_OUT> created at line 242.
    Found 4-bit adder for signal <min_1_q[3]_GND_23_o_add_35_OUT> created at line 273.
    Found 3-bit adder for signal <min_10_q[2]_GND_23_o_add_37_OUT> created at line 276.
    Found 27-bit adder for signal <ctr_q[26]_GND_23_o_add_58_OUT> created at line 310.
    Found 10-bit adder for signal <n0458[9:0]> created at line 315.
    Found 12-bit adder for signal <n0434> created at line 315.
    Found 4-bit adder for signal <x_q[3]_GND_23_o_add_79_OUT> created at line 331.
    Found 3-bit adder for signal <y_q[2]_GND_23_o_add_81_OUT> created at line 333.
    Found 5-bit adder for signal <n0467[4:0]> created at line 429.
    Found 11-bit subtractor for signal <BUS_0007_GND_23_o_sub_65_OUT<10:0>> created at line 318.
    Found 2-bit subtractor for signal <X_23_o_x_q[3]_mux_99_OUT> created at line 352.
    Found 2-bit subtractor for signal <x_q[3]_GND_23_o_sub_105_OUT<1:0>> created at line 362.
    Found 8-bit subtractor for signal <PWR_11_o_mode_q[2]_sub_174_OUT<7:0>> created at line 489.
    Found 8-bit 5-to-1 multiplexer for signal <y_q[2]_GND_23_o_wide_mux_150_OUT> created at line 389.
    Found 8-bit 7-to-1 multiplexer for signal <y_q[2]_GND_23_o_wide_mux_151_OUT> created at line 389.
    Found 1-bit 8-to-1 multiplexer for signal <y_q[2]_PWR_11_o_Mux_162_o> created at line 431.
    Found 8-bit comparator greater for signal <GND_23_o_light_q[7]_LessThan_7_o> created at line 204
    Found 8-bit comparator greater for signal <light_q[7]_GND_23_o_LessThan_8_o> created at line 206
    Found 12-bit comparator lessequal for signal <n0084> created at line 317
    Found 11-bit comparator lessequal for signal <n0088> created at line 322
    Found 4-bit comparator greater for signal <x_q[3]_GND_23_o_LessThan_87_o> created at line 346
    Found 3-bit comparator greater for signal <GND_23_o_y_q[2]_LessThan_88_o> created at line 347
    Found 4-bit comparator greater for signal <x_q[3]_GND_23_o_LessThan_93_o> created at line 352
    Found 4-bit comparator greater for signal <GND_23_o_x_q[3]_LessThan_94_o> created at line 352
    Found 4-bit comparator greater for signal <x_q[3]_PWR_11_o_LessThan_103_o> created at line 360
    Found 4-bit comparator greater for signal <GND_23_o_x_q[3]_LessThan_104_o> created at line 360
    Found 4-bit comparator greater for signal <PWR_11_o_x_q[3]_LessThan_113_o> created at line 368
    Found 8-bit comparator greater for signal <PWR_11_o_fft_sample[7]_LessThan_155_o> created at line 433
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_156_o> created at line 437
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_157_o> created at line 441
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_158_o> created at line 445
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_159_o> created at line 449
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_160_o> created at line 453
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_161_o> created at line 457
    Found 8-bit comparator greater for signal <GND_23_o_fft_sample[7]_LessThan_162_o> created at line 461
    Found 11-bit comparator greater for signal <mode_q[2]_GND_23_o_LessThan_165_o> created at line 467
    Found 11-bit comparator greater for signal <mode_q[2]_GND_23_o_LessThan_166_o> created at line 471
    Found 11-bit comparator greater for signal <mode_q[2]_GND_23_o_LessThan_168_o> created at line 475
    Found 11-bit comparator greater for signal <mode_q[2]_PWR_11_o_LessThan_170_o> created at line 479
    Found 11-bit comparator greater for signal <mode_q[2]_PWR_11_o_LessThan_172_o> created at line 483
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  92 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mstr_ctrl> synthesized.

Synthesizing Unit <fft_calc>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v".
        SAMPLE_SIZE = 9
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" line 53: Output port <s_axis_config_tready> of the instance <fft_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" line 53: Output port <event_frame_started> of the instance <fft_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" line 53: Output port <event_tlast_unexpected> of the instance <fft_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" line 53: Output port <event_tlast_missing> of the instance <fft_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\fft_calc.v" line 53: Output port <event_data_in_channel_halt> of the instance <fft_block> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <fft_real_2_q>.
    Found 16-bit register for signal <fft_imag_2_q>.
    Found 1-bit register for signal <fft_valid_q>.
    Found 1-bit register for signal <frame_q>.
    Found 17-bit adder for signal <fft_sum> created at line 75.
    Found 8x8-bit multiplier for signal <fft_real_2_d> created at line 102.
    Found 8x8-bit multiplier for signal <fft_imag_2_d> created at line 103.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <fft_calc> synthesized.

Synthesizing Unit <sample_capture>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\sample_capture.v".
        ADDR_SIZE = 9
    Found 9-bit register for signal <addrb_q>.
    Found 1-bit register for signal <frame_q>.
    Found 1-bit register for signal <new_sample_out_q>.
    Found 1-bit register for signal <frame_end_q>.
    Found 1-bit register for signal <frame_full_q>.
    Found 16-bit register for signal <sample_out_q>.
    Found 9-bit register for signal <addra_q>.
    Found 9-bit adder for signal <addra_q[8]_GND_25_o_add_1_OUT> created at line 54.
    Found 9-bit adder for signal <addrb_q[8]_GND_25_o_add_4_OUT> created at line 62.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sample_capture> synthesized.

Synthesizing Unit <pipeline>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\pipeline.v".
        LENGTH = 6
        WIDTH = 16
    Found 96-bit register for signal <n0006>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <pipeline> synthesized.

Synthesizing Unit <led_display>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\led_display.v".
    Found 1-bit register for signal <page_q>.
    Found 7-bit register for signal <addra_q>.
    Found 1-bit register for signal <wea_q>.
    Found 24-bit register for signal <dina_q>.
    Found 1-bit register for signal <flipped_q>.
    Found 1-bit register for signal <state_q>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <led_display> synthesized.

Synthesizing Unit <led_driver>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\led_driver.v".
    Found 16-bit register for signal <led_r_q>.
    Found 16-bit register for signal <led_g_q>.
    Found 16-bit register for signal <led_b_q>.
    Found 8-bit register for signal <column_q>.
    Found 18-bit register for signal <ctr_q>.
    Found 18-bit adder for signal <ctr_d> created at line 54.
    Found 8-bit shifter logical left for signal <column_d> created at line 26
    Found 8-bit comparator greater for signal <led_r_d<0>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<0>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<0>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<1>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<1>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<1>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<2>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<2>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<2>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<3>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<3>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<3>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<4>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<4>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<4>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<5>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<5>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<5>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<6>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<6>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<6>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<7>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<7>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<7>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<8>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<8>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<8>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<9>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<9>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<9>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<10>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<10>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<10>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<11>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<11>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<11>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<12>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<12>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<12>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<13>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<13>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<13>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<14>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<14>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<14>> created at line 69
    Found 8-bit comparator greater for signal <led_r_d<15>> created at line 59
    Found 8-bit comparator greater for signal <led_g_d<15>> created at line 64
    Found 8-bit comparator greater for signal <led_b_d<15>> created at line 69
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <led_driver> synthesized.

Synthesizing Unit <number_rom>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\number_rom.v".
WARNING:Xst:647 - Input <y<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'digits_1', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_0', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_2', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_3', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_4', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_5', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_6', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_7', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_8', unconnected in block 'number_rom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'digits_9', unconnected in block 'number_rom', is tied to its initial value.
    Found 32x10-bit Read Only RAM for signal <_n0165>
    Found 4-bit comparator lessequal for signal <n0000> created at line 105
    Summary:
	inferred   1 RAM(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <number_rom> synthesized.

Synthesizing Unit <rtc>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\rtc.v".
WARNING:Xst:647 - Input <rtc_32khz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rtc_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sec_1_q>.
    Found 3-bit register for signal <sec_10_q>.
    Found 4-bit register for signal <min_1_q>.
    Found 3-bit register for signal <min_10_q>.
    Found 4-bit register for signal <hour_1_q>.
    Found 1-bit register for signal <hour_10_q>.
    Found 1-bit register for signal <pm_q>.
    Found 1-bit register for signal <need_config_q>.
    Found 1-bit register for signal <cs_q>.
    Found 1-bit register for signal <new_time_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 4-bit register for signal <state_q>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 68                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctr_q[9]_GND_36_o_add_30_OUT> created at line 203.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rtc> synthesized.

Synthesizing Unit <spi>.
    Related source file is "C:\Users\cvonsavageri\Documents\GitHub\FPGA\Mojo-Clock\src\spi.v".
        CLK_DIV = 5
    Found 8-bit register for signal <data_q>.
    Found 5-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 2-bit register for signal <state_q>.
    Found 8-bit register for signal <data_out_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 3-bit register for signal <ctr_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <sck_q[4]_GND_37_o_add_10_OUT> created at line 60.
    Found 3-bit adder for signal <ctr_q[2]_GND_37_o_add_14_OUT> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x10-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 12-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit subtractor                                      : 1
 26-bit adder                                          : 4
 27-bit adder                                          : 1
 3-bit adder                                           : 5
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 2
 5-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 3
# Registers                                            : 98
 1-bit register                                        : 47
 10-bit register                                       : 2
 16-bit register                                       : 6
 18-bit register                                       : 1
 2-bit register                                        : 3
 24-bit register                                       : 1
 26-bit register                                       : 4
 27-bit register                                       : 1
 3-bit register                                        : 7
 4-bit register                                        : 8
 5-bit register                                        : 1
 7-bit register                                        : 3
 8-bit register                                        : 10
 9-bit register                                        : 3
 96-bit register                                       : 1
# Comparators                                          : 79
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 6
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 58
# Multiplexers                                         : 154
 1-bit 2-to-1 multiplexer                              : 38
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 11
 4-bit 2-to-1 multiplexer                              : 26
 5-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 61
 8-bit 5-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/fir_compiler_v6_3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../ipcore_dir/xfft_v8_0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../ipcore_dir/cordic_v5_0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../ipcore_dir/fft_output_ram.ngc>.
Reading core <../ipcore_dir/sample_ram.ngc>.
Reading core <../ipcore_dir/display_ram.ngc>.
Loading core <fir_compiler_v6_3> for timing and area information for instance <pdm_fir>.
Loading core <xfft_v8_0> for timing and area information for instance <fft_block>.
Loading core <cordic_v5_0> for timing and area information for instance <sqrt_calc>.
Loading core <fft_output_ram> for timing and area information for instance <fft_output_ram>.
Loading core <sample_ram> for timing and area information for instance <sample_ram>.
Loading core <display_ram> for timing and area information for instance <display_ram>.
WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <pipe_q_0_9> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_10> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_11> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_12> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_13> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_14> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_15> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_25> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_26> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_27> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_28> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_29> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_30> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_31> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_41> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_42> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_43> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_44> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_45> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_46> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_47> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_57> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_58> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_59> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_60> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_61> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_62> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_63> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_73> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_74> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_75> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_76> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_77> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_78> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_79> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_89> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_90> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_91> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_92> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_93> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_94> of sequential type is unconnected in block <sample_pipe>.
WARNING:Xst:2677 - Node <pipe_q_0_95> of sequential type is unconnected in block <sample_pipe>.

Synthesizing (advanced) Unit <button_conditioner>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <button_conditioner> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <fft_calc>.
	Multiplier <Mmult_fft_imag_2_d> in block <fft_calc> and adder/subtractor <Madd_fft_sum> in block <fft_calc> are combined into a MAC<Maddsub_fft_imag_2_d>.
	The following registers are also absorbed by the MAC: <fft_imag_2_q> in block <fft_calc>.
	Found pipelined multiplier on signal <fft_real_2_d>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_fft_real_2_d by adding 1 register level(s).
Unit <fft_calc> synthesized (advanced).

Synthesizing (advanced) Unit <led_driver>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <led_driver> synthesized (advanced).

Synthesizing (advanced) Unit <mstr_ctrl>.
The following registers are absorbed into counter <blinker_q>: 1 register on signal <blinker_q>.
The following registers are absorbed into counter <x_q>: 1 register on signal <x_q>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mstr_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <number_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0165> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(y,x[1]_inv_1_OUT)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <number_rom> synthesized (advanced).

Synthesizing (advanced) Unit <rtc>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <rtc> synthesized (advanced).

Synthesizing (advanced) Unit <sample_capture>.
The following registers are absorbed into counter <addrb_q>: 1 register on signal <addrb_q>.
The following registers are absorbed into counter <addra_q>: 1 register on signal <addra_q>.
Unit <sample_capture> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <spi> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x10-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 1
 8x8-to-17-bit MAC                                     : 1
# Multipliers                                          : 1
 8x8-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 11-bit subtractor                                     : 2
 12-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit addsub                                          : 2
 5-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 15
 10-bit up counter                                     : 1
 18-bit up counter                                     : 1
 26-bit up counter                                     : 4
 27-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 2
 9-bit up counter                                      : 3
# Registers                                            : 389
 Flip-Flops                                            : 389
# Comparators                                          : 79
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 6
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 58
# Multiplexers                                         : 155
 1-bit 2-to-1 multiplexer                              : 45
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 25
 5-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 60
 8-bit 5-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# FSMs                                                 : 5
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mstr_ctrl/FSM_2> on signal <mode_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mstr_ctrl/rtc/FSM_3> on signal <state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0111  | 0111
 0010  | 0010
 0011  | 0011
 0000  | 0000
 0101  | 0101
 0110  | 0110
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0100  | 0100
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mstr_ctrl/rtc/rtc_spi/FSM_4> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <mojo_top>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <pipeline> ...

Optimizing unit <mojo_top> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <pdm_mic> ...

Optimizing unit <button_conditioner> ...

Optimizing unit <mstr_ctrl> ...

Optimizing unit <fft_calc> ...

Optimizing unit <sample_capture> ...

Optimizing unit <led_display> ...

Optimizing unit <led_driver> ...

Optimizing unit <rtc> ...

Optimizing unit <spi> ...
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <down_conditioner/max_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <up_conditioner/max_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_95> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_94> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_93> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_92> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_91> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_90> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_89> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_79> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_78> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_77> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_76> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_75> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_74> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_73> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_63> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_62> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_61> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_60> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_59> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_58> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_57> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_47> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_46> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_45> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_44> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_43> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_42> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_41> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_31> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_30> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_29> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_28> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_27> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_26> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_25> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_15> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_14> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_13> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_12> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_11> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_10> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_9> of sequential type is unconnected in block <mojo_top>.
INFO:Xst:2261 - The FF/Latch <pdm_mic/clk_gen/ctr_q_0> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <mstr_ctrl/led_display/led_driver/ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <pdm_mic/clk_gen/ctr_q_1> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <mstr_ctrl/led_display/led_driver/ctr_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 29.
FlipFlop mstr_ctrl/x_q_0 has been replicated 1 time(s)
FlipFlop mstr_ctrl/x_q_1 has been replicated 2 time(s)
FlipFlop mstr_ctrl/x_q_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top> :
	Found 2-bit shift register for signal <select_conditioner/sync_q_1>.
	Found 2-bit shift register for signal <down_conditioner/sync_q_1>.
	Found 2-bit shift register for signal <up_conditioner/sync_q_1>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_88>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_87>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_86>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_85>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_84>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_83>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_82>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_81>.
	Found 6-bit shift register for signal <mstr_ctrl/fft_calc/sample_pipe/pipe_q_0_80>.
Unit <mojo_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 467
 Flip-Flops                                            : 467
# Shift Registers                                      : 12
 2-bit shift register                                  : 3
 6-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1330
#      GND                         : 4
#      INV                         : 77
#      LUT1                        : 180
#      LUT2                        : 32
#      LUT3                        : 89
#      LUT4                        : 49
#      LUT5                        : 129
#      LUT6                        : 315
#      MUXCY                       : 215
#      MUXF7                       : 49
#      VCC                         : 4
#      XORCY                       : 187
# FlipFlops/Latches                : 479
#      FD                          : 67
#      FDE                         : 66
#      FDR                         : 130
#      FDRE                        : 206
#      FDS                         : 2
#      FDSE                        : 8
# RAMS                             : 14
#      RAMB16BWER                  : 13
#      RAMB8BWER                   : 1
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 10
#      OBUF                        : 77
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             479  out of  11440     4%  
 Number of Slice LUTs:                  883  out of   5720    15%  
    Number used as Logic:               871  out of   5720    15%  
    Number used as Memory:               12  out of   1440     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    907
   Number with an unused Flip Flop:     428  out of    907    47%  
   Number with an unused LUT:            24  out of    907     2%  
   Number of fully used LUT-FF pairs:   455  out of    907    50%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  94  out of    102    92%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of     32    43%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2613  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.979ns (Maximum Frequency: 111.371MHz)
   Minimum input arrival time before clock: 5.426ns
   Maximum output required time after clock: 5.889ns
   Maximum combinational path delay: 6.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.979ns (frequency: 111.371MHz)
  Total number of paths / destination ports: 52845 / 4527
-------------------------------------------------------------------------
Delay:               8.979ns (Levels of Logic = 7)
  Source:            mstr_ctrl/x_q_2 (FF)
  Destination:       mstr_ctrl/red_q_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mstr_ctrl/x_q_2 to mstr_ctrl/red_q_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.525   1.317  mstr_ctrl/x_q_2 (mstr_ctrl/x_q_2)
     LUT5:I3->O            5   0.250   0.949  mstr_ctrl/x_q[3]_GND_23_o_AND_86_o1 (mstr_ctrl/x_q[3]_GND_23_o_AND_86_o)
     LUT6:I4->O            6   0.250   1.306  mstr_ctrl/Mmux_number21 (mstr_ctrl/number<1>)
     LUT5:I0->O            1   0.254   0.790  mstr_ctrl/number_rom/Mmux_active15_SW1 (N86)
     LUT6:I4->O            1   0.250   0.682  mstr_ctrl/number_rom/Mmux_active15 (mstr_ctrl/number_rom/Mmux_active14)
     LUT6:I5->O            4   0.254   0.804  mstr_ctrl/number_rom/Mmux_active111 (mstr_ctrl/active)
     LUT6:I5->O            3   0.254   0.766  mstr_ctrl/Mmux_mode_q[2]_GND_23_o_wide_mux_193_OUT1207 (mstr_ctrl/Mmux_mode_q[2]_GND_23_o_wide_mux_193_OUT120)
     LUT6:I5->O            1   0.254   0.000  mstr_ctrl/Mmux_mode_q[2]_GND_23_o_wide_mux_193_OUT5 (mstr_ctrl/mode_q[2]_GND_23_o_wide_mux_193_OUT<4>)
     FDR:D                     0.074          mstr_ctrl/red_q_4
    ----------------------------------------
    Total                      8.979ns (2.365ns logic, 6.614ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 202 / 191
-------------------------------------------------------------------------
Offset:              5.426ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       pdm_mic/clk_gen/ctr_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to pdm_mic/clk_gen/ctr_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.007  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            164   0.255   2.377  rst1_INV_0 (rst)
     FDR:R                     0.459          pdm_mic/clk_gen/ctr_q_0
    ----------------------------------------
    Total                      5.426ns (2.042ns logic, 3.384ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 76 / 74
-------------------------------------------------------------------------
Offset:              5.889ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O             23   0.255   1.357  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.889ns (3.692ns logic, 2.197ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.045ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I0->O            1   0.250   0.681  avr_interface/ready_spi_ss_AND_3_o_inv1 (avr_interface/ready_spi_ss_AND_3_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.045ns (4.490ns logic, 1.555ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.979|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.81 secs
 
--> 

Total memory usage is 279336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  139 (   0 filtered)
Number of infos    :   21 (   0 filtered)

