<html><body><samp><pre>
<!@TC:1749767170>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Jun 12 17:26:10 2025

#Implementation: LBC_U400_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1749767170> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1749767170> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v:33:7:33:26:@N:CG364:@XP_MSG">U400_ADDRESS_DECODE.v(33)</a><!@TM:1749767170> | Synthesizing module U400_ADDRESS_DECODE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\LocalBus68040\U400\U400_SDRAM.v:34:7:34:17:@N:CG364:@XP_MSG">U400_SDRAM.v(34)</a><!@TM:1749767170> | Synthesizing module U400_SDRAM in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\LocalBus68040\U400\U400_BYTE_ENABLE.v:34:7:34:23:@N:CG364:@XP_MSG">U400_BYTE_ENABLE.v(34)</a><!@TM:1749767170> | Synthesizing module U400_BYTE_ENABLE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\LocalBus68040\U400\U400_TOP.v:34:7:34:15:@N:CG364:@XP_MSG">U400_TOP.v(34)</a><!@TM:1749767170> | Synthesizing module U400_TOP in library work.

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LocalBus68040\U400\U400_SDRAM.v:102:0:102:6:@N:CL201:@XP_MSG">U400_SDRAM.v(102)</a><!@TM:1749767170> | Trying to extract state machine for register TA_COUNTER.
Extracted state machine for register TA_COUNTER
State machine has 6 reachable states with original encodings of:
   000000000
   000000001
   000000010
   000000011
   000000100
   000000101
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LocalBus68040\U400\U400_SDRAM.v:37:17:37:18:@W:CL246:@XP_MSG">U400_SDRAM.v(37)</a><!@TM:1749767170> | Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 12 17:26:10 2025

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1749767170> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\LocalBus68040\U400\U400_TOP.v:34:7:34:15:@N:NF107:@XP_MSG">U400_TOP.v(34)</a><!@TM:1749767170> | Selected library: work cell: U400_TOP view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\LocalBus68040\U400\U400_TOP.v:34:7:34:15:@N:NF107:@XP_MSG">U400_TOP.v(34)</a><!@TM:1749767170> | Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 12 17:26:10 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 12 17:26:10 2025

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1749767171> | Running in 64-bit mode 
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\LocalBus68040\U400\U400_TOP.v:34:7:34:15:@N:NF107:@XP_MSG">U400_TOP.v(34)</a><!@TM:1749767171> | Selected library: work cell: U400_TOP view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\LocalBus68040\U400\U400_TOP.v:34:7:34:15:@N:NF107:@XP_MSG">U400_TOP.v(34)</a><!@TM:1749767171> | Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 12 17:26:11 2025

###########################################################]
Pre-mapping Report

# Thu Jun 12 17:26:11 2025

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
Linked File: <a href="D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt:@XP_FILE">LBC_U400_scck.rpt</a>
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1749767172> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1749767172> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     56   
=============================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1749767172> | Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TA_COUNTER[5:0] (in view: work.U400_SDRAM(verilog))
original code -> new code
   000000000 -> 000001
   000000001 -> 000010
   000000010 -> 000100
   000000011 -> 001000
   000000100 -> 010000
   000000101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 12 17:26:12 2025

###########################################################]
Map & Optimize Report

# Thu Jun 12 17:26:12 2025

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1749767173> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1749767173> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1749767173> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TA_COUNTER[5:0] (in view: work.U400_SDRAM(verilog))
original code -> new code
   000000000 -> 000001
   000000001 -> 000010
   000000010 -> 000100
   000000011 -> 001000
   000000100 -> 010000
   000000101 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@N:MO231:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.23ns		 163 /        56
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\localbus68040\u400\u400_sdram.v:160:0:160:6:@A:BN291:@XP_MSG">u400_sdram.v(160)</a><!@TM:1749767173> | Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\localbus68040\u400\u400_top.v:36:10:36:15:@N:FX1016:@XP_MSG">u400_top.v(36)</a><!@TM:1749767173> | SB_GB_IO inserted on the port CLK40.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1749767173> | SB_GB inserted on the net RESETn_c_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance  
------------------------------------------------------------------------------------------
<a href="@|S:CLK40_ibuf_gb_io@|E:U400_SDRAM.TA_OUT@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK40_ibuf_gb_io     SB_GB_IO               56         U400_SDRAM.TA_OUT
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 144MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1749767173> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1749767173> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1749767173> | Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1749767173> | Found clock CLK40 with period 25.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jun 12 17:26:13 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1749767173> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1749767173> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.554

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      38.3 MHz      25.000        26.107        -0.554     declared     default_clkgroup
===================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      17.210  |  25.000      8.447  |  12.500      -0.554  |  12.500      4.850
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CLK40</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                   Arrival           
Instance                          Reference     Type          Pin     Net                    Time        Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFF        Q       RAM_CYCLE_START        0.540       -0.554
U400_SDRAM.TACK                   CLK40         SB_DFFNSR     Q       TACK                   0.540       4.850 
U400_SDRAM.BURST                  CLK40         SB_DFFNSR     Q       BURST                  0.540       6.550 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNSR     Q       RAM_CYCLE              0.540       6.662 
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[3]     0.540       8.447 
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[4]     0.540       8.496 
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[5]     0.540       8.517 
U400_SDRAM.REFRESH_COUNTER[6]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[6]     0.540       10.134
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[4]       0.540       10.141
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[5]       0.540       10.148
===============================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFN       D       SDRAM_CMD_0             12.395       -0.554
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFN       D       SDRAM_CMD               12.395       -0.504
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFN       D       SDRAM_CMD_1             12.395       -0.504
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[0]     12.395       1.357 
U400_SDRAM.CS0_EN               CLK40         SB_DFFNSR     D       CS0_EN_1                12.395       2.981 
U400_SDRAM.CS1_EN               CLK40         SB_DFFNSR     D       CS1_EN_1                12.395       2.981 
U400_SDRAM.BURST                CLK40         SB_DFFNSR     D       BURST_0                 12.395       4.710 
U400_SDRAM.RAM_CYCLE            CLK40         SB_DFFNSR     D       RAM_CYCLE_0             12.395       4.710 
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       4.759 
U400_SDRAM.TA_EN_i              CLK40         SB_DFFSS      D       TA_EN_i_en_0            12.395       4.850 
===============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.srr:srsfD:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.srs:fp:24691:26707:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.554

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START       SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                  Net         -        -       1.599     -           7         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     I0       In      -         2.139       -         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     O        Out     0.386     2.525       -         
N_185                            Net         -        -       1.371     -           4         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     I0       In      -         3.896       -         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     O        Out     0.449     4.345       -         
m71_am_1                         Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     I3       In      -         5.715       -         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     O        Out     0.316     6.031       -         
m71_am                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     I0       In      -         7.402       -         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     O        Out     0.449     7.851       -         
N_72_0                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m72          SB_LUT4     I1       In      -         9.222       -         
U400_ADDRESS_DECODE.m72          SB_LUT4     O        Out     0.400     9.622       -         
N_73_0                           Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]      SB_LUT4     I0       In      -         10.993      -         
U400_SDRAM.SDRAM_CMD_RNO[1]      SB_LUT4     O        Out     0.449     11.441      -         
SDRAM_CMD_0                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]          SB_DFFN     D        In      -         12.948      -         
==============================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START       SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                  Net         -        -       1.599     -           7         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     I0       In      -         2.139       -         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     O        Out     0.386     2.525       -         
N_185                            Net         -        -       1.371     -           4         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     I0       In      -         3.896       -         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     O        Out     0.449     4.345       -         
m71_am_1                         Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     I3       In      -         5.715       -         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     O        Out     0.316     6.031       -         
m71_am                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     I0       In      -         7.402       -         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     O        Out     0.449     7.851       -         
N_72_0                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m72          SB_LUT4     I1       In      -         9.222       -         
U400_ADDRESS_DECODE.m72          SB_LUT4     O        Out     0.400     9.622       -         
N_73_0                           Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]      SB_LUT4     I1       In      -         10.993      -         
U400_SDRAM.SDRAM_CMD_RNO[2]      SB_LUT4     O        Out     0.400     11.392      -         
SDRAM_CMD_1                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]          SB_DFFN     D        In      -         12.899      -         
==============================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START       SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                  Net         -        -       1.599     -           7         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     I0       In      -         2.139       -         
U400_ADDRESS_DECODE.m36_e        SB_LUT4     O        Out     0.386     2.525       -         
N_185                            Net         -        -       1.371     -           4         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     I0       In      -         3.896       -         
U400_ADDRESS_DECODE.m71_am_1     SB_LUT4     O        Out     0.449     4.345       -         
m71_am_1                         Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     I3       In      -         5.715       -         
U400_ADDRESS_DECODE.m71_am       SB_LUT4     O        Out     0.316     6.031       -         
m71_am                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     I0       In      -         7.402       -         
U400_ADDRESS_DECODE.m71_ns       SB_LUT4     O        Out     0.449     7.851       -         
N_72_0                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m72          SB_LUT4     I1       In      -         9.222       -         
U400_ADDRESS_DECODE.m72          SB_LUT4     O        Out     0.400     9.622       -         
N_73_0                           Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]      SB_LUT4     I1       In      -         10.993      -         
U400_SDRAM.SDRAM_CMD_RNO[0]      SB_LUT4     O        Out     0.400     11.392      -         
SDRAM_CMD                        Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]          SB_DFFN     D        In      -         12.899      -         
==============================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.168

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START       SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                  Net         -        -       1.599     -           7         
U400_ADDRESS_DECODE.m94_am_1     SB_LUT4     I0       In      -         2.139       -         
U400_ADDRESS_DECODE.m94_am_1     SB_LUT4     O        Out     0.449     2.588       -         
m94_am_1                         Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m94_am       SB_LUT4     I1       In      -         3.959       -         
U400_ADDRESS_DECODE.m94_am       SB_LUT4     O        Out     0.400     4.359       -         
m94_am                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m94_ns       SB_LUT4     I0       In      -         5.729       -         
U400_ADDRESS_DECODE.m94_ns       SB_LUT4     O        Out     0.449     6.178       -         
N_95_0                           Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m95_ns       SB_LUT4     I1       In      -         7.549       -         
U400_ADDRESS_DECODE.m95_ns       SB_LUT4     O        Out     0.400     7.949       -         
N_96_0                           Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CMD_RNO[1]      SB_LUT4     I1       In      -         9.320       -         
U400_SDRAM.SDRAM_CMD_RNO[1]      SB_LUT4     O        Out     0.400     9.720       -         
SDRAM_CMD_0                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]          SB_DFFN     D        In      -         11.227      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.332 is 2.742(24.2%) logic and 8.590(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.192
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.203

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START      SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                 Net         -        -       1.599     -           7         
U400_ADDRESS_DECODE.m36_e       SB_LUT4     I0       In      -         2.139       -         
U400_ADDRESS_DECODE.m36_e       SB_LUT4     O        Out     0.386     2.525       -         
N_185                           Net         -        -       1.371     -           4         
U400_ADDRESS_DECODE.m71_am      SB_LUT4     I2       In      -         3.896       -         
U400_ADDRESS_DECODE.m71_am      SB_LUT4     O        Out     0.379     4.274       -         
m71_am                          Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m71_ns      SB_LUT4     I0       In      -         5.645       -         
U400_ADDRESS_DECODE.m71_ns      SB_LUT4     O        Out     0.449     6.094       -         
N_72_0                          Net         -        -       1.371     -           1         
U400_ADDRESS_DECODE.m72         SB_LUT4     I1       In      -         7.465       -         
U400_ADDRESS_DECODE.m72         SB_LUT4     O        Out     0.400     7.865       -         
N_73_0                          Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]     SB_LUT4     I0       In      -         9.236       -         
U400_SDRAM.SDRAM_CMD_RNO[1]     SB_LUT4     O        Out     0.449     9.685       -         
SDRAM_CMD_0                     Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]         SB_DFFN     D        In      -         11.192      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.297 is 2.707(24.0%) logic and 8.590(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for U400_TOP </a>

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        14 uses
SB_DFF          7 uses
SB_DFFN         3 uses
SB_DFFNE        8 uses
SB_DFFNESR      13 uses
SB_DFFNSR       18 uses
SB_DFFNSS       5 uses
SB_DFFSS        2 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         152 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   56 (4%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 152 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 152 = 152 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 12 17:26:13 2025

###########################################################]

</pre></samp></body></html>
