[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"assign_width_overflow","Alias":"","Message":"Width of assignment RHS is greater than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 56, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 65.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_891490687","State":"open","priority":"3","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","ID":"a9283896","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:65","argList":"2=32!@!3=56!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=65","rtlId":"b2cfba92_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 37.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_891490687","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"fc8f3383","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:37","argList":"7=6!@!8=5!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=37","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal PRDATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Total Assigns Count 2, First Assign at Line 59, Second Assign at Line 62.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_891490687","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"2b1ee7aa","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:59,0:62","argList":"4=APB_SLAVE!@!7=2","argFileList":"5=0","argSignalList":"9=0","argInstanceList":"","argLineList":"10=59!@!11=62","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
