<html>
<head>
<title>TriCore TC1791 (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="SBCU_CON_t"><b>SBCU_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Control Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TOUT:16</td>
<td>0 - 15</td>
<td>SBCU_CON_TOUT_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DBG:1</td>
<td>16 - 16</td>
<td>SBCU_CON_DBG_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SPE:1</td>
<td>19 - 19</td>
<td>SBCU_CON_SPE_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int SPC:8</td>
<td>24 - 31</td>
<td>SBCU_CON_SPC_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_CON">SBCU_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBADRT_t"><b>SBCU_DBADRT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Trapped Address Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBADRT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIADR:32</td>
<td>0 - 31</td>
<td>SBCU_DBADRT_FPIADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBADRT">SBCU_DBADRT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBADRm_t"><b>SBCU_DBADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Address n Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ADRn:32</td>
<td>0 - 31</td>
<td>SBCU_DBADRm_ADRn_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBADR1">SBCU_DBADR1</a>,    
<a class="url" href="../sbcu.html#SBCU_DBADR2">SBCU_DBADR2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBBOS_t"><b>SBCU_DBBOS_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Bus Operation Signals Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBBOS_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int OPC:4</td>
<td>0 - 3</td>
<td>SBCU_DBBOS_OPC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SVM:1</td>
<td>4 - 4</td>
<td>SBCU_DBBOS_SVM_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int WR:1</td>
<td>8 - 8</td>
<td>SBCU_DBBOS_WR_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RD:1</td>
<td>12 - 12</td>
<td>SBCU_DBBOS_RD_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBBOS">SBCU_DBBOS</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBBOST_t"><b>SBCU_DBBOST_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Trapped Bus Operation Signals Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBBOST_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIOPC:4</td>
<td>0 - 3</td>
<td>SBCU_DBBOST_FPIOPC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FPISVM:1</td>
<td>4 - 4</td>
<td>SBCU_DBBOST_FPISVM_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FPIACK:2</td>
<td>5 - 6</td>
<td>SBCU_DBBOST_FPIACK_MASK</td>
<td>0x00000060</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FPIRDY:1</td>
<td>7 - 7</td>
<td>SBCU_DBBOST_FPIRDY_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int FPIWR:1</td>
<td>8 - 8</td>
<td>SBCU_DBBOST_FPIWR_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FPIRST:2</td>
<td>9 - 10</td>
<td>SBCU_DBBOST_FPIRST_MASK</td>
<td>0x00000600</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int FPIOPS:1</td>
<td>11 - 11</td>
<td>SBCU_DBBOST_FPIOPS_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int FPIRD:1</td>
<td>12 - 12</td>
<td>SBCU_DBBOST_FPIRD_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int FPIABORT:1</td>
<td>13 - 13</td>
<td>SBCU_DBBOST_FPIABORT_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int FPITOUT:1</td>
<td>14 - 14</td>
<td>SBCU_DBBOST_FPITOUT_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int FPITAG:4</td>
<td>16 - 19</td>
<td>SBCU_DBBOST_FPITAG_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBBOST">SBCU_DBBOST</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBCNTL_t"><b>SBCU_DBCNTL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Control Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBCNTL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EO:1</td>
<td>0 - 0</td>
<td>SBCU_DBCNTL_EO_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int OA:1</td>
<td>1 - 1</td>
<td>SBCU_DBCNTL_OA_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RA:1</td>
<td>4 - 4</td>
<td>SBCU_DBCNTL_RA_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CONCOM0:1</td>
<td>12 - 12</td>
<td>SBCU_DBCNTL_CONCOM0_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CONCOM1:1</td>
<td>13 - 13</td>
<td>SBCU_DBCNTL_CONCOM1_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CONCOM2:1</td>
<td>14 - 14</td>
<td>SBCU_DBCNTL_CONCOM2_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ONG:1</td>
<td>16 - 16</td>
<td>SBCU_DBCNTL_ONG_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int ONA1:2</td>
<td>20 - 21</td>
<td>SBCU_DBCNTL_ONA1_MASK</td>
<td>0x00300000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int ONA2:2</td>
<td>24 - 25</td>
<td>SBCU_DBCNTL_ONA2_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int ONBOS0:1</td>
<td>28 - 28</td>
<td>SBCU_DBCNTL_ONBOS0_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int ONBOS1:1</td>
<td>29 - 29</td>
<td>SBCU_DBCNTL_ONBOS1_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int ONBOS2:1</td>
<td>30 - 30</td>
<td>SBCU_DBCNTL_ONBOS2_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int ONBOS3:1</td>
<td>31 - 31</td>
<td>SBCU_DBCNTL_ONBOS3_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBCNTL">SBCU_DBCNTL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBDAT_t"><b>SBCU_DBDAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Data Status Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBDAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIDATA:32</td>
<td>0 - 31</td>
<td>SBCU_DBDAT_FPIDATA_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBDAT">SBCU_DBDAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBGNTT_t"><b>SBCU_DBGNTT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Trapped Master Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBGNTT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DMAH:1</td>
<td>0 - 0</td>
<td>SBCU_DBGNTT_DMAH_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ONE:1</td>
<td>1 - 1</td>
<td>SBCU_DBGNTT_ONE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SDMA:1</td>
<td>2 - 2</td>
<td>SBCU_DBGNTT_SDMA_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int PCP:1</td>
<td>3 - 3</td>
<td>SBCU_DBGNTT_PCP_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int DMAM:1</td>
<td>4 - 4</td>
<td>SBCU_DBGNTT_DMAM_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SFI:1</td>
<td>5 - 5</td>
<td>SBCU_DBGNTT_SFI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int DMAL:1</td>
<td>7 - 7</td>
<td>SBCU_DBGNTT_DMAL_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ONES:8</td>
<td>8 - 15</td>
<td>SBCU_DBGNTT_ONES_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CHNR00:1</td>
<td>16 - 16</td>
<td>SBCU_DBGNTT_CHNR00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CHNR01:1</td>
<td>17 - 17</td>
<td>SBCU_DBGNTT_CHNR01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CHNR02:1</td>
<td>18 - 18</td>
<td>SBCU_DBGNTT_CHNR02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CHNR03:1</td>
<td>19 - 19</td>
<td>SBCU_DBGNTT_CHNR03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CHNR04:1</td>
<td>20 - 20</td>
<td>SBCU_DBGNTT_CHNR04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR05:1</td>
<td>21 - 21</td>
<td>SBCU_DBGNTT_CHNR05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int CHNR06:1</td>
<td>22 - 22</td>
<td>SBCU_DBGNTT_CHNR06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int CHNR07:1</td>
<td>23 - 23</td>
<td>SBCU_DBGNTT_CHNR07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBGNTT">SBCU_DBGNTT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_DBGRNT_t"><b>SBCU_DBGRNT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Debug Grant Mask Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_DBGRNT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DMAH:1</td>
<td>0 - 0</td>
<td>SBCU_DBGRNT_DMAH_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ONE:1</td>
<td>1 - 1</td>
<td>SBCU_DBGRNT_ONE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SDMA:1</td>
<td>2 - 2</td>
<td>SBCU_DBGRNT_SDMA_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int PCP:1</td>
<td>3 - 3</td>
<td>SBCU_DBGRNT_PCP_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int DMAM:1</td>
<td>4 - 4</td>
<td>SBCU_DBGRNT_DMAM_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SFI:1</td>
<td>5 - 5</td>
<td>SBCU_DBGRNT_SFI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int DMAL:1</td>
<td>7 - 7</td>
<td>SBCU_DBGRNT_DMAL_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ONES:8</td>
<td>8 - 15</td>
<td>SBCU_DBGRNT_ONES_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_DBGRNT">SBCU_DBGRNT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_EADD_t"><b>SBCU_EADD_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Error Address Capture Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_EADD_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIADR:32</td>
<td>0 - 31</td>
<td>SBCU_EADD_FPIADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_EADD">SBCU_EADD</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_ECON_t"><b>SBCU_ECON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Error Control Capture Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_ECON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ERRCNT:16</td>
<td>0 - 15</td>
<td>SBCU_ECON_ERRCNT_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOUT:1</td>
<td>16 - 16</td>
<td>SBCU_ECON_TOUT_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RDY:1</td>
<td>17 - 17</td>
<td>SBCU_ECON_RDY_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int ABT:1</td>
<td>18 - 18</td>
<td>SBCU_ECON_ABT_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int ACK:2</td>
<td>19 - 20</td>
<td>SBCU_ECON_ACK_MASK</td>
<td>0x00180000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int SVM:1</td>
<td>21 - 21</td>
<td>SBCU_ECON_SVM_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int WRN:1</td>
<td>22 - 22</td>
<td>SBCU_ECON_WRN_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int RDN:1</td>
<td>23 - 23</td>
<td>SBCU_ECON_RDN_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int TAG:4</td>
<td>24 - 27</td>
<td>SBCU_ECON_TAG_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int OPC:4</td>
<td>28 - 31</td>
<td>SBCU_ECON_OPC_MASK</td>
<td>0xf0000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_ECON">SBCU_ECON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_EDAT_t"><b>SBCU_EDAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Error Data Capture Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_EDAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIDAT:32</td>
<td>0 - 31</td>
<td>SBCU_EDAT_FPIDAT_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_EDAT">SBCU_EDAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_ID_t"><b>SBCU_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>SBCU_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_NUMBER:8</td>
<td>8 - 15</td>
<td>SBCU_ID_MOD_NUMBER_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_ID">SBCU_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SBCU_SRC_t"><b>SBCU_SRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SBCU Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>SBCU_SRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SBCU_SRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SBCU_SRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SBCU_SRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SBCU_SRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SBCU_SRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SBCU_SRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sbcu.html#SBCU_SRC">SBCU_SRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sbcu.html">SBCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ARSTDIS_t"><b>SCU_ARSTDIS_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Application Reset Disable Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ARSTDIS_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STMDIS:1</td>
<td>0 - 0</td>
<td>SCU_ARSTDIS_STMDIS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ARSTDIS">SCU_ARSTDIS</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_CCUCON0_t"><b>SCU_CCUCON0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>CCU Clock Control Register 0</b></td></tr>
<tr><td colspan="5"><b>SCU_CCUCON0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FPIDIV:4</td>
<td>0 - 3</td>
<td>SCU_CCUCON0_FPIDIV_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SRIDIV:4</td>
<td>8 - 11</td>
<td>SCU_CCUCON0_SRIDIV_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FSIDIV:4</td>
<td>16 - 19</td>
<td>SCU_CCUCON0_FSIDIV_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PCPDIV:4</td>
<td>24 - 27</td>
<td>SCU_CCUCON0_PCPDIV_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int LCK:1</td>
<td>31 - 31</td>
<td>SCU_CCUCON0_LCK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_CCUCON0">SCU_CCUCON0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_CCUCON1_t"><b>SCU_CCUCON1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>CCU Clock Control Register 1</b></td></tr>
<tr><td colspan="5"><b>SCU_CCUCON1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MCDSDIV:4</td>
<td>0 - 3</td>
<td>SCU_CCUCON1_MCDSDIV_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int REFCLKDIV:4</td>
<td>8 - 11</td>
<td>SCU_CCUCON1_REFCLKDIV_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EDBBBDIV:4</td>
<td>16 - 19</td>
<td>SCU_CCUCON1_EDBBBDIV_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int LCK:1</td>
<td>31 - 31</td>
<td>SCU_CCUCON1_LCK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_CCUCON1">SCU_CCUCON1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_CCUCON2_t"><b>SCU_CCUCON2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>CCU Clock Control Register 2</b></td></tr>
<tr><td colspan="5"><b>SCU_CCUCON2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ERAYDIV:4</td>
<td>0 - 3</td>
<td>SCU_CCUCON2_ERAYDIV_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int LCK:1</td>
<td>31 - 31</td>
<td>SCU_CCUCON2_LCK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_CCUCON2">SCU_CCUCON2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_CHIPID_t"><b>SCU_CHIPID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Chip Identification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_CHIPID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHREV:8</td>
<td>0 - 7</td>
<td>SCU_CHIPID_CHREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CHID:8</td>
<td>8 - 15</td>
<td>SCU_CHIPID_CHID_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EEA:1</td>
<td>16 - 16</td>
<td>SCU_CHIPID_EEA_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int UCODE:7</td>
<td>17 - 23</td>
<td>SCU_CHIPID_UCODE_MASK</td>
<td>0x00fe0000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int FSIZE:4</td>
<td>24 - 27</td>
<td>SCU_CHIPID_FSIZE_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SP:2</td>
<td>28 - 29</td>
<td>SCU_CHIPID_SP_MASK</td>
<td>0x30000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_CHIPID">SCU_CHIPID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_DTSCON_t"><b>SCU_DTSCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Die Temperature Sensor Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_DTSCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PWD:1</td>
<td>0 - 0</td>
<td>SCU_DTSCON_PWD_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int START:1</td>
<td>1 - 1</td>
<td>SCU_DTSCON_START_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CAL:20</td>
<td>4 - 23</td>
<td>SCU_DTSCON_CAL_MASK</td>
<td>0x00fffff0</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_DTSCON">SCU_DTSCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_DTSSTAT_t"><b>SCU_DTSSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Die Temperature Sensor Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_DTSSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>0 - 9</td>
<td>SCU_DTSSTAT_RESULT_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDY:1</td>
<td>14 - 14</td>
<td>SCU_DTSSTAT_RDY_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int BUSY:1</td>
<td>15 - 15</td>
<td>SCU_DTSSTAT_BUSY_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_DTSSTAT">SCU_DTSSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ECCCLR_t"><b>SCU_ECCCLR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ECC Clear Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ECCCLR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DSPR:1</td>
<td>0 - 0</td>
<td>SCU_ECCCLR_DSPR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PSPR:1</td>
<td>2 - 2</td>
<td>SCU_ECCCLR_PSPR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int LMU:1</td>
<td>4 - 4</td>
<td>SCU_ECCCLR_LMU_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PRAM:1</td>
<td>5 - 5</td>
<td>SCU_ECCCLR_PRAM_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CMEM:1</td>
<td>6 - 6</td>
<td>SCU_ECCCLR_CMEM_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CAN:1</td>
<td>7 - 7</td>
<td>SCU_ECCCLR_CAN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ERAY:1</td>
<td>8 - 8</td>
<td>SCU_ECCCLR_ERAY_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SRI:1</td>
<td>9 - 9</td>
<td>SCU_ECCCLR_SRI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int BMU:1</td>
<td>11 - 11</td>
<td>SCU_ECCCLR_BMU_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ECCCLR">SCU_ECCCLR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ECCCON_t"><b>SCU_ECCCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ECC Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ECCCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ECCENDSPR:1</td>
<td>0 - 0</td>
<td>SCU_ECCCON_ECCENDSPR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ECCENPSPR:1</td>
<td>2 - 2</td>
<td>SCU_ECCCON_ECCENPSPR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ECCENLMU:1</td>
<td>4 - 4</td>
<td>SCU_ECCCON_ECCENLMU_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ECCENPRAM:1</td>
<td>5 - 5</td>
<td>SCU_ECCCON_ECCENPRAM_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ECCENCMEM:1</td>
<td>6 - 6</td>
<td>SCU_ECCCON_ECCENCMEM_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ECCENCAN:1</td>
<td>7 - 7</td>
<td>SCU_ECCCON_ECCENCAN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ECCENERAY:1</td>
<td>8 - 8</td>
<td>SCU_ECCCON_ECCENERAY_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ECCENSRI:1</td>
<td>9 - 9</td>
<td>SCU_ECCCON_ECCENSRI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ECCENBMU:1</td>
<td>11 - 11</td>
<td>SCU_ECCCON_ECCENBMU_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ECCCON">SCU_ECCCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ECCSTAT_t"><b>SCU_ECCSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ECC Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ECCSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DSPR:1</td>
<td>0 - 0</td>
<td>SCU_ECCSTAT_DSPR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PSPR:1</td>
<td>2 - 2</td>
<td>SCU_ECCSTAT_PSPR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int LMU:1</td>
<td>4 - 4</td>
<td>SCU_ECCSTAT_LMU_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PRAM:1</td>
<td>5 - 5</td>
<td>SCU_ECCSTAT_PRAM_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CMEM:1</td>
<td>6 - 6</td>
<td>SCU_ECCSTAT_CMEM_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CAN:1</td>
<td>7 - 7</td>
<td>SCU_ECCSTAT_CAN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ERAY:1</td>
<td>8 - 8</td>
<td>SCU_ECCSTAT_ERAY_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SRI:1</td>
<td>9 - 9</td>
<td>SCU_ECCSTAT_SRI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int BMU:1</td>
<td>11 - 11</td>
<td>SCU_ECCSTAT_BMU_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ECCSTAT">SCU_ECCSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_EICRm_t"><b>SCU_EICRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>External Input Channel Register n</b></td></tr>
<tr><td colspan="5"><b>SCU_EICRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EXIS0:2</td>
<td>4 - 5</td>
<td>SCU_EICRm_EXIS0_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FEN0:1</td>
<td>8 - 8</td>
<td>SCU_EICRm_FEN0_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int REN0:1</td>
<td>9 - 9</td>
<td>SCU_EICRm_REN0_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int LDEN0:1</td>
<td>10 - 10</td>
<td>SCU_EICRm_LDEN0_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int EIEN0:1</td>
<td>11 - 11</td>
<td>SCU_EICRm_EIEN0_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int INP0:3</td>
<td>12 - 14</td>
<td>SCU_EICRm_INP0_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int EXIS1:2</td>
<td>20 - 21</td>
<td>SCU_EICRm_EXIS1_MASK</td>
<td>0x00300000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int FEN1:1</td>
<td>24 - 24</td>
<td>SCU_EICRm_FEN1_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int REN1:1</td>
<td>25 - 25</td>
<td>SCU_EICRm_REN1_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int LDEN1:1</td>
<td>26 - 26</td>
<td>SCU_EICRm_LDEN1_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int EIEN1:1</td>
<td>27 - 27</td>
<td>SCU_EICRm_EIEN1_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int INP1:3</td>
<td>28 - 30</td>
<td>SCU_EICRm_INP1_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_EICR0">SCU_EICR0</a>,    
<a class="url" href="../scu.html#SCU_EICR1">SCU_EICR1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_EIFR_t"><b>SCU_EIFR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>External Input Flag Register</b></td></tr>
<tr><td colspan="5"><b>SCU_EIFR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int INTF0:1</td>
<td>0 - 0</td>
<td>SCU_EIFR_INTF0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int INTF1:1</td>
<td>1 - 1</td>
<td>SCU_EIFR_INTF1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int INTF2:1</td>
<td>2 - 2</td>
<td>SCU_EIFR_INTF2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int INTF3:1</td>
<td>3 - 3</td>
<td>SCU_EIFR_INTF3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_EIFR">SCU_EIFR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_EMSR_t"><b>SCU_EMSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Emergency Stop Register</b></td></tr>
<tr><td colspan="5"><b>SCU_EMSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int POL:1</td>
<td>0 - 0</td>
<td>SCU_EMSR_POL_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODE:1</td>
<td>1 - 1</td>
<td>SCU_EMSR_MODE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ENON:1</td>
<td>2 - 2</td>
<td>SCU_EMSR_ENON_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EMSF:1</td>
<td>16 - 16</td>
<td>SCU_EMSR_EMSF_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int EMSFM:2</td>
<td>24 - 25</td>
<td>SCU_EMSR_EMSFM_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_EMSR">SCU_EMSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ESRCFGm_t"><b>SCU_ESRCFGm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ESRn Configuration Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ESRCFGm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DFEN:1</td>
<td>4 - 4</td>
<td>SCU_ESRCFGm_DFEN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EDCON:2</td>
<td>7 - 8</td>
<td>SCU_ESRCFGm_EDCON_MASK</td>
<td>0x00000180</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ESRCFG0">SCU_ESRCFG0</a>,    
<a class="url" href="../scu.html#SCU_ESRCFG1">SCU_ESRCFG1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_EXTCON_t"><b>SCU_EXTCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>External Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_EXTCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EN0:1</td>
<td>0 - 0</td>
<td>SCU_EXTCON_EN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SEL0:4</td>
<td>2 - 5</td>
<td>SCU_EXTCON_SEL0_MASK</td>
<td>0x0000003c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int GPTAINSEL:1</td>
<td>6 - 6</td>
<td>SCU_EXTCON_GPTAINSEL_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EN1:1</td>
<td>16 - 16</td>
<td>SCU_EXTCON_EN1_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int NSEL:1</td>
<td>17 - 17</td>
<td>SCU_EXTCON_NSEL_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int SEL1:4</td>
<td>18 - 21</td>
<td>SCU_EXTCON_SEL1_MASK</td>
<td>0x003c0000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int DIV1:8</td>
<td>24 - 31</td>
<td>SCU_EXTCON_DIV1_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_EXTCON">SCU_EXTCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_FDR_t"><b>SCU_FDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>SCU_FDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STEP:10</td>
<td>0 - 9</td>
<td>SCU_FDR_STEP_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DM:2</td>
<td>14 - 15</td>
<td>SCU_FDR_DM_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>16 - 25</td>
<td>SCU_FDR_RESULT_MASK</td>
<td>0x03ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int DISCLK:1</td>
<td>31 - 31</td>
<td>SCU_FDR_DISCLK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_FDR">SCU_FDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_FMR_t"><b>SCU_FMR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Flag Modification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_FMR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FS0:1</td>
<td>0 - 0</td>
<td>SCU_FMR_FS0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FS1:1</td>
<td>1 - 1</td>
<td>SCU_FMR_FS1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int FS2:1</td>
<td>2 - 2</td>
<td>SCU_FMR_FS2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FS3:1</td>
<td>3 - 3</td>
<td>SCU_FMR_FS3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int FC0:1</td>
<td>16 - 16</td>
<td>SCU_FMR_FC0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int FC1:1</td>
<td>17 - 17</td>
<td>SCU_FMR_FC1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int FC2:1</td>
<td>18 - 18</td>
<td>SCU_FMR_FC2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int FC3:1</td>
<td>19 - 19</td>
<td>SCU_FMR_FC3_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_FMR">SCU_FMR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_ID_t"><b>SCU_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Identification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>SCU_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODTYPE:8</td>
<td>8 - 15</td>
<td>SCU_ID_MODTYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MODNUMBER:16</td>
<td>16 - 31</td>
<td>SCU_ID_MODNUMBER_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_ID">SCU_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_IGCR0_t"><b>SCU_IGCR0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Gating Register 0</b></td></tr>
<tr><td colspan="5"><b>SCU_IGCR0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int IPEN00:1</td>
<td>0 - 0</td>
<td>SCU_IGCR0_IPEN00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IPEN01:1</td>
<td>1 - 1</td>
<td>SCU_IGCR0_IPEN01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int IPEN02:1</td>
<td>2 - 2</td>
<td>SCU_IGCR0_IPEN02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int IPEN03:1</td>
<td>3 - 3</td>
<td>SCU_IGCR0_IPEN03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ISS0:2</td>
<td>8 - 9</td>
<td>SCU_IGCR0_ISS0_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GEEN0:1</td>
<td>13 - 13</td>
<td>SCU_IGCR0_GEEN0_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int IGP0:2</td>
<td>14 - 15</td>
<td>SCU_IGCR0_IGP0_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int IPEN10:1</td>
<td>16 - 16</td>
<td>SCU_IGCR0_IPEN10_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int IPEN11:1</td>
<td>17 - 17</td>
<td>SCU_IGCR0_IPEN11_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int IPEN12:1</td>
<td>18 - 18</td>
<td>SCU_IGCR0_IPEN12_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int IPEN13:1</td>
<td>19 - 19</td>
<td>SCU_IGCR0_IPEN13_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int ISS1:2</td>
<td>24 - 25</td>
<td>SCU_IGCR0_ISS1_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int GEEN1:1</td>
<td>29 - 29</td>
<td>SCU_IGCR0_GEEN1_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int IGP1:2</td>
<td>30 - 31</td>
<td>SCU_IGCR0_IGP1_MASK</td>
<td>0xc0000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_IGCR0">SCU_IGCR0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_IGCR1_t"><b>SCU_IGCR1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Gating Register 1</b></td></tr>
<tr><td colspan="5"><b>SCU_IGCR1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int IPEN20:1</td>
<td>0 - 0</td>
<td>SCU_IGCR1_IPEN20_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IPEN21:1</td>
<td>1 - 1</td>
<td>SCU_IGCR1_IPEN21_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int IPEN22:1</td>
<td>2 - 2</td>
<td>SCU_IGCR1_IPEN22_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int IPEN23:1</td>
<td>3 - 3</td>
<td>SCU_IGCR1_IPEN23_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ISS2:2</td>
<td>8 - 9</td>
<td>SCU_IGCR1_ISS2_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GEEN2:1</td>
<td>13 - 13</td>
<td>SCU_IGCR1_GEEN2_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int IGP2:2</td>
<td>14 - 15</td>
<td>SCU_IGCR1_IGP2_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int IPEN30:1</td>
<td>16 - 16</td>
<td>SCU_IGCR1_IPEN30_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int IPEN31:1</td>
<td>17 - 17</td>
<td>SCU_IGCR1_IPEN31_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int IPEN32:1</td>
<td>18 - 18</td>
<td>SCU_IGCR1_IPEN32_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int IPEN33:1</td>
<td>19 - 19</td>
<td>SCU_IGCR1_IPEN33_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int ISS3:2</td>
<td>24 - 25</td>
<td>SCU_IGCR1_ISS3_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int GEEN3:1</td>
<td>29 - 29</td>
<td>SCU_IGCR1_GEEN3_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int IGP3:2</td>
<td>30 - 31</td>
<td>SCU_IGCR1_IGP3_MASK</td>
<td>0xc0000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_IGCR1">SCU_IGCR1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_IN_t"><b>SCU_IN_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Input Register</b></td></tr>
<tr><td colspan="5"><b>SCU_IN_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int P0:1</td>
<td>0 - 0</td>
<td>SCU_IN_P0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int P1:1</td>
<td>1 - 1</td>
<td>SCU_IN_P1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_IN">SCU_IN</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_INTCLR_t"><b>SCU_INTCLR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Clear Register</b></td></tr>
<tr><td colspan="5"><b>SCU_INTCLR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WDTI:1</td>
<td>0 - 0</td>
<td>SCU_INTCLR_WDTI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ERUI0:1</td>
<td>1 - 1</td>
<td>SCU_INTCLR_ERUI0_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ERUI1:1</td>
<td>2 - 2</td>
<td>SCU_INTCLR_ERUI1_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ERUI2:1</td>
<td>3 - 3</td>
<td>SCU_INTCLR_ERUI2_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ERUI3:1</td>
<td>4 - 4</td>
<td>SCU_INTCLR_ERUI3_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FL0I:1</td>
<td>5 - 5</td>
<td>SCU_INTCLR_FL0I_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FL1I:1</td>
<td>6 - 6</td>
<td>SCU_INTCLR_FL1I_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int DTSI:1</td>
<td>7 - 7</td>
<td>SCU_INTCLR_DTSI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_INTCLR">SCU_INTCLR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_INTDIS_t"><b>SCU_INTDIS_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Disable Register</b></td></tr>
<tr><td colspan="5"><b>SCU_INTDIS_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WDTI:1</td>
<td>0 - 0</td>
<td>SCU_INTDIS_WDTI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ERUI0:1</td>
<td>1 - 1</td>
<td>SCU_INTDIS_ERUI0_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ERUI1:1</td>
<td>2 - 2</td>
<td>SCU_INTDIS_ERUI1_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ERUI2:1</td>
<td>3 - 3</td>
<td>SCU_INTDIS_ERUI2_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ERUI3:1</td>
<td>4 - 4</td>
<td>SCU_INTDIS_ERUI3_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FL0I:1</td>
<td>5 - 5</td>
<td>SCU_INTDIS_FL0I_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FL1I:1</td>
<td>6 - 6</td>
<td>SCU_INTDIS_FL1I_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int DTSI:1</td>
<td>7 - 7</td>
<td>SCU_INTDIS_DTSI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_INTDIS">SCU_INTDIS</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_INTNP_t"><b>SCU_INTNP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Node Pointer Register</b></td></tr>
<tr><td colspan="5"><b>SCU_INTNP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WDT:2</td>
<td>0 - 1</td>
<td>SCU_INTNP_WDT_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ERU0:2</td>
<td>2 - 3</td>
<td>SCU_INTNP_ERU0_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ERU1:2</td>
<td>4 - 5</td>
<td>SCU_INTNP_ERU1_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ERU2:2</td>
<td>6 - 7</td>
<td>SCU_INTNP_ERU2_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ERU3:2</td>
<td>8 - 9</td>
<td>SCU_INTNP_ERU3_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FL0:2</td>
<td>10 - 11</td>
<td>SCU_INTNP_FL0_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int FL1:2</td>
<td>12 - 13</td>
<td>SCU_INTNP_FL1_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int DTS:2</td>
<td>14 - 15</td>
<td>SCU_INTNP_DTS_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_INTNP">SCU_INTNP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_INTSET_t"><b>SCU_INTSET_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Set Register</b></td></tr>
<tr><td colspan="5"><b>SCU_INTSET_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WDTI:1</td>
<td>0 - 0</td>
<td>SCU_INTSET_WDTI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ERUI0:1</td>
<td>1 - 1</td>
<td>SCU_INTSET_ERUI0_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ERUI1:1</td>
<td>2 - 2</td>
<td>SCU_INTSET_ERUI1_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ERUI2:1</td>
<td>3 - 3</td>
<td>SCU_INTSET_ERUI2_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ERUI3:1</td>
<td>4 - 4</td>
<td>SCU_INTSET_ERUI3_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FL0I:1</td>
<td>5 - 5</td>
<td>SCU_INTSET_FL0I_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FL1I:1</td>
<td>6 - 6</td>
<td>SCU_INTSET_FL1I_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int DTSI:1</td>
<td>7 - 7</td>
<td>SCU_INTSET_DTSI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_INTSET">SCU_INTSET</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_INTSTAT_t"><b>SCU_INTSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_INTSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WDTI:1</td>
<td>0 - 0</td>
<td>SCU_INTSTAT_WDTI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ERUI0:1</td>
<td>1 - 1</td>
<td>SCU_INTSTAT_ERUI0_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ERUI1:1</td>
<td>2 - 2</td>
<td>SCU_INTSTAT_ERUI1_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ERUI2:1</td>
<td>3 - 3</td>
<td>SCU_INTSTAT_ERUI2_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ERUI3:1</td>
<td>4 - 4</td>
<td>SCU_INTSTAT_ERUI3_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FL0I:1</td>
<td>5 - 5</td>
<td>SCU_INTSTAT_FL0I_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FL1I:1</td>
<td>6 - 6</td>
<td>SCU_INTSTAT_FL1I_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int DTSI:1</td>
<td>7 - 7</td>
<td>SCU_INTSTAT_DTSI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_INTSTAT">SCU_INTSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_IOCR_t"><b>SCU_IOCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Input/Output Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_IOCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PC0:4</td>
<td>4 - 7</td>
<td>SCU_IOCR_PC0_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PC1:4</td>
<td>12 - 15</td>
<td>SCU_IOCR_PC1_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_IOCR">SCU_IOCR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_MANID_t"><b>SCU_MANID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Manufacturer Identification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_MANID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DEPT:5</td>
<td>0 - 4</td>
<td>SCU_MANID_DEPT_MASK</td>
<td>0x0000001f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MANUF:11</td>
<td>5 - 15</td>
<td>SCU_MANID_MANUF_MASK</td>
<td>0x0000ffe0</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_MANID">SCU_MANID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_OMR_t"><b>SCU_OMR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Output Modification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_OMR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PS0:1</td>
<td>0 - 0</td>
<td>SCU_OMR_PS0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PS1:1</td>
<td>1 - 1</td>
<td>SCU_OMR_PS1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int PR0:1</td>
<td>16 - 16</td>
<td>SCU_OMR_PR0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PR1:1</td>
<td>17 - 17</td>
<td>SCU_OMR_PR1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_OMR">SCU_OMR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_OSCCON_t"><b>SCU_OSCCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>OSC Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_OSCCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PLLLV:1</td>
<td>1 - 1</td>
<td>SCU_OSCCON_PLLLV_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int OSCRES:1</td>
<td>2 - 2</td>
<td>SCU_OSCCON_OSCRES_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int GAINSEL:2</td>
<td>3 - 4</td>
<td>SCU_OSCCON_GAINSEL_MASK</td>
<td>0x00000018</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int MODE:2</td>
<td>5 - 6</td>
<td>SCU_OSCCON_MODE_MASK</td>
<td>0x00000060</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PLLHV:1</td>
<td>8 - 8</td>
<td>SCU_OSCCON_PLLHV_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int X1D:1</td>
<td>10 - 10</td>
<td>SCU_OSCCON_X1D_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int X1DEN:1</td>
<td>11 - 11</td>
<td>SCU_OSCCON_X1DEN_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int OSCVAL:5</td>
<td>16 - 20</td>
<td>SCU_OSCCON_OSCVAL_MASK</td>
<td>0x001f0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_OSCCON">SCU_OSCCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_OUT_t"><b>SCU_OUT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Output Register</b></td></tr>
<tr><td colspan="5"><b>SCU_OUT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int P0:1</td>
<td>0 - 0</td>
<td>SCU_OUT_P0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int P1:1</td>
<td>1 - 1</td>
<td>SCU_OUT_P1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_OUT">SCU_OUT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PDRR_t"><b>SCU_PDRR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Pattern Detection Result Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PDRR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PDR0:1</td>
<td>0 - 0</td>
<td>SCU_PDRR_PDR0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PDR1:1</td>
<td>1 - 1</td>
<td>SCU_PDRR_PDR1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int PDR2:1</td>
<td>2 - 2</td>
<td>SCU_PDRR_PDR2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int PDR3:1</td>
<td>3 - 3</td>
<td>SCU_PDRR_PDR3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PDRR">SCU_PDRR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLCON0_t"><b>SCU_PLLCON0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL Configuration 0 Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLCON0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int VCOBYP:1</td>
<td>0 - 0</td>
<td>SCU_PLLCON0_VCOBYP_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int VCOPWD:1</td>
<td>1 - 1</td>
<td>SCU_PLLCON0_VCOPWD_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int MODEN:1</td>
<td>2 - 2</td>
<td>SCU_PLLCON0_MODEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SETFINDIS:1</td>
<td>4 - 4</td>
<td>SCU_PLLCON0_SETFINDIS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CLRFINDIS:1</td>
<td>5 - 5</td>
<td>SCU_PLLCON0_CLRFINDIS_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCDISCDIS:1</td>
<td>6 - 6</td>
<td>SCU_PLLCON0_OSCDISCDIS_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NDIV:7</td>
<td>9 - 15</td>
<td>SCU_PLLCON0_NDIV_MASK</td>
<td>0x0000fe00</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int RESLD:1</td>
<td>18 - 18</td>
<td>SCU_PLLCON0_RESLD_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int PDIV:4</td>
<td>24 - 27</td>
<td>SCU_PLLCON0_PDIV_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLCON0">SCU_PLLCON0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLCON1_t"><b>SCU_PLLCON1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL Configuration 1 Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLCON1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int K2DIV:7</td>
<td>0 - 6</td>
<td>SCU_PLLCON1_K2DIV_MASK</td>
<td>0x0000007f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int K1DIV:7</td>
<td>16 - 22</td>
<td>SCU_PLLCON1_K1DIV_MASK</td>
<td>0x007f0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLCON1">SCU_PLLCON1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLERAYCON0_t"><b>SCU_PLLERAYCON0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL_ERAY Configuration 0 Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLERAYCON0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int VCOBYP:1</td>
<td>0 - 0</td>
<td>SCU_PLLERAYCON0_VCOBYP_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int VCOPWD:1</td>
<td>1 - 1</td>
<td>SCU_PLLERAYCON0_VCOPWD_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SETFINDIS:1</td>
<td>4 - 4</td>
<td>SCU_PLLERAYCON0_SETFINDIS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CLRFINDIS:1</td>
<td>5 - 5</td>
<td>SCU_PLLERAYCON0_CLRFINDIS_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCDISCDIS:1</td>
<td>6 - 6</td>
<td>SCU_PLLERAYCON0_OSCDISCDIS_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NDIV:5</td>
<td>9 - 13</td>
<td>SCU_PLLERAYCON0_NDIV_MASK</td>
<td>0x00003e00</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int RESLD:1</td>
<td>18 - 18</td>
<td>SCU_PLLERAYCON0_RESLD_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLERAYCON0">SCU_PLLERAYCON0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLERAYCON1_t"><b>SCU_PLLERAYCON1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL_ERAY Configuration 1 Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLERAYCON1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int K2DIV:7</td>
<td>0 - 6</td>
<td>SCU_PLLERAYCON1_K2DIV_MASK</td>
<td>0x0000007f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int K1DIV:7</td>
<td>16 - 22</td>
<td>SCU_PLLERAYCON1_K1DIV_MASK</td>
<td>0x007f0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLERAYCON1">SCU_PLLERAYCON1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLERAYSTAT_t"><b>SCU_PLLERAYSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL_ERAY Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLERAYSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int VCOBYST:1</td>
<td>0 - 0</td>
<td>SCU_PLLERAYSTAT_VCOBYST_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PWDSTAT:1</td>
<td>1 - 1</td>
<td>SCU_PLLERAYSTAT_PWDSTAT_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int VCOLOCK:1</td>
<td>2 - 2</td>
<td>SCU_PLLERAYSTAT_VCOLOCK_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FINDIS:1</td>
<td>3 - 3</td>
<td>SCU_PLLERAYSTAT_FINDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int K1RDY:1</td>
<td>4 - 4</td>
<td>SCU_PLLERAYSTAT_K1RDY_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int K2RDY:1</td>
<td>5 - 5</td>
<td>SCU_PLLERAYSTAT_K2RDY_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLERAYSTAT">SCU_PLLERAYSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PLLSTAT_t"><b>SCU_PLLSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>PLL Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PLLSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int VCOBYST:1</td>
<td>0 - 0</td>
<td>SCU_PLLSTAT_VCOBYST_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PWDSTAT:1</td>
<td>1 - 1</td>
<td>SCU_PLLSTAT_PWDSTAT_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int VCOLOCK:1</td>
<td>2 - 2</td>
<td>SCU_PLLSTAT_VCOLOCK_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int FINDIS:1</td>
<td>3 - 3</td>
<td>SCU_PLLSTAT_FINDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int K1RDY:1</td>
<td>4 - 4</td>
<td>SCU_PLLSTAT_K1RDY_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int K2RDY:1</td>
<td>5 - 5</td>
<td>SCU_PLLSTAT_K2RDY_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int MODRUN:1</td>
<td>7 - 7</td>
<td>SCU_PLLSTAT_MODRUN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PLLSTAT">SCU_PLLSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_PMCSR_t"><b>SCU_PMCSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Power Management Control and Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_PMCSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQSLP:2</td>
<td>0 - 1</td>
<td>SCU_PMCSR_REQSLP_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PMST:3</td>
<td>8 - 10</td>
<td>SCU_PMCSR_PMST_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_PMCSR">SCU_PMCSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_RSTCNTCON_t"><b>SCU_RSTCNTCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Reset Counter Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_RSTCNTCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RELSA:16</td>
<td>0 - 15</td>
<td>SCU_RSTCNTCON_RELSA_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RELD:16</td>
<td>16 - 31</td>
<td>SCU_RSTCNTCON_RELD_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_RSTCNTCON">SCU_RSTCNTCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_RSTCON_t"><b>SCU_RSTCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Reset Configuration Register</b></td></tr>
<tr><td colspan="5"><b>SCU_RSTCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0:2</td>
<td>0 - 1</td>
<td>SCU_RSTCON_ESR0_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1:2</td>
<td>2 - 3</td>
<td>SCU_RSTCON_ESR1_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WDT:2</td>
<td>6 - 7</td>
<td>SCU_RSTCON_WDT_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SW:2</td>
<td>8 - 9</td>
<td>SCU_RSTCON_SW_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_RSTCON">SCU_RSTCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_RSTSTAT_t"><b>SCU_RSTSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Reset Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_RSTSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0:1</td>
<td>0 - 0</td>
<td>SCU_RSTSTAT_ESR0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1:1</td>
<td>1 - 1</td>
<td>SCU_RSTSTAT_ESR1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WDT:1</td>
<td>3 - 3</td>
<td>SCU_RSTSTAT_WDT_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SW:1</td>
<td>4 - 4</td>
<td>SCU_RSTSTAT_SW_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PORST:1</td>
<td>16 - 16</td>
<td>SCU_RSTSTAT_PORST_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int OCDS:1</td>
<td>17 - 17</td>
<td>SCU_RSTSTAT_OCDS_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CB0:1</td>
<td>18 - 18</td>
<td>SCU_RSTSTAT_CB0_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CB1:1</td>
<td>19 - 19</td>
<td>SCU_RSTSTAT_CB1_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CB3:1</td>
<td>20 - 20</td>
<td>SCU_RSTSTAT_CB3_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int TP:1</td>
<td>21 - 21</td>
<td>SCU_RSTSTAT_TP_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_RSTSTAT">SCU_RSTSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_RTID_t"><b>SCU_RTID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Redesign Tracing Identification Register</b></td></tr>
<tr><td colspan="5"><b>SCU_RTID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RT0:1</td>
<td>0 - 0</td>
<td>SCU_RTID_RT0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RT1:1</td>
<td>1 - 1</td>
<td>SCU_RTID_RT1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RT2:1</td>
<td>2 - 2</td>
<td>SCU_RTID_RT2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int RT3:1</td>
<td>3 - 3</td>
<td>SCU_RTID_RT3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int RT4:1</td>
<td>4 - 4</td>
<td>SCU_RTID_RT4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RT5:1</td>
<td>5 - 5</td>
<td>SCU_RTID_RT5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RT6:1</td>
<td>6 - 6</td>
<td>SCU_RTID_RT6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int RT7:1</td>
<td>7 - 7</td>
<td>SCU_RTID_RT7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int RT8:1</td>
<td>8 - 8</td>
<td>SCU_RTID_RT8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RT9:1</td>
<td>9 - 9</td>
<td>SCU_RTID_RT9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int RT10:1</td>
<td>10 - 10</td>
<td>SCU_RTID_RT10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int RT11:1</td>
<td>11 - 11</td>
<td>SCU_RTID_RT11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int RT12:1</td>
<td>12 - 12</td>
<td>SCU_RTID_RT12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RT13:1</td>
<td>13 - 13</td>
<td>SCU_RTID_RT13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int RT14:1</td>
<td>14 - 14</td>
<td>SCU_RTID_RT14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RT15:1</td>
<td>15 - 15</td>
<td>SCU_RTID_RT15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_RTID">SCU_RTID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_SRCm_t"><b>SCU_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Service Request Control n Register</b></td></tr>
<tr><td colspan="5"><b>SCU_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SCU_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SCU_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SCU_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SCU_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SCU_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SCU_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_SRC0">SCU_SRC0</a>,    
<a class="url" href="../scu.html#SCU_SRC1">SCU_SRC1</a>,    
<a class="url" href="../scu.html#SCU_SRC2">SCU_SRC2</a>,    
<a class="url" href="../scu.html#SCU_SRC3">SCU_SRC3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_STCON_t"><b>SCU_STCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Start-up Configuration Register</b></td></tr>
<tr><td colspan="5"><b>SCU_STCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int HWCFG:8</td>
<td>0 - 7</td>
<td>SCU_STCON_HWCFG_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SFCBAE:1</td>
<td>13 - 13</td>
<td>SCU_STCON_SFCBAE_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CFCBAE:1</td>
<td>14 - 14</td>
<td>SCU_STCON_CFCBAE_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int STP:1</td>
<td>15 - 15</td>
<td>SCU_STCON_STP_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_STCON">SCU_STCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_STSTAT_t"><b>SCU_STSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Start-up Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_STSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int HWCFG:8</td>
<td>0 - 7</td>
<td>SCU_STSTAT_HWCFG_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int Mode:1</td>
<td>15 - 15</td>
<td>SCU_STSTAT_Mode_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int FCBAE:1</td>
<td>16 - 16</td>
<td>SCU_STSTAT_FCBAE_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int LUDIS:1</td>
<td>17 - 17</td>
<td>SCU_STSTAT_LUDIS_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int TRSTL:1</td>
<td>19 - 19</td>
<td>SCU_STSTAT_TRSTL_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int SPDEN:1</td>
<td>20 - 20</td>
<td>SCU_STSTAT_SPDEN_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_STSTAT">SCU_STSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_SWRSTCON_t"><b>SCU_SWRSTCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Software Reset Configuration Register</b></td></tr>
<tr><td colspan="5"><b>SCU_SWRSTCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SWBOOT:1</td>
<td>0 - 0</td>
<td>SCU_SWRSTCON_SWBOOT_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SWRSTREQ:1</td>
<td>1 - 1</td>
<td>SCU_SWRSTCON_SWRSTREQ_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SWCFG:8</td>
<td>8 - 15</td>
<td>SCU_SWRSTCON_SWCFG_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_SWRSTCON">SCU_SWRSTCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_SYSCON_t"><b>SCU_SYSCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>System Control Register</b></td></tr>
<tr><td colspan="5"><b>SCU_SYSCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CCTRIG0:1</td>
<td>0 - 0</td>
<td>SCU_SYSCON_CCTRIG0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CCTRIG1:1</td>
<td>1 - 1</td>
<td>SCU_SYSCON_CCTRIG1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int GPTAIS:2</td>
<td>2 - 3</td>
<td>SCU_SYSCON_GPTAIS_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SETLUDIS:1</td>
<td>4 - 4</td>
<td>SCU_SYSCON_SETLUDIS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SETEXTBEN:1</td>
<td>5 - 5</td>
<td>SCU_SYSCON_SETEXTBEN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_SYSCON">SCU_SYSCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_TRAPCLR_t"><b>SCU_TRAPCLR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trap Clear Register</b></td></tr>
<tr><td colspan="5"><b>SCU_TRAPCLR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0T:1</td>
<td>0 - 0</td>
<td>SCU_TRAPCLR_ESR0T_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1T:1</td>
<td>1 - 1</td>
<td>SCU_TRAPCLR_ESR1T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WDTT:1</td>
<td>3 - 3</td>
<td>SCU_TRAPCLR_WDTT_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECCT:1</td>
<td>4 - 4</td>
<td>SCU_TRAPCLR_ECCT_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int OSCLWDTT:1</td>
<td>5 - 5</td>
<td>SCU_TRAPCLR_OSCLWDTT_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCHWDTT:1</td>
<td>6 - 6</td>
<td>SCU_TRAPCLR_OSCHWDTT_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OSCSPWDTT:1</td>
<td>7 - 7</td>
<td>SCU_TRAPCLR_OSCSPWDTT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SYSVCOLCKT:1</td>
<td>8 - 8</td>
<td>SCU_TRAPCLR_SYSVCOLCKT_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ERAYVCOLCKT:1</td>
<td>9 - 9</td>
<td>SCU_TRAPCLR_ERAYVCOLCKT_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_TRAPCLR">SCU_TRAPCLR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_TRAPDIS_t"><b>SCU_TRAPDIS_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trap Disable Register</b></td></tr>
<tr><td colspan="5"><b>SCU_TRAPDIS_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0T:1</td>
<td>0 - 0</td>
<td>SCU_TRAPDIS_ESR0T_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1T:1</td>
<td>1 - 1</td>
<td>SCU_TRAPDIS_ESR1T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WDTT:1</td>
<td>3 - 3</td>
<td>SCU_TRAPDIS_WDTT_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECCT:1</td>
<td>4 - 4</td>
<td>SCU_TRAPDIS_ECCT_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int OSCLWDTT:1</td>
<td>5 - 5</td>
<td>SCU_TRAPDIS_OSCLWDTT_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCHWDTT:1</td>
<td>6 - 6</td>
<td>SCU_TRAPDIS_OSCHWDTT_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OSCSPWDTT:1</td>
<td>7 - 7</td>
<td>SCU_TRAPDIS_OSCSPWDTT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SYSVCOLCKT:1</td>
<td>8 - 8</td>
<td>SCU_TRAPDIS_SYSVCOLCKT_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ERAYVCOLCKT:1</td>
<td>9 - 9</td>
<td>SCU_TRAPDIS_ERAYVCOLCKT_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_TRAPDIS">SCU_TRAPDIS</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_TRAPSET_t"><b>SCU_TRAPSET_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trap Set Register</b></td></tr>
<tr><td colspan="5"><b>SCU_TRAPSET_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0T:1</td>
<td>0 - 0</td>
<td>SCU_TRAPSET_ESR0T_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1T:1</td>
<td>1 - 1</td>
<td>SCU_TRAPSET_ESR1T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WDTT:1</td>
<td>3 - 3</td>
<td>SCU_TRAPSET_WDTT_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECCT:1</td>
<td>4 - 4</td>
<td>SCU_TRAPSET_ECCT_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int OSCLWDTT:1</td>
<td>5 - 5</td>
<td>SCU_TRAPSET_OSCLWDTT_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCHWDTT:1</td>
<td>6 - 6</td>
<td>SCU_TRAPSET_OSCHWDTT_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OSCSPWDTT:1</td>
<td>7 - 7</td>
<td>SCU_TRAPSET_OSCSPWDTT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SYSVCOLCKT:1</td>
<td>8 - 8</td>
<td>SCU_TRAPSET_SYSVCOLCKT_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ERAYVCOLCKT:1</td>
<td>9 - 9</td>
<td>SCU_TRAPSET_ERAYVCOLCKT_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_TRAPSET">SCU_TRAPSET</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SCU_TRAPSTAT_t"><b>SCU_TRAPSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trap Status Register</b></td></tr>
<tr><td colspan="5"><b>SCU_TRAPSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ESR0T:1</td>
<td>0 - 0</td>
<td>SCU_TRAPSTAT_ESR0T_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ESR1T:1</td>
<td>1 - 1</td>
<td>SCU_TRAPSTAT_ESR1T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WDTT:1</td>
<td>3 - 3</td>
<td>SCU_TRAPSTAT_WDTT_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECCT:1</td>
<td>4 - 4</td>
<td>SCU_TRAPSTAT_ECCT_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int OSCLWDTT:1</td>
<td>5 - 5</td>
<td>SCU_TRAPSTAT_OSCLWDTT_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int OSCHWDTT:1</td>
<td>6 - 6</td>
<td>SCU_TRAPSTAT_OSCHWDTT_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OSCSPWDTT:1</td>
<td>7 - 7</td>
<td>SCU_TRAPSTAT_OSCSPWDTT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SYSVCOLCKT:1</td>
<td>8 - 8</td>
<td>SCU_TRAPSTAT_SYSVCOLCKT_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ERAYVCOLCKT:1</td>
<td>9 - 9</td>
<td>SCU_TRAPSTAT_ERAYVCOLCKT_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#SCU_TRAPSTAT">SCU_TRAPSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_ADRCRm_t"><b>SDMA_ADRCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Address Control Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_ADRCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SMF:3</td>
<td>0 - 2</td>
<td>SDMA_ADRCRm_SMF_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int INCS:1</td>
<td>3 - 3</td>
<td>SDMA_ADRCRm_INCS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int DMF:3</td>
<td>4 - 6</td>
<td>SDMA_ADRCRm_DMF_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int INCD:1</td>
<td>7 - 7</td>
<td>SDMA_ADRCRm_INCD_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CBLS:4</td>
<td>8 - 11</td>
<td>SDMA_ADRCRm_CBLS_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CBLD:4</td>
<td>12 - 15</td>
<td>SDMA_ADRCRm_CBLD_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SHCT:2</td>
<td>16 - 17</td>
<td>SDMA_ADRCRm_SHCT_MASK</td>
<td>0x00030000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SHWEN:1</td>
<td>18 - 18</td>
<td>SDMA_ADRCRm_SHWEN_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_ADRCR00">SDMA_ADRCR00</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR01">SDMA_ADRCR01</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR02">SDMA_ADRCR02</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR03">SDMA_ADRCR03</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR04">SDMA_ADRCR04</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR05">SDMA_ADRCR05</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR06">SDMA_ADRCR06</a>,    
<a class="url" href="../sdma.html#SDMA_ADRCR07">SDMA_ADRCR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CHCRm_t"><b>SDMA_CHCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Control Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CHCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TREL:10</td>
<td>0 - 9</td>
<td>SDMA_CHCRm_TREL_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PRSEL:4</td>
<td>12 - 15</td>
<td>SDMA_CHCRm_PRSEL_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int BLKM:3</td>
<td>16 - 18</td>
<td>SDMA_CHCRm_BLKM_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RROAT:1</td>
<td>19 - 19</td>
<td>SDMA_CHCRm_RROAT_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CHMODE:1</td>
<td>20 - 20</td>
<td>SDMA_CHCRm_CHMODE_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHDW:2</td>
<td>21 - 22</td>
<td>SDMA_CHCRm_CHDW_MASK</td>
<td>0x00600000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int PATSEL:2</td>
<td>24 - 25</td>
<td>SDMA_CHCRm_PATSEL_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int CHPRIO:1</td>
<td>28 - 28</td>
<td>SDMA_CHCRm_CHPRIO_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CHCR00">SDMA_CHCR00</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR01">SDMA_CHCR01</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR02">SDMA_CHCR02</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR03">SDMA_CHCR03</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR04">SDMA_CHCR04</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR05">SDMA_CHCR05</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR06">SDMA_CHCR06</a>,    
<a class="url" href="../sdma.html#SDMA_CHCR07">SDMA_CHCR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CHICRm_t"><b>SDMA_CHICRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Interrupt Control Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CHICRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WRPSE:1</td>
<td>0 - 0</td>
<td>SDMA_CHICRm_WRPSE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int WRPDE:1</td>
<td>1 - 1</td>
<td>SDMA_CHICRm_WRPDE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int INTCT:2</td>
<td>2 - 3</td>
<td>SDMA_CHICRm_INTCT_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WRPP:4</td>
<td>4 - 7</td>
<td>SDMA_CHICRm_WRPP_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int INTP:4</td>
<td>8 - 11</td>
<td>SDMA_CHICRm_INTP_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int IRDV:4</td>
<td>12 - 15</td>
<td>SDMA_CHICRm_IRDV_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CHICR00">SDMA_CHICR00</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR01">SDMA_CHICR01</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR02">SDMA_CHICR02</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR03">SDMA_CHICR03</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR04">SDMA_CHICR04</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR05">SDMA_CHICR05</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR06">SDMA_CHICR06</a>,    
<a class="url" href="../sdma.html#SDMA_CHICR07">SDMA_CHICR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CHRSTR_t"><b>SDMA_CHRSTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel Reset Request Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CHRSTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CH00:1</td>
<td>0 - 0</td>
<td>SDMA_CHRSTR_CH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH01:1</td>
<td>1 - 1</td>
<td>SDMA_CHRSTR_CH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CH02:1</td>
<td>2 - 2</td>
<td>SDMA_CHRSTR_CH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CH03:1</td>
<td>3 - 3</td>
<td>SDMA_CHRSTR_CH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CH04:1</td>
<td>4 - 4</td>
<td>SDMA_CHRSTR_CH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CH05:1</td>
<td>5 - 5</td>
<td>SDMA_CHRSTR_CH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CH06:1</td>
<td>6 - 6</td>
<td>SDMA_CHRSTR_CH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CH07:1</td>
<td>7 - 7</td>
<td>SDMA_CHRSTR_CH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CHRSTR">SDMA_CHRSTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CHSRm_t"><b>SDMA_CHSRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Status Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CHSRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TCOUNT:10</td>
<td>0 - 9</td>
<td>SDMA_CHSRm_TCOUNT_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int LXO:1</td>
<td>15 - 15</td>
<td>SDMA_CHSRm_LXO_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CHSR00">SDMA_CHSR00</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR01">SDMA_CHSR01</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR02">SDMA_CHSR02</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR03">SDMA_CHSR03</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR04">SDMA_CHSR04</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR05">SDMA_CHSR05</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR06">SDMA_CHSR06</a>,    
<a class="url" href="../sdma.html#SDMA_CHSR07">SDMA_CHSR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CLC_t"><b>SDMA_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>SDMA_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>SDMA_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>SDMA_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>SDMA_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>SDMA_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>SDMA_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CLC">SDMA_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_CLRE_t"><b>SDMA_CLRE_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Clear Error Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_CLRE_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CTL00:1</td>
<td>0 - 0</td>
<td>SDMA_CLRE_CTL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CTL01:1</td>
<td>1 - 1</td>
<td>SDMA_CLRE_CTL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CTL02:1</td>
<td>2 - 2</td>
<td>SDMA_CLRE_CTL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CTL03:1</td>
<td>3 - 3</td>
<td>SDMA_CLRE_CTL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CTL04:1</td>
<td>4 - 4</td>
<td>SDMA_CLRE_CTL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CTL05:1</td>
<td>5 - 5</td>
<td>SDMA_CLRE_CTL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CTL06:1</td>
<td>6 - 6</td>
<td>SDMA_CLRE_CTL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CTL07:1</td>
<td>7 - 7</td>
<td>SDMA_CLRE_CTL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CME0SER:1</td>
<td>16 - 16</td>
<td>SDMA_CLRE_CME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CME0DER:1</td>
<td>17 - 17</td>
<td>SDMA_CLRE_CME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CFPIER:1</td>
<td>20 - 20</td>
<td>SDMA_CLRE_CFPIER_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_CLRE">SDMA_CLRE</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_DADRm_t"><b>SDMA_DADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Destination Address Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_DADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DADR:32</td>
<td>0 - 31</td>
<td>SDMA_DADRm_DADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_DADR00">SDMA_DADR00</a>,    
<a class="url" href="../sdma.html#SDMA_DADR01">SDMA_DADR01</a>,    
<a class="url" href="../sdma.html#SDMA_DADR02">SDMA_DADR02</a>,    
<a class="url" href="../sdma.html#SDMA_DADR03">SDMA_DADR03</a>,    
<a class="url" href="../sdma.html#SDMA_DADR04">SDMA_DADR04</a>,    
<a class="url" href="../sdma.html#SDMA_DADR05">SDMA_DADR05</a>,    
<a class="url" href="../sdma.html#SDMA_DADR06">SDMA_DADR06</a>,    
<a class="url" href="../sdma.html#SDMA_DADR07">SDMA_DADR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_DAMAXm_t"><b>SDMA_DAMAXm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Destination Address Upper Boundary Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_DAMAXm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DAMAX:32</td>
<td>0 - 31</td>
<td>SDMA_DAMAXm_DAMAX_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_DAMAX00">SDMA_DAMAX00</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX01">SDMA_DAMAX01</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX02">SDMA_DAMAX02</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX03">SDMA_DAMAX03</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX04">SDMA_DAMAX04</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX05">SDMA_DAMAX05</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX06">SDMA_DAMAX06</a>,    
<a class="url" href="../sdma.html#SDMA_DAMAX07">SDMA_DAMAX07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_DAMINm_t"><b>SDMA_DAMINm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Destination Address Lower Boundary Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_DAMINm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DAMIN:32</td>
<td>0 - 31</td>
<td>SDMA_DAMINm_DAMIN_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_DAMIN00">SDMA_DAMIN00</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN01">SDMA_DAMIN01</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN02">SDMA_DAMIN02</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN03">SDMA_DAMIN03</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN04">SDMA_DAMIN04</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN05">SDMA_DAMIN05</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN06">SDMA_DAMIN06</a>,    
<a class="url" href="../sdma.html#SDMA_DAMIN07">SDMA_DAMIN07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_DCRCm_t"><b>SDMA_DCRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Destination Address CRC Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_DCRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DCRC:32</td>
<td>0 - 31</td>
<td>SDMA_DCRCm_DCRC_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_DCRC00">SDMA_DCRC00</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC01">SDMA_DCRC01</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC02">SDMA_DCRC02</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC03">SDMA_DCRC03</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC04">SDMA_DCRC04</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC05">SDMA_DCRC05</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC06">SDMA_DCRC06</a>,    
<a class="url" href="../sdma.html#SDMA_DCRC07">SDMA_DCRC07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_EER_t"><b>SDMA_EER_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Enable Error Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_EER_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ETRL00:1</td>
<td>0 - 0</td>
<td>SDMA_EER_ETRL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ETRL01:1</td>
<td>1 - 1</td>
<td>SDMA_EER_ETRL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ETRL02:1</td>
<td>2 - 2</td>
<td>SDMA_EER_ETRL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ETRL03:1</td>
<td>3 - 3</td>
<td>SDMA_EER_ETRL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ETRL04:1</td>
<td>4 - 4</td>
<td>SDMA_EER_ETRL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ETRL05:1</td>
<td>5 - 5</td>
<td>SDMA_EER_ETRL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ETRL06:1</td>
<td>6 - 6</td>
<td>SDMA_EER_ETRL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ETRL07:1</td>
<td>7 - 7</td>
<td>SDMA_EER_ETRL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EME0SER:1</td>
<td>16 - 16</td>
<td>SDMA_EER_EME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int EME0DER:1</td>
<td>17 - 17</td>
<td>SDMA_EER_EME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int ME0INP:4</td>
<td>20 - 23</td>
<td>SDMA_EER_ME0INP_MASK</td>
<td>0x00f00000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int TRLINP:4</td>
<td>28 - 31</td>
<td>SDMA_EER_TRLINP_MASK</td>
<td>0xf0000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_EER">SDMA_EER</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_ERRSR_t"><b>SDMA_ERRSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Error Status Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_ERRSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TRL00:1</td>
<td>0 - 0</td>
<td>SDMA_ERRSR_TRL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRL01:1</td>
<td>1 - 1</td>
<td>SDMA_ERRSR_TRL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TRL02:1</td>
<td>2 - 2</td>
<td>SDMA_ERRSR_TRL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TRL03:1</td>
<td>3 - 3</td>
<td>SDMA_ERRSR_TRL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TRL04:1</td>
<td>4 - 4</td>
<td>SDMA_ERRSR_TRL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int TRL05:1</td>
<td>5 - 5</td>
<td>SDMA_ERRSR_TRL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int TRL06:1</td>
<td>6 - 6</td>
<td>SDMA_ERRSR_TRL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TRL07:1</td>
<td>7 - 7</td>
<td>SDMA_ERRSR_TRL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ME0SER:1</td>
<td>16 - 16</td>
<td>SDMA_ERRSR_ME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int ME0DER:1</td>
<td>17 - 17</td>
<td>SDMA_ERRSR_ME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int FPIER:1</td>
<td>20 - 20</td>
<td>SDMA_ERRSR_FPIER_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int LECME0:3</td>
<td>24 - 26</td>
<td>SDMA_ERRSR_LECME0_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_ERRSR">SDMA_ERRSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_GINTR_t"><b>SDMA_GINTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Global Interrupt Set Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_GINTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SIDMA0:1</td>
<td>0 - 0</td>
<td>SDMA_GINTR_SIDMA0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SIDMA1:1</td>
<td>1 - 1</td>
<td>SDMA_GINTR_SIDMA1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SIDMA2:1</td>
<td>2 - 2</td>
<td>SDMA_GINTR_SIDMA2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SIDMA3:1</td>
<td>3 - 3</td>
<td>SDMA_GINTR_SIDMA3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SIDMA4:1</td>
<td>4 - 4</td>
<td>SDMA_GINTR_SIDMA4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SIDMA5:1</td>
<td>5 - 5</td>
<td>SDMA_GINTR_SIDMA5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SIDMA6:1</td>
<td>6 - 6</td>
<td>SDMA_GINTR_SIDMA6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SIDMA7:1</td>
<td>7 - 7</td>
<td>SDMA_GINTR_SIDMA7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SIDMA8:1</td>
<td>8 - 8</td>
<td>SDMA_GINTR_SIDMA8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SIDMA9:1</td>
<td>9 - 9</td>
<td>SDMA_GINTR_SIDMA9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SIDMA10:1</td>
<td>10 - 10</td>
<td>SDMA_GINTR_SIDMA10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SIDMA11:1</td>
<td>11 - 11</td>
<td>SDMA_GINTR_SIDMA11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SIDMA12:1</td>
<td>12 - 12</td>
<td>SDMA_GINTR_SIDMA12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SIDMA13:1</td>
<td>13 - 13</td>
<td>SDMA_GINTR_SIDMA13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SIDMA14:1</td>
<td>14 - 14</td>
<td>SDMA_GINTR_SIDMA14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SIDMA15:1</td>
<td>15 - 15</td>
<td>SDMA_GINTR_SIDMA15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_GINTR">SDMA_GINTR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_HTREQ_t"><b>SDMA_HTREQ_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Hardware Transaction Request Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_HTREQ_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ECH00:1</td>
<td>0 - 0</td>
<td>SDMA_HTREQ_ECH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ECH01:1</td>
<td>1 - 1</td>
<td>SDMA_HTREQ_ECH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ECH02:1</td>
<td>2 - 2</td>
<td>SDMA_HTREQ_ECH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ECH03:1</td>
<td>3 - 3</td>
<td>SDMA_HTREQ_ECH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECH04:1</td>
<td>4 - 4</td>
<td>SDMA_HTREQ_ECH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ECH05:1</td>
<td>5 - 5</td>
<td>SDMA_HTREQ_ECH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ECH06:1</td>
<td>6 - 6</td>
<td>SDMA_HTREQ_ECH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ECH07:1</td>
<td>7 - 7</td>
<td>SDMA_HTREQ_ECH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int DCH00:1</td>
<td>16 - 16</td>
<td>SDMA_HTREQ_DCH00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int DCH01:1</td>
<td>17 - 17</td>
<td>SDMA_HTREQ_DCH01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int DCH02:1</td>
<td>18 - 18</td>
<td>SDMA_HTREQ_DCH02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int DCH03:1</td>
<td>19 - 19</td>
<td>SDMA_HTREQ_DCH03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int DCH04:1</td>
<td>20 - 20</td>
<td>SDMA_HTREQ_DCH04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int DCH05:1</td>
<td>21 - 21</td>
<td>SDMA_HTREQ_DCH05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int DCH06:1</td>
<td>22 - 22</td>
<td>SDMA_HTREQ_DCH06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int DCH07:1</td>
<td>23 - 23</td>
<td>SDMA_HTREQ_DCH07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_HTREQ">SDMA_HTREQ</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_ID_t"><b>SDMA_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>SDMA_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_TYPE:8</td>
<td>8 - 15</td>
<td>SDMA_ID_MOD_TYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD_NUMBER:16</td>
<td>16 - 31</td>
<td>SDMA_ID_MOD_NUMBER_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_ID">SDMA_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_INTCR_t"><b>SDMA_INTCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Interrupt Clear Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_INTCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CICH00:1</td>
<td>0 - 0</td>
<td>SDMA_INTCR_CICH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CICH01:1</td>
<td>1 - 1</td>
<td>SDMA_INTCR_CICH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CICH02:1</td>
<td>2 - 2</td>
<td>SDMA_INTCR_CICH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CICH03:1</td>
<td>3 - 3</td>
<td>SDMA_INTCR_CICH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CICH04:1</td>
<td>4 - 4</td>
<td>SDMA_INTCR_CICH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CICH05:1</td>
<td>5 - 5</td>
<td>SDMA_INTCR_CICH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CICH06:1</td>
<td>6 - 6</td>
<td>SDMA_INTCR_CICH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CICH07:1</td>
<td>7 - 7</td>
<td>SDMA_INTCR_CICH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CWRP00:1</td>
<td>16 - 16</td>
<td>SDMA_INTCR_CWRP00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CWRP01:1</td>
<td>17 - 17</td>
<td>SDMA_INTCR_CWRP01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CWRP02:1</td>
<td>18 - 18</td>
<td>SDMA_INTCR_CWRP02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CWRP03:1</td>
<td>19 - 19</td>
<td>SDMA_INTCR_CWRP03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CWRP04:1</td>
<td>20 - 20</td>
<td>SDMA_INTCR_CWRP04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CWRP05:1</td>
<td>21 - 21</td>
<td>SDMA_INTCR_CWRP05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int CWRP06:1</td>
<td>22 - 22</td>
<td>SDMA_INTCR_CWRP06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int CWRP07:1</td>
<td>23 - 23</td>
<td>SDMA_INTCR_CWRP07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_INTCR">SDMA_INTCR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_INTSR_t"><b>SDMA_INTSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Interrupt Status Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_INTSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ICH00:1</td>
<td>0 - 0</td>
<td>SDMA_INTSR_ICH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ICH01:1</td>
<td>1 - 1</td>
<td>SDMA_INTSR_ICH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ICH02:1</td>
<td>2 - 2</td>
<td>SDMA_INTSR_ICH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ICH03:1</td>
<td>3 - 3</td>
<td>SDMA_INTSR_ICH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ICH04:1</td>
<td>4 - 4</td>
<td>SDMA_INTSR_ICH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ICH05:1</td>
<td>5 - 5</td>
<td>SDMA_INTSR_ICH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ICH06:1</td>
<td>6 - 6</td>
<td>SDMA_INTSR_ICH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ICH07:1</td>
<td>7 - 7</td>
<td>SDMA_INTSR_ICH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int IPM00:1</td>
<td>16 - 16</td>
<td>SDMA_INTSR_IPM00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int IPM01:1</td>
<td>17 - 17</td>
<td>SDMA_INTSR_IPM01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int IPM02:1</td>
<td>18 - 18</td>
<td>SDMA_INTSR_IPM02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int IPM03:1</td>
<td>19 - 19</td>
<td>SDMA_INTSR_IPM03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int IPM04:1</td>
<td>20 - 20</td>
<td>SDMA_INTSR_IPM04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int IPM05:1</td>
<td>21 - 21</td>
<td>SDMA_INTSR_IPM05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int IPM06:1</td>
<td>22 - 22</td>
<td>SDMA_INTSR_IPM06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int IPM07:1</td>
<td>23 - 23</td>
<td>SDMA_INTSR_IPM07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_INTSR">SDMA_INTSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_ME0PR_t"><b>SDMA_ME0PR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Move Engine 0 Pattern Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_ME0PR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PAT00:8</td>
<td>0 - 7</td>
<td>SDMA_ME0PR_PAT00_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PAT01:8</td>
<td>8 - 15</td>
<td>SDMA_ME0PR_PAT01_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PAT02:8</td>
<td>16 - 23</td>
<td>SDMA_ME0PR_PAT02_MASK</td>
<td>0x00ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PAT03:8</td>
<td>24 - 31</td>
<td>SDMA_ME0PR_PAT03_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_ME0PR">SDMA_ME0PR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_ME0R_t"><b>SDMA_ME0R_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Move Engine 0 Read Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_ME0R_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RD00:8</td>
<td>0 - 7</td>
<td>SDMA_ME0R_RD00_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RD01:8</td>
<td>8 - 15</td>
<td>SDMA_ME0R_RD01_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RD02:8</td>
<td>16 - 23</td>
<td>SDMA_ME0R_RD02_MASK</td>
<td>0x00ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RD03:8</td>
<td>24 - 31</td>
<td>SDMA_ME0R_RD03_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_ME0R">SDMA_ME0R</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_MESR_t"><b>SDMA_MESR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Move Engine Status Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_MESR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ME0RS:1</td>
<td>0 - 0</td>
<td>SDMA_MESR_ME0RS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH0:3</td>
<td>1 - 3</td>
<td>SDMA_MESR_CH0_MASK</td>
<td>0x0000000e</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ME0WS:1</td>
<td>4 - 4</td>
<td>SDMA_MESR_ME0WS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RBTFPI:3</td>
<td>5 - 7</td>
<td>SDMA_MESR_RBTFPI_MASK</td>
<td>0x000000e0</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_MESR">SDMA_MESR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_OCDSR_t"><b>SDMA_OCDSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA OCDS Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_OCDSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BTRC0:2</td>
<td>0 - 1</td>
<td>SDMA_OCDSR_BTRC0_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BCHS0:3</td>
<td>2 - 4</td>
<td>SDMA_OCDSR_BCHS0_MASK</td>
<td>0x0000001c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int BRL0:1</td>
<td>5 - 5</td>
<td>SDMA_OCDSR_BRL0_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int BTRC1:2</td>
<td>8 - 9</td>
<td>SDMA_OCDSR_BTRC1_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int BCHS1:3</td>
<td>10 - 12</td>
<td>SDMA_OCDSR_BCHS1_MASK</td>
<td>0x00001c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BRL1:1</td>
<td>13 - 13</td>
<td>SDMA_OCDSR_BRL1_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_OCDSR">SDMA_OCDSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_RDCRCm_t"><b>SDMA_RDCRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Read Data CRC Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_RDCRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RDCRC:32</td>
<td>0 - 31</td>
<td>SDMA_RDCRCm_RDCRC_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_RDCRC00">SDMA_RDCRC00</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC01">SDMA_RDCRC01</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC02">SDMA_RDCRC02</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC03">SDMA_RDCRC03</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC04">SDMA_RDCRC04</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC05">SDMA_RDCRC05</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC06">SDMA_RDCRC06</a>,    
<a class="url" href="../sdma.html#SDMA_RDCRC07">SDMA_RDCRC07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SADRm_t"><b>SDMA_SADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Source Address Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SADR:32</td>
<td>0 - 31</td>
<td>SDMA_SADRm_SADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SADR00">SDMA_SADR00</a>,    
<a class="url" href="../sdma.html#SDMA_SADR01">SDMA_SADR01</a>,    
<a class="url" href="../sdma.html#SDMA_SADR02">SDMA_SADR02</a>,    
<a class="url" href="../sdma.html#SDMA_SADR03">SDMA_SADR03</a>,    
<a class="url" href="../sdma.html#SDMA_SADR04">SDMA_SADR04</a>,    
<a class="url" href="../sdma.html#SDMA_SADR05">SDMA_SADR05</a>,    
<a class="url" href="../sdma.html#SDMA_SADR06">SDMA_SADR06</a>,    
<a class="url" href="../sdma.html#SDMA_SADR07">SDMA_SADR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SAMAXm_t"><b>SDMA_SAMAXm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Source Address Lower Boundary Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SAMAXm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SAMAX:32</td>
<td>0 - 31</td>
<td>SDMA_SAMAXm_SAMAX_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SAMAX00">SDMA_SAMAX00</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX01">SDMA_SAMAX01</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX02">SDMA_SAMAX02</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX03">SDMA_SAMAX03</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX04">SDMA_SAMAX04</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX05">SDMA_SAMAX05</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX06">SDMA_SAMAX06</a>,    
<a class="url" href="../sdma.html#SDMA_SAMAX07">SDMA_SAMAX07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SAMINm_t"><b>SDMA_SAMINm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Source Address Lower Boundary Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SAMINm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SAMIN:32</td>
<td>0 - 31</td>
<td>SDMA_SAMINm_SAMIN_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SAMIN00">SDMA_SAMIN00</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN01">SDMA_SAMIN01</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN02">SDMA_SAMIN02</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN03">SDMA_SAMIN03</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN04">SDMA_SAMIN04</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN05">SDMA_SAMIN05</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN06">SDMA_SAMIN06</a>,    
<a class="url" href="../sdma.html#SDMA_SAMIN07">SDMA_SAMIN07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SCRCm_t"><b>SDMA_SCRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Source Address CRC Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SCRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SCRC:32</td>
<td>0 - 31</td>
<td>SDMA_SCRCm_SCRC_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SCRC00">SDMA_SCRC00</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC01">SDMA_SCRC01</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC02">SDMA_SCRC02</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC03">SDMA_SCRC03</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC04">SDMA_SCRC04</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC05">SDMA_SCRC05</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC06">SDMA_SCRC06</a>,    
<a class="url" href="../sdma.html#SDMA_SCRC07">SDMA_SCRC07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SHADRm_t"><b>SDMA_SHADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Channel n Shadow Address Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SHADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SHADR:32</td>
<td>0 - 31</td>
<td>SDMA_SHADRm_SHADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SHADR00">SDMA_SHADR00</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR01">SDMA_SHADR01</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR02">SDMA_SHADR02</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR03">SDMA_SHADR03</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR04">SDMA_SHADR04</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR05">SDMA_SHADR05</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR06">SDMA_SHADR06</a>,    
<a class="url" href="../sdma.html#SDMA_SHADR07">SDMA_SHADR07</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SRCm_t"><b>SDMA_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Service Request Control Register n</b></td></tr>
<tr><td colspan="5"><b>SDMA_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SDMA_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SDMA_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SDMA_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SDMA_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SDMA_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SDMA_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SRC0">SDMA_SRC0</a>,    
<a class="url" href="../sdma.html#SDMA_SRC1">SDMA_SRC1</a>,    
<a class="url" href="../sdma.html#SDMA_SRC2">SDMA_SRC2</a>,    
<a class="url" href="../sdma.html#SDMA_SRC3">SDMA_SRC3</a>,    
<a class="url" href="../sdma.html#SDMA_SRC4">SDMA_SRC4</a>,    
<a class="url" href="../sdma.html#SDMA_SRC5">SDMA_SRC5</a>,    
<a class="url" href="../sdma.html#SDMA_SRC6">SDMA_SRC6</a>,    
<a class="url" href="../sdma.html#SDMA_SRC7">SDMA_SRC7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_STREQ_t"><b>SDMA_STREQ_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Software Transaction Request Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_STREQ_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SCH00:1</td>
<td>0 - 0</td>
<td>SDMA_STREQ_SCH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SCH01:1</td>
<td>1 - 1</td>
<td>SDMA_STREQ_SCH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SCH02:1</td>
<td>2 - 2</td>
<td>SDMA_STREQ_SCH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SCH03:1</td>
<td>3 - 3</td>
<td>SDMA_STREQ_SCH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SCH04:1</td>
<td>4 - 4</td>
<td>SDMA_STREQ_SCH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SCH05:1</td>
<td>5 - 5</td>
<td>SDMA_STREQ_SCH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SCH06:1</td>
<td>6 - 6</td>
<td>SDMA_STREQ_SCH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SCH07:1</td>
<td>7 - 7</td>
<td>SDMA_STREQ_SCH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_STREQ">SDMA_STREQ</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_SUSPMR_t"><b>SDMA_SUSPMR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Suspend Mode Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_SUSPMR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SUSEN00:1</td>
<td>0 - 0</td>
<td>SDMA_SUSPMR_SUSEN00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SUSEN01:1</td>
<td>1 - 1</td>
<td>SDMA_SUSPMR_SUSEN01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SUSEN02:1</td>
<td>2 - 2</td>
<td>SDMA_SUSPMR_SUSEN02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SUSEN03:1</td>
<td>3 - 3</td>
<td>SDMA_SUSPMR_SUSEN03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SUSEN04:1</td>
<td>4 - 4</td>
<td>SDMA_SUSPMR_SUSEN04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SUSEN05:1</td>
<td>5 - 5</td>
<td>SDMA_SUSPMR_SUSEN05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SUSEN06:1</td>
<td>6 - 6</td>
<td>SDMA_SUSPMR_SUSEN06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SUSEN07:1</td>
<td>7 - 7</td>
<td>SDMA_SUSPMR_SUSEN07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SUSAC00:1</td>
<td>16 - 16</td>
<td>SDMA_SUSPMR_SUSAC00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SUSAC01:1</td>
<td>17 - 17</td>
<td>SDMA_SUSPMR_SUSAC01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int SUSAC02:1</td>
<td>18 - 18</td>
<td>SDMA_SUSPMR_SUSAC02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int SUSAC03:1</td>
<td>19 - 19</td>
<td>SDMA_SUSPMR_SUSAC03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int SUSAC04:1</td>
<td>20 - 20</td>
<td>SDMA_SUSPMR_SUSAC04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int SUSAC05:1</td>
<td>21 - 21</td>
<td>SDMA_SUSPMR_SUSAC05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int SUSAC06:1</td>
<td>22 - 22</td>
<td>SDMA_SUSPMR_SUSAC06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int SUSAC07:1</td>
<td>23 - 23</td>
<td>SDMA_SUSPMR_SUSAC07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_SUSPMR">SDMA_SUSPMR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_TRSR_t"><b>SDMA_TRSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Transaction Request State Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_TRSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CH00:1</td>
<td>0 - 0</td>
<td>SDMA_TRSR_CH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH01:1</td>
<td>1 - 1</td>
<td>SDMA_TRSR_CH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CH02:1</td>
<td>2 - 2</td>
<td>SDMA_TRSR_CH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CH03:1</td>
<td>3 - 3</td>
<td>SDMA_TRSR_CH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CH04:1</td>
<td>4 - 4</td>
<td>SDMA_TRSR_CH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CH05:1</td>
<td>5 - 5</td>
<td>SDMA_TRSR_CH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CH06:1</td>
<td>6 - 6</td>
<td>SDMA_TRSR_CH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CH07:1</td>
<td>7 - 7</td>
<td>SDMA_TRSR_CH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int HTRE00:1</td>
<td>16 - 16</td>
<td>SDMA_TRSR_HTRE00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int HTRE01:1</td>
<td>17 - 17</td>
<td>SDMA_TRSR_HTRE01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int HTRE02:1</td>
<td>18 - 18</td>
<td>SDMA_TRSR_HTRE02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int HTRE03:1</td>
<td>19 - 19</td>
<td>SDMA_TRSR_HTRE03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int HTRE04:1</td>
<td>20 - 20</td>
<td>SDMA_TRSR_HTRE04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int HTRE05:1</td>
<td>21 - 21</td>
<td>SDMA_TRSR_HTRE05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int HTRE06:1</td>
<td>22 - 22</td>
<td>SDMA_TRSR_HTRE06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int HTRE07:1</td>
<td>23 - 23</td>
<td>SDMA_TRSR_HTRE07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_TRSR">SDMA_TRSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SDMA_WRPSR_t"><b>SDMA_WRPSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SDMA Wrap Status Register</b></td></tr>
<tr><td colspan="5"><b>SDMA_WRPSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WRPS00:1</td>
<td>0 - 0</td>
<td>SDMA_WRPSR_WRPS00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int WRPS01:1</td>
<td>1 - 1</td>
<td>SDMA_WRPSR_WRPS01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WRPS02:1</td>
<td>2 - 2</td>
<td>SDMA_WRPSR_WRPS02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WRPS03:1</td>
<td>3 - 3</td>
<td>SDMA_WRPSR_WRPS03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int WRPS04:1</td>
<td>4 - 4</td>
<td>SDMA_WRPSR_WRPS04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int WRPS05:1</td>
<td>5 - 5</td>
<td>SDMA_WRPSR_WRPS05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int WRPS06:1</td>
<td>6 - 6</td>
<td>SDMA_WRPSR_WRPS06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int WRPS07:1</td>
<td>7 - 7</td>
<td>SDMA_WRPSR_WRPS07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int WRPD00:1</td>
<td>16 - 16</td>
<td>SDMA_WRPSR_WRPD00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int WRPD01:1</td>
<td>17 - 17</td>
<td>SDMA_WRPSR_WRPD01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int WRPD02:1</td>
<td>18 - 18</td>
<td>SDMA_WRPSR_WRPD02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int WRPD03:1</td>
<td>19 - 19</td>
<td>SDMA_WRPSR_WRPD03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int WRPD04:1</td>
<td>20 - 20</td>
<td>SDMA_WRPSR_WRPD04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int WRPD05:1</td>
<td>21 - 21</td>
<td>SDMA_WRPSR_WRPD05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int WRPD06:1</td>
<td>22 - 22</td>
<td>SDMA_WRPSR_WRPD06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int WRPD07:1</td>
<td>23 - 23</td>
<td>SDMA_WRPSR_WRPD07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sdma.html#SDMA_WRPSR">SDMA_WRPSR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sdma.html">SDMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_CFDRm_t"><b>SENT_CFDRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel Fractional Divider Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_CFDRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DIV:12</td>
<td>0 - 11</td>
<td>SENT_CFDRm_DIV_MASK</td>
<td>0x00000fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DIVM:12</td>
<td>16 - 27</td>
<td>SENT_CFDRm_DIVM_MASK</td>
<td>0x0fff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_CFDR0">SENT_CFDR0</a>,    
<a class="url" href="../sent.html#SENT_CFDR1">SENT_CFDR1</a>,    
<a class="url" href="../sent.html#SENT_CFDR2">SENT_CFDR2</a>,    
<a class="url" href="../sent.html#SENT_CFDR3">SENT_CFDR3</a>,    
<a class="url" href="../sent.html#SENT_CFDR4">SENT_CFDR4</a>,    
<a class="url" href="../sent.html#SENT_CFDR5">SENT_CFDR5</a>,    
<a class="url" href="../sent.html#SENT_CFDR6">SENT_CFDR6</a>,    
<a class="url" href="../sent.html#SENT_CFDR7">SENT_CFDR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_CLC_t"><b>SENT_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SENT Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>SENT_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>SENT_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>SENT_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>SENT_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>SENT_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>SENT_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>SENT_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_CLC">SENT_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_CPDRm_t"><b>SENT_CPDRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Channel Pre Divider Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_CPDRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PDIV:12</td>
<td>0 - 11</td>
<td>SENT_CPDRm_PDIV_MASK</td>
<td>0x00000fff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_CPDR0">SENT_CPDR0</a>,    
<a class="url" href="../sent.html#SENT_CPDR1">SENT_CPDR1</a>,    
<a class="url" href="../sent.html#SENT_CPDR2">SENT_CPDR2</a>,    
<a class="url" href="../sent.html#SENT_CPDR3">SENT_CPDR3</a>,    
<a class="url" href="../sent.html#SENT_CPDR4">SENT_CPDR4</a>,    
<a class="url" href="../sent.html#SENT_CPDR5">SENT_CPDR5</a>,    
<a class="url" href="../sent.html#SENT_CPDR6">SENT_CPDR6</a>,    
<a class="url" href="../sent.html#SENT_CPDR7">SENT_CPDR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_FDR_t"><b>SENT_FDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SENT Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>SENT_FDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STEP:10</td>
<td>0 - 9</td>
<td>SENT_FDR_STEP_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FDIS:1</td>
<td>10 - 10</td>
<td>SENT_FDR_FDIS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int DM:2</td>
<td>14 - 15</td>
<td>SENT_FDR_DM_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>16 - 25</td>
<td>SENT_FDR_RESULT_MASK</td>
<td>0x03ff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_FDR">SENT_FDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_ID_t"><b>SENT_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>SENT_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>SENT_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODTYPE:8</td>
<td>8 - 15</td>
<td>SENT_ID_MODTYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MODNUM:16</td>
<td>16 - 31</td>
<td>SENT_ID_MODNUM_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_ID">SENT_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INPm_t"><b>SENT_INPm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Node Pointer Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_INPm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSI:4</td>
<td>0 - 3</td>
<td>SENT_INPm_RSI_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDI:4</td>
<td>4 - 7</td>
<td>SENT_INPm_RDI_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RBI:4</td>
<td>8 - 11</td>
<td>SENT_INPm_RBI_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TDI:4</td>
<td>12 - 15</td>
<td>SENT_INPm_TDI_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int TBI:4</td>
<td>16 - 19</td>
<td>SENT_INPm_TBI_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int ERRI:4</td>
<td>20 - 23</td>
<td>SENT_INPm_ERRI_MASK</td>
<td>0x00f00000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int SDI:4</td>
<td>24 - 27</td>
<td>SENT_INPm_SDI_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INP0">SENT_INP0</a>,    
<a class="url" href="../sent.html#SENT_INP1">SENT_INP1</a>,    
<a class="url" href="../sent.html#SENT_INP2">SENT_INP2</a>,    
<a class="url" href="../sent.html#SENT_INP3">SENT_INP3</a>,    
<a class="url" href="../sent.html#SENT_INP4">SENT_INP4</a>,    
<a class="url" href="../sent.html#SENT_INP5">SENT_INP5</a>,    
<a class="url" href="../sent.html#SENT_INP6">SENT_INP6</a>,    
<a class="url" href="../sent.html#SENT_INP7">SENT_INP7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INTCLRm_t"><b>SENT_INTCLRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Clear Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_INTCLRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSI:1</td>
<td>0 - 0</td>
<td>SENT_INTCLRm_RSI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDI:1</td>
<td>1 - 1</td>
<td>SENT_INTCLRm_RDI_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RBI:1</td>
<td>2 - 2</td>
<td>SENT_INTCLRm_RBI_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TDI:1</td>
<td>3 - 3</td>
<td>SENT_INTCLRm_TDI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TBI:1</td>
<td>4 - 4</td>
<td>SENT_INTCLRm_TBI_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FRI:1</td>
<td>5 - 5</td>
<td>SENT_INTCLRm_FRI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FDI:1</td>
<td>6 - 6</td>
<td>SENT_INTCLRm_FDI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NNI:1</td>
<td>7 - 7</td>
<td>SENT_INTCLRm_NNI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int NVI:1</td>
<td>8 - 8</td>
<td>SENT_INTCLRm_NVI_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CRCI:1</td>
<td>9 - 9</td>
<td>SENT_INTCLRm_CRCI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int WSI:1</td>
<td>10 - 10</td>
<td>SENT_INTCLRm_WSI_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SDI:1</td>
<td>11 - 11</td>
<td>SENT_INTCLRm_SDI_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SCRI:1</td>
<td>12 - 12</td>
<td>SENT_INTCLRm_SCRI_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INTCLR0">SENT_INTCLR0</a>,    
<a class="url" href="../sent.html#SENT_INTCLR1">SENT_INTCLR1</a>,    
<a class="url" href="../sent.html#SENT_INTCLR2">SENT_INTCLR2</a>,    
<a class="url" href="../sent.html#SENT_INTCLR3">SENT_INTCLR3</a>,    
<a class="url" href="../sent.html#SENT_INTCLR4">SENT_INTCLR4</a>,    
<a class="url" href="../sent.html#SENT_INTCLR5">SENT_INTCLR5</a>,    
<a class="url" href="../sent.html#SENT_INTCLR6">SENT_INTCLR6</a>,    
<a class="url" href="../sent.html#SENT_INTCLR7">SENT_INTCLR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INTENm_t"><b>SENT_INTENm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Enable Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_INTENm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSI:1</td>
<td>0 - 0</td>
<td>SENT_INTENm_RSI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDI:1</td>
<td>1 - 1</td>
<td>SENT_INTENm_RDI_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RBI:1</td>
<td>2 - 2</td>
<td>SENT_INTENm_RBI_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TDI:1</td>
<td>3 - 3</td>
<td>SENT_INTENm_TDI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TBI:1</td>
<td>4 - 4</td>
<td>SENT_INTENm_TBI_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FRI:1</td>
<td>5 - 5</td>
<td>SENT_INTENm_FRI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FDI:1</td>
<td>6 - 6</td>
<td>SENT_INTENm_FDI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NNI:1</td>
<td>7 - 7</td>
<td>SENT_INTENm_NNI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int NVI:1</td>
<td>8 - 8</td>
<td>SENT_INTENm_NVI_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CRCI:1</td>
<td>9 - 9</td>
<td>SENT_INTENm_CRCI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int WSI:1</td>
<td>10 - 10</td>
<td>SENT_INTENm_WSI_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SDI:1</td>
<td>11 - 11</td>
<td>SENT_INTENm_SDI_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SCRI:1</td>
<td>12 - 12</td>
<td>SENT_INTENm_SCRI_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INTEN0">SENT_INTEN0</a>,    
<a class="url" href="../sent.html#SENT_INTEN1">SENT_INTEN1</a>,    
<a class="url" href="../sent.html#SENT_INTEN2">SENT_INTEN2</a>,    
<a class="url" href="../sent.html#SENT_INTEN3">SENT_INTEN3</a>,    
<a class="url" href="../sent.html#SENT_INTEN4">SENT_INTEN4</a>,    
<a class="url" href="../sent.html#SENT_INTEN5">SENT_INTEN5</a>,    
<a class="url" href="../sent.html#SENT_INTEN6">SENT_INTEN6</a>,    
<a class="url" href="../sent.html#SENT_INTEN7">SENT_INTEN7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INTOV_t"><b>SENT_INTOV_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Overview Register</b></td></tr>
<tr><td colspan="5"><b>SENT_INTOV_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int IPC0:1</td>
<td>0 - 0</td>
<td>SENT_INTOV_IPC0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IPC1:1</td>
<td>1 - 1</td>
<td>SENT_INTOV_IPC1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int IPC2:1</td>
<td>2 - 2</td>
<td>SENT_INTOV_IPC2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int IPC3:1</td>
<td>3 - 3</td>
<td>SENT_INTOV_IPC3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int IPC4:1</td>
<td>4 - 4</td>
<td>SENT_INTOV_IPC4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int IPC5:1</td>
<td>5 - 5</td>
<td>SENT_INTOV_IPC5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int IPC6:1</td>
<td>6 - 6</td>
<td>SENT_INTOV_IPC6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int IPC7:1</td>
<td>7 - 7</td>
<td>SENT_INTOV_IPC7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INTOV">SENT_INTOV</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INTSETm_t"><b>SENT_INTSETm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Set Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_INTSETm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSI:1</td>
<td>0 - 0</td>
<td>SENT_INTSETm_RSI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDI:1</td>
<td>1 - 1</td>
<td>SENT_INTSETm_RDI_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RBI:1</td>
<td>2 - 2</td>
<td>SENT_INTSETm_RBI_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TDI:1</td>
<td>3 - 3</td>
<td>SENT_INTSETm_TDI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TBI:1</td>
<td>4 - 4</td>
<td>SENT_INTSETm_TBI_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FRI:1</td>
<td>5 - 5</td>
<td>SENT_INTSETm_FRI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FDI:1</td>
<td>6 - 6</td>
<td>SENT_INTSETm_FDI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NNI:1</td>
<td>7 - 7</td>
<td>SENT_INTSETm_NNI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int NVI:1</td>
<td>8 - 8</td>
<td>SENT_INTSETm_NVI_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CRCI:1</td>
<td>9 - 9</td>
<td>SENT_INTSETm_CRCI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int WSI:1</td>
<td>10 - 10</td>
<td>SENT_INTSETm_WSI_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SDI:1</td>
<td>11 - 11</td>
<td>SENT_INTSETm_SDI_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SCRI:1</td>
<td>12 - 12</td>
<td>SENT_INTSETm_SCRI_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INTSET0">SENT_INTSET0</a>,    
<a class="url" href="../sent.html#SENT_INTSET1">SENT_INTSET1</a>,    
<a class="url" href="../sent.html#SENT_INTSET2">SENT_INTSET2</a>,    
<a class="url" href="../sent.html#SENT_INTSET3">SENT_INTSET3</a>,    
<a class="url" href="../sent.html#SENT_INTSET4">SENT_INTSET4</a>,    
<a class="url" href="../sent.html#SENT_INTSET5">SENT_INTSET5</a>,    
<a class="url" href="../sent.html#SENT_INTSET6">SENT_INTSET6</a>,    
<a class="url" href="../sent.html#SENT_INTSET7">SENT_INTSET7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_INTSTATm_t"><b>SENT_INTSTATm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Interrupt Status Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_INTSTATm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSI:1</td>
<td>0 - 0</td>
<td>SENT_INTSTATm_RSI_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDI:1</td>
<td>1 - 1</td>
<td>SENT_INTSTATm_RDI_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RBI:1</td>
<td>2 - 2</td>
<td>SENT_INTSTATm_RBI_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TDI:1</td>
<td>3 - 3</td>
<td>SENT_INTSTATm_TDI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TBI:1</td>
<td>4 - 4</td>
<td>SENT_INTSTATm_TBI_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FRI:1</td>
<td>5 - 5</td>
<td>SENT_INTSTATm_FRI_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FDI:1</td>
<td>6 - 6</td>
<td>SENT_INTSTATm_FDI_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int NNI:1</td>
<td>7 - 7</td>
<td>SENT_INTSTATm_NNI_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int NVI:1</td>
<td>8 - 8</td>
<td>SENT_INTSTATm_NVI_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CRCI:1</td>
<td>9 - 9</td>
<td>SENT_INTSTATm_CRCI_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int WSI:1</td>
<td>10 - 10</td>
<td>SENT_INTSTATm_WSI_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SDI:1</td>
<td>11 - 11</td>
<td>SENT_INTSTATm_SDI_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SCRI:1</td>
<td>12 - 12</td>
<td>SENT_INTSTATm_SCRI_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_INTSTAT0">SENT_INTSTAT0</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT1">SENT_INTSTAT1</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT2">SENT_INTSTAT2</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT3">SENT_INTSTAT3</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT4">SENT_INTSTAT4</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT5">SENT_INTSTAT5</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT6">SENT_INTSTAT6</a>,    
<a class="url" href="../sent.html#SENT_INTSTAT7">SENT_INTSTAT7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_IOCRm_t"><b>SENT_IOCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Input and Output Control Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_IOCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ALTI:2</td>
<td>0 - 1</td>
<td>SENT_IOCRm_ALTI_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DEPTH:4</td>
<td>4 - 7</td>
<td>SENT_IOCRm_DEPTH_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int OIE:1</td>
<td>8 - 8</td>
<td>SENT_IOCRm_OIE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int IIE:1</td>
<td>9 - 9</td>
<td>SENT_IOCRm_IIE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int REG:1</td>
<td>12 - 12</td>
<td>SENT_IOCRm_REG_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int FEG:1</td>
<td>13 - 13</td>
<td>SENT_IOCRm_FEG_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CREG:1</td>
<td>14 - 14</td>
<td>SENT_IOCRm_CREG_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CFEG:1</td>
<td>15 - 15</td>
<td>SENT_IOCRm_CFEG_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int ETS:3</td>
<td>16 - 18</td>
<td>SENT_IOCRm_ETS_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CTR:1</td>
<td>28 - 28</td>
<td>SENT_IOCRm_CTR_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int TRM:1</td>
<td>29 - 29</td>
<td>SENT_IOCRm_TRM_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int RXM:1</td>
<td>30 - 30</td>
<td>SENT_IOCRm_RXM_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int TXM:1</td>
<td>31 - 31</td>
<td>SENT_IOCRm_TXM_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_IOCR0">SENT_IOCR0</a>,    
<a class="url" href="../sent.html#SENT_IOCR1">SENT_IOCR1</a>,    
<a class="url" href="../sent.html#SENT_IOCR2">SENT_IOCR2</a>,    
<a class="url" href="../sent.html#SENT_IOCR3">SENT_IOCR3</a>,    
<a class="url" href="../sent.html#SENT_IOCR4">SENT_IOCR4</a>,    
<a class="url" href="../sent.html#SENT_IOCR5">SENT_IOCR5</a>,    
<a class="url" href="../sent.html#SENT_IOCR6">SENT_IOCR6</a>,    
<a class="url" href="../sent.html#SENT_IOCR7">SENT_IOCR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_RCRm_t"><b>SENT_RCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receiver Control Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_RCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CEN:1</td>
<td>0 - 0</td>
<td>SENT_RCRm_CEN_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IEP:1</td>
<td>1 - 1</td>
<td>SENT_RCRm_IEP_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ACE:1</td>
<td>2 - 2</td>
<td>SENT_RCRm_ACE_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SNI:1</td>
<td>3 - 3</td>
<td>SENT_RCRm_SNI_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SDP:1</td>
<td>4 - 4</td>
<td>SENT_RCRm_SDP_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SCDIS:1</td>
<td>5 - 5</td>
<td>SENT_RCRm_SCDIS_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CDIS:1</td>
<td>6 - 6</td>
<td>SENT_RCRm_CDIS_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CFC:1</td>
<td>7 - 7</td>
<td>SENT_RCRm_CFC_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int FRL:8</td>
<td>8 - 15</td>
<td>SENT_RCRm_FRL_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CRZ:1</td>
<td>16 - 16</td>
<td>SENT_RCRm_CRZ_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int ESF:1</td>
<td>17 - 17</td>
<td>SENT_RCRm_ESF_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int IDE:1</td>
<td>18 - 18</td>
<td>SENT_RCRm_IDE_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_RCR0">SENT_RCR0</a>,    
<a class="url" href="../sent.html#SENT_RCR1">SENT_RCR1</a>,    
<a class="url" href="../sent.html#SENT_RCR2">SENT_RCR2</a>,    
<a class="url" href="../sent.html#SENT_RCR3">SENT_RCR3</a>,    
<a class="url" href="../sent.html#SENT_RCR4">SENT_RCR4</a>,    
<a class="url" href="../sent.html#SENT_RCR5">SENT_RCR5</a>,    
<a class="url" href="../sent.html#SENT_RCR6">SENT_RCR6</a>,    
<a class="url" href="../sent.html#SENT_RCR7">SENT_RCR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_RDRm_t"><b>SENT_RDRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Data Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_RDRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RD0:4</td>
<td>0 - 3</td>
<td>SENT_RDRm_RD0_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RD1:4</td>
<td>4 - 7</td>
<td>SENT_RDRm_RD1_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RD2:4</td>
<td>8 - 11</td>
<td>SENT_RDRm_RD2_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RD3:4</td>
<td>12 - 15</td>
<td>SENT_RDRm_RD3_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RD4:4</td>
<td>16 - 19</td>
<td>SENT_RDRm_RD4_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RD5:4</td>
<td>20 - 23</td>
<td>SENT_RDRm_RD5_MASK</td>
<td>0x00f00000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int RD6:4</td>
<td>24 - 27</td>
<td>SENT_RDRm_RD6_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int RD7:4</td>
<td>28 - 31</td>
<td>SENT_RDRm_RD7_MASK</td>
<td>0xf0000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_RDR0">SENT_RDR0</a>,    
<a class="url" href="../sent.html#SENT_RDR1">SENT_RDR1</a>,    
<a class="url" href="../sent.html#SENT_RDR2">SENT_RDR2</a>,    
<a class="url" href="../sent.html#SENT_RDR3">SENT_RDR3</a>,    
<a class="url" href="../sent.html#SENT_RDR4">SENT_RDR4</a>,    
<a class="url" href="../sent.html#SENT_RDR5">SENT_RDR5</a>,    
<a class="url" href="../sent.html#SENT_RDR6">SENT_RDR6</a>,    
<a class="url" href="../sent.html#SENT_RDR7">SENT_RDR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_RSRm_t"><b>SENT_RSRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Status Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_RSRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CRC:4</td>
<td>0 - 3</td>
<td>SENT_RSRm_CRC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CST:2</td>
<td>4 - 5</td>
<td>SENT_RSRm_CST_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SCN:4</td>
<td>8 - 11</td>
<td>SENT_RSRm_SCN_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_RSR0">SENT_RSR0</a>,    
<a class="url" href="../sent.html#SENT_RSR1">SENT_RSR1</a>,    
<a class="url" href="../sent.html#SENT_RSR2">SENT_RSR2</a>,    
<a class="url" href="../sent.html#SENT_RSR3">SENT_RSR3</a>,    
<a class="url" href="../sent.html#SENT_RSR4">SENT_RSR4</a>,    
<a class="url" href="../sent.html#SENT_RSR5">SENT_RSR5</a>,    
<a class="url" href="../sent.html#SENT_RSR6">SENT_RSR6</a>,    
<a class="url" href="../sent.html#SENT_RSR7">SENT_RSR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_SCRm_t"><b>SENT_SCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SPC Control Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_SCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PLEN:6</td>
<td>0 - 5</td>
<td>SENT_SCRm_PLEN_MASK</td>
<td>0x0000003f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRIG:2</td>
<td>6 - 7</td>
<td>SENT_SCRm_TRIG_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int DEL:6</td>
<td>8 - 13</td>
<td>SENT_SCRm_DEL_MASK</td>
<td>0x00003f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int BASE:1</td>
<td>14 - 14</td>
<td>SENT_SCRm_BASE_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int TRQ:1</td>
<td>15 - 15</td>
<td>SENT_SCRm_TRQ_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_SCR0">SENT_SCR0</a>,    
<a class="url" href="../sent.html#SENT_SCR1">SENT_SCR1</a>,    
<a class="url" href="../sent.html#SENT_SCR2">SENT_SCR2</a>,    
<a class="url" href="../sent.html#SENT_SCR3">SENT_SCR3</a>,    
<a class="url" href="../sent.html#SENT_SCR4">SENT_SCR4</a>,    
<a class="url" href="../sent.html#SENT_SCR5">SENT_SCR5</a>,    
<a class="url" href="../sent.html#SENT_SCR6">SENT_SCR6</a>,    
<a class="url" href="../sent.html#SENT_SCR7">SENT_SCR7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_SDSm_t"><b>SENT_SDSm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Serial Data and Status Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_SDSm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SD:16</td>
<td>0 - 15</td>
<td>SENT_SDSm_SD_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MID:8</td>
<td>16 - 23</td>
<td>SENT_SDSm_MID_MASK</td>
<td>0x00ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SCRC:6</td>
<td>24 - 29</td>
<td>SENT_SDSm_SCRC_MASK</td>
<td>0x3f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int CON:1</td>
<td>31 - 31</td>
<td>SENT_SDSm_CON_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_SDS0">SENT_SDS0</a>,    
<a class="url" href="../sent.html#SENT_SDS1">SENT_SDS1</a>,    
<a class="url" href="../sent.html#SENT_SDS2">SENT_SDS2</a>,    
<a class="url" href="../sent.html#SENT_SDS3">SENT_SDS3</a>,    
<a class="url" href="../sent.html#SENT_SDS4">SENT_SDS4</a>,    
<a class="url" href="../sent.html#SENT_SDS5">SENT_SDS5</a>,    
<a class="url" href="../sent.html#SENT_SDS6">SENT_SDS6</a>,    
<a class="url" href="../sent.html#SENT_SDS7">SENT_SDS7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_SRCm_t"><b>SENT_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Service Request Control n Register</b></td></tr>
<tr><td colspan="5"><b>SENT_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SENT_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SENT_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SENT_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SENT_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SENT_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SENT_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_SRC0">SENT_SRC0</a>,    
<a class="url" href="../sent.html#SENT_SRC1">SENT_SRC1</a>,    
<a class="url" href="../sent.html#SENT_SRC2">SENT_SRC2</a>,    
<a class="url" href="../sent.html#SENT_SRC3">SENT_SRC3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SENT_VIEWm_t"><b>SENT_VIEWm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Data View Register n</b></td></tr>
<tr><td colspan="5"><b>SENT_VIEWm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RDNP0:3</td>
<td>0 - 2</td>
<td>SENT_VIEWm_RDNP0_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RDNP1:3</td>
<td>4 - 6</td>
<td>SENT_VIEWm_RDNP1_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RDNP2:3</td>
<td>8 - 10</td>
<td>SENT_VIEWm_RDNP2_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RDNP3:3</td>
<td>12 - 14</td>
<td>SENT_VIEWm_RDNP3_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RDNP4:3</td>
<td>16 - 18</td>
<td>SENT_VIEWm_RDNP4_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RDNP5:3</td>
<td>20 - 22</td>
<td>SENT_VIEWm_RDNP5_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int RDNP6:3</td>
<td>24 - 26</td>
<td>SENT_VIEWm_RDNP6_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int RDNP7:3</td>
<td>28 - 30</td>
<td>SENT_VIEWm_RDNP7_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sent.html#SENT_VIEW0">SENT_VIEW0</a>,    
<a class="url" href="../sent.html#SENT_VIEW1">SENT_VIEW1</a>,    
<a class="url" href="../sent.html#SENT_VIEW2">SENT_VIEW2</a>,    
<a class="url" href="../sent.html#SENT_VIEW3">SENT_VIEW3</a>,    
<a class="url" href="../sent.html#SENT_VIEW4">SENT_VIEW4</a>,    
<a class="url" href="../sent.html#SENT_VIEW5">SENT_VIEW5</a>,    
<a class="url" href="../sent.html#SENT_VIEW6">SENT_VIEW6</a>,    
<a class="url" href="../sent.html#SENT_VIEW7">SENT_VIEW7</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sent.html">SENT</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SMACON_t"><b>SMACON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SIST Mode Access Control Register</b></td></tr>
<tr><td colspan="5"><b>SMACON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PC:2</td>
<td>0 - 1</td>
<td>SMACON_PC_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PT:2</td>
<td>2 - 3</td>
<td>SMACON_PT_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int PS:2</td>
<td>4 - 5</td>
<td>SMACON_PS_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int DC:2</td>
<td>8 - 9</td>
<td>SMACON_DC_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int DT:2</td>
<td>10 - 11</td>
<td>SMACON_DT_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int DS:2</td>
<td>12 - 13</td>
<td>SMACON_DS_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int IODT:1</td>
<td>24 - 24</td>
<td>SMACON_IODT_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#SMACON">SMACON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_BR_t"><b>SSCGn_BR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Baud Rate Timer Reload Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_BR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BR_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_BR_BR_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_BR">SSCG0_BR</a>,    
<a class="url" href="../sscg1.html#SSCG1_BR">SSCG1_BR</a>,    
<a class="url" href="../sscg2.html#SSCG2_BR">SSCG2_BR</a>,    
<a class="url" href="../sscg3.html#SSCG3_BR">SSCG3_BR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_CLC_t"><b>SSCGn_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>SSCGn_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>SSCGn_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>SSCGn_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>SSCGn_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>SSCGn_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>SSCGn_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_CLC">SSCG0_CLC</a>,    
<a class="url" href="../sscg1.html#SSCG1_CLC">SSCG1_CLC</a>,    
<a class="url" href="../sscg2.html#SSCG2_CLC">SSCG2_CLC</a>,    
<a class="url" href="../sscg3.html#SSCG3_CLC">SSCG3_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_CON_t"><b>SSCGn_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BM:4</td>
<td>0 - 3</td>
<td>SSCGn_CON_BM_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int HB:1</td>
<td>4 - 4</td>
<td>SSCGn_CON_HB_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PH:1</td>
<td>5 - 5</td>
<td>SSCGn_CON_PH_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PO:1</td>
<td>6 - 6</td>
<td>SSCGn_CON_PO_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int LB:1</td>
<td>7 - 7</td>
<td>SSCGn_CON_LB_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TEN:1</td>
<td>8 - 8</td>
<td>SSCGn_CON_TEN_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int REN:1</td>
<td>9 - 9</td>
<td>SSCGn_CON_REN_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PEN:1</td>
<td>10 - 10</td>
<td>SSCGn_CON_PEN_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BEN:1</td>
<td>11 - 11</td>
<td>SSCGn_CON_BEN_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int AREN:1</td>
<td>12 - 12</td>
<td>SSCGn_CON_AREN_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int MS:1</td>
<td>14 - 14</td>
<td>SSCGn_CON_MS_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN:1</td>
<td>15 - 15</td>
<td>SSCGn_CON_EN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int PARTEN:1</td>
<td>16 - 16</td>
<td>SSCGn_CON_PARTEN_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PARREN:1</td>
<td>17 - 17</td>
<td>SSCGn_CON_PARREN_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int PARTYP:1</td>
<td>18 - 18</td>
<td>SSCGn_CON_PARTYP_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int PAREEN:1</td>
<td>19 - 19</td>
<td>SSCGn_CON_PAREEN_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_CON">SSCG0_CON</a>,    
<a class="url" href="../sscg1.html#SSCG1_CON">SSCG1_CON</a>,    
<a class="url" href="../sscg2.html#SSCG2_CON">SSCG2_CON</a>,    
<a class="url" href="../sscg3.html#SSCG3_CON">SSCG3_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_EFM_t"><b>SSCGn_EFM_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Error Flag Modification Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_EFM_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CLRPARE:1</td>
<td>0 - 0</td>
<td>SSCGn_EFM_CLRPARE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SETPARE:1</td>
<td>4 - 4</td>
<td>SSCGn_EFM_SETPARE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CLRTE:1</td>
<td>8 - 8</td>
<td>SSCGn_EFM_CLRTE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CLRRE:1</td>
<td>9 - 9</td>
<td>SSCGn_EFM_CLRRE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CLRPE:1</td>
<td>10 - 10</td>
<td>SSCGn_EFM_CLRPE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CLRBE:1</td>
<td>11 - 11</td>
<td>SSCGn_EFM_CLRBE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SETTE:1</td>
<td>12 - 12</td>
<td>SSCGn_EFM_SETTE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SETRE:1</td>
<td>13 - 13</td>
<td>SSCGn_EFM_SETRE_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SETPE:1</td>
<td>14 - 14</td>
<td>SSCGn_EFM_SETPE_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETBE:1</td>
<td>15 - 15</td>
<td>SSCGn_EFM_SETBE_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_EFM">SSCG0_EFM</a>,    
<a class="url" href="../sscg1.html#SSCG1_EFM">SSCG1_EFM</a>,    
<a class="url" href="../sscg2.html#SSCG2_EFM">SSCG2_EFM</a>,    
<a class="url" href="../sscg3.html#SSCG3_EFM">SSCG3_EFM</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_FDR_t"><b>SSCGn_FDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_FDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STEP:10</td>
<td>0 - 9</td>
<td>SSCGn_FDR_STEP_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FDIS:1</td>
<td>10 - 10</td>
<td>SSCGn_FDR_FDIS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SM:1</td>
<td>11 - 11</td>
<td>SSCGn_FDR_SM_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SC:2</td>
<td>12 - 13</td>
<td>SSCGn_FDR_SC_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int DM:2</td>
<td>14 - 15</td>
<td>SSCGn_FDR_DM_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>16 - 25</td>
<td>SSCGn_FDR_RESULT_MASK</td>
<td>0x03ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SUSACK:1</td>
<td>28 - 28</td>
<td>SSCGn_FDR_SUSACK_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SUSREQ:1</td>
<td>29 - 29</td>
<td>SSCGn_FDR_SUSREQ_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int ENHW:1</td>
<td>30 - 30</td>
<td>SSCGn_FDR_ENHW_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int DISCLK:1</td>
<td>31 - 31</td>
<td>SSCGn_FDR_DISCLK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_FDR">SSCG0_FDR</a>,    
<a class="url" href="../sscg1.html#SSCG1_FDR">SSCG1_FDR</a>,    
<a class="url" href="../sscg2.html#SSCG2_FDR">SSCG2_FDR</a>,    
<a class="url" href="../sscg3.html#SSCG3_FDR">SSCG3_FDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_GEFM_t"><b>SSCGn_GEFM_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Guardian Error Flag Modification Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_GEFM_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CLRCE:1</td>
<td>0 - 0</td>
<td>SSCGn_GEFM_CLRCE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SCTC:2</td>
<td>2 - 3</td>
<td>SSCGn_GEFM_SCTC_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SETCE:1</td>
<td>8 - 8</td>
<td>SSCGn_GEFM_SETCE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SCT0:2</td>
<td>16 - 17</td>
<td>SSCGn_GEFM_SCT0_MASK</td>
<td>0x00030000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SCT1:2</td>
<td>18 - 19</td>
<td>SSCGn_GEFM_SCT1_MASK</td>
<td>0x000c0000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int SCT2:2</td>
<td>20 - 21</td>
<td>SSCGn_GEFM_SCT2_MASK</td>
<td>0x00300000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int SCT3:2</td>
<td>22 - 23</td>
<td>SSCGn_GEFM_SCT3_MASK</td>
<td>0x00c00000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int SCT4:2</td>
<td>24 - 25</td>
<td>SSCGn_GEFM_SCT4_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SCT5:2</td>
<td>26 - 27</td>
<td>SSCGn_GEFM_SCT5_MASK</td>
<td>0x0c000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int SCT6:2</td>
<td>28 - 29</td>
<td>SSCGn_GEFM_SCT6_MASK</td>
<td>0x30000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SCT7:2</td>
<td>30 - 31</td>
<td>SSCGn_GEFM_SCT7_MASK</td>
<td>0xc0000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_GEFM">SSCG0_GEFM</a>,    
<a class="url" href="../sscg1.html#SSCG1_GEFM">SSCG1_GEFM</a>,    
<a class="url" href="../sscg2.html#SSCG2_GEFM">SSCG2_GEFM</a>,    
<a class="url" href="../sscg3.html#SSCG3_GEFM">SSCG3_GEFM</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_GEN_t"><b>SSCGn_GEN_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Guardian Enable Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_GEN_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SEN0:1</td>
<td>0 - 0</td>
<td>SSCGn_GEN_SEN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SEN1:1</td>
<td>1 - 1</td>
<td>SSCGn_GEN_SEN1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SEN2:1</td>
<td>2 - 2</td>
<td>SSCGn_GEN_SEN2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SEN3:1</td>
<td>3 - 3</td>
<td>SSCGn_GEN_SEN3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SEN4:1</td>
<td>4 - 4</td>
<td>SSCGn_GEN_SEN4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SEN5:1</td>
<td>5 - 5</td>
<td>SSCGn_GEN_SEN5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SEN6:1</td>
<td>6 - 6</td>
<td>SSCGn_GEN_SEN6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SEN7:1</td>
<td>7 - 7</td>
<td>SSCGn_GEN_SEN7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CEN:1</td>
<td>8 - 8</td>
<td>SSCGn_GEN_CEN_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_GEN">SSCG0_GEN</a>,    
<a class="url" href="../sscg1.html#SSCG1_GEN">SSCG1_GEN</a>,    
<a class="url" href="../sscg2.html#SSCG2_GEN">SSCG2_GEN</a>,    
<a class="url" href="../sscg3.html#SSCG3_GEN">SSCG3_GEN</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_GSRC_t"><b>SSCGn_GSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Guardian Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_GSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SSCGn_GSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SSCGn_GSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SSCGn_GSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SSCGn_GSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SSCGn_GSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SSCGn_GSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_GSRC">SSCG0_GSRC</a>,    
<a class="url" href="../sscg1.html#SSCG1_GSRC">SSCG1_GSRC</a>,    
<a class="url" href="../sscg2.html#SSCG2_GSRC">SSCG2_GSRC</a>,    
<a class="url" href="../sscg3.html#SSCG3_GSRC">SSCG3_GSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_GSTAT_t"><b>SSCGn_GSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Guardian Status Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_GSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CE:1</td>
<td>0 - 0</td>
<td>SSCGn_GSTAT_CE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SCLK:1</td>
<td>2 - 2</td>
<td>SSCGn_GSTAT_SCLK_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int S0:1</td>
<td>16 - 16</td>
<td>SSCGn_GSTAT_S0_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int S1:1</td>
<td>17 - 17</td>
<td>SSCGn_GSTAT_S1_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int S2:1</td>
<td>18 - 18</td>
<td>SSCGn_GSTAT_S2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int S3:1</td>
<td>19 - 19</td>
<td>SSCGn_GSTAT_S3_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int S4:1</td>
<td>20 - 20</td>
<td>SSCGn_GSTAT_S4_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int S5:1</td>
<td>21 - 21</td>
<td>SSCGn_GSTAT_S5_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int S6:1</td>
<td>22 - 22</td>
<td>SSCGn_GSTAT_S6_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int S7:1</td>
<td>23 - 23</td>
<td>SSCGn_GSTAT_S7_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_GSTAT">SSCG0_GSTAT</a>,    
<a class="url" href="../sscg1.html#SSCG1_GSTAT">SSCG1_GSTAT</a>,    
<a class="url" href="../sscg2.html#SSCG2_GSTAT">SSCG2_GSTAT</a>,    
<a class="url" href="../sscg3.html#SSCG3_GSTAT">SSCG3_GSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_ID_t"><b>SSCGn_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>SSCGn_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODTYPE:8</td>
<td>8 - 15</td>
<td>SSCGn_ID_MODTYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MODNUM:16</td>
<td>16 - 31</td>
<td>SSCGn_ID_MODNUM_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_ID">SSCG0_ID</a>,    
<a class="url" href="../sscg1.html#SSCG1_ID">SSCG1_ID</a>,    
<a class="url" href="../sscg2.html#SSCG2_ID">SSCG2_ID</a>,    
<a class="url" href="../sscg3.html#SSCG3_ID">SSCG3_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_PISEL_t"><b>SSCGn_PISEL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port Input Select Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_PISEL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MRIS:1</td>
<td>0 - 0</td>
<td>SSCGn_PISEL_MRIS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SRIS:1</td>
<td>1 - 1</td>
<td>SSCGn_PISEL_SRIS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SCIS:1</td>
<td>2 - 2</td>
<td>SSCGn_PISEL_SCIS_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SLSIS:3</td>
<td>3 - 5</td>
<td>SSCGn_PISEL_SLSIS_MASK</td>
<td>0x00000038</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int STIP:1</td>
<td>8 - 8</td>
<td>SSCGn_PISEL_STIP_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_PISEL">SSCG0_PISEL</a>,    
<a class="url" href="../sscg1.html#SSCG1_PISEL">SSCG1_PISEL</a>,    
<a class="url" href="../sscg2.html#SSCG2_PISEL">SSCG2_PISEL</a>,    
<a class="url" href="../sscg3.html#SSCG3_PISEL">SSCG3_PISEL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_RB_t"><b>SSCGn_RB_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Buffer Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_RB_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_RB_RB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_RB">SSCG0_RB</a>,    
<a class="url" href="../sscg1.html#SSCG1_RB">SSCG1_RB</a>,    
<a class="url" href="../sscg2.html#SSCG2_RB">SSCG2_RB</a>,    
<a class="url" href="../sscg3.html#SSCG3_RB">SSCG3_RB</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_RBSNAP_t"><b>SSCGn_RBSNAP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Buffer Snapshot Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_RBSNAP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_RBSNAP_RB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_RBSNAP">SSCG0_RBSNAP</a>,    
<a class="url" href="../sscg1.html#SSCG1_RBSNAP">SSCG1_RBSNAP</a>,    
<a class="url" href="../sscg2.html#SSCG2_RBSNAP">SSCG2_RBSNAP</a>,    
<a class="url" href="../sscg3.html#SSCG3_RBSNAP">SSCG3_RBSNAP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_SSOC_t"><b>SSCGn_SSOC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Slave Select Output Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_SSOC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int AOL0:1</td>
<td>0 - 0</td>
<td>SSCGn_SSOC_AOL0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int AOL1:1</td>
<td>1 - 1</td>
<td>SSCGn_SSOC_AOL1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int AOL2:1</td>
<td>2 - 2</td>
<td>SSCGn_SSOC_AOL2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int AOL3:1</td>
<td>3 - 3</td>
<td>SSCGn_SSOC_AOL3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int AOL4:1</td>
<td>4 - 4</td>
<td>SSCGn_SSOC_AOL4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int AOL5:1</td>
<td>5 - 5</td>
<td>SSCGn_SSOC_AOL5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int AOL6:1</td>
<td>6 - 6</td>
<td>SSCGn_SSOC_AOL6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int AOL7:1</td>
<td>7 - 7</td>
<td>SSCGn_SSOC_AOL7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int OEN0:1</td>
<td>8 - 8</td>
<td>SSCGn_SSOC_OEN0_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int OEN1:1</td>
<td>9 - 9</td>
<td>SSCGn_SSOC_OEN1_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int OEN2:1</td>
<td>10 - 10</td>
<td>SSCGn_SSOC_OEN2_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int OEN3:1</td>
<td>11 - 11</td>
<td>SSCGn_SSOC_OEN3_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int OEN4:1</td>
<td>12 - 12</td>
<td>SSCGn_SSOC_OEN4_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int OEN5:1</td>
<td>13 - 13</td>
<td>SSCGn_SSOC_OEN5_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int OEN6:1</td>
<td>14 - 14</td>
<td>SSCGn_SSOC_OEN6_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int OEN7:1</td>
<td>15 - 15</td>
<td>SSCGn_SSOC_OEN7_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_SSOC">SSCG0_SSOC</a>,    
<a class="url" href="../sscg1.html#SSCG1_SSOC">SSCG1_SSOC</a>,    
<a class="url" href="../sscg2.html#SSCG2_SSOC">SSCG2_SSOC</a>,    
<a class="url" href="../sscg3.html#SSCG3_SSOC">SSCG3_SSOC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_SSOTC_t"><b>SSCGn_SSOTC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Slave Select Output Timing Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_SSOTC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int LEAD:2</td>
<td>0 - 1</td>
<td>SSCGn_SSOTC_LEAD_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRAIL:2</td>
<td>2 - 3</td>
<td>SSCGn_SSOTC_TRAIL_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int INACT:2</td>
<td>4 - 5</td>
<td>SSCGn_SSOTC_INACT_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SLSO7MOD:1</td>
<td>8 - 8</td>
<td>SSCGn_SSOTC_SLSO7MOD_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int QSMEN:1</td>
<td>14 - 14</td>
<td>SSCGn_SSOTC_QSMEN_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN:1</td>
<td>15 - 15</td>
<td>SSCGn_SSOTC_EN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_SSOTC">SSCG0_SSOTC</a>,    
<a class="url" href="../sscg1.html#SSCG1_SSOTC">SSCG1_SSOTC</a>,    
<a class="url" href="../sscg2.html#SSCG2_SSOTC">SSCG2_SSOTC</a>,    
<a class="url" href="../sscg3.html#SSCG3_SSOTC">SSCG3_SSOTC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_STAT_t"><b>SSCGn_STAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Status Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_STAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BC:4</td>
<td>0 - 3</td>
<td>SSCGn_STAT_BC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PARE:1</td>
<td>4 - 4</td>
<td>SSCGn_STAT_PARE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PARTVAL:1</td>
<td>5 - 5</td>
<td>SSCGn_STAT_PARTVAL_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PARRVAL:1</td>
<td>6 - 6</td>
<td>SSCGn_STAT_PARRVAL_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TE:1</td>
<td>8 - 8</td>
<td>SSCGn_STAT_TE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RE:1</td>
<td>9 - 9</td>
<td>SSCGn_STAT_RE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PE:1</td>
<td>10 - 10</td>
<td>SSCGn_STAT_PE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BE:1</td>
<td>11 - 11</td>
<td>SSCGn_STAT_BE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int BSY:1</td>
<td>12 - 12</td>
<td>SSCGn_STAT_BSY_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_STAT">SSCG0_STAT</a>,    
<a class="url" href="../sscg1.html#SSCG1_STAT">SSCG1_STAT</a>,    
<a class="url" href="../sscg2.html#SSCG2_STAT">SSCG2_STAT</a>,    
<a class="url" href="../sscg3.html#SSCG3_STAT">SSCG3_STAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_TB_t"><b>SSCGn_TB_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_TB_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_TB_TB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_TB">SSCG0_TB</a>,    
<a class="url" href="../sscg1.html#SSCG1_TB">SSCG1_TB</a>,    
<a class="url" href="../sscg2.html#SSCG2_TB">SSCG2_TB</a>,    
<a class="url" href="../sscg3.html#SSCG3_TB">SSCG3_TB</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_TB1_t"><b>SSCGn_TB1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Compare Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_TB1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_TB1_TB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_TB1">SSCG0_TB1</a>,    
<a class="url" href="../sscg1.html#SSCG1_TB1">SSCG1_TB1</a>,    
<a class="url" href="../sscg2.html#SSCG2_TB1">SSCG2_TB1</a>,    
<a class="url" href="../sscg3.html#SSCG3_TB1">SSCG3_TB1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCGn_TB1SNAP_t"><b>SSCGn_TB1SNAP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Snapshot Register</b></td></tr>
<tr><td colspan="5"><b>SSCGn_TB1SNAP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCGn_TB1SNAP_TB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../sscg0.html#SSCG0_TB1SNAP">SSCG0_TB1SNAP</a>,    
<a class="url" href="../sscg1.html#SSCG1_TB1SNAP">SSCG1_TB1SNAP</a>,    
<a class="url" href="../sscg2.html#SSCG2_TB1SNAP">SSCG2_TB1SNAP</a>,    
<a class="url" href="../sscg3.html#SSCG3_TB1SNAP">SSCG3_TB1SNAP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../sscg0.html">SSCG0</a>, 
<a class="url" href="../sscg1.html">SSCG1</a>, 
<a class="url" href="../sscg2.html">SSCG2</a>, 
<a class="url" href="../sscg3.html">SSCG3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_BR_t"><b>SSCn_BR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Baud Rate Timer Reload Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_BR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BR_VALUE:16</td>
<td>0 - 15</td>
<td>SSCn_BR_BR_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_BR">SSC0_BR</a>,    
<a class="url" href="../ssc1.html#SSC1_BR">SSC1_BR</a>,    
<a class="url" href="../ssc2.html#SSC2_BR">SSC2_BR</a>,    
<a class="url" href="../ssc3.html#SSC3_BR">SSC3_BR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_CLC_t"><b>SSCn_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SSC n</b></td></tr>
<tr><td colspan="5"><b>SSCn_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>SSCn_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>SSCn_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>SSCn_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>SSCn_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>SSCn_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>SSCn_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_CLC">SSC0_CLC</a>,    
<a class="url" href="../ssc1.html#SSC1_CLC">SSC1_CLC</a>,    
<a class="url" href="../ssc2.html#SSC2_CLC">SSC2_CLC</a>,    
<a class="url" href="../ssc3.html#SSC3_CLC">SSC3_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_CON_t"><b>SSCn_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BM:4</td>
<td>0 - 3</td>
<td>SSCn_CON_BM_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int HB:1</td>
<td>4 - 4</td>
<td>SSCn_CON_HB_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PH:1</td>
<td>5 - 5</td>
<td>SSCn_CON_PH_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PO:1</td>
<td>6 - 6</td>
<td>SSCn_CON_PO_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int LB:1</td>
<td>7 - 7</td>
<td>SSCn_CON_LB_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TEN:1</td>
<td>8 - 8</td>
<td>SSCn_CON_TEN_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int REN:1</td>
<td>9 - 9</td>
<td>SSCn_CON_REN_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PEN:1</td>
<td>10 - 10</td>
<td>SSCn_CON_PEN_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BEN:1</td>
<td>11 - 11</td>
<td>SSCn_CON_BEN_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int AREN:1</td>
<td>12 - 12</td>
<td>SSCn_CON_AREN_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int MS:1</td>
<td>14 - 14</td>
<td>SSCn_CON_MS_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN:1</td>
<td>15 - 15</td>
<td>SSCn_CON_EN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int PARTEN:1</td>
<td>16 - 16</td>
<td>SSCn_CON_PARTEN_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PARREN:1</td>
<td>17 - 17</td>
<td>SSCn_CON_PARREN_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int PARTYP:1</td>
<td>18 - 18</td>
<td>SSCn_CON_PARTYP_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int PAREEN:1</td>
<td>19 - 19</td>
<td>SSCn_CON_PAREEN_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_CON">SSC0_CON</a>,    
<a class="url" href="../ssc1.html#SSC1_CON">SSC1_CON</a>,    
<a class="url" href="../ssc2.html#SSC2_CON">SSC2_CON</a>,    
<a class="url" href="../ssc3.html#SSC3_CON">SSC3_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_EFM_t"><b>SSCn_EFM_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Error Flag Modification Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_EFM_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CLRPARE:1</td>
<td>0 - 0</td>
<td>SSCn_EFM_CLRPARE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SETPARE:1</td>
<td>4 - 4</td>
<td>SSCn_EFM_SETPARE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CLRTE:1</td>
<td>8 - 8</td>
<td>SSCn_EFM_CLRTE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CLRRE:1</td>
<td>9 - 9</td>
<td>SSCn_EFM_CLRRE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CLRPE:1</td>
<td>10 - 10</td>
<td>SSCn_EFM_CLRPE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CLRBE:1</td>
<td>11 - 11</td>
<td>SSCn_EFM_CLRBE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SETTE:1</td>
<td>12 - 12</td>
<td>SSCn_EFM_SETTE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SETRE:1</td>
<td>13 - 13</td>
<td>SSCn_EFM_SETRE_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SETPE:1</td>
<td>14 - 14</td>
<td>SSCn_EFM_SETPE_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETBE:1</td>
<td>15 - 15</td>
<td>SSCn_EFM_SETBE_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_EFM">SSC0_EFM</a>,    
<a class="url" href="../ssc1.html#SSC1_EFM">SSC1_EFM</a>,    
<a class="url" href="../ssc2.html#SSC2_EFM">SSC2_EFM</a>,    
<a class="url" href="../ssc3.html#SSC3_EFM">SSC3_EFM</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_ESRC_t"><b>SSCn_ESRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Error Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_ESRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SSCn_ESRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SSCn_ESRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SSCn_ESRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SSCn_ESRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SSCn_ESRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SSCn_ESRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_ESRC">SSC0_ESRC</a>,    
<a class="url" href="../ssc1.html#SSC1_ESRC">SSC1_ESRC</a>,    
<a class="url" href="../ssc2.html#SSC2_ESRC">SSC2_ESRC</a>,    
<a class="url" href="../ssc3.html#SSC3_ESRC">SSC3_ESRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_FDR_t"><b>SSCn_FDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>SSCn Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_FDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STEP:10</td>
<td>0 - 9</td>
<td>SSCn_FDR_STEP_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int FDIS:1</td>
<td>10 - 10</td>
<td>SSCn_FDR_FDIS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SM:1</td>
<td>11 - 11</td>
<td>SSCn_FDR_SM_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SC:2</td>
<td>12 - 13</td>
<td>SSCn_FDR_SC_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int DM:2</td>
<td>14 - 15</td>
<td>SSCn_FDR_DM_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>16 - 25</td>
<td>SSCn_FDR_RESULT_MASK</td>
<td>0x03ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SUSACK:1</td>
<td>28 - 28</td>
<td>SSCn_FDR_SUSACK_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SUSREQ:1</td>
<td>29 - 29</td>
<td>SSCn_FDR_SUSREQ_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int ENHW:1</td>
<td>30 - 30</td>
<td>SSCn_FDR_ENHW_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int DISCLK:1</td>
<td>31 - 31</td>
<td>SSCn_FDR_DISCLK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_FDR">SSC0_FDR</a>,    
<a class="url" href="../ssc1.html#SSC1_FDR">SSC1_FDR</a>,    
<a class="url" href="../ssc2.html#SSC2_FDR">SSC2_FDR</a>,    
<a class="url" href="../ssc3.html#SSC3_FDR">SSC3_FDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_ID_t"><b>SSCn_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>SSCn_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODNUM:8</td>
<td>8 - 15</td>
<td>SSCn_ID_MODNUM_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_ID">SSC0_ID</a>,    
<a class="url" href="../ssc1.html#SSC1_ID">SSC1_ID</a>,    
<a class="url" href="../ssc2.html#SSC2_ID">SSC2_ID</a>,    
<a class="url" href="../ssc3.html#SSC3_ID">SSC3_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_PISEL_t"><b>SSCn_PISEL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Port Input Select Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_PISEL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MRIS:1</td>
<td>0 - 0</td>
<td>SSCn_PISEL_MRIS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SRIS:1</td>
<td>1 - 1</td>
<td>SSCn_PISEL_SRIS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SCIS:1</td>
<td>2 - 2</td>
<td>SSCn_PISEL_SCIS_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SLSIS:3</td>
<td>3 - 5</td>
<td>SSCn_PISEL_SLSIS_MASK</td>
<td>0x00000038</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int STIP:1</td>
<td>8 - 8</td>
<td>SSCn_PISEL_STIP_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_PISEL">SSC0_PISEL</a>,    
<a class="url" href="../ssc1.html#SSC1_PISEL">SSC1_PISEL</a>,    
<a class="url" href="../ssc2.html#SSC2_PISEL">SSC2_PISEL</a>,    
<a class="url" href="../ssc3.html#SSC3_PISEL">SSC3_PISEL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_RB_t"><b>SSCn_RB_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Buffer Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_RB_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCn_RB_RB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_RB">SSC0_RB</a>,    
<a class="url" href="../ssc1.html#SSC1_RB">SSC1_RB</a>,    
<a class="url" href="../ssc2.html#SSC2_RB">SSC2_RB</a>,    
<a class="url" href="../ssc3.html#SSC3_RB">SSC3_RB</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_RSRC_t"><b>SSCn_RSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Receive Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_RSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SSCn_RSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SSCn_RSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SSCn_RSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SSCn_RSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SSCn_RSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SSCn_RSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_RSRC">SSC0_RSRC</a>,    
<a class="url" href="../ssc1.html#SSC1_RSRC">SSC1_RSRC</a>,    
<a class="url" href="../ssc2.html#SSC2_RSRC">SSC2_RSRC</a>,    
<a class="url" href="../ssc3.html#SSC3_RSRC">SSC3_RSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_SSOC_t"><b>SSCn_SSOC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Slave Select Output Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_SSOC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int AOL0:1</td>
<td>0 - 0</td>
<td>SSCn_SSOC_AOL0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int AOL1:1</td>
<td>1 - 1</td>
<td>SSCn_SSOC_AOL1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int AOL2:1</td>
<td>2 - 2</td>
<td>SSCn_SSOC_AOL2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int AOL3:1</td>
<td>3 - 3</td>
<td>SSCn_SSOC_AOL3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int AOL4:1</td>
<td>4 - 4</td>
<td>SSCn_SSOC_AOL4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int AOL5:1</td>
<td>5 - 5</td>
<td>SSCn_SSOC_AOL5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int AOL6:1</td>
<td>6 - 6</td>
<td>SSCn_SSOC_AOL6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int AOL7:1</td>
<td>7 - 7</td>
<td>SSCn_SSOC_AOL7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int OEN0:1</td>
<td>8 - 8</td>
<td>SSCn_SSOC_OEN0_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int OEN1:1</td>
<td>9 - 9</td>
<td>SSCn_SSOC_OEN1_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int OEN2:1</td>
<td>10 - 10</td>
<td>SSCn_SSOC_OEN2_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int OEN3:1</td>
<td>11 - 11</td>
<td>SSCn_SSOC_OEN3_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int OEN4:1</td>
<td>12 - 12</td>
<td>SSCn_SSOC_OEN4_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int OEN5:1</td>
<td>13 - 13</td>
<td>SSCn_SSOC_OEN5_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int OEN6:1</td>
<td>14 - 14</td>
<td>SSCn_SSOC_OEN6_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int OEN7:1</td>
<td>15 - 15</td>
<td>SSCn_SSOC_OEN7_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_SSOC">SSC0_SSOC</a>,    
<a class="url" href="../ssc1.html#SSC1_SSOC">SSC1_SSOC</a>,    
<a class="url" href="../ssc2.html#SSC2_SSOC">SSC2_SSOC</a>,    
<a class="url" href="../ssc3.html#SSC3_SSOC">SSC3_SSOC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_SSOTC_t"><b>SSCn_SSOTC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Slave Select Output Timing Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_SSOTC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int LEAD:2</td>
<td>0 - 1</td>
<td>SSCn_SSOTC_LEAD_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRAIL:2</td>
<td>2 - 3</td>
<td>SSCn_SSOTC_TRAIL_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int INACT:2</td>
<td>4 - 5</td>
<td>SSCn_SSOTC_INACT_MASK</td>
<td>0x00000030</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SLSO7MOD:1</td>
<td>8 - 8</td>
<td>SSCn_SSOTC_SLSO7MOD_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int QSMEN:1</td>
<td>14 - 14</td>
<td>SSCn_SSOTC_QSMEN_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EN:1</td>
<td>15 - 15</td>
<td>SSCn_SSOTC_EN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_SSOTC">SSC0_SSOTC</a>,    
<a class="url" href="../ssc1.html#SSC1_SSOTC">SSC1_SSOTC</a>,    
<a class="url" href="../ssc2.html#SSC2_SSOTC">SSC2_SSOTC</a>,    
<a class="url" href="../ssc3.html#SSC3_SSOTC">SSC3_SSOTC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_STAT_t"><b>SSCn_STAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Status Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_STAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BC:4</td>
<td>0 - 3</td>
<td>SSCn_STAT_BC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PARE:1</td>
<td>4 - 4</td>
<td>SSCn_STAT_PARE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PARTVAL:1</td>
<td>5 - 5</td>
<td>SSCn_STAT_PARTVAL_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int PARRVAL:1</td>
<td>6 - 6</td>
<td>SSCn_STAT_PARRVAL_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TE:1</td>
<td>8 - 8</td>
<td>SSCn_STAT_TE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RE:1</td>
<td>9 - 9</td>
<td>SSCn_STAT_RE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int PE:1</td>
<td>10 - 10</td>
<td>SSCn_STAT_PE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BE:1</td>
<td>11 - 11</td>
<td>SSCn_STAT_BE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int BSY:1</td>
<td>12 - 12</td>
<td>SSCn_STAT_BSY_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_STAT">SSC0_STAT</a>,    
<a class="url" href="../ssc1.html#SSC1_STAT">SSC1_STAT</a>,    
<a class="url" href="../ssc2.html#SSC2_STAT">SSC2_STAT</a>,    
<a class="url" href="../ssc3.html#SSC3_STAT">SSC3_STAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_TB_t"><b>SSCn_TB_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Buffer Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_TB_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TB_VALUE:16</td>
<td>0 - 15</td>
<td>SSCn_TB_TB_VALUE_MASK</td>
<td>0x0000ffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_TB">SSC0_TB</a>,    
<a class="url" href="../ssc1.html#SSC1_TB">SSC1_TB</a>,    
<a class="url" href="../ssc2.html#SSC2_TB">SSC2_TB</a>,    
<a class="url" href="../ssc3.html#SSC3_TB">SSC3_TB</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SSCn_TSRC_t"><b>SSCn_TSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Transmit Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>SSCn_TSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>SSCn_TSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>SSCn_TSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>SSCn_TSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>SSCn_TSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>SSCn_TSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>SSCn_TSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../ssc0.html#SSC0_TSRC">SSC0_TSRC</a>,    
<a class="url" href="../ssc1.html#SSC1_TSRC">SSC1_TSRC</a>,    
<a class="url" href="../ssc2.html#SSC2_TSRC">SSC2_TSRC</a>,    
<a class="url" href="../ssc3.html#SSC3_TSRC">SSC3_TSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../ssc0.html">SSC0</a>, 
<a class="url" href="../ssc1.html">SSC1</a>, 
<a class="url" href="../ssc2.html">SSC2</a>, 
<a class="url" href="../ssc3.html">SSC3</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_CAP_t"><b>STM_CAP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Capture Register</b></td></tr>
<tr><td colspan="5"><b>STM_CAP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_55_32:24</td>
<td>0 - 23</td>
<td>STM_CAP_STM_55_32_MASK</td>
<td>0x00ffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_CAP">STM_CAP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_CLC_t"><b>STM_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>STM_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>STM_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>STM_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>STM_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>STM_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>STM_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>STM_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RMC:3</td>
<td>8 - 10</td>
<td>STM_CLC_RMC_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_CLC">STM_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_CMCON_t"><b>STM_CMCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Compare Match Control Register</b></td></tr>
<tr><td colspan="5"><b>STM_CMCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MSIZE0:5</td>
<td>0 - 4</td>
<td>STM_CMCON_MSIZE0_MASK</td>
<td>0x0000001f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MSTART0:5</td>
<td>8 - 12</td>
<td>STM_CMCON_MSTART0_MASK</td>
<td>0x00001f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MSIZE1:5</td>
<td>16 - 20</td>
<td>STM_CMCON_MSIZE1_MASK</td>
<td>0x001f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int MSTART1:5</td>
<td>24 - 28</td>
<td>STM_CMCON_MSTART1_MASK</td>
<td>0x1f000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_CMCON">STM_CMCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_CMPm_t"><b>STM_CMPm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Compare Register n</b></td></tr>
<tr><td colspan="5"><b>STM_CMPm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CMPVAL:32</td>
<td>0 - 31</td>
<td>STM_CMPm_CMPVAL_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_CMP0">STM_CMP0</a>,    
<a class="url" href="../stm.html#STM_CMP1">STM_CMP1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_ICR_t"><b>STM_ICR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Interrupt Control Register</b></td></tr>
<tr><td colspan="5"><b>STM_ICR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CMP0EN:1</td>
<td>0 - 0</td>
<td>STM_ICR_CMP0EN_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CMP0IR:1</td>
<td>1 - 1</td>
<td>STM_ICR_CMP0IR_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CMP0OS:1</td>
<td>2 - 2</td>
<td>STM_ICR_CMP0OS_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CMP1EN:1</td>
<td>4 - 4</td>
<td>STM_ICR_CMP1EN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CMP1IR:1</td>
<td>5 - 5</td>
<td>STM_ICR_CMP1IR_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CMP1OS:1</td>
<td>6 - 6</td>
<td>STM_ICR_CMP1OS_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_ICR">STM_ICR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_ID_t"><b>STM_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>STM_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MODREV:8</td>
<td>0 - 7</td>
<td>STM_ID_MODREV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MODTYPE:8</td>
<td>8 - 15</td>
<td>STM_ID_MODTYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MODNUM:16</td>
<td>16 - 31</td>
<td>STM_ID_MODNUM_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_ID">STM_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_ISRR_t"><b>STM_ISRR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Interrupt Set/Reset Register</b></td></tr>
<tr><td colspan="5"><b>STM_ISRR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CMP0IRR:1</td>
<td>0 - 0</td>
<td>STM_ISRR_CMP0IRR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CMP0IRS:1</td>
<td>1 - 1</td>
<td>STM_ISRR_CMP0IRS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CMP1IRR:1</td>
<td>2 - 2</td>
<td>STM_ISRR_CMP1IRR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CMP1IRS:1</td>
<td>3 - 3</td>
<td>STM_ISRR_CMP1IRS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_ISRR">STM_ISRR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_SRCm_t"><b>STM_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Service Request Control Register n</b></td></tr>
<tr><td colspan="5"><b>STM_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>STM_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>STM_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>STM_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>STM_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>STM_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>STM_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_SRC0">STM_SRC0</a>,    
<a class="url" href="../stm.html#STM_SRC1">STM_SRC1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM0_t"><b>STM_TIM0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 0</b></td></tr>
<tr><td colspan="5"><b>STM_TIM0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_31_0:32</td>
<td>0 - 31</td>
<td>STM_TIM0_STM_31_0_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM0">STM_TIM0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM1_t"><b>STM_TIM1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 1</b></td></tr>
<tr><td colspan="5"><b>STM_TIM1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_35_4:32</td>
<td>0 - 31</td>
<td>STM_TIM1_STM_35_4_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM1">STM_TIM1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM2_t"><b>STM_TIM2_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 2</b></td></tr>
<tr><td colspan="5"><b>STM_TIM2_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_39_8:32</td>
<td>0 - 31</td>
<td>STM_TIM2_STM_39_8_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM2">STM_TIM2</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM3_t"><b>STM_TIM3_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 3</b></td></tr>
<tr><td colspan="5"><b>STM_TIM3_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_43_12:32</td>
<td>0 - 31</td>
<td>STM_TIM3_STM_43_12_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM3">STM_TIM3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM4_t"><b>STM_TIM4_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 4</b></td></tr>
<tr><td colspan="5"><b>STM_TIM4_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_47_16:32</td>
<td>0 - 31</td>
<td>STM_TIM4_STM_47_16_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM4">STM_TIM4</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM5_t"><b>STM_TIM5_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 5</b></td></tr>
<tr><td colspan="5"><b>STM_TIM5_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_51_20:32</td>
<td>0 - 31</td>
<td>STM_TIM5_STM_51_20_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM5">STM_TIM5</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="STM_TIM6_t"><b>STM_TIM6_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>STM Timer Register 6</b></td></tr>
<tr><td colspan="5"><b>STM_TIM6_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STM_55_32:24</td>
<td>0 - 23</td>
<td>STM_TIM6_STM_55_32_MASK</td>
<td>0x00ffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../stm.html#STM_TIM6">STM_TIM6</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../stm.html">STM</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SWEVT_t"><b>SWEVT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Software Debug Event</b></td></tr>
<tr><td colspan="5"><b>SWEVT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EVTA:3</td>
<td>0 - 2</td>
<td>SWEVT_EVTA_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BBM:1</td>
<td>3 - 3</td>
<td>SWEVT_BBM_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int BOD:1</td>
<td>4 - 4</td>
<td>SWEVT_BOD_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SUSP:1</td>
<td>5 - 5</td>
<td>SWEVT_SUSP_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CNT:2</td>
<td>6 - 7</td>
<td>SWEVT_CNT_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#SWEVT">SWEVT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="SYSCON_t"><b>SYSCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>System Configuration Register</b></td></tr>
<tr><td colspan="5"><b>SYSCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FCDSF:1</td>
<td>0 - 0</td>
<td>SYSCON_FCDSF_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PROTEN:1</td>
<td>1 - 1</td>
<td>SYSCON_PROTEN_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TPROTEN:1</td>
<td>2 - 2</td>
<td>SYSCON_TPROTEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#SYSCON">SYSCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
