-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator_forwardPropagation_8_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce0 : OUT STD_LOGIC;
    agg_result_0_we0 : OUT STD_LOGIC;
    agg_result_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce1 : OUT STD_LOGIC;
    agg_result_0_we1 : OUT STD_LOGIC;
    agg_result_0_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_l3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_l3_ce0 : OUT STD_LOGIC;
    weights_l3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    biases_val : IN STD_LOGIC_VECTOR (639 downto 0);
    grp_fu_8485_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8485_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_ce : OUT STD_LOGIC;
    grp_fu_8493_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8493_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_ce : OUT STD_LOGIC;
    grp_fu_8497_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8497_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_ce : OUT STD_LOGIC;
    grp_fu_8501_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8501_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_ce : OUT STD_LOGIC;
    grp_fu_8505_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8505_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_ce : OUT STD_LOGIC;
    grp_fu_8509_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8509_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_ce : OUT STD_LOGIC;
    grp_fu_8513_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8513_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_ce : OUT STD_LOGIC;
    grp_fu_8517_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8517_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_ce : OUT STD_LOGIC;
    grp_fu_8581_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_ce : OUT STD_LOGIC;
    grp_fu_8585_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_ce : OUT STD_LOGIC;
    grp_fu_8589_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_ce : OUT STD_LOGIC;
    grp_fu_8593_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_ce : OUT STD_LOGIC;
    grp_fu_8597_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_ce : OUT STD_LOGIC;
    grp_fu_8601_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_ce : OUT STD_LOGIC;
    grp_fu_8605_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_ce : OUT STD_LOGIC;
    grp_fu_8609_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_ce : OUT STD_LOGIC;
    grp_fu_8489_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_8489_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8489_p_ce : OUT STD_LOGIC );
end;


architecture behav of accelerator_forwardPropagation_8_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (30 downto 0) := "0000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (30 downto 0) := "0000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (30 downto 0) := "0000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (30 downto 0) := "0000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (30 downto 0) := "0000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (30 downto 0) := "0000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (30 downto 0) := "0001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (30 downto 0) := "0010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (30 downto 0) := "0100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal net_0_addr_reg_722 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal net_0_addr_8_reg_727 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_addr_9_reg_732 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal net_0_addr_10_reg_737 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_addr_11_reg_742 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal net_0_addr_12_reg_747 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal net_0_addr_13_reg_792 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_addr_14_reg_797 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_addr_15_reg_802 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal net_0_addr_16_reg_807 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal temp_0_addr_reg_817 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal temp_0_addr_1_reg_822 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_load_reg_827 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_load_1_reg_832 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal net_0_load_2_reg_847 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_load_3_reg_852 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal net_0_load_4_reg_867 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_load_5_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal net_0_load_6_reg_887 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_load_7_reg_892 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal net_0_load_8_reg_1007 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_load_9_reg_1012 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_reg_1017 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal zext_ln177_fu_711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln177_reg_1025 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal softmax_input_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal softmax_input_ce0 : STD_LOGIC;
    signal softmax_input_we0 : STD_LOGIC;
    signal softmax_input_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_input_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_input_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal softmax_input_ce1 : STD_LOGIC;
    signal softmax_input_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal C_0_ce0 : STD_LOGIC;
    signal C_0_we0 : STD_LOGIC;
    signal C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal C_0_ce1 : STD_LOGIC;
    signal C_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_ce0 : STD_LOGIC;
    signal net_0_we0 : STD_LOGIC;
    signal net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal transposed_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_result_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal softmax_result_0_ce0 : STD_LOGIC;
    signal softmax_result_0_we0 : STD_LOGIC;
    signal softmax_result_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_result_0_ce1 : STD_LOGIC;
    signal softmax_result_0_we1 : STD_LOGIC;
    signal softmax_result_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce1 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce1 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we1 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_ap_start : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_ap_done : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_ap_idle : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_ap_ready : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_agg_result_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_680_agg_result_0_ce0 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_agg_result_0_we0 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_agg_result_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_agg_result_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_680_agg_result_0_ce1 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_agg_result_0_we1 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_agg_result_0_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_softmax_input_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_680_softmax_input_ce0 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_softmax_input_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_680_softmax_input_ce1 : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1099_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_softmax_10_s_fu_680_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_softmax_10_s_fu_680_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg : STD_LOGIC := '0';
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_softmax_10_s_fu_680_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal j_fu_82 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln177_fu_700_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln177_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal C_0_we1_local : STD_LOGIC;
    signal C_0_ce1_local : STD_LOGIC;
    signal C_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_we1_local : STD_LOGIC;
    signal net_0_ce1_local : STD_LOGIC;
    signal net_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_we0_local : STD_LOGIC;
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal temp_0_we1_local : STD_LOGIC;
    signal temp_0_ce1_local : STD_LOGIC;
    signal temp_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_0_we0_local : STD_LOGIC;
    signal temp_0_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_0_ce0_local : STD_LOGIC;
    signal temp_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal softmax_input_we1_local : STD_LOGIC;
    signal softmax_input_ce1_local : STD_LOGIC;
    signal softmax_input_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal softmax_input_we0_local : STD_LOGIC;
    signal softmax_input_ce0_local : STD_LOGIC;
    signal softmax_input_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal softmax_result_0_ce0_local : STD_LOGIC;
    signal agg_result_0_we1_local : STD_LOGIC;
    signal agg_result_0_d1_local : STD_LOGIC_VECTOR (63 downto 0);
    signal agg_result_0_ce1_local : STD_LOGIC;
    signal agg_result_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_0_we0_local : STD_LOGIC;
    signal agg_result_0_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal agg_result_0_ce0_local : STD_LOGIC;
    signal agg_result_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fu_1035_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1035_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1035_ce : STD_LOGIC;
    signal grp_fu_1039_ce : STD_LOGIC;
    signal grp_fu_1043_ce : STD_LOGIC;
    signal grp_fu_1047_ce : STD_LOGIC;
    signal grp_fu_1051_ce : STD_LOGIC;
    signal grp_fu_1055_ce : STD_LOGIC;
    signal grp_fu_1059_ce : STD_LOGIC;
    signal grp_fu_1063_ce : STD_LOGIC;
    signal grp_fu_1067_ce : STD_LOGIC;
    signal grp_fu_1071_ce : STD_LOGIC;
    signal grp_fu_1075_ce : STD_LOGIC;
    signal grp_fu_1079_ce : STD_LOGIC;
    signal grp_fu_1083_ce : STD_LOGIC;
    signal grp_fu_1087_ce : STD_LOGIC;
    signal grp_fu_1091_ce : STD_LOGIC;
    signal grp_fu_1095_ce : STD_LOGIC;
    signal grp_fu_1099_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce1 : OUT STD_LOGIC;
        C_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_l3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_l3_ce0 : OUT STD_LOGIC;
        weights_l3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC;
        grp_fu_1039_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1039_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1039_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1039_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1039_p_ce : OUT STD_LOGIC;
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC;
        grp_fu_1047_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1047_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1047_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1047_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1047_p_ce : OUT STD_LOGIC;
        grp_fu_1051_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1051_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1051_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1051_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1051_p_ce : OUT STD_LOGIC;
        grp_fu_1055_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1055_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1055_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1055_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1055_p_ce : OUT STD_LOGIC;
        grp_fu_1059_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1059_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1059_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1059_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1059_p_ce : OUT STD_LOGIC;
        grp_fu_1063_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1063_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1063_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1063_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1063_p_ce : OUT STD_LOGIC;
        grp_fu_1067_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1067_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1067_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1067_p_ce : OUT STD_LOGIC;
        grp_fu_1071_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1071_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1071_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1071_p_ce : OUT STD_LOGIC;
        grp_fu_1075_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1075_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1075_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1075_p_ce : OUT STD_LOGIC;
        grp_fu_1079_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1079_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1079_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1079_p_ce : OUT STD_LOGIC;
        grp_fu_1083_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1083_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1083_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1083_p_ce : OUT STD_LOGIC;
        grp_fu_1087_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1087_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1087_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1087_p_ce : OUT STD_LOGIC;
        grp_fu_1091_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1091_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1091_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1091_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases_val : IN STD_LOGIC_VECTOR (639 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_we0 : OUT STD_LOGIC;
        net_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        transposed_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        transposed_0_ce0 : OUT STD_LOGIC;
        transposed_0_we0 : OUT STD_LOGIC;
        transposed_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        transposed_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        transposed_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        transposed_0_ce1 : OUT STD_LOGIC;
        transposed_0_we1 : OUT STD_LOGIC;
        transposed_0_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        net_0_load : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_6 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_7 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_8 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_0_load_9 : IN STD_LOGIC_VECTOR (63 downto 0);
        softmax_input_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        softmax_input_ce0 : OUT STD_LOGIC;
        softmax_input_we0 : OUT STD_LOGIC;
        softmax_input_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_softmax_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce1 : OUT STD_LOGIC;
        agg_result_0_we1 : OUT STD_LOGIC;
        agg_result_0_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        softmax_input_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        softmax_input_ce0 : OUT STD_LOGIC;
        softmax_input_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        softmax_input_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        softmax_input_ce1 : OUT STD_LOGIC;
        softmax_input_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    softmax_input_U : component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => softmax_input_address0,
        ce0 => softmax_input_ce0,
        we0 => softmax_input_we0,
        d0 => softmax_input_d0,
        q0 => softmax_input_q0,
        address1 => softmax_input_address1,
        ce1 => softmax_input_ce1,
        we1 => softmax_input_we1_local,
        d1 => ap_const_lv64_0,
        q1 => softmax_input_q1);

    C_0_U : component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_0_address0,
        ce0 => C_0_ce0,
        we0 => C_0_we0,
        d0 => C_0_d0,
        q0 => C_0_q0,
        address1 => C_0_address1,
        ce1 => C_0_ce1,
        we1 => C_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => C_0_q1);

    net_0_U : component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => net_0_address0,
        ce0 => net_0_ce0,
        we0 => net_0_we0,
        d0 => net_0_d0,
        q0 => net_0_q0,
        address1 => net_0_address1_local,
        ce1 => net_0_ce1_local,
        we1 => net_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => net_0_q1);

    temp_0_U : component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_0_address0_local,
        ce0 => temp_0_ce0_local,
        we0 => temp_0_we0_local,
        d0 => temp_0_d0_local,
        q0 => temp_0_q0,
        address1 => temp_0_address1_local,
        ce1 => temp_0_ce1_local,
        we1 => temp_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => temp_0_q1);

    transposed_0_U : component accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address0,
        ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce0,
        we0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we0,
        d0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d0,
        q0 => transposed_0_q0,
        address1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address1,
        ce1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce1,
        we1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we1,
        d1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d1);

    softmax_result_0_U : component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => softmax_result_0_address0,
        ce0 => softmax_result_0_ce0,
        we0 => softmax_result_0_we0,
        d0 => grp_softmax_10_s_fu_680_agg_result_0_d0,
        q0 => softmax_result_0_q0,
        address1 => grp_softmax_10_s_fu_680_agg_result_0_address1,
        ce1 => softmax_result_0_ce1,
        we1 => softmax_result_0_we1,
        d1 => grp_softmax_10_s_fu_680_agg_result_0_d1,
        q1 => softmax_result_0_q1);

    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633 : component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start,
        ap_done => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done,
        ap_idle => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_idle,
        ap_ready => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_ready,
        C_0_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce0,
        C_0_we0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_we0,
        C_0_d0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_d0,
        C_0_address1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address1,
        C_0_ce1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce1,
        C_0_q1 => C_0_q1,
        weights_l3_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_address0,
        weights_l3_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_ce0,
        weights_l3_q0 => weights_l3_q0,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        grp_fu_1035_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_1035_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_ce,
        grp_fu_1039_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din0,
        grp_fu_1039_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din1,
        grp_fu_1039_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_opcode,
        grp_fu_1039_p_dout0 => grp_fu_8493_p_dout0,
        grp_fu_1039_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_ce,
        grp_fu_1043_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_8497_p_dout0,
        grp_fu_1043_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_ce,
        grp_fu_1047_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din0,
        grp_fu_1047_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din1,
        grp_fu_1047_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_opcode,
        grp_fu_1047_p_dout0 => grp_fu_8501_p_dout0,
        grp_fu_1047_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_ce,
        grp_fu_1051_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din0,
        grp_fu_1051_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din1,
        grp_fu_1051_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_opcode,
        grp_fu_1051_p_dout0 => grp_fu_8505_p_dout0,
        grp_fu_1051_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_ce,
        grp_fu_1055_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din0,
        grp_fu_1055_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din1,
        grp_fu_1055_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_opcode,
        grp_fu_1055_p_dout0 => grp_fu_8509_p_dout0,
        grp_fu_1055_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_ce,
        grp_fu_1059_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din0,
        grp_fu_1059_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din1,
        grp_fu_1059_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_opcode,
        grp_fu_1059_p_dout0 => grp_fu_8513_p_dout0,
        grp_fu_1059_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_ce,
        grp_fu_1063_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din0,
        grp_fu_1063_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din1,
        grp_fu_1063_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_opcode,
        grp_fu_1063_p_dout0 => grp_fu_8517_p_dout0,
        grp_fu_1063_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_ce,
        grp_fu_1067_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din0,
        grp_fu_1067_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din1,
        grp_fu_1067_p_dout0 => grp_fu_8581_p_dout0,
        grp_fu_1067_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_ce,
        grp_fu_1071_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din0,
        grp_fu_1071_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din1,
        grp_fu_1071_p_dout0 => grp_fu_8585_p_dout0,
        grp_fu_1071_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_ce,
        grp_fu_1075_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din0,
        grp_fu_1075_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din1,
        grp_fu_1075_p_dout0 => grp_fu_8589_p_dout0,
        grp_fu_1075_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_ce,
        grp_fu_1079_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din0,
        grp_fu_1079_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din1,
        grp_fu_1079_p_dout0 => grp_fu_8593_p_dout0,
        grp_fu_1079_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_ce,
        grp_fu_1083_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din0,
        grp_fu_1083_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din1,
        grp_fu_1083_p_dout0 => grp_fu_8597_p_dout0,
        grp_fu_1083_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_ce,
        grp_fu_1087_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din0,
        grp_fu_1087_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din1,
        grp_fu_1087_p_dout0 => grp_fu_8601_p_dout0,
        grp_fu_1087_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_ce,
        grp_fu_1091_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din0,
        grp_fu_1091_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din1,
        grp_fu_1091_p_dout0 => grp_fu_8605_p_dout0,
        grp_fu_1091_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_ce,
        grp_fu_1095_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din1,
        grp_fu_1095_p_dout0 => grp_fu_8609_p_dout0,
        grp_fu_1095_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_ce);

    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656 : component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start,
        ap_done => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done,
        ap_idle => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_idle,
        ap_ready => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_ready,
        C_0_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_ce0,
        C_0_q0 => C_0_q0,
        biases_val => biases_val,
        net_0_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_address0,
        net_0_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_ce0,
        net_0_we0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_we0,
        net_0_d0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_d0,
        grp_fu_1035_p_din0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_1035_p_ce => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_ce);

    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664 : component accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start,
        ap_done => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done,
        ap_idle => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_idle,
        ap_ready => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_ready,
        transposed_0_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address0,
        transposed_0_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce0,
        transposed_0_we0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we0,
        transposed_0_d0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d0,
        transposed_0_q0 => transposed_0_q0,
        transposed_0_address1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_address1,
        transposed_0_ce1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_ce1,
        transposed_0_we1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_we1,
        transposed_0_d1 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_transposed_0_d1,
        net_0_load => net_0_load_reg_827,
        net_0_load_1 => net_0_load_1_reg_832,
        net_0_load_2 => net_0_load_2_reg_847,
        net_0_load_3 => net_0_load_3_reg_852,
        net_0_load_4 => net_0_load_4_reg_867,
        net_0_load_5 => net_0_load_5_reg_872,
        net_0_load_6 => net_0_load_6_reg_887,
        net_0_load_7 => net_0_load_7_reg_892,
        net_0_load_8 => net_0_load_8_reg_1007,
        net_0_load_9 => net_0_load_9_reg_1012,
        softmax_input_address0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_address0,
        softmax_input_ce0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_ce0,
        softmax_input_we0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_we0,
        softmax_input_d0 => grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_d0);

    grp_softmax_10_s_fu_680 : component accelerator_softmax_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_s_fu_680_ap_start,
        ap_done => grp_softmax_10_s_fu_680_ap_done,
        ap_idle => grp_softmax_10_s_fu_680_ap_idle,
        ap_ready => grp_softmax_10_s_fu_680_ap_ready,
        agg_result_0_address0 => grp_softmax_10_s_fu_680_agg_result_0_address0,
        agg_result_0_ce0 => grp_softmax_10_s_fu_680_agg_result_0_ce0,
        agg_result_0_we0 => grp_softmax_10_s_fu_680_agg_result_0_we0,
        agg_result_0_d0 => grp_softmax_10_s_fu_680_agg_result_0_d0,
        agg_result_0_address1 => grp_softmax_10_s_fu_680_agg_result_0_address1,
        agg_result_0_ce1 => grp_softmax_10_s_fu_680_agg_result_0_ce1,
        agg_result_0_we1 => grp_softmax_10_s_fu_680_agg_result_0_we1,
        agg_result_0_d1 => grp_softmax_10_s_fu_680_agg_result_0_d1,
        agg_result_0_q1 => softmax_result_0_q1,
        softmax_input_address0 => grp_softmax_10_s_fu_680_softmax_input_address0,
        softmax_input_ce0 => grp_softmax_10_s_fu_680_softmax_input_ce0,
        softmax_input_q0 => softmax_input_q0,
        softmax_input_address1 => grp_softmax_10_s_fu_680_softmax_input_address1,
        softmax_input_ce1 => grp_softmax_10_s_fu_680_softmax_input_ce1,
        softmax_input_q1 => softmax_input_q1,
        grp_fu_1099_p_din0 => grp_softmax_10_s_fu_680_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_softmax_10_s_fu_680_grp_fu_1099_p_din1,
        grp_fu_1099_p_opcode => grp_softmax_10_s_fu_680_grp_fu_1099_p_opcode,
        grp_fu_1099_p_dout0 => grp_fu_8489_p_dout0,
        grp_fu_1099_p_ce => grp_softmax_10_s_fu_680_grp_fu_1099_p_ce,
        grp_fu_1035_p_din0 => grp_softmax_10_s_fu_680_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_softmax_10_s_fu_680_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_softmax_10_s_fu_680_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_1035_p_ce => grp_softmax_10_s_fu_680_grp_fu_1035_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10_s_fu_680_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_s_fu_680_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_softmax_10_s_fu_680_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_s_fu_680_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_s_fu_680_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_82 <= ap_const_lv4_0;
            elsif (((icmp_ln177_fu_694_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                j_fu_82 <= add_ln177_fu_700_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                j_1_reg_1017 <= j_fu_82;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                net_0_load_1_reg_832 <= net_0_q0;
                net_0_load_reg_827 <= net_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                net_0_load_2_reg_847 <= net_0_q1;
                net_0_load_3_reg_852 <= net_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                net_0_load_4_reg_867 <= net_0_q1;
                net_0_load_5_reg_872 <= net_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                net_0_load_6_reg_887 <= net_0_q1;
                net_0_load_7_reg_892 <= net_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                net_0_load_8_reg_1007 <= net_0_q1;
                net_0_load_9_reg_1012 <= net_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                    zext_ln177_reg_1025(3 downto 0) <= zext_ln177_fu_711_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln177_reg_1025(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state16, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done, grp_softmax_10_s_fu_680_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state22, ap_CS_fsm_state24, icmp_ln177_fu_694_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln177_fu_694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_softmax_10_s_fu_680_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    C_0_address0_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address0, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_address0, ap_CS_fsm_state9, C_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_0_address0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_address0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address0;
        else 
            C_0_address0 <= C_0_address0_local;
        end if; 
    end process;


    C_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            C_0_address0_local <= "XXXX";
        end if; 
    end process;


    C_0_address1_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address1, C_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_address1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_address1;
        else 
            C_0_address1 <= C_0_address1_local;
        end if; 
    end process;


    C_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            C_0_address1_local <= "XXXX";
        end if; 
    end process;


    C_0_ce0_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce0, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_ce0, ap_CS_fsm_state9, C_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_0_ce0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_ce0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce0;
        else 
            C_0_ce0 <= C_0_ce0_local;
        end if; 
    end process;


    C_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_ce1_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce1, C_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_ce1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_ce1;
        else 
            C_0_ce1 <= C_0_ce1_local;
        end if; 
    end process;


    C_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce1_local <= ap_const_logic_1;
        else 
            C_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_d0_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_d0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_d0;
        else 
            C_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    C_0_we0_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_we0, C_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_we0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_C_0_we0;
        else 
            C_0_we0 <= C_0_we0_local;
        end if; 
    end process;


    C_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we1_local <= ap_const_logic_1;
        else 
            C_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln177_fu_700_p2 <= std_logic_vector(unsigned(j_fu_82) + unsigned(ap_const_lv4_1));
    agg_result_0_address0 <= agg_result_0_address0_local;

    agg_result_0_address0_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            agg_result_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            agg_result_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            agg_result_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            agg_result_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            agg_result_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_0_address0_local <= "XXXX";
        end if; 
    end process;

    agg_result_0_address1 <= agg_result_0_address1_local;

    agg_result_0_address1_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            agg_result_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            agg_result_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            agg_result_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            agg_result_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            agg_result_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_0_address1_local <= "XXXX";
        end if; 
    end process;

    agg_result_0_ce0 <= agg_result_0_ce0_local;

    agg_result_0_ce0_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            agg_result_0_ce0_local <= ap_const_logic_1;
        else 
            agg_result_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_ce1 <= agg_result_0_ce1_local;

    agg_result_0_ce1_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            agg_result_0_ce1_local <= ap_const_logic_1;
        else 
            agg_result_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_d0 <= agg_result_0_d0_local;

    agg_result_0_d0_local_assign_proc : process(temp_0_q0, temp_0_q1, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            agg_result_0_d0_local <= temp_0_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            agg_result_0_d0_local <= temp_0_q0;
        else 
            agg_result_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    agg_result_0_d1 <= agg_result_0_d1_local;

    agg_result_0_d1_local_assign_proc : process(temp_0_q0, temp_0_q1, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            agg_result_0_d1_local <= temp_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            agg_result_0_d1_local <= temp_0_q1;
        else 
            agg_result_0_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    agg_result_0_we0 <= agg_result_0_we0_local;

    agg_result_0_we0_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            agg_result_0_we0_local <= ap_const_logic_1;
        else 
            agg_result_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_we1 <= agg_result_0_we1_local;

    agg_result_0_we1_local_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            agg_result_0_we1_local <= ap_const_logic_1;
        else 
            agg_result_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done)
    begin
        if ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_softmax_10_s_fu_680_ap_done)
    begin
        if ((grp_softmax_10_s_fu_680_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done)
    begin
        if ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done)
    begin
        if ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_ap_start_reg;
    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_ap_start_reg;
    grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_start_reg;

    grp_fu_1035_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_ce, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_ce, grp_softmax_10_s_fu_680_grp_fu_1035_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_1035_ce <= grp_softmax_10_s_fu_680_grp_fu_1035_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1035_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1035_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_ce;
        else 
            grp_fu_1035_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1035_opcode_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_opcode, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_opcode, grp_softmax_10_s_fu_680_grp_fu_1035_p_opcode, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_1035_opcode <= grp_softmax_10_s_fu_680_grp_fu_1035_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1035_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1035_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_opcode),2));
        else 
            grp_fu_1035_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1035_p0_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din0, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din0, grp_softmax_10_s_fu_680_grp_fu_1035_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_1035_p0 <= grp_softmax_10_s_fu_680_grp_fu_1035_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1035_p0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1035_p0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din0;
        else 
            grp_fu_1035_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1035_p1_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din1, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din1, grp_softmax_10_s_fu_680_grp_fu_1035_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_1035_p1 <= grp_softmax_10_s_fu_680_grp_fu_1035_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1035_p1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_grp_fu_1035_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1035_p1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1035_p_din1;
        else 
            grp_fu_1035_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1039_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_ce;
        else 
            grp_fu_1039_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1043_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1043_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_ce;
        else 
            grp_fu_1043_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1047_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1047_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_ce;
        else 
            grp_fu_1047_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1051_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1051_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_ce;
        else 
            grp_fu_1051_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1055_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1055_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_ce;
        else 
            grp_fu_1055_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1059_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1059_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_ce;
        else 
            grp_fu_1059_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1063_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1063_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_ce;
        else 
            grp_fu_1063_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1067_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1067_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_ce;
        else 
            grp_fu_1067_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1071_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1071_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_ce;
        else 
            grp_fu_1071_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1075_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1075_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_ce;
        else 
            grp_fu_1075_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1079_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1079_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_ce;
        else 
            grp_fu_1079_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1083_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1083_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_ce;
        else 
            grp_fu_1083_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1087_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1087_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_ce;
        else 
            grp_fu_1087_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1091_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1091_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_ce;
        else 
            grp_fu_1091_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1095_ce_assign_proc : process(ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1095_ce <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_ce;
        else 
            grp_fu_1095_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1099_ce_assign_proc : process(grp_softmax_10_s_fu_680_grp_fu_1099_p_ce, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_1099_ce <= grp_softmax_10_s_fu_680_grp_fu_1099_p_ce;
        else 
            grp_fu_1099_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_8485_p_ce <= grp_fu_1035_ce;
    grp_fu_8485_p_din0 <= grp_fu_1035_p0;
    grp_fu_8485_p_din1 <= grp_fu_1035_p1;
    grp_fu_8485_p_opcode <= grp_fu_1035_opcode;
    grp_fu_8489_p_ce <= grp_fu_1099_ce;
    grp_fu_8489_p_din0 <= grp_softmax_10_s_fu_680_grp_fu_1099_p_din0;
    grp_fu_8489_p_din1 <= grp_softmax_10_s_fu_680_grp_fu_1099_p_din1;
    grp_fu_8489_p_opcode <= grp_softmax_10_s_fu_680_grp_fu_1099_p_opcode;
    grp_fu_8493_p_ce <= grp_fu_1039_ce;
    grp_fu_8493_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din0;
    grp_fu_8493_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_din1;
    grp_fu_8493_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1039_p_opcode;
    grp_fu_8497_p_ce <= grp_fu_1043_ce;
    grp_fu_8497_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din0;
    grp_fu_8497_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_din1;
    grp_fu_8497_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1043_p_opcode;
    grp_fu_8501_p_ce <= grp_fu_1047_ce;
    grp_fu_8501_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din0;
    grp_fu_8501_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_din1;
    grp_fu_8501_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1047_p_opcode;
    grp_fu_8505_p_ce <= grp_fu_1051_ce;
    grp_fu_8505_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din0;
    grp_fu_8505_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_din1;
    grp_fu_8505_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1051_p_opcode;
    grp_fu_8509_p_ce <= grp_fu_1055_ce;
    grp_fu_8509_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din0;
    grp_fu_8509_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_din1;
    grp_fu_8509_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1055_p_opcode;
    grp_fu_8513_p_ce <= grp_fu_1059_ce;
    grp_fu_8513_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din0;
    grp_fu_8513_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_din1;
    grp_fu_8513_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1059_p_opcode;
    grp_fu_8517_p_ce <= grp_fu_1063_ce;
    grp_fu_8517_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din0;
    grp_fu_8517_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_din1;
    grp_fu_8517_p_opcode <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1063_p_opcode;
    grp_fu_8581_p_ce <= grp_fu_1067_ce;
    grp_fu_8581_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din0;
    grp_fu_8581_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1067_p_din1;
    grp_fu_8585_p_ce <= grp_fu_1071_ce;
    grp_fu_8585_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din0;
    grp_fu_8585_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1071_p_din1;
    grp_fu_8589_p_ce <= grp_fu_1075_ce;
    grp_fu_8589_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din0;
    grp_fu_8589_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1075_p_din1;
    grp_fu_8593_p_ce <= grp_fu_1079_ce;
    grp_fu_8593_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din0;
    grp_fu_8593_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1079_p_din1;
    grp_fu_8597_p_ce <= grp_fu_1083_ce;
    grp_fu_8597_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din0;
    grp_fu_8597_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1083_p_din1;
    grp_fu_8601_p_ce <= grp_fu_1087_ce;
    grp_fu_8601_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din0;
    grp_fu_8601_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1087_p_din1;
    grp_fu_8605_p_ce <= grp_fu_1091_ce;
    grp_fu_8605_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din0;
    grp_fu_8605_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1091_p_din1;
    grp_fu_8609_p_ce <= grp_fu_1095_ce;
    grp_fu_8609_p_din0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din0;
    grp_fu_8609_p_din1 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_grp_fu_1095_p_din1;
    grp_softmax_10_s_fu_680_ap_start <= grp_softmax_10_s_fu_680_ap_start_reg;
    icmp_ln177_fu_694_p2 <= "1" when (j_fu_82 = ap_const_lv4_A) else "0";
    net_0_addr_10_reg_737 <= ap_const_lv64_3(4 - 1 downto 0);
    net_0_addr_11_reg_742 <= ap_const_lv64_4(4 - 1 downto 0);
    net_0_addr_12_reg_747 <= ap_const_lv64_5(4 - 1 downto 0);
    net_0_addr_13_reg_792 <= ap_const_lv64_6(4 - 1 downto 0);
    net_0_addr_14_reg_797 <= ap_const_lv64_7(4 - 1 downto 0);
    net_0_addr_15_reg_802 <= ap_const_lv64_8(4 - 1 downto 0);
    net_0_addr_16_reg_807 <= ap_const_lv64_9(4 - 1 downto 0);
    net_0_addr_8_reg_727 <= ap_const_lv64_1(4 - 1 downto 0);
    net_0_addr_9_reg_732 <= ap_const_lv64_2(4 - 1 downto 0);
    net_0_addr_reg_722 <= ap_const_lv64_0(4 - 1 downto 0);

    net_0_address0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_address0, ap_CS_fsm_state9, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_address0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state3, net_0_addr_8_reg_727, ap_CS_fsm_state4, net_0_addr_10_reg_737, ap_CS_fsm_state5, net_0_addr_12_reg_747, ap_CS_fsm_state6, net_0_addr_14_reg_797, ap_CS_fsm_state7, net_0_addr_16_reg_807, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            net_0_address0_local <= net_0_addr_16_reg_807;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            net_0_address0_local <= net_0_addr_14_reg_797;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            net_0_address0_local <= net_0_addr_12_reg_747;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            net_0_address0_local <= net_0_addr_10_reg_737;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_address0_local <= net_0_addr_8_reg_727;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            net_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            net_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            net_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            net_0_address0_local <= "XXXX";
        end if; 
    end process;


    net_0_address1_local_assign_proc : process(net_0_addr_reg_722, ap_CS_fsm_state3, net_0_addr_9_reg_732, ap_CS_fsm_state4, net_0_addr_11_reg_742, ap_CS_fsm_state5, ap_CS_fsm_state6, net_0_addr_13_reg_792, net_0_addr_15_reg_802, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            net_0_address1_local <= net_0_addr_15_reg_802;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            net_0_address1_local <= net_0_addr_13_reg_792;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            net_0_address1_local <= net_0_addr_11_reg_742;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            net_0_address1_local <= net_0_addr_9_reg_732;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_address1_local <= net_0_addr_reg_722;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            net_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            net_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            net_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            net_0_address1_local <= "XXXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_ce0, ap_CS_fsm_state9, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_ce0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_ce1_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            net_0_ce1_local <= ap_const_logic_1;
        else 
            net_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_d0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_d0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_d0;
        else 
            net_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    net_0_we0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_we0, ap_CS_fsm_state9, net_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_we0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656_net_0_we0;
        else 
            net_0_we0 <= net_0_we0_local;
        end if; 
    end process;


    net_0_we0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            net_0_we0_local <= ap_const_logic_1;
        else 
            net_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_we1_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            net_0_we1_local <= ap_const_logic_1;
        else 
            net_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_input_address0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_address0, grp_softmax_10_s_fu_680_softmax_input_address0, ap_CS_fsm_state22, ap_CS_fsm_state24, softmax_input_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_input_address0 <= grp_softmax_10_s_fu_680_softmax_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            softmax_input_address0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_address0;
        else 
            softmax_input_address0 <= softmax_input_address0_local;
        end if; 
    end process;


    softmax_input_address0_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            softmax_input_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            softmax_input_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            softmax_input_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            softmax_input_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            softmax_input_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            softmax_input_address0_local <= "XXXX";
        end if; 
    end process;


    softmax_input_address1_assign_proc : process(grp_softmax_10_s_fu_680_softmax_input_address1, ap_CS_fsm_state24, softmax_input_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_input_address1 <= grp_softmax_10_s_fu_680_softmax_input_address1;
        else 
            softmax_input_address1 <= softmax_input_address1_local;
        end if; 
    end process;


    softmax_input_address1_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            softmax_input_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            softmax_input_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            softmax_input_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            softmax_input_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            softmax_input_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            softmax_input_address1_local <= "XXXX";
        end if; 
    end process;


    softmax_input_ce0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_ce0, grp_softmax_10_s_fu_680_softmax_input_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24, softmax_input_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_input_ce0 <= grp_softmax_10_s_fu_680_softmax_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            softmax_input_ce0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_ce0;
        else 
            softmax_input_ce0 <= softmax_input_ce0_local;
        end if; 
    end process;


    softmax_input_ce0_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            softmax_input_ce0_local <= ap_const_logic_1;
        else 
            softmax_input_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_input_ce1_assign_proc : process(grp_softmax_10_s_fu_680_softmax_input_ce1, ap_CS_fsm_state24, softmax_input_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_input_ce1 <= grp_softmax_10_s_fu_680_softmax_input_ce1;
        else 
            softmax_input_ce1 <= softmax_input_ce1_local;
        end if; 
    end process;


    softmax_input_ce1_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            softmax_input_ce1_local <= ap_const_logic_1;
        else 
            softmax_input_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_input_d0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_d0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            softmax_input_d0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_d0;
        else 
            softmax_input_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    softmax_input_we0_assign_proc : process(grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_we0, ap_CS_fsm_state22, softmax_input_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            softmax_input_we0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664_softmax_input_we0;
        else 
            softmax_input_we0 <= softmax_input_we0_local;
        end if; 
    end process;


    softmax_input_we0_local_assign_proc : process(ap_CS_fsm_state16, icmp_ln177_fu_694_p2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln177_fu_694_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            softmax_input_we0_local <= ap_const_logic_1;
        else 
            softmax_input_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_input_we1_local_assign_proc : process(ap_CS_fsm_state16, icmp_ln177_fu_694_p2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln177_fu_694_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            softmax_input_we1_local <= ap_const_logic_1;
        else 
            softmax_input_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_result_0_address0_assign_proc : process(zext_ln177_fu_711_p1, grp_softmax_10_s_fu_680_agg_result_0_address0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_result_0_address0 <= grp_softmax_10_s_fu_680_agg_result_0_address0;
        else 
            softmax_result_0_address0 <= zext_ln177_fu_711_p1(4 - 1 downto 0);
        end if; 
    end process;


    softmax_result_0_ce0_assign_proc : process(grp_softmax_10_s_fu_680_agg_result_0_ce0, ap_CS_fsm_state24, softmax_result_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_result_0_ce0 <= grp_softmax_10_s_fu_680_agg_result_0_ce0;
        else 
            softmax_result_0_ce0 <= softmax_result_0_ce0_local;
        end if; 
    end process;


    softmax_result_0_ce0_local_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            softmax_result_0_ce0_local <= ap_const_logic_1;
        else 
            softmax_result_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    softmax_result_0_ce1_assign_proc : process(grp_softmax_10_s_fu_680_agg_result_0_ce1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_result_0_ce1 <= grp_softmax_10_s_fu_680_agg_result_0_ce1;
        else 
            softmax_result_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    softmax_result_0_we0_assign_proc : process(grp_softmax_10_s_fu_680_agg_result_0_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_result_0_we0 <= grp_softmax_10_s_fu_680_agg_result_0_we0;
        else 
            softmax_result_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    softmax_result_0_we1_assign_proc : process(grp_softmax_10_s_fu_680_agg_result_0_we1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            softmax_result_0_we1 <= grp_softmax_10_s_fu_680_agg_result_0_we1;
        else 
            softmax_result_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    temp_0_addr_1_reg_822 <= ap_const_lv64_1(4 - 1 downto 0);
    temp_0_addr_reg_817 <= ap_const_lv64_0(4 - 1 downto 0);

    temp_0_address0_local_assign_proc : process(ap_CS_fsm_state11, temp_0_addr_1_reg_822, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, zext_ln177_reg_1025, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            temp_0_address0_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            temp_0_address0_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_0_address0_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_0_address0_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_0_address0_local <= zext_ln177_reg_1025(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_0_address0_local <= temp_0_addr_1_reg_822;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            temp_0_address0_local <= "XXXX";
        end if; 
    end process;


    temp_0_address1_local_assign_proc : process(temp_0_addr_reg_817, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            temp_0_address1_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            temp_0_address1_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_0_address1_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_0_address1_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_0_address1_local <= temp_0_addr_reg_817;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            temp_0_address1_local <= "XXXX";
        end if; 
    end process;


    temp_0_ce0_local_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_0_ce0_local <= ap_const_logic_1;
        else 
            temp_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    temp_0_ce1_local_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_0_ce1_local <= ap_const_logic_1;
        else 
            temp_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    temp_0_d0_local_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, softmax_result_0_q0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_0_d0_local <= softmax_result_0_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_0_d0_local <= ap_const_lv64_0;
        else 
            temp_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_0_we0_local_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_0_we0_local <= ap_const_logic_1;
        else 
            temp_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    temp_0_we1_local_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_0_we1_local <= ap_const_logic_1;
        else 
            temp_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    weights_l3_address0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_address0;
    weights_l3_ce0 <= grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633_weights_l3_ce0;
    zext_ln177_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_1017),64));
end behav;
