#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  9 15:27:00 2024
# Process ID: 31108
# Current directory: C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1
# Command line: vivado.exe -log alv_VHDL_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alv_VHDL_design_wrapper.tcl -notrace
# Log file: C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper.vdi
# Journal file: C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1\vivado.jou
# Running On: PC_di_Marco, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 20, Host memory: 14721 MB
#-----------------------------------------------------------
source alv_VHDL_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 486.902 ; gain = 182.598
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marco/Desktop/Downloads/AXI_FIFO/AXI_FIFO/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top alv_VHDL_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_alv_VHDL_0_0/alv_VHDL_design_alv_VHDL_0_0.dcp' for cell 'alv_VHDL_design_i/alv_VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_processing_system7_0_0/alv_VHDL_design_processing_system7_0_0.dcp' for cell 'alv_VHDL_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_rst_ps7_0_100M_0/alv_VHDL_design_rst_ps7_0_100M_0.dcp' for cell 'alv_VHDL_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_pc_1/alv_VHDL_design_auto_pc_1.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_pc_2/alv_VHDL_design_auto_pc_2.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_pc_3/alv_VHDL_design_auto_pc_3.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_pc_4/alv_VHDL_design_auto_pc_4.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3.dcp' for cell 'alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_pc_0/alv_VHDL_design_auto_pc_0.dcp' for cell 'alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1006.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_processing_system7_0_0/alv_VHDL_design_processing_system7_0_0.xdc] for cell 'alv_VHDL_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_processing_system7_0_0/alv_VHDL_design_processing_system7_0_0.xdc] for cell 'alv_VHDL_design_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_rst_ps7_0_100M_0/alv_VHDL_design_rst_ps7_0_100M_0_board.xdc] for cell 'alv_VHDL_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_rst_ps7_0_100M_0/alv_VHDL_design_rst_ps7_0_100M_0_board.xdc] for cell 'alv_VHDL_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_rst_ps7_0_100M_0/alv_VHDL_design_rst_ps7_0_100M_0.xdc] for cell 'alv_VHDL_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_rst_ps7_0_100M_0/alv_VHDL_design_rst_ps7_0_100M_0.xdc] for cell 'alv_VHDL_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_0/alv_VHDL_design_auto_us_0_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_1/alv_VHDL_design_auto_us_1_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_2/alv_VHDL_design_auto_us_2_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc] for cell 'alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 60 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1180.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

23 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1180.266 ; gain = 669.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1211.156 ; gain = 30.891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1e907aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1765.238 ; gain = 554.082

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2144.852 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2144.852 ; gain = 0.000
Phase 1 Initialization | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2144.852 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2144.852 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 2144.852 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: d1e907aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2144.852 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 30 inverters resulting in an inversion of 167 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c37ba6b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.643 . Memory (MB): peak = 2144.852 ; gain = 0.000
Retarget | Checksum: 1c37ba6b9
INFO: [Opt 31-389] Phase Retarget created 317 cells and removed 491 cells
INFO: [Opt 31-1021] In phase Retarget, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 46 load pin(s).
Phase 4 Constant propagation | Checksum: 1483ccdb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.852 ; gain = 0.000
Constant propagation | Checksum: 1483ccdb7
INFO: [Opt 31-389] Phase Constant propagation created 578 cells and removed 4913 cells
INFO: [Opt 31-1021] In phase Constant propagation, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c914a561

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.852 ; gain = 0.000
Sweep | Checksum: 1c914a561
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3524 cells
INFO: [Opt 31-1021] In phase Sweep, 384 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c914a561

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.852 ; gain = 0.000
BUFG optimization | Checksum: 1c914a561
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][64]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c914a561

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.852 ; gain = 0.000
Shift Register Optimization | Checksum: 1c914a561
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 200fe3b0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.852 ; gain = 0.000
Post Processing Netlist | Checksum: 200fe3b0d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 10d520682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2144.852 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2144.852 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 10d520682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2144.852 ; gain = 0.000
Phase 9 Finalization | Checksum: 10d520682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2144.852 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             317  |             491  |                                            108  |
|  Constant propagation         |             578  |            4913  |                                            111  |
|  Sweep                        |               0  |            3524  |                                            384  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            135  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10d520682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2144.852 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2144.852 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 3 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 15e652c2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2255.180 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15e652c2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2255.180 ; gain = 110.328

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 170961bfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.619 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2255.180 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 170961bfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2255.180 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2255.180 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 170961bfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2255.180 ; gain = 1074.914
INFO: [runtcl-4] Executing : report_drc -file alv_VHDL_design_wrapper_drc_opted.rpt -pb alv_VHDL_design_wrapper_drc_opted.pb -rpx alv_VHDL_design_wrapper_drc_opted.rpx
Command: report_drc -file alv_VHDL_design_wrapper_drc_opted.rpt -pb alv_VHDL_design_wrapper_drc_opted.pb -rpx alv_VHDL_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2255.180 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2255.180 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2255.180 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c321538b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2255.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5ef49702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.884 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b123245d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b123245d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b123245d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a088b720

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f52f12f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f52f12f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 172e6fdc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 568 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 244 nets or LUTs. Breaked 0 LUT, combined 244 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2255.180 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            244  |                   244  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            244  |                   244  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18906baff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10bb33755

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10bb33755

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 148527644

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cebbed18

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19711d0a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a9f951a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19811ed11

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c9f4ec91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18acfd238

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18acfd238

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19b04432e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.770 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d02075bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Place 46-33] Processed net alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1d02075bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19b04432e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.770. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16b324a3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2255.180 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16b324a3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b324a3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16b324a3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16b324a3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2255.180 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ff0a02a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000
Ending Placer Task | Checksum: 1b68365b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000
98 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file alv_VHDL_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file alv_VHDL_design_wrapper_utilization_placed.rpt -pb alv_VHDL_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file alv_VHDL_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.180 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2255.180 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.180 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2255.180 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2255.180 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 2255.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dcbe2040 ConstDB: 0 ShapeSum: d9c54570 RouteDB: 0
Post Restoration Checksum: NetGraph: 7dbbf87a | NumContArr: 955e2cca | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2986c1a7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2365.137 ; gain = 109.957

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2986c1a7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2365.137 ; gain = 109.957

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2986c1a7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2365.137 ; gain = 109.957
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 226354db5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.574 ; gain = 157.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.083  | TNS=0.000  | WHS=-0.217 | THS=-144.966|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9231
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9231
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 292e64658

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 292e64658

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2698843a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2427.375 ; gain = 172.195
Phase 3 Initial Routing | Checksum: 2698843a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 585
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.181  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2720d39d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.181  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2556c081f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2427.375 ; gain = 172.195
Phase 4 Rip-up And Reroute | Checksum: 2556c081f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2115cd6cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.181  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2115cd6cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2115cd6cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195
Phase 5 Delay and Skew Optimization | Checksum: 2115cd6cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29eb69363

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.181  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27e18cc6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195
Phase 6 Post Hold Fix | Checksum: 27e18cc6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.65243 %
  Global Horizontal Routing Utilization  = 1.84973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27e18cc6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27e18cc6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25ab3c3fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2427.375 ; gain = 172.195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.181  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25ab3c3fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2427.375 ; gain = 172.195
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 20148d982

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2427.375 ; gain = 172.195
Ending Routing Task | Checksum: 20148d982

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2427.375 ; gain = 172.195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.375 ; gain = 172.195
INFO: [runtcl-4] Executing : report_drc -file alv_VHDL_design_wrapper_drc_routed.rpt -pb alv_VHDL_design_wrapper_drc_routed.pb -rpx alv_VHDL_design_wrapper_drc_routed.rpx
Command: report_drc -file alv_VHDL_design_wrapper_drc_routed.rpt -pb alv_VHDL_design_wrapper_drc_routed.pb -rpx alv_VHDL_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file alv_VHDL_design_wrapper_methodology_drc_routed.rpt -pb alv_VHDL_design_wrapper_methodology_drc_routed.pb -rpx alv_VHDL_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file alv_VHDL_design_wrapper_methodology_drc_routed.rpt -pb alv_VHDL_design_wrapper_methodology_drc_routed.pb -rpx alv_VHDL_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file alv_VHDL_design_wrapper_power_routed.rpt -pb alv_VHDL_design_wrapper_power_summary_routed.pb -rpx alv_VHDL_design_wrapper_power_routed.rpx
Command: report_power -file alv_VHDL_design_wrapper_power_routed.rpt -pb alv_VHDL_design_wrapper_power_summary_routed.pb -rpx alv_VHDL_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file alv_VHDL_design_wrapper_route_status.rpt -pb alv_VHDL_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file alv_VHDL_design_wrapper_timing_summary_routed.rpt -pb alv_VHDL_design_wrapper_timing_summary_routed.pb -rpx alv_VHDL_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file alv_VHDL_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file alv_VHDL_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alv_VHDL_design_wrapper_bus_skew_routed.rpt -pb alv_VHDL_design_wrapper_bus_skew_routed.pb -rpx alv_VHDL_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2444.812 ; gain = 13.246
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2453.758 ; gain = 17.879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2453.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2453.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2453.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2453.758 ; gain = 22.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/NECST/NL2/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.runs/impl_1/alv_VHDL_design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force alv_VHDL_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 135 net(s) have no routable loads. The problem bus(es) and/or net(s) are alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i... and (the first 15 of 87 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./alv_VHDL_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2903.258 ; gain = 449.500
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 15:28:44 2024...
