RTTivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 54da5b87e4e542ceb418c73297904447 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'WFM_ACQ' is not declared under prefix 'waveform_acq_gen' [D:/icecube/mdommb_rev1_fw/sim/tb.v:682]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'n0' [D:/icecube/mdommb_rev1_fw/hdl/local_coincidence/local_coincidence.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'bank_mach_next' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ras_timer_ns' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:374]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'ras_timer_ns_in' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:375]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_mosi' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_miso' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_sclk' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_mosi' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1722]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_miso' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1727]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_sclk' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1731]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
