[01/04 21:25:50      0s] 
[01/04 21:25:50      0s] Cadence Innovus(TM) Implementation System.
[01/04 21:25:50      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/04 21:25:50      0s] 
[01/04 21:25:50      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[01/04 21:25:50      0s] Options:	
[01/04 21:25:50      0s] Date:		Sun Jan  4 21:25:50 2026
[01/04 21:25:50      0s] Host:		ug253 (x86_64 w/Linux 6.1.0-37-amd64) (12cores*48cpus*Intel(R) Xeon(R) Silver 4310 CPU @ 2.10GHz 18432KB)
[01/04 21:25:50      0s] OS:		Unsupported OS as /etc does not have release info
[01/04 21:25:50      0s] 
[01/04 21:25:50      0s] License:
[01/04 21:25:51      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[01/04 21:25:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/04 21:26:01     10s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[01/04 21:26:01     10s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[01/04 21:26:01     10s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[01/04 21:26:01     10s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[01/04 21:26:01     10s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[01/04 21:26:01     10s] @(#)CDS: CPE v18.10-p005
[01/04 21:26:01     10s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[01/04 21:26:01     10s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[01/04 21:26:01     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/04 21:26:01     10s] @(#)CDS: RCDB 11.13
[01/04 21:26:01     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2223071_ug253_sunlang_atFZTL.

[01/04 21:26:01     10s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[01/04 21:26:01     10s] 
[01/04 21:26:01     10s] **INFO:  MMMC transition support version v31-84 
[01/04 21:26:01     10s] 
[01/04 21:26:01     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/04 21:26:01     10s] <CMD> suppressMessage ENCEXT-2799
[01/04 21:26:01     10s] <CMD> getVersion
[01/04 21:26:01     10s] [INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
[01/04 21:26:02     10s] <CMD> win
[01/04 21:26:07     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/04 21:26:07     11s] <CMD> set defHierChar /
[01/04 21:26:07     11s] Set Default Input Pin Transition as 0.1 ps.
[01/04 21:26:07     11s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/04 21:26:07     11s] <CMD> set distributed_client_message_echo 1
[01/04 21:26:07     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/04 21:26:07     11s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/04 21:26:07     11s] <CMD> set floorplan_default_site core
[01/04 21:26:07     11s] <CMD> set fpIsMaxIoHeight 0
[01/04 21:26:07     11s] <CMD> set init_gnd_net VSS
[01/04 21:26:07     11s] <CMD> set init_lef_file {/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Back_End/lef/tpan65gpgv2od3_200a/mt/9lm/lef/tpan65gpgv2od3_9lm.lef}
[01/04 21:26:07     11s] <CMD> set init_mmmc_file kf_top.view
[01/04 21:26:07     11s] <CMD> set init_oa_search_lib {}
[01/04 21:26:07     11s] <CMD> set init_original_verilog_files {kf_top_padframe.v kf_top_syn.v}
[01/04 21:26:07     11s] <CMD> set init_pwr_net VDD
[01/04 21:26:07     11s] <CMD> set init_verilog {kf_top_padframe.v kf_top_syn.v}
[01/04 21:26:07     11s] <CMD> set init_top_cell kf_top_padframe
[01/04 21:26:07     11s] <CMD> set init_io_file kf_top.io
[01/04 21:26:07     11s] <CMD> set latch_time_borrow_mode max_borrow
[01/04 21:26:07     11s] <CMD> set pegDefaultResScaleFactor 1
[01/04 21:26:07     11s] <CMD> set pegDetailResScaleFactor 1
[01/04 21:26:07     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/04 21:26:07     11s] <CMD> set soft_stack_size_limit 128
[01/04 21:26:08     11s] <CMD> init_design
[01/04 21:26:08     11s] #% Begin Load MMMC data ... (date=01/04 21:26:08, mem=576.4M)
[01/04 21:26:08     11s] #% End Load MMMC data ... (date=01/04 21:26:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=576.6M, current mem=576.6M)
[01/04 21:26:08     11s] 
[01/04 21:26:08     11s] Loading LEF file /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[01/04 21:26:08     11s] Set DBUPerIGU to M2 pitch 400.
[01/04 21:26:08     11s] 
[01/04 21:26:08     11s] Loading LEF file /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Back_End/lef/tpan65gpgv2od3_200a/mt/9lm/lef/tpan65gpgv2od3_9lm.lef ...
[01/04 21:26:08     11s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Back_End/lef/tpan65gpgv2od3_200a/mt/9lm/lef/tpan65gpgv2od3_9lm.lef at line 1418.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AVSS' in macro 'PVSS3AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AVSS' in macro 'PVSS3A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VSS' in macro 'PVSS2AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'PVSS2AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VSS' in macro 'PVSS2A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'PVSS2A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'TACVDD' in macro 'PVDD3AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'TACVDD' in macro 'PVDD3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AVDD' in macro 'PVDD3AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AVDD' in macro 'PVDD3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'TAVDD' in macro 'PVDD3A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'TAVDD' in macro 'PVDD3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AVDD' in macro 'PVDD3A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AVDD' in macro 'PVDD3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VBUS' in macro 'PVBUS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VBUS' in macro 'PVBUS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB3AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB3A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB2AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB2AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB2A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB2A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB1AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB1AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'AIO' in macro 'PDB1A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB1A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VSSESD' in macro 'PCLAMPAC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMPAC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VDDESD' in macro 'PCLAMPAC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VDDESD' in macro 'PCLAMPAC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VSSESD' in macro 'PCLAMPA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMPA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-201):	Pin 'VDDESD' in macro 'PCLAMPA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-201' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'VDDESD' in macro 'PCLAMPA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/04 21:26:08     11s] Type 'man IMPLF-200' for more detail.
[01/04 21:26:08     11s] 
[01/04 21:26:08     11s] viaInitial starts at Sun Jan  4 21:26:08 2026
viaInitial ends at Sun Jan  4 21:26:08 2026
Loading view definition file from kf_top.view
[01/04 21:26:08     11s] Reading worst timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:08     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:10     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[01/04 21:26:11     13s] Read 816 cells in library 'tcbn65gpluswc' 
[01/04 21:26:11     13s] Reading worst timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib' ...
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3AC'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3A'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2AC'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2A'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD3AC'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD3A'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PVBUS'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PRCUTA'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PDB3AC'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] **WARN: (TECHLIB-302):	No function defined for cell 'PDB3A'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3wc.lib)
[01/04 21:26:11     13s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/04 21:26:11     13s] Read 16 cells in library 'tpan65gpgv2od3wc' 
[01/04 21:26:11     13s] Reading best timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[01/04 21:26:13     16s] Read 816 cells in library 'tcbn65gplusbc' 
[01/04 21:26:13     16s] Reading best timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tpan65gpgv2od3/tpan65gpgv2od3_200b/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65gpgv2od3_200a/tpan65gpgv2od3bc.lib' ...
[01/04 21:26:13     16s] Read 16 cells in library 'tpan65gpgv2od3bc' 
[01/04 21:26:13     16s] *** End library_loading (cpu=0.08min, real=0.08min, mem=132.0M, fe_cpu=0.27min, fe_real=0.38min, fe_mem=751.1M) ***
[01/04 21:26:13     16s] #% Begin Load netlist data ... (date=01/04 21:26:13, mem=624.3M)
[01/04 21:26:13     16s] *** Begin netlist parsing (mem=751.1M) ***
[01/04 21:26:13     16s] Created 832 new cells from 4 timing libraries.
[01/04 21:26:13     16s] Reading netlist ...
[01/04 21:26:13     16s] Backslashed names will retain backslash and a trailing blank character.
[01/04 21:26:13     16s] Reading verilog netlist 'kf_top_padframe.v'
[01/04 21:26:13     16s] Reading verilog netlist 'kf_top_syn.v'
[01/04 21:26:13     16s] 
[01/04 21:26:13     16s] *** Memory Usage v#1 (Current mem = 751.059M, initial mem = 258.629M) ***
[01/04 21:26:13     16s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=751.1M) ***
[01/04 21:26:13     16s] #% End Load netlist data ... (date=01/04 21:26:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=694.9M, current mem=694.9M)
[01/04 21:26:13     16s] Set top cell to kf_top_padframe.
[01/04 21:26:13     16s] **WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/04 21:26:13     16s] Type 'man IMPTS-282' for more detail.
[01/04 21:26:13     16s] **WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/04 21:26:13     16s] Type 'man IMPTS-282' for more detail.
[01/04 21:26:13     16s] Hooked 1664 DB cells to tlib cells.
[01/04 21:26:13     16s] Starting recursive module instantiation check.
[01/04 21:26:13     16s] No recursion found.
[01/04 21:26:13     16s] Building hierarchical netlist for Cell kf_top_padframe ...
[01/04 21:26:13     16s] *** Netlist is unique.
[01/04 21:26:13     16s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[01/04 21:26:13     16s] ** info: there are 1720 modules.
[01/04 21:26:13     16s] ** info: there are 18733 stdCell insts.
[01/04 21:26:13     16s] ** info: there are 104 Pad insts.
[01/04 21:26:13     16s] 
[01/04 21:26:13     16s] *** Memory Usage v#1 (Current mem = 833.973M, initial mem = 258.629M) ***
[01/04 21:26:13     16s] Reading IO assignment file "kf_top.io" ...
[01/04 21:26:13     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/04 21:26:13     16s] Type 'man IMPFP-3961' for more detail.
[01/04 21:26:13     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/04 21:26:13     16s] Type 'man IMPFP-3961' for more detail.
[01/04 21:26:13     16s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/04 21:26:13     16s] Type 'man IMPFP-3961' for more detail.
[01/04 21:26:13     16s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/04 21:26:13     16s] Type 'man IMPFP-3961' for more detail.
[01/04 21:26:13     16s] Set Default Net Delay as 1000 ps.
[01/04 21:26:13     16s] Set Default Net Load as 0.5 pF. 
[01/04 21:26:13     16s] Set Default Input Pin Transition as 0.1 ps.
[01/04 21:26:14     17s] Extraction setup Started 
[01/04 21:26:14     17s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[01/04 21:26:14     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2773' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.041 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2773' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.041 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/04 21:26:14     17s] Type 'man IMPEXT-2776' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/04 21:26:14     17s] Summary of Active RC-Corners : 
[01/04 21:26:14     17s]  
[01/04 21:26:14     17s]  Analysis View: setup_view
[01/04 21:26:14     17s]     RC-Corner Name        : worst
[01/04 21:26:14     17s]     RC-Corner Index       : 0
[01/04 21:26:14     17s]     RC-Corner Temperature : 25 Celsius
[01/04 21:26:14     17s]     RC-Corner Cap Table   : ''
[01/04 21:26:14     17s]     RC-Corner PreRoute Res Factor         : 1
[01/04 21:26:14     17s]     RC-Corner PreRoute Cap Factor         : 1
[01/04 21:26:14     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PreRoute Clock Res Factor   : 1
[01/04 21:26:14     17s]     RC-Corner PreRoute Clock Cap Factor   : 1
[01/04 21:26:14     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/04 21:26:14     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/04 21:26:14     17s]  
[01/04 21:26:14     17s]  Analysis View: hold_view
[01/04 21:26:14     17s]     RC-Corner Name        : best
[01/04 21:26:14     17s]     RC-Corner Index       : 1
[01/04 21:26:14     17s]     RC-Corner Temperature : 25 Celsius
[01/04 21:26:14     17s]     RC-Corner Cap Table   : ''
[01/04 21:26:14     17s]     RC-Corner PreRoute Res Factor         : 1
[01/04 21:26:14     17s]     RC-Corner PreRoute Cap Factor         : 1
[01/04 21:26:14     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/04 21:26:14     17s]     RC-Corner PreRoute Clock Res Factor   : 1
[01/04 21:26:14     17s]     RC-Corner PreRoute Clock Cap Factor   : 1
[01/04 21:26:14     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/04 21:26:14     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/04 21:26:14     17s] Updating RC grid for preRoute extraction ...
[01/04 21:26:14     17s] Initializing multi-corner resistance tables ...
[01/04 21:26:14     17s] *Info: initialize multi-corner CTS.
[01/04 21:26:14     17s] Reading timing constraints file 'kf_top_syn.sdc' ...
[01/04 21:26:14     17s] Current (total cpu=0:00:17.2, real=0:00:24.0, peak res=922.2M, current mem=922.2M)
[01/04 21:26:14     17s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File kf_top_syn.sdc, Line 8).
[01/04 21:26:14     17s] 
[01/04 21:26:14     17s] INFO (CTE): Reading of timing constraints file kf_top_syn.sdc completed, with 1 WARNING
[01/04 21:26:14     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=923.0M, current mem=923.0M)
[01/04 21:26:14     17s] Current (total cpu=0:00:17.2, real=0:00:24.0, peak res=923.0M, current mem=923.0M)
[01/04 21:26:14     17s] Creating Cell Server ...(0, 1, 1, 1)
[01/04 21:26:14     17s] Summary for sequential cells identification: 
[01/04 21:26:14     17s]   Identified SBFF number: 199
[01/04 21:26:14     17s]   Identified MBFF number: 0
[01/04 21:26:14     17s]   Identified SB Latch number: 0
[01/04 21:26:14     17s]   Identified MB Latch number: 0
[01/04 21:26:14     17s]   Not identified SBFF number: 0
[01/04 21:26:14     17s]   Not identified MBFF number: 0
[01/04 21:26:14     17s]   Not identified SB Latch number: 0
[01/04 21:26:14     17s]   Not identified MB Latch number: 0
[01/04 21:26:14     17s]   Number of sequential cells which are not FFs: 104
[01/04 21:26:14     17s] Total number of combinational cells: 502
[01/04 21:26:14     17s] Total number of sequential cells: 303
[01/04 21:26:14     17s] Total number of tristate cells: 11
[01/04 21:26:14     17s] Total number of level shifter cells: 0
[01/04 21:26:14     17s] Total number of power gating cells: 0
[01/04 21:26:14     17s] Total number of isolation cells: 0
[01/04 21:26:14     17s] Total number of power switch cells: 0
[01/04 21:26:14     17s] Total number of pulse generator cells: 0
[01/04 21:26:14     17s] Total number of always on buffers: 0
[01/04 21:26:14     17s] Total number of retention cells: 0
[01/04 21:26:14     17s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[01/04 21:26:14     17s] Total number of usable buffers: 18
[01/04 21:26:14     17s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[01/04 21:26:14     17s] Total number of unusable buffers: 9
[01/04 21:26:14     17s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[01/04 21:26:14     17s] Total number of usable inverters: 18
[01/04 21:26:14     17s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[01/04 21:26:14     17s] Total number of unusable inverters: 9
[01/04 21:26:14     17s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[01/04 21:26:14     17s] Total number of identified usable delay cells: 9
[01/04 21:26:14     17s] List of identified unusable delay cells:
[01/04 21:26:14     17s] Total number of identified unusable delay cells: 0
[01/04 21:26:14     17s] Creating Cell Server, finished. 
[01/04 21:26:14     17s] 
[01/04 21:26:14     17s] Deleting Cell Server ...
[01/04 21:26:14     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PFILLER20A; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/04 21:26:14     17s] Type 'man IMPSYC-2' for more detail.
[01/04 21:26:14     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/04 21:26:14     17s] Type 'man IMPSYC-2' for more detail.
[01/04 21:26:14     17s] 
[01/04 21:26:14     17s] *** Summary of all messages that are not suppressed in this session:
[01/04 21:26:14     17s] Severity  ID               Count  Summary                                  
[01/04 21:26:14     17s] WARNING   IMPLF-200           20  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/04 21:26:14     17s] WARNING   IMPLF-201           19  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/04 21:26:14     17s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/04 21:26:14     17s] WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
[01/04 21:26:14     17s] WARNING   IMPEXT-2766         20  The sheet resistance for layer %s is not...
[01/04 21:26:14     17s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[01/04 21:26:14     17s] WARNING   IMPEXT-2776         18  The via resistance between layers %s and...
[01/04 21:26:14     17s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[01/04 21:26:14     17s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[01/04 21:26:14     17s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[01/04 21:26:14     17s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[01/04 21:26:14     17s] *** Message Summary: 128 warning(s), 0 error(s)
[01/04 21:26:14     17s] 
[01/04 21:26:19     18s] <CMD> fit
[01/04 21:26:32     20s] <CMD> getIoFlowFlag
[01/04 21:26:55     24s] <CMD> setIoFlowFlag 0
[01/04 21:26:55     24s] <CMD> floorPlan -site core -r 1 0.7 1000 1000 1000 1000
[01/04 21:26:55     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/04 21:26:55     24s] <CMD> uiSetTool select
[01/04 21:26:55     24s] <CMD> getIoFlowFlag
[01/04 21:26:55     24s] <CMD> fit
[01/04 21:27:03     25s] <CMD> getIoFlowFlag
[01/04 21:27:08     26s] <CMD> setIoFlowFlag 0
[01/04 21:27:08     26s] <CMD> floorPlan -site core -r 0.998753117207 0.699904 1000.0 1000.0 1000.0 1000.0
[01/04 21:27:09     26s] <CMD> uiSetTool select
[01/04 21:27:09     26s] <CMD> getIoFlowFlag
[01/04 21:27:09     26s] <CMD> fit
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:27:31     30s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:27:32     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:28:32     41s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/04 21:28:32     41s] The ring targets are set to core/block ring wires.
[01/04 21:28:32     41s] addRing command will consider rows while creating rings.
[01/04 21:28:32     41s] addRing command will disallow rings to go over rows.
[01/04 21:28:32     41s] addRing command will ignore shorts while creating rings.
[01/04 21:28:32     41s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 12 bottom 12 left 12 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/04 21:28:32     41s] 
[01/04 21:28:32     41s] Ring generation is complete.
[01/04 21:28:32     41s] vias are now being generated.
[01/04 21:28:32     41s] addRing created 8 wires.
[01/04 21:28:32     41s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/04 21:28:32     41s] +--------+----------------+----------------+
[01/04 21:28:32     41s] |  Layer |     Created    |     Deleted    |
[01/04 21:28:32     41s] +--------+----------------+----------------+
[01/04 21:28:32     41s] |   M1   |        4       |       NA       |
[01/04 21:28:32     41s] |  VIA1  |        8       |        0       |
[01/04 21:28:32     41s] |   M2   |        4       |       NA       |
[01/04 21:28:32     41s] +--------+----------------+----------------+
[01/04 21:28:58     45s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/04 21:28:58     45s] The ring targets are set to core/block ring wires.
[01/04 21:28:58     45s] addRing command will consider rows while creating rings.
[01/04 21:28:58     45s] addRing command will disallow rings to go over rows.
[01/04 21:28:58     45s] addRing command will ignore shorts while creating rings.
[01/04 21:28:58     45s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 12 bottom 12 left 12 right 12} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/04 21:28:58     45s] 
[01/04 21:28:58     45s] Ring generation is complete.
[01/04 21:28:58     45s] vias are now being generated.
[01/04 21:28:58     45s] addRing created 8 wires.
[01/04 21:28:58     45s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/04 21:28:58     45s] +--------+----------------+----------------+
[01/04 21:28:58     45s] |  Layer |     Created    |     Deleted    |
[01/04 21:28:58     45s] +--------+----------------+----------------+
[01/04 21:28:58     45s] |   M1   |        4       |       NA       |
[01/04 21:28:58     45s] |  VIA1  |        8       |        0       |
[01/04 21:28:58     45s] |   M2   |        4       |       NA       |
[01/04 21:28:58     45s] +--------+----------------+----------------+
[01/04 21:29:03     46s] <CMD> gui_select -rect {1079.565 1682.190 1726.073 1091.597}
[01/04 21:29:04     46s] <CMD> deleteSelectedFromFPlan
[01/04 21:29:07     47s] <CMD> gui_select -rect {447.036 2251.816 2187.365 549.928}
[01/04 21:29:08     47s] <CMD> deselectAll
[01/04 21:29:21     49s] <CMD> gui_select -rect {520.424 2167.945 2208.332 539.445}
[01/04 21:29:22     49s] <CMD> deleteSelectedFromFPlan
[01/04 21:29:59     56s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/04 21:29:59     56s] The ring targets are set to core/block ring wires.
[01/04 21:29:59     56s] addRing command will consider rows while creating rings.
[01/04 21:29:59     56s] addRing command will disallow rings to go over rows.
[01/04 21:29:59     56s] addRing command will ignore shorts while creating rings.
[01/04 21:29:59     56s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 12 bottom 12 left 12 right 12} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/04 21:29:59     56s] 
[01/04 21:29:59     56s] Ring generation is complete.
[01/04 21:29:59     56s] vias are now being generated.
[01/04 21:29:59     56s] addRing created 8 wires.
[01/04 21:29:59     56s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/04 21:29:59     56s] +--------+----------------+----------------+
[01/04 21:29:59     56s] |  Layer |     Created    |     Deleted    |
[01/04 21:29:59     56s] +--------+----------------+----------------+
[01/04 21:29:59     56s] |   M1   |        4       |       NA       |
[01/04 21:29:59     56s] |  VIA1  |        8       |        0       |
[01/04 21:29:59     56s] |   M2   |        4       |       NA       |
[01/04 21:29:59     56s] +--------+----------------+----------------+
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeRingLayers {}
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/04 21:30:13     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/04 21:30:30     61s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/04 21:30:30     61s] addStripe will allow jog to connect padcore ring and block ring.
[01/04 21:30:30     61s] 
[01/04 21:30:30     61s] Stripes will stop at the boundary of the specified area.
[01/04 21:30:30     61s] When breaking rings, the power planner will consider the existence of blocks.
[01/04 21:30:30     61s] Stripes will not extend to closest target.
[01/04 21:30:30     61s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/04 21:30:30     61s] Stripes will not be created over regions without power planning wires.
[01/04 21:30:30     61s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/04 21:30:30     61s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/04 21:30:30     61s] Offset for stripe breaking is set to 0.
[01/04 21:30:30     61s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 1 -spacing 1 -set_to_set_distance 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/04 21:30:30     61s] 
[01/04 21:30:30     61s] Starting stripe generation ...
[01/04 21:30:30     61s] Non-Default Mode Option Settings :
[01/04 21:30:30     61s]   NONE
[01/04 21:30:30     61s] Stripe generation is complete.
[01/04 21:30:30     61s] vias are now being generated.
[01/04 21:30:30     61s] addStripe created 160 wires.
[01/04 21:30:30     61s] ViaGen created 960 vias, deleted 0 via to avoid violation.
[01/04 21:30:30     61s] +--------+----------------+----------------+
[01/04 21:30:30     61s] |  Layer |     Created    |     Deleted    |
[01/04 21:30:30     61s] +--------+----------------+----------------+
[01/04 21:30:30     61s] |  VIA1  |       320      |        0       |
[01/04 21:30:30     61s] |  VIA2  |       320      |        0       |
[01/04 21:30:30     61s] |  VIA3  |       320      |        0       |
[01/04 21:30:30     61s] |   M4   |       160      |       NA       |
[01/04 21:30:30     61s] +--------+----------------+----------------+
[01/04 21:30:34     62s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/04 21:30:34     62s] addStripe will allow jog to connect padcore ring and block ring.
[01/04 21:30:34     62s] 
[01/04 21:30:34     62s] Stripes will stop at the boundary of the specified area.
[01/04 21:30:34     62s] When breaking rings, the power planner will consider the existence of blocks.
[01/04 21:30:34     62s] Stripes will not extend to closest target.
[01/04 21:30:34     62s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/04 21:30:34     62s] Stripes will not be created over regions without power planning wires.
[01/04 21:30:34     62s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/04 21:30:34     62s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/04 21:30:34     62s] Offset for stripe breaking is set to 0.
[01/04 21:30:34     62s] <CMD> addStripe -nets {VDD VSS} -layer M5 -direction horizontal -width 1 -spacing 1 -set_to_set_distance 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/04 21:30:34     62s] 
[01/04 21:30:34     62s] Starting stripe generation ...
[01/04 21:30:34     62s] Non-Default Mode Option Settings :
[01/04 21:30:34     62s]   -trim_antenna_max_distance  0.00
[01/04 21:30:34     62s] Stripe generation is complete.
[01/04 21:30:34     62s] vias are now being generated.
[01/04 21:30:35     63s] addStripe created 160 wires.
[01/04 21:30:35     63s] ViaGen created 13760 vias, deleted 0 via to avoid violation.
[01/04 21:30:35     63s] +--------+----------------+----------------+
[01/04 21:30:35     63s] |  Layer |     Created    |     Deleted    |
[01/04 21:30:35     63s] +--------+----------------+----------------+
[01/04 21:30:35     63s] |  VIA2  |       320      |        0       |
[01/04 21:30:35     63s] |  VIA3  |       320      |        0       |
[01/04 21:30:35     63s] |  VIA4  |      13120     |        0       |
[01/04 21:30:35     63s] |   M5   |       160      |       NA       |
[01/04 21:30:35     63s] +--------+----------------+----------------+
[01/04 21:30:36     63s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/04 21:30:36     63s] addStripe will allow jog to connect padcore ring and block ring.
[01/04 21:30:36     63s] 
[01/04 21:30:36     63s] Stripes will stop at the boundary of the specified area.
[01/04 21:30:36     63s] When breaking rings, the power planner will consider the existence of blocks.
[01/04 21:30:36     63s] Stripes will not extend to closest target.
[01/04 21:30:36     63s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/04 21:30:36     63s] Stripes will not be created over regions without power planning wires.
[01/04 21:30:36     63s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/04 21:30:36     63s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/04 21:30:36     63s] Offset for stripe breaking is set to 0.
[01/04 21:30:36     63s] <CMD> addStripe -nets {VDD VSS} -layer M5 -direction horizontal -width 1 -spacing 1 -set_to_set_distance 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/04 21:30:36     63s] 
[01/04 21:30:36     63s] Starting stripe generation ...
[01/04 21:30:36     63s] Non-Default Mode Option Settings :
[01/04 21:30:36     63s]   -trim_antenna_max_distance  0.00
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1190.50) (1532.80, 1190.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1194.50) (1532.80, 1194.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1198.50) (1532.80, 1198.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1202.50) (1532.80, 1202.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1206.50) (1532.80, 1206.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1210.50) (1532.80, 1210.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1214.50) (1532.80, 1214.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1218.50) (1532.80, 1218.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1222.50) (1532.80, 1222.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1226.50) (1532.80, 1226.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1230.50) (1532.80, 1230.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1234.50) (1532.80, 1234.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1238.50) (1532.80, 1238.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1242.50) (1532.80, 1242.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1246.50) (1532.80, 1246.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1250.50) (1532.80, 1250.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1254.50) (1532.80, 1254.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1258.50) (1532.80, 1258.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1262.50) (1532.80, 1262.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1168.00, 1266.50) (1532.80, 1266.50) because same wire already exists.
[01/04 21:30:36     63s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[01/04 21:30:36     63s] To increase the message display limit, refer to the product command reference manual.
[01/04 21:30:36     63s] Stripe generation is complete.
[01/04 21:30:46     65s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/04 21:30:46     65s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:30:46     65s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:30:46 2026 ***
[01/04 21:30:46     65s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:30:46     65s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:30:46     65s] 
[01/04 21:30:46     65s] Begin option processing ...
[01/04 21:30:46     65s] srouteConnectPowerBump set to false
[01/04 21:30:46     65s] routeSpecial set to true
[01/04 21:30:46     65s] srouteBlockPin set to "useLef"
[01/04 21:30:46     65s] srouteBottomLayerLimit set to 1
[01/04 21:30:46     65s] srouteBottomTargetLayerLimit set to 1
[01/04 21:30:46     65s] srouteConnectConverterPin set to false
[01/04 21:30:46     65s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:30:46     65s] srouteCrossoverViaTopLayer set to 10
[01/04 21:30:46     65s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:30:46     65s] srouteFollowCorePinEnd set to 3
[01/04 21:30:46     65s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:30:46     65s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:30:46     65s] sroutePadPinAllPorts set to true
[01/04 21:30:46     65s] sroutePreserveExistingRoutes set to true
[01/04 21:30:46     65s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:30:46     65s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:30:46     65s] srouteTopLayerLimit set to 10
[01/04 21:30:46     65s] srouteTopTargetLayerLimit set to 10
[01/04 21:30:46     65s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1825.00 megs.
[01/04 21:30:46     65s] 
[01/04 21:30:46     65s] Reading DB technology information...
[01/04 21:30:46     65s] Finished reading DB technology information.
[01/04 21:30:46     65s] Reading floorplan and netlist information...
[01/04 21:30:46     65s] Finished reading floorplan and netlist information.
[01/04 21:30:46     65s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:30:46     65s] Read in 860 macros, 70 used
[01/04 21:30:46     65s] Read in 169 components
[01/04 21:30:46     65s]   65 core components: 65 unplaced, 0 placed, 0 fixed
[01/04 21:30:46     65s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:30:46     65s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:30:46     65s] Read in 103 logical pins
[01/04 21:30:46     65s] Read in 103 nets
[01/04 21:30:46     65s] Read in 2 special nets, 2 routed
[01/04 21:30:46     65s] Begin power routing ...
[01/04 21:30:46     65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:30:46     65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:30:46     65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:30:46     65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:30:46     65s] Type 'man IMPSR-1256' for more detail.
[01/04 21:30:46     65s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:30:46     65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:30:46     65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:30:46     65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:30:46     65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:30:46     65s] Type 'man IMPSR-1256' for more detail.
[01/04 21:30:46     65s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:30:46     65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:30:46     65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:30:46     65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:30:46     65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:30:47     67s] CPU time for FollowPin 1 seconds
[01/04 21:30:47     67s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:30:47     67s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:30:47     67s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:30:47     67s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:30:49     68s] CPU time for FollowPin 1 seconds
[01/04 21:30:49     68s]   Number of IO ports routed: 0
[01/04 21:30:49     68s]   Number of Block ports routed: 0
[01/04 21:30:49     68s]   Number of Stripe ports routed: 0
[01/04 21:30:49     68s]   Number of Core ports routed: 358
[01/04 21:30:49     68s]   Number of Pad ports routed: 0
[01/04 21:30:49     68s]   Number of Power Bump ports routed: 0
[01/04 21:30:49     68s]   Number of Followpin connections: 179
[01/04 21:30:49     68s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 1854.00 megs.
[01/04 21:30:49     68s] 
[01/04 21:30:49     68s] 
[01/04 21:30:49     68s] 
[01/04 21:30:49     68s]  Begin updating DB with routing results ...
[01/04 21:30:49     68s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/04 21:30:49     68s] Pin and blockage extraction finished
[01/04 21:30:49     68s] 
[01/04 21:30:49     68s] sroute created 537 wires.
[01/04 21:30:49     68s] ViaGen created 43318 vias, deleted 0 via to avoid violation.
[01/04 21:30:49     68s] +--------+----------------+----------------+
[01/04 21:30:49     68s] |  Layer |     Created    |     Deleted    |
[01/04 21:30:49     68s] +--------+----------------+----------------+
[01/04 21:30:49     68s] |   M1   |       537      |       NA       |
[01/04 21:30:49     68s] |  VIA1  |      14678     |        0       |
[01/04 21:30:49     68s] |  VIA2  |      14320     |        0       |
[01/04 21:30:49     68s] |  VIA3  |      14320     |        0       |
[01/04 21:30:49     68s] +--------+----------------+----------------+
[01/04 21:31:14     73s] <CMD> setPlaceMode -fp false
[01/04 21:31:14     73s] <CMD> place_design
[01/04 21:31:14     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5005, percentage of missing scan cell = 0.00% (0 / 5005)
[01/04 21:31:15     73s] *** Starting placeDesign default flow ***
[01/04 21:31:15     73s] *** Start deleteBufferTree ***
[01/04 21:31:15     73s] The software has determined that multi-drive net pad_clk is comprised of  10012 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[01/04 21:31:15     73s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:31:15     74s] Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/04 21:31:15     74s] Info: Detect buffers to remove automatically.
[01/04 21:31:15     74s] Analyzing netlist ...
[01/04 21:31:16     74s] Updating netlist
[01/04 21:31:16     74s] AAE DB initialization (MEM=1170.16 CPU=0:00:00.1 REAL=0:00:00.0) 
[01/04 21:31:16     74s] Start AAE Lib Loading. (MEM=1170.16)
[01/04 21:31:16     74s] End AAE Lib Loading. (MEM=1198.78 CPU=0:00:00.1 Real=0:00:00.0)
[01/04 21:31:16     74s] 
[01/04 21:31:16     75s] *summary: 71 instances (buffers/inverters) removed
[01/04 21:31:16     75s] *** Finish deleteBufferTree (0:00:01.6) ***
[01/04 21:31:16     75s] **INFO: Enable pre-place timing setting for timing analysis
[01/04 21:31:16     75s] Set Using Default Delay Limit as 101.
[01/04 21:31:16     75s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/04 21:31:16     75s] Set Default Net Delay as 0 ps.
[01/04 21:31:16     75s] Set Default Net Load as 0 pF. 
[01/04 21:31:16     75s] **INFO: Analyzing IO path groups for slack adjustment
[01/04 21:31:16     75s] **INFO: Disable pre-place timing setting for timing analysis
[01/04 21:31:16     75s] Set Using Default Delay Limit as 1000.
[01/04 21:31:16     75s] Set Default Net Delay as 1000 ps.
[01/04 21:31:16     75s] Set Default Net Load as 0.5 pF. 
[01/04 21:31:16     75s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/04 21:31:16     75s] Deleted 0 physical inst  (cell - / prefix -).
[01/04 21:31:16     75s] *** Starting "NanoPlace(TM) placement v#1 (mem=1198.8M)" ...
[01/04 21:31:16     75s] Wait...
[01/04 21:31:26     84s] *** Build Buffered Sizing Timing Model
[01/04 21:31:26     84s] (cpu=0:00:09.6 mem=1298.5M) ***
[01/04 21:31:26     85s] *** Build Virtual Sizing Timing Model
[01/04 21:31:26     85s] (cpu=0:00:10.1 mem=1341.5M) ***
[01/04 21:31:26     85s] No user-set net weight.
[01/04 21:31:26     85s] no activity file in design. spp won't run.
[01/04 21:31:26     85s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/04 21:31:26     85s] Scan chains were not defined.
[01/04 21:31:27     85s] #std cell=18665 (0 fixed + 18665 movable) #block=0 (0 floating + 0 preplaced)
[01/04 21:31:27     85s] #ioInst=104 #net=19244 #term=77893 #term/net=4.05, #fixedIo=104, #floatIo=0, #fixedPin=103, #floatPin=0
[01/04 21:31:27     85s] stdCell: 18665 single + 0 double + 0 multi
[01/04 21:31:27     85s] Total standard cell length = 39.9124 (mm), area = 0.0718 (mm^2)
[01/04 21:31:27     85s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1353.5M
[01/04 21:31:27     85s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1353.5M
[01/04 21:31:27     85s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1353.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1353.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1354.5M
[01/04 21:31:27     85s] Core basic site is core
[01/04 21:31:27     85s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1354.5M
[01/04 21:31:27     85s] SiteArray: one-level site array dimensions = 178 x 1604
[01/04 21:31:27     85s] SiteArray: use 1,142,048 bytes
[01/04 21:31:27     85s] SiteArray: current memory after site array memory allocatiion 1356.5M
[01/04 21:31:27     85s] SiteArray: FP blocked sites are writable
[01/04 21:31:27     85s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.002, REAL:0.002, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.003, REAL:0.004, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1356.5M
[01/04 21:31:27     85s] Estimated cell power/ground rail width = 0.365 um
[01/04 21:31:27     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/04 21:31:27     85s] Mark StBox On SiteArr starts
[01/04 21:31:27     85s] Mark StBox On SiteArr ends
[01/04 21:31:27     85s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.066, REAL:0.067, MEM:1356.5M
[01/04 21:31:27     85s] spiAuditVddOnBottomForRows for llg="default" starts
[01/04 21:31:27     85s] spiAuditVddOnBottomForRows ends
[01/04 21:31:27     85s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.070, REAL:0.070, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.086, REAL:0.087, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.001, REAL:0.001, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.002, REAL:0.002, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1356.6M
[01/04 21:31:27     85s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.001, REAL:0.001, MEM:1356.6M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.019, REAL:0.019, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.180, REAL:0.181, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.180, REAL:0.181, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF: Starting pre-place ADS at level 1, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.002, REAL:0.002, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.002, REAL:0.003, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.001, REAL:0.001, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1356.5M
[01/04 21:31:27     85s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.012, REAL:0.012, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.014, REAL:0.014, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.014, REAL:0.014, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.003, REAL:0.003, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] ADSU 0.699 -> 0.699
[01/04 21:31:27     85s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.041, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] Average module density = 0.699.
[01/04 21:31:27     85s] Density for the design = 0.699.
[01/04 21:31:27     85s]        = stdcell_area 199562 sites (71842 um^2) / alloc_area 285512 sites (102784 um^2).
[01/04 21:31:27     85s] Pin Density = 0.2728.
[01/04 21:31:27     85s]             = total # of pins 77893 / total area 285512.
[01/04 21:31:27     85s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.003, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] Initial padding reaches pin density 0.500 for top
[01/04 21:31:27     85s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.200
[01/04 21:31:27     85s] InitPadU 0.699 -> 0.824 for top
[01/04 21:31:27     85s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.003, REAL:0.003, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1359.5M
[01/04 21:31:27     85s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1359.5M
[01/04 21:31:27     85s] === lastAutoLevel = 9 
[01/04 21:31:27     85s] 0 delay mode for cte enabled initNetWt.
[01/04 21:31:27     85s] no activity file in design. spp won't run.
[01/04 21:31:27     85s] [spp] 0
[01/04 21:31:27     85s] [adp] 0:1:0:1
[01/04 21:31:27     86s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:31:28     86s] 0 delay mode for cte disabled initNetWt.
[01/04 21:31:28     86s] Clock gating cells determined by native netlist tracing.
[01/04 21:31:28     86s] no activity file in design. spp won't run.
[01/04 21:31:28     86s] no activity file in design. spp won't run.
[01/04 21:31:28     86s] Effort level <high> specified for reg2reg path_group
[01/04 21:31:28     86s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:31:30     87s] Iteration  1: Total net bbox = 7.906e+05 (3.33e+05 4.58e+05)
[01/04 21:31:30     87s]               Est.  stn bbox = 9.436e+05 (3.86e+05 5.58e+05)
[01/04 21:31:30     87s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1408.4M
[01/04 21:31:30     87s] Iteration  2: Total net bbox = 7.906e+05 (3.33e+05 4.58e+05)
[01/04 21:31:30     87s]               Est.  stn bbox = 9.436e+05 (3.86e+05 5.58e+05)
[01/04 21:31:30     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1408.4M
[01/04 21:31:30     87s] exp_mt_sequential is set from setPlaceMode option to 1
[01/04 21:31:30     87s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/04 21:31:30     87s] place_exp_mt_interval set to default 32
[01/04 21:31:30     87s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/04 21:31:34     91s] Iteration  3: Total net bbox = 2.904e+05 (1.50e+05 1.41e+05)
[01/04 21:31:34     91s]               Est.  stn bbox = 4.075e+05 (1.94e+05 2.13e+05)
[01/04 21:31:34     91s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1426.6M
[01/04 21:31:34     91s] Total number of setup views is 1.
[01/04 21:31:34     91s] Total number of active setup views is 1.
[01/04 21:31:34     91s] Active setup views:
[01/04 21:31:34     91s]     setup_view
[01/04 21:31:41     97s] Iteration  4: Total net bbox = 3.448e+05 (1.94e+05 1.51e+05)
[01/04 21:31:41     97s]               Est.  stn bbox = 5.011e+05 (2.67e+05 2.34e+05)
[01/04 21:31:41     97s]               cpu = 0:00:06.0 real = 0:00:07.0 mem = 1426.6M
[01/04 21:31:46    102s] Iteration  5: Total net bbox = 4.452e+05 (2.31e+05 2.14e+05)
[01/04 21:31:46    102s]               Est.  stn bbox = 6.556e+05 (3.26e+05 3.30e+05)
[01/04 21:31:46    102s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1426.6M
[01/04 21:31:59    116s] Iteration  6: Total net bbox = 5.294e+05 (2.72e+05 2.57e+05)
[01/04 21:31:59    116s]               Est.  stn bbox = 7.608e+05 (3.80e+05 3.81e+05)
[01/04 21:31:59    116s]               cpu = 0:00:12.8 real = 0:00:13.0 mem = 1430.6M
[01/04 21:31:59    116s] Starting Early Global Route rough congestion estimation: mem = 1430.6M
[01/04 21:31:59    116s] (I)       Reading DB...
[01/04 21:31:59    116s] (I)       Read data from FE... (mem=1430.6M)
[01/04 21:31:59    116s] (I)       Read nodes and places... (mem=1430.6M)
[01/04 21:31:59    116s] (I)       Done Read nodes and places (cpu=0.017s, mem=1430.6M)
[01/04 21:31:59    116s] (I)       Read nets... (mem=1430.6M)
[01/04 21:31:59    116s] (I)       Done Read nets (cpu=0.054s, mem=1430.6M)
[01/04 21:31:59    116s] (I)       Done Read data from FE (cpu=0.071s, mem=1430.6M)
[01/04 21:31:59    116s] (I)       before initializing RouteDB syMemory usage = 1430.6 MB
[01/04 21:31:59    116s] (I)       congestionReportName   : 
[01/04 21:31:59    116s] (I)       layerRangeFor2DCongestion : 
[01/04 21:31:59    116s] (I)       buildTerm2TermWires    : 1
[01/04 21:31:59    116s] (I)       doTrackAssignment      : 1
[01/04 21:31:59    116s] (I)       dumpBookshelfFiles     : 0
[01/04 21:31:59    116s] (I)       numThreads             : 1
[01/04 21:31:59    116s] (I)       bufferingAwareRouting  : false
[01/04 21:31:59    116s] [NR-eGR] honorMsvRouteConstraint: false
[01/04 21:31:59    116s] (I)       honorPin               : false
[01/04 21:31:59    116s] (I)       honorPinGuide          : true
[01/04 21:31:59    116s] (I)       honorPartition         : false
[01/04 21:31:59    116s] (I)       honorPartitionAllowFeedthru: false
[01/04 21:31:59    116s] (I)       allowPartitionCrossover: false
[01/04 21:31:59    116s] (I)       honorSingleEntry       : true
[01/04 21:31:59    116s] (I)       honorSingleEntryStrong : true
[01/04 21:31:59    116s] (I)       handleViaSpacingRule   : false
[01/04 21:31:59    116s] (I)       handleEolSpacingRule   : false
[01/04 21:31:59    116s] (I)       PDConstraint           : none
[01/04 21:31:59    116s] (I)       expBetterNDRHandling   : false
[01/04 21:31:59    116s] [NR-eGR] honorClockSpecNDR      : 0
[01/04 21:31:59    116s] (I)       routingEffortLevel     : 3
[01/04 21:31:59    116s] (I)       effortLevel            : standard
[01/04 21:31:59    116s] [NR-eGR] minRouteLayer          : 2
[01/04 21:31:59    116s] [NR-eGR] maxRouteLayer          : 127
[01/04 21:31:59    116s] (I)       relaxedTopLayerCeiling : 127
[01/04 21:31:59    116s] (I)       relaxedBottomLayerFloor: 2
[01/04 21:31:59    116s] (I)       numRowsPerGCell        : 12
[01/04 21:31:59    116s] (I)       speedUpLargeDesign     : 0
[01/04 21:31:59    116s] (I)       multiThreadingTA       : 1
[01/04 21:31:59    116s] (I)       optimizationMode       : false
[01/04 21:31:59    116s] (I)       routeSecondPG          : false
[01/04 21:31:59    116s] (I)       scenicRatioForLayerRelax: 0.00
[01/04 21:31:59    116s] (I)       detourLimitForLayerRelax: 0.00
[01/04 21:31:59    116s] (I)       punchThroughDistance   : 500.00
[01/04 21:31:59    116s] (I)       scenicBound            : 1.15
[01/04 21:31:59    116s] (I)       maxScenicToAvoidBlk    : 100.00
[01/04 21:31:59    116s] (I)       source-to-sink ratio   : 0.00
[01/04 21:31:59    116s] (I)       targetCongestionRatioH : 1.00
[01/04 21:31:59    116s] (I)       targetCongestionRatioV : 1.00
[01/04 21:31:59    116s] (I)       layerCongestionRatio   : 0.70
[01/04 21:31:59    116s] (I)       m1CongestionRatio      : 0.10
[01/04 21:31:59    116s] (I)       m2m3CongestionRatio    : 0.70
[01/04 21:31:59    116s] (I)       localRouteEffort       : 1.00
[01/04 21:31:59    116s] (I)       numSitesBlockedByOneVia: 8.00
[01/04 21:31:59    116s] (I)       supplyScaleFactorH     : 1.00
[01/04 21:31:59    116s] (I)       supplyScaleFactorV     : 1.00
[01/04 21:31:59    116s] (I)       highlight3DOverflowFactor: 0.00
[01/04 21:31:59    116s] (I)       routeVias              : 
[01/04 21:31:59    116s] (I)       readTROption           : true
[01/04 21:31:59    116s] (I)       extraSpacingFactor     : 1.00
[01/04 21:31:59    116s] [NR-eGR] numTracksPerClockWire  : 0
[01/04 21:31:59    116s] (I)       routeSelectedNetsOnly  : false
[01/04 21:31:59    116s] (I)       clkNetUseMaxDemand     : false
[01/04 21:31:59    116s] (I)       extraDemandForClocks   : 0
[01/04 21:31:59    116s] (I)       steinerRemoveLayers    : false
[01/04 21:31:59    116s] (I)       demoteLayerScenicScale : 1.00
[01/04 21:31:59    116s] (I)       nonpreferLayerCostScale : 100.00
[01/04 21:31:59    116s] (I)       similarTopologyRoutingFast : false
[01/04 21:31:59    116s] (I)       spanningTreeRefinement : false
[01/04 21:31:59    116s] (I)       spanningTreeRefinementAlpha : -1.00
[01/04 21:31:59    116s] (I)       starting read tracks
[01/04 21:31:59    116s] (I)       build grid graph
[01/04 21:31:59    116s] (I)       build grid graph start
[01/04 21:31:59    116s] [NR-eGR] M1 has no routable track
[01/04 21:31:59    116s] [NR-eGR] M2 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M3 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M4 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M5 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M6 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M7 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M8 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] M9 has single uniform track structure
[01/04 21:31:59    116s] [NR-eGR] AP has single uniform track structure
[01/04 21:31:59    116s] (I)       build grid graph end
[01/04 21:31:59    116s] (I)       merge level 0
[01/04 21:31:59    116s] (I)       numViaLayers=10
[01/04 21:31:59    116s] (I)       Reading via VIA12_1cut_V for layer: 0 
[01/04 21:31:59    116s] (I)       Reading via VIA23_1cut for layer: 1 
[01/04 21:31:59    116s] (I)       Reading via VIA34_1cut for layer: 2 
[01/04 21:31:59    116s] (I)       Reading via VIA45_1cut for layer: 3 
[01/04 21:31:59    116s] (I)       Reading via VIA56_1cut for layer: 4 
[01/04 21:31:59    116s] (I)       Reading via VIA67_1cut for layer: 5 
[01/04 21:31:59    116s] (I)       Reading via VIA78_1cut for layer: 6 
[01/04 21:31:59    116s] (I)       Reading via VIA89_1cut for layer: 7 
[01/04 21:31:59    116s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:31:59    116s] (I)       end build via table
[01/04 21:31:59    116s] [NR-eGR] Read 101410 PG shapes in 0.020 seconds
[01/04 21:31:59    116s] 
[01/04 21:31:59    116s] [NR-eGR] numRoutingBlks=0 numInstBlks=935 numPGBlocks=101410 numBumpBlks=0 numBoundaryFakeBlks=0
[01/04 21:31:59    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/04 21:31:59    116s] (I)       readDataFromPlaceDB
[01/04 21:31:59    116s] (I)       Read net information..
[01/04 21:31:59    116s] [NR-eGR] Read numTotalNets=19244  numIgnoredNets=0
[01/04 21:31:59    116s] (I)       Read testcase time = 0.007 seconds
[01/04 21:31:59    116s] 
[01/04 21:31:59    116s] (I)       read default dcut vias
[01/04 21:31:59    116s] (I)       Reading via VIA12_2cut_E for layer: 0 
[01/04 21:31:59    116s] (I)       Reading via VIA23_2cut_E for layer: 1 
[01/04 21:31:59    116s] (I)       Reading via VIA34_2cut_E for layer: 2 
[01/04 21:31:59    116s] (I)       Reading via VIA45_2cut_E for layer: 3 
[01/04 21:31:59    116s] (I)       Reading via VIA56_2cut_E for layer: 4 
[01/04 21:31:59    116s] (I)       Reading via VIA67_2cut_E for layer: 5 
[01/04 21:31:59    116s] (I)       Reading via VIA78_2cut_E for layer: 6 
[01/04 21:31:59    116s] (I)       Reading via VIA89_2cut_E for layer: 7 
[01/04 21:31:59    116s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:31:59    116s] (I)       early_global_route_priority property id does not exist.
[01/04 21:31:59    116s] (I)       build grid graph start
[01/04 21:31:59    116s] (I)       build grid graph end
[01/04 21:31:59    116s] (I)       Model blockage into capacity
[01/04 21:31:59    116s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[01/04 21:31:59    116s] (I)       Modeling time = 0.074 seconds
[01/04 21:31:59    116s] 
[01/04 21:31:59    116s] (I)       Number of ignored nets = 0
[01/04 21:31:59    116s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of clock nets = 0.  Ignored: No
[01/04 21:31:59    116s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of special nets = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/04 21:31:59    116s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/04 21:31:59    116s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1439.3 MB
[01/04 21:31:59    116s] (I)       Ndr track 0 does not exist
[01/04 21:31:59    116s] (I)       Layer1  viaCost=300.00
[01/04 21:31:59    116s] (I)       Layer2  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer3  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer4  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer5  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer6  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer7  viaCost=200.00
[01/04 21:31:59    116s] (I)       Layer8  viaCost=100.00
[01/04 21:31:59    116s] (I)       Layer9  viaCost=600.00
[01/04 21:31:59    116s] (I)       ---------------------Grid Graph Info--------------------
[01/04 21:31:59    116s] (I)       Routing area        : (400, 400) - (5401600, 5400800)
[01/04 21:31:59    116s] (I)       Core area           : (2380000, 2380000) - (3021600, 3020800)
[01/04 21:31:59    116s] (I)       Site width          :   400  (dbu)
[01/04 21:31:59    116s] (I)       Row height          :  3600  (dbu)
[01/04 21:31:59    116s] (I)       GCell width         : 43200  (dbu)
[01/04 21:31:59    116s] (I)       GCell height        : 43200  (dbu)
[01/04 21:31:59    116s] (I)       Grid                :   126   126    10
[01/04 21:31:59    116s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/04 21:31:59    116s] (I)       Vertical capacity   :     0 43200     0 43200     0 43200     0 43200     0 43200
[01/04 21:31:59    116s] (I)       Horizontal capacity :     0     0 43200     0 43200     0 43200     0 43200     0
[01/04 21:31:59    116s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[01/04 21:31:59    116s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[01/04 21:31:59    116s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[01/04 21:31:59    116s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[01/04 21:31:59    116s] (I)       First track coord   :     0   200   400   200   400   200   400  1000   800 14200
[01/04 21:31:59    116s] (I)       Num tracks per GCell: 120.00 108.00 108.00 108.00 108.00 108.00 108.00 27.00 27.00  3.32
[01/04 21:31:59    116s] (I)       Total num of tracks :     0 13504 13501 13504 13501 13504 13501  3376  3375   415
[01/04 21:31:59    116s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/04 21:31:59    116s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/04 21:31:59    116s] (I)       --------------------------------------------------------
[01/04 21:31:59    116s] 
[01/04 21:31:59    116s] [NR-eGR] ============ Routing rule table ============
[01/04 21:31:59    116s] [NR-eGR] Rule id: 0  Nets: 19232 
[01/04 21:31:59    116s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/04 21:31:59    116s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[01/04 21:31:59    116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:31:59    116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:31:59    116s] [NR-eGR] ========================================
[01/04 21:31:59    116s] [NR-eGR] 
[01/04 21:31:59    116s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer2 : = 385608 / 1701504 (22.66%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer3 : = 376060 / 1701126 (22.11%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer4 : = 385711 / 1701504 (22.67%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer5 : = 384705 / 1701126 (22.61%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer6 : = 361816 / 1701504 (21.26%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer7 : = 361665 / 1701126 (21.26%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer8 : = 91073 / 425376 (21.41%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer9 : = 91544 / 425250 (21.53%)
[01/04 21:31:59    116s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[01/04 21:31:59    116s] (I)       After initializing earlyGlobalRoute syMemory usage = 1439.3 MB
[01/04 21:31:59    116s] (I)       Loading and dumping file time : 0.19 seconds
[01/04 21:31:59    116s] (I)       ============= Initialization =============
[01/04 21:31:59    116s] (I)       numLocalWires=81472  numGlobalNetBranches=24427  numLocalNetBranches=16465
[01/04 21:31:59    116s] (I)       totalPins=77869  totalGlobalPin=24929 (32.01%)
[01/04 21:31:59    116s] (I)       total 2D Cap : 9075836 = (4512619 H, 4563217 V)
[01/04 21:31:59    116s] (I)       ============  Phase 1a Route ============
[01/04 21:31:59    116s] (I)       Phase 1a runs 0.00 seconds
[01/04 21:31:59    116s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/04 21:31:59    116s] (I)       Usage: 29518 = (14590 H, 14928 V) = (0.32% H, 0.33% V) = (3.151e+05um H, 3.224e+05um V)
[01/04 21:31:59    116s] (I)       
[01/04 21:31:59    116s] (I)       ============  Phase 1b Route ============
[01/04 21:31:59    116s] (I)       Usage: 29518 = (14590 H, 14928 V) = (0.32% H, 0.33% V) = (3.151e+05um H, 3.224e+05um V)
[01/04 21:31:59    116s] (I)       
[01/04 21:31:59    116s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/04 21:31:59    116s] 
[01/04 21:31:59    116s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/04 21:31:59    116s] Finished Early Global Route rough congestion estimation: mem = 1439.3M
[01/04 21:31:59    116s] earlyGlobalRoute rough estimation gcell size 12 row height
[01/04 21:31:59    116s] OPERPROF: Starting CDPad at level 1, MEM:1439.3M
[01/04 21:32:00    116s] CDPadU 0.824 -> 0.824
[01/04 21:32:00    116s] OPERPROF: Finished CDPad at level 1, CPU:0.077, REAL:0.077, MEM:1439.3M
[01/04 21:32:00    116s] Global placement CDP skipped at cutLevel 7.
[01/04 21:32:00    116s] Iteration  7: Total net bbox = 5.324e+05 (2.75e+05 2.57e+05)
[01/04 21:32:00    116s]               Est.  stn bbox = 7.656e+05 (3.83e+05 3.83e+05)
[01/04 21:32:00    116s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1439.3M
[01/04 21:32:03    119s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:03    120s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:32:06    122s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:06    122s] Iteration  8: Total net bbox = 5.324e+05 (2.75e+05 2.57e+05)
[01/04 21:32:06    122s]               Est.  stn bbox = 7.656e+05 (3.83e+05 3.83e+05)
[01/04 21:32:06    122s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1455.7M
[01/04 21:32:15    131s] Starting Early Global Route rough congestion estimation: mem = 1455.7M
[01/04 21:32:15    131s] (I)       Reading DB...
[01/04 21:32:15    131s] (I)       Read data from FE... (mem=1455.7M)
[01/04 21:32:15    131s] (I)       Read nodes and places... (mem=1455.7M)
[01/04 21:32:15    131s] (I)       Done Read nodes and places (cpu=0.017s, mem=1455.7M)
[01/04 21:32:15    131s] (I)       Read nets... (mem=1455.7M)
[01/04 21:32:15    131s] (I)       Done Read nets (cpu=0.056s, mem=1458.2M)
[01/04 21:32:15    131s] (I)       Done Read data from FE (cpu=0.073s, mem=1458.2M)
[01/04 21:32:15    131s] (I)       before initializing RouteDB syMemory usage = 1458.2 MB
[01/04 21:32:15    131s] (I)       congestionReportName   : 
[01/04 21:32:15    131s] (I)       layerRangeFor2DCongestion : 
[01/04 21:32:15    131s] (I)       buildTerm2TermWires    : 1
[01/04 21:32:15    131s] (I)       doTrackAssignment      : 1
[01/04 21:32:15    131s] (I)       dumpBookshelfFiles     : 0
[01/04 21:32:15    131s] (I)       numThreads             : 1
[01/04 21:32:15    131s] (I)       bufferingAwareRouting  : false
[01/04 21:32:15    131s] [NR-eGR] honorMsvRouteConstraint: false
[01/04 21:32:15    131s] (I)       honorPin               : false
[01/04 21:32:15    131s] (I)       honorPinGuide          : true
[01/04 21:32:15    131s] (I)       honorPartition         : false
[01/04 21:32:15    131s] (I)       honorPartitionAllowFeedthru: false
[01/04 21:32:15    131s] (I)       allowPartitionCrossover: false
[01/04 21:32:15    131s] (I)       honorSingleEntry       : true
[01/04 21:32:15    131s] (I)       honorSingleEntryStrong : true
[01/04 21:32:15    131s] (I)       handleViaSpacingRule   : false
[01/04 21:32:15    131s] (I)       handleEolSpacingRule   : false
[01/04 21:32:15    131s] (I)       PDConstraint           : none
[01/04 21:32:15    131s] (I)       expBetterNDRHandling   : false
[01/04 21:32:15    131s] [NR-eGR] honorClockSpecNDR      : 0
[01/04 21:32:15    131s] (I)       routingEffortLevel     : 3
[01/04 21:32:15    131s] (I)       effortLevel            : standard
[01/04 21:32:15    131s] [NR-eGR] minRouteLayer          : 2
[01/04 21:32:15    131s] [NR-eGR] maxRouteLayer          : 127
[01/04 21:32:15    131s] (I)       relaxedTopLayerCeiling : 127
[01/04 21:32:15    131s] (I)       relaxedBottomLayerFloor: 2
[01/04 21:32:15    131s] (I)       numRowsPerGCell        : 6
[01/04 21:32:15    131s] (I)       speedUpLargeDesign     : 0
[01/04 21:32:15    131s] (I)       multiThreadingTA       : 1
[01/04 21:32:15    131s] (I)       optimizationMode       : false
[01/04 21:32:15    131s] (I)       routeSecondPG          : false
[01/04 21:32:15    131s] (I)       scenicRatioForLayerRelax: 0.00
[01/04 21:32:15    131s] (I)       detourLimitForLayerRelax: 0.00
[01/04 21:32:15    131s] (I)       punchThroughDistance   : 500.00
[01/04 21:32:15    131s] (I)       scenicBound            : 1.15
[01/04 21:32:15    131s] (I)       maxScenicToAvoidBlk    : 100.00
[01/04 21:32:15    131s] (I)       source-to-sink ratio   : 0.00
[01/04 21:32:15    131s] (I)       targetCongestionRatioH : 1.00
[01/04 21:32:15    131s] (I)       targetCongestionRatioV : 1.00
[01/04 21:32:15    131s] (I)       layerCongestionRatio   : 0.70
[01/04 21:32:15    131s] (I)       m1CongestionRatio      : 0.10
[01/04 21:32:15    131s] (I)       m2m3CongestionRatio    : 0.70
[01/04 21:32:15    131s] (I)       localRouteEffort       : 1.00
[01/04 21:32:15    131s] (I)       numSitesBlockedByOneVia: 8.00
[01/04 21:32:15    131s] (I)       supplyScaleFactorH     : 1.00
[01/04 21:32:15    131s] (I)       supplyScaleFactorV     : 1.00
[01/04 21:32:15    131s] (I)       highlight3DOverflowFactor: 0.00
[01/04 21:32:15    131s] (I)       routeVias              : 
[01/04 21:32:15    131s] (I)       readTROption           : true
[01/04 21:32:15    131s] (I)       extraSpacingFactor     : 1.00
[01/04 21:32:15    131s] [NR-eGR] numTracksPerClockWire  : 0
[01/04 21:32:15    131s] (I)       routeSelectedNetsOnly  : false
[01/04 21:32:15    131s] (I)       clkNetUseMaxDemand     : false
[01/04 21:32:15    131s] (I)       extraDemandForClocks   : 0
[01/04 21:32:15    131s] (I)       steinerRemoveLayers    : false
[01/04 21:32:15    131s] (I)       demoteLayerScenicScale : 1.00
[01/04 21:32:15    131s] (I)       nonpreferLayerCostScale : 100.00
[01/04 21:32:15    131s] (I)       similarTopologyRoutingFast : false
[01/04 21:32:15    131s] (I)       spanningTreeRefinement : false
[01/04 21:32:15    131s] (I)       spanningTreeRefinementAlpha : -1.00
[01/04 21:32:15    131s] (I)       starting read tracks
[01/04 21:32:15    131s] (I)       build grid graph
[01/04 21:32:15    131s] (I)       build grid graph start
[01/04 21:32:15    131s] [NR-eGR] M1 has no routable track
[01/04 21:32:15    131s] [NR-eGR] M2 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M3 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M4 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M5 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M6 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M7 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M8 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] M9 has single uniform track structure
[01/04 21:32:15    131s] [NR-eGR] AP has single uniform track structure
[01/04 21:32:15    131s] (I)       build grid graph end
[01/04 21:32:15    131s] (I)       merge level 0
[01/04 21:32:15    131s] (I)       numViaLayers=10
[01/04 21:32:15    131s] (I)       Reading via VIA12_1cut_V for layer: 0 
[01/04 21:32:15    131s] (I)       Reading via VIA23_1cut for layer: 1 
[01/04 21:32:15    131s] (I)       Reading via VIA34_1cut for layer: 2 
[01/04 21:32:15    131s] (I)       Reading via VIA45_1cut for layer: 3 
[01/04 21:32:15    131s] (I)       Reading via VIA56_1cut for layer: 4 
[01/04 21:32:15    131s] (I)       Reading via VIA67_1cut for layer: 5 
[01/04 21:32:15    131s] (I)       Reading via VIA78_1cut for layer: 6 
[01/04 21:32:15    131s] (I)       Reading via VIA89_1cut for layer: 7 
[01/04 21:32:15    131s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:15    131s] (I)       end build via table
[01/04 21:32:15    131s] [NR-eGR] Read 101410 PG shapes in 0.020 seconds
[01/04 21:32:15    131s] 
[01/04 21:32:15    131s] [NR-eGR] numRoutingBlks=0 numInstBlks=935 numPGBlocks=101410 numBumpBlks=0 numBoundaryFakeBlks=0
[01/04 21:32:15    131s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/04 21:32:15    131s] (I)       readDataFromPlaceDB
[01/04 21:32:15    131s] (I)       Read net information..
[01/04 21:32:15    131s] [NR-eGR] Read numTotalNets=19244  numIgnoredNets=0
[01/04 21:32:15    131s] (I)       Read testcase time = 0.007 seconds
[01/04 21:32:15    131s] 
[01/04 21:32:15    131s] (I)       read default dcut vias
[01/04 21:32:15    131s] (I)       Reading via VIA12_2cut_E for layer: 0 
[01/04 21:32:15    131s] (I)       Reading via VIA23_2cut_E for layer: 1 
[01/04 21:32:15    131s] (I)       Reading via VIA34_2cut_E for layer: 2 
[01/04 21:32:15    131s] (I)       Reading via VIA45_2cut_E for layer: 3 
[01/04 21:32:15    131s] (I)       Reading via VIA56_2cut_E for layer: 4 
[01/04 21:32:15    131s] (I)       Reading via VIA67_2cut_E for layer: 5 
[01/04 21:32:15    131s] (I)       Reading via VIA78_2cut_E for layer: 6 
[01/04 21:32:15    131s] (I)       Reading via VIA89_2cut_E for layer: 7 
[01/04 21:32:15    131s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:15    131s] (I)       early_global_route_priority property id does not exist.
[01/04 21:32:15    131s] (I)       build grid graph start
[01/04 21:32:15    131s] (I)       build grid graph end
[01/04 21:32:15    131s] (I)       Model blockage into capacity
[01/04 21:32:15    131s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[01/04 21:32:15    131s] (I)       Modeling time = 0.141 seconds
[01/04 21:32:15    131s] 
[01/04 21:32:15    131s] (I)       Number of ignored nets = 0
[01/04 21:32:15    131s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of clock nets = 0.  Ignored: No
[01/04 21:32:15    131s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of special nets = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/04 21:32:15    131s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/04 21:32:15    131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1476.9 MB
[01/04 21:32:15    131s] (I)       Ndr track 0 does not exist
[01/04 21:32:15    131s] (I)       Layer1  viaCost=300.00
[01/04 21:32:15    131s] (I)       Layer2  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer3  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer4  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer5  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer6  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer7  viaCost=200.00
[01/04 21:32:15    131s] (I)       Layer8  viaCost=100.00
[01/04 21:32:15    131s] (I)       Layer9  viaCost=600.00
[01/04 21:32:15    131s] (I)       ---------------------Grid Graph Info--------------------
[01/04 21:32:15    131s] (I)       Routing area        : (400, 400) - (5401600, 5400800)
[01/04 21:32:15    131s] (I)       Core area           : (2380000, 2380000) - (3021600, 3020800)
[01/04 21:32:15    131s] (I)       Site width          :   400  (dbu)
[01/04 21:32:15    131s] (I)       Row height          :  3600  (dbu)
[01/04 21:32:15    131s] (I)       GCell width         : 21600  (dbu)
[01/04 21:32:15    131s] (I)       GCell height        : 21600  (dbu)
[01/04 21:32:15    131s] (I)       Grid                :   251   251    10
[01/04 21:32:15    131s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/04 21:32:15    131s] (I)       Vertical capacity   :     0 21600     0 21600     0 21600     0 21600     0 21600
[01/04 21:32:15    131s] (I)       Horizontal capacity :     0     0 21600     0 21600     0 21600     0 21600     0
[01/04 21:32:15    131s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[01/04 21:32:15    131s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[01/04 21:32:15    131s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[01/04 21:32:15    131s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[01/04 21:32:15    131s] (I)       First track coord   :     0   200   400   200   400   200   400  1000   800 14200
[01/04 21:32:15    131s] (I)       Num tracks per GCell: 60.00 54.00 54.00 54.00 54.00 54.00 54.00 13.50 13.50  1.66
[01/04 21:32:15    131s] (I)       Total num of tracks :     0 13504 13501 13504 13501 13504 13501  3376  3375   415
[01/04 21:32:15    131s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/04 21:32:15    131s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/04 21:32:15    131s] (I)       --------------------------------------------------------
[01/04 21:32:15    131s] 
[01/04 21:32:15    131s] [NR-eGR] ============ Routing rule table ============
[01/04 21:32:15    131s] [NR-eGR] Rule id: 0  Nets: 19232 
[01/04 21:32:15    131s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/04 21:32:15    131s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[01/04 21:32:15    131s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:15    131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:15    131s] [NR-eGR] ========================================
[01/04 21:32:15    131s] [NR-eGR] 
[01/04 21:32:15    131s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer2 : = 716330 / 3389504 (21.13%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer3 : = 694235 / 3388751 (20.49%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer4 : = 716536 / 3389504 (21.14%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer5 : = 711525 / 3388751 (21.00%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer6 : = 668746 / 3389504 (19.73%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer7 : = 665445 / 3388751 (19.64%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer8 : = 168382 / 847376 (19.87%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer9 : = 168562 / 847125 (19.90%)
[01/04 21:32:15    131s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[01/04 21:32:15    131s] (I)       After initializing earlyGlobalRoute syMemory usage = 1479.4 MB
[01/04 21:32:15    131s] (I)       Loading and dumping file time : 0.27 seconds
[01/04 21:32:15    131s] (I)       ============= Initialization =============
[01/04 21:32:15    131s] (I)       numLocalWires=62400  numGlobalNetBranches=20039  numLocalNetBranches=11303
[01/04 21:32:15    131s] (I)       totalPins=77869  totalGlobalPin=37668 (48.37%)
[01/04 21:32:15    131s] (I)       total 2D Cap : 18068879 = (8984238 H, 9084641 V)
[01/04 21:32:15    131s] (I)       ============  Phase 1a Route ============
[01/04 21:32:15    131s] (I)       Phase 1a runs 0.01 seconds
[01/04 21:32:15    131s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/04 21:32:15    131s] (I)       Usage: 59801 = (30775 H, 29026 V) = (0.34% H, 0.32% V) = (3.324e+05um H, 3.135e+05um V)
[01/04 21:32:15    131s] (I)       
[01/04 21:32:15    131s] (I)       ============  Phase 1b Route ============
[01/04 21:32:15    131s] (I)       Usage: 59801 = (30775 H, 29026 V) = (0.34% H, 0.32% V) = (3.324e+05um H, 3.135e+05um V)
[01/04 21:32:15    131s] (I)       
[01/04 21:32:15    131s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/04 21:32:15    131s] 
[01/04 21:32:15    131s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/04 21:32:15    131s] Finished Early Global Route rough congestion estimation: mem = 1479.4M
[01/04 21:32:15    131s] earlyGlobalRoute rough estimation gcell size 6 row height
[01/04 21:32:15    131s] OPERPROF: Starting CDPad at level 1, MEM:1479.4M
[01/04 21:32:15    131s] CDPadU 0.824 -> 0.824
[01/04 21:32:15    131s] OPERPROF: Finished CDPad at level 1, CPU:0.091, REAL:0.091, MEM:1479.4M
[01/04 21:32:15    131s] Global placement CDP skipped at cutLevel 9.
[01/04 21:32:15    131s] Iteration  9: Total net bbox = 5.340e+05 (2.75e+05 2.59e+05)
[01/04 21:32:15    131s]               Est.  stn bbox = 7.689e+05 (3.83e+05 3.85e+05)
[01/04 21:32:15    131s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 1479.4M
[01/04 21:32:16    132s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:32:20    136s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:20    136s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:32:23    139s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:23    139s] Iteration 10: Total net bbox = 5.340e+05 (2.75e+05 2.59e+05)
[01/04 21:32:23    139s]               Est.  stn bbox = 7.689e+05 (3.83e+05 3.85e+05)
[01/04 21:32:23    139s]               cpu = 0:00:07.2 real = 0:00:08.0 mem = 1479.4M
[01/04 21:32:26    142s] Starting Early Global Route rough congestion estimation: mem = 1479.4M
[01/04 21:32:26    142s] (I)       Reading DB...
[01/04 21:32:26    142s] (I)       Read data from FE... (mem=1479.4M)
[01/04 21:32:26    142s] (I)       Read nodes and places... (mem=1479.4M)
[01/04 21:32:26    142s] (I)       Done Read nodes and places (cpu=0.020s, mem=1479.4M)
[01/04 21:32:26    142s] (I)       Read nets... (mem=1479.4M)
[01/04 21:32:26    142s] (I)       Done Read nets (cpu=0.054s, mem=1479.4M)
[01/04 21:32:26    142s] (I)       Done Read data from FE (cpu=0.074s, mem=1479.4M)
[01/04 21:32:26    142s] (I)       before initializing RouteDB syMemory usage = 1479.4 MB
[01/04 21:32:26    142s] (I)       congestionReportName   : 
[01/04 21:32:26    142s] (I)       layerRangeFor2DCongestion : 
[01/04 21:32:26    142s] (I)       buildTerm2TermWires    : 1
[01/04 21:32:26    142s] (I)       doTrackAssignment      : 1
[01/04 21:32:26    142s] (I)       dumpBookshelfFiles     : 0
[01/04 21:32:26    142s] (I)       numThreads             : 1
[01/04 21:32:26    142s] (I)       bufferingAwareRouting  : false
[01/04 21:32:26    142s] [NR-eGR] honorMsvRouteConstraint: false
[01/04 21:32:26    142s] (I)       honorPin               : false
[01/04 21:32:26    142s] (I)       honorPinGuide          : true
[01/04 21:32:26    142s] (I)       honorPartition         : false
[01/04 21:32:26    142s] (I)       honorPartitionAllowFeedthru: false
[01/04 21:32:26    142s] (I)       allowPartitionCrossover: false
[01/04 21:32:26    142s] (I)       honorSingleEntry       : true
[01/04 21:32:26    142s] (I)       honorSingleEntryStrong : true
[01/04 21:32:26    142s] (I)       handleViaSpacingRule   : false
[01/04 21:32:26    142s] (I)       handleEolSpacingRule   : false
[01/04 21:32:26    142s] (I)       PDConstraint           : none
[01/04 21:32:26    142s] (I)       expBetterNDRHandling   : false
[01/04 21:32:26    142s] [NR-eGR] honorClockSpecNDR      : 0
[01/04 21:32:26    142s] (I)       routingEffortLevel     : 3
[01/04 21:32:26    142s] (I)       effortLevel            : standard
[01/04 21:32:26    142s] [NR-eGR] minRouteLayer          : 2
[01/04 21:32:26    142s] [NR-eGR] maxRouteLayer          : 127
[01/04 21:32:26    142s] (I)       relaxedTopLayerCeiling : 127
[01/04 21:32:26    142s] (I)       relaxedBottomLayerFloor: 2
[01/04 21:32:26    142s] (I)       numRowsPerGCell        : 3
[01/04 21:32:26    142s] (I)       speedUpLargeDesign     : 0
[01/04 21:32:26    142s] (I)       multiThreadingTA       : 1
[01/04 21:32:26    142s] (I)       optimizationMode       : false
[01/04 21:32:26    142s] (I)       routeSecondPG          : false
[01/04 21:32:26    142s] (I)       scenicRatioForLayerRelax: 0.00
[01/04 21:32:26    142s] (I)       detourLimitForLayerRelax: 0.00
[01/04 21:32:26    142s] (I)       punchThroughDistance   : 500.00
[01/04 21:32:26    142s] (I)       scenicBound            : 1.15
[01/04 21:32:26    142s] (I)       maxScenicToAvoidBlk    : 100.00
[01/04 21:32:26    142s] (I)       source-to-sink ratio   : 0.00
[01/04 21:32:26    142s] (I)       targetCongestionRatioH : 1.00
[01/04 21:32:26    142s] (I)       targetCongestionRatioV : 1.00
[01/04 21:32:26    142s] (I)       layerCongestionRatio   : 0.70
[01/04 21:32:26    142s] (I)       m1CongestionRatio      : 0.10
[01/04 21:32:26    142s] (I)       m2m3CongestionRatio    : 0.70
[01/04 21:32:26    142s] (I)       localRouteEffort       : 1.00
[01/04 21:32:26    142s] (I)       numSitesBlockedByOneVia: 8.00
[01/04 21:32:26    142s] (I)       supplyScaleFactorH     : 1.00
[01/04 21:32:26    142s] (I)       supplyScaleFactorV     : 1.00
[01/04 21:32:26    142s] (I)       highlight3DOverflowFactor: 0.00
[01/04 21:32:26    142s] (I)       routeVias              : 
[01/04 21:32:26    142s] (I)       readTROption           : true
[01/04 21:32:26    142s] (I)       extraSpacingFactor     : 1.00
[01/04 21:32:26    142s] [NR-eGR] numTracksPerClockWire  : 0
[01/04 21:32:26    142s] (I)       routeSelectedNetsOnly  : false
[01/04 21:32:26    142s] (I)       clkNetUseMaxDemand     : false
[01/04 21:32:26    142s] (I)       extraDemandForClocks   : 0
[01/04 21:32:26    142s] (I)       steinerRemoveLayers    : false
[01/04 21:32:26    142s] (I)       demoteLayerScenicScale : 1.00
[01/04 21:32:26    142s] (I)       nonpreferLayerCostScale : 100.00
[01/04 21:32:26    142s] (I)       similarTopologyRoutingFast : false
[01/04 21:32:26    142s] (I)       spanningTreeRefinement : false
[01/04 21:32:26    142s] (I)       spanningTreeRefinementAlpha : -1.00
[01/04 21:32:26    142s] (I)       starting read tracks
[01/04 21:32:26    142s] (I)       build grid graph
[01/04 21:32:26    142s] (I)       build grid graph start
[01/04 21:32:26    142s] [NR-eGR] M1 has no routable track
[01/04 21:32:26    142s] [NR-eGR] M2 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M3 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M4 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M5 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M6 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M7 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M8 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] M9 has single uniform track structure
[01/04 21:32:26    142s] [NR-eGR] AP has single uniform track structure
[01/04 21:32:26    142s] (I)       build grid graph end
[01/04 21:32:26    142s] (I)       merge level 0
[01/04 21:32:26    142s] (I)       numViaLayers=10
[01/04 21:32:26    142s] (I)       Reading via VIA12_1cut_V for layer: 0 
[01/04 21:32:26    142s] (I)       Reading via VIA23_1cut for layer: 1 
[01/04 21:32:26    142s] (I)       Reading via VIA34_1cut for layer: 2 
[01/04 21:32:26    142s] (I)       Reading via VIA45_1cut for layer: 3 
[01/04 21:32:26    142s] (I)       Reading via VIA56_1cut for layer: 4 
[01/04 21:32:26    142s] (I)       Reading via VIA67_1cut for layer: 5 
[01/04 21:32:26    142s] (I)       Reading via VIA78_1cut for layer: 6 
[01/04 21:32:26    142s] (I)       Reading via VIA89_1cut for layer: 7 
[01/04 21:32:26    142s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:26    142s] (I)       end build via table
[01/04 21:32:27    142s] [NR-eGR] Read 101410 PG shapes in 0.021 seconds
[01/04 21:32:27    142s] 
[01/04 21:32:27    142s] [NR-eGR] numRoutingBlks=0 numInstBlks=935 numPGBlocks=101410 numBumpBlks=0 numBoundaryFakeBlks=0
[01/04 21:32:27    142s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/04 21:32:27    142s] (I)       readDataFromPlaceDB
[01/04 21:32:27    142s] (I)       Read net information..
[01/04 21:32:27    142s] [NR-eGR] Read numTotalNets=19244  numIgnoredNets=0
[01/04 21:32:27    142s] (I)       Read testcase time = 0.007 seconds
[01/04 21:32:27    142s] 
[01/04 21:32:27    142s] (I)       read default dcut vias
[01/04 21:32:27    142s] (I)       Reading via VIA12_2cut_E for layer: 0 
[01/04 21:32:27    142s] (I)       Reading via VIA23_2cut_E for layer: 1 
[01/04 21:32:27    142s] (I)       Reading via VIA34_2cut_E for layer: 2 
[01/04 21:32:27    142s] (I)       Reading via VIA45_2cut_E for layer: 3 
[01/04 21:32:27    142s] (I)       Reading via VIA56_2cut_E for layer: 4 
[01/04 21:32:27    142s] (I)       Reading via VIA67_2cut_E for layer: 5 
[01/04 21:32:27    142s] (I)       Reading via VIA78_2cut_E for layer: 6 
[01/04 21:32:27    142s] (I)       Reading via VIA89_2cut_E for layer: 7 
[01/04 21:32:27    142s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:27    142s] (I)       early_global_route_priority property id does not exist.
[01/04 21:32:27    142s] (I)       build grid graph start
[01/04 21:32:27    142s] (I)       build grid graph end
[01/04 21:32:27    142s] (I)       Model blockage into capacity
[01/04 21:32:27    142s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[01/04 21:32:27    143s] (I)       Modeling time = 0.312 seconds
[01/04 21:32:27    143s] 
[01/04 21:32:27    143s] (I)       Number of ignored nets = 0
[01/04 21:32:27    143s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of clock nets = 0.  Ignored: No
[01/04 21:32:27    143s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of special nets = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/04 21:32:27    143s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/04 21:32:27    143s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1507.4 MB
[01/04 21:32:27    143s] (I)       Ndr track 0 does not exist
[01/04 21:32:27    143s] (I)       Layer1  viaCost=300.00
[01/04 21:32:27    143s] (I)       Layer2  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer3  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer4  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer5  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer6  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer7  viaCost=200.00
[01/04 21:32:27    143s] (I)       Layer8  viaCost=100.00
[01/04 21:32:27    143s] (I)       Layer9  viaCost=600.00
[01/04 21:32:27    143s] (I)       ---------------------Grid Graph Info--------------------
[01/04 21:32:27    143s] (I)       Routing area        : (400, 400) - (5401600, 5400800)
[01/04 21:32:27    143s] (I)       Core area           : (2380000, 2380000) - (3021600, 3020800)
[01/04 21:32:27    143s] (I)       Site width          :   400  (dbu)
[01/04 21:32:27    143s] (I)       Row height          :  3600  (dbu)
[01/04 21:32:27    143s] (I)       GCell width         : 10800  (dbu)
[01/04 21:32:27    143s] (I)       GCell height        : 10800  (dbu)
[01/04 21:32:27    143s] (I)       Grid                :   501   501    10
[01/04 21:32:27    143s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/04 21:32:27    143s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800     0 10800
[01/04 21:32:27    143s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0 10800     0
[01/04 21:32:27    143s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[01/04 21:32:27    143s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[01/04 21:32:27    143s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[01/04 21:32:27    143s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[01/04 21:32:27    143s] (I)       First track coord   :     0   200   400   200   400   200   400  1000   800 14200
[01/04 21:32:27    143s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75  0.83
[01/04 21:32:27    143s] (I)       Total num of tracks :     0 13504 13501 13504 13501 13504 13501  3376  3375   415
[01/04 21:32:27    143s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/04 21:32:27    143s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/04 21:32:27    143s] (I)       --------------------------------------------------------
[01/04 21:32:27    143s] 
[01/04 21:32:27    143s] [NR-eGR] ============ Routing rule table ============
[01/04 21:32:27    143s] [NR-eGR] Rule id: 0  Nets: 19232 
[01/04 21:32:27    143s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/04 21:32:27    143s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[01/04 21:32:27    143s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:27    143s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:27    143s] [NR-eGR] ========================================
[01/04 21:32:27    143s] [NR-eGR] 
[01/04 21:32:27    143s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer2 : = 1371421 / 6765504 (20.27%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer3 : = 1328975 / 6764001 (19.65%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer4 : = 1373262 / 6765504 (20.30%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer5 : = 1364835 / 6764001 (20.18%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer6 : = 1278802 / 6765504 (18.90%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer7 : = 1273955 / 6764001 (18.83%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer8 : = 323000 / 1691376 (19.10%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer9 : = 322836 / 1690875 (19.09%)
[01/04 21:32:27    143s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[01/04 21:32:27    143s] (I)       After initializing earlyGlobalRoute syMemory usage = 1521.3 MB
[01/04 21:32:27    143s] (I)       Loading and dumping file time : 0.46 seconds
[01/04 21:32:27    143s] (I)       ============= Initialization =============
[01/04 21:32:27    143s] (I)       numLocalWires=39318  numGlobalNetBranches=13199  numLocalNetBranches=6576
[01/04 21:32:27    143s] (I)       totalPins=77869  totalGlobalPin=52497 (67.42%)
[01/04 21:32:27    143s] (I)       total 2D Cap : 36051891 = (17925665 H, 18126226 V)
[01/04 21:32:27    143s] (I)       ============  Phase 1a Route ============
[01/04 21:32:27    143s] (I)       Phase 1a runs 0.02 seconds
[01/04 21:32:27    143s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[01/04 21:32:27    143s] (I)       Usage: 121376 = (62660 H, 58716 V) = (0.35% H, 0.32% V) = (3.384e+05um H, 3.171e+05um V)
[01/04 21:32:27    143s] (I)       
[01/04 21:32:27    143s] (I)       ============  Phase 1b Route ============
[01/04 21:32:27    143s] (I)       Usage: 121376 = (62660 H, 58716 V) = (0.35% H, 0.32% V) = (3.384e+05um H, 3.171e+05um V)
[01/04 21:32:27    143s] (I)       
[01/04 21:32:27    143s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/04 21:32:27    143s] 
[01/04 21:32:27    143s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/04 21:32:27    143s] Finished Early Global Route rough congestion estimation: mem = 1521.3M
[01/04 21:32:27    143s] earlyGlobalRoute rough estimation gcell size 3 row height
[01/04 21:32:27    143s] OPERPROF: Starting CDPad at level 1, MEM:1521.3M
[01/04 21:32:27    143s] CDPadU 0.824 -> 0.825
[01/04 21:32:27    143s] OPERPROF: Finished CDPad at level 1, CPU:0.134, REAL:0.134, MEM:1521.3M
[01/04 21:32:27    143s] Global placement CDP skipped at cutLevel 11.
[01/04 21:32:27    143s] Iteration 11: Total net bbox = 5.330e+05 (2.75e+05 2.58e+05)
[01/04 21:32:27    143s]               Est.  stn bbox = 7.683e+05 (3.84e+05 3.84e+05)
[01/04 21:32:27    143s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 1521.3M
[01/04 21:32:28    144s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:32:32    147s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:32    148s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/04 21:32:34    150s] nrCritNet: 0.00% ( 0 / 19244 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[01/04 21:32:34    150s] Iteration 12: Total net bbox = 5.330e+05 (2.75e+05 2.58e+05)
[01/04 21:32:34    150s]               Est.  stn bbox = 7.683e+05 (3.84e+05 3.84e+05)
[01/04 21:32:34    150s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1521.3M
[01/04 21:32:46    162s] Iteration 13: Total net bbox = 5.516e+05 (2.83e+05 2.69e+05)
[01/04 21:32:46    162s]               Est.  stn bbox = 7.869e+05 (3.92e+05 3.95e+05)
[01/04 21:32:46    162s]               cpu = 0:00:11.7 real = 0:00:12.0 mem = 1521.3M
[01/04 21:32:46    162s] Iteration 14: Total net bbox = 5.516e+05 (2.83e+05 2.69e+05)
[01/04 21:32:46    162s]               Est.  stn bbox = 7.869e+05 (3.92e+05 3.95e+05)
[01/04 21:32:46    162s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.3M
[01/04 21:32:46    162s] *** cost = 5.516e+05 (2.83e+05 2.69e+05) (cpu for global=0:01:16) real=0:01:18***
[01/04 21:32:46    162s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[01/04 21:32:46    162s] net ignore based on current view = 0
[01/04 21:32:46    162s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:46    162s] Solver runtime cpu: 0:00:51.0 real: 0:00:52.7
[01/04 21:32:46    162s] Core Placement runtime cpu: 0:00:53.9 real: 0:00:55.0
[01/04 21:32:46    162s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/04 21:32:46    162s] Type 'man IMPSP-9025' for more detail.
[01/04 21:32:46    162s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1521.3M
[01/04 21:32:46    162s] #spOpts: mergeVia=F 
[01/04 21:32:46    162s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1521.3M
[01/04 21:32:46    162s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1521.3M
[01/04 21:32:46    162s] Core basic site is core
[01/04 21:32:47    162s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1521.3M
[01/04 21:32:47    162s] SiteArray: one-level site array dimensions = 178 x 1604
[01/04 21:32:47    162s] SiteArray: use 1,142,048 bytes
[01/04 21:32:47    162s] SiteArray: current memory after site array memory allocatiion 1521.3M
[01/04 21:32:47    162s] SiteArray: FP blocked sites are writable
[01/04 21:32:47    162s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.003, REAL:0.003, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.005, REAL:0.005, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1521.3M
[01/04 21:32:47    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/04 21:32:47    162s] Mark StBox On SiteArr starts
[01/04 21:32:47    162s] Mark StBox On SiteArr ends
[01/04 21:32:47    162s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.097, REAL:0.098, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.097, REAL:0.098, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.122, REAL:0.124, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Starting CMU at level 5, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.134, REAL:0.137, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.134, REAL:0.137, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.004, REAL:0.004, MEM:1521.3M
[01/04 21:32:47    162s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1521.3MB).
[01/04 21:32:47    162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.161, REAL:0.164, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.161, REAL:0.164, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF: Starting RefinePlace at level 1, MEM:1521.3M
[01/04 21:32:47    162s] *** Starting refinePlace (0:02:43 mem=1521.3M) ***
[01/04 21:32:47    162s] Total net bbox length = 5.145e+05 (2.586e+05 2.559e+05) (ext = 1.341e+05)
[01/04 21:32:47    162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/04 21:32:47    162s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:47    162s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1521.3M
[01/04 21:32:47    162s] Starting refinePlace ...
[01/04 21:32:47    163s]   Spread Effort: high, standalone mode, useDDP on.
[01/04 21:32:47    163s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1521.3MB) @(0:02:43 - 0:02:43).
[01/04 21:32:47    163s] Move report: preRPlace moves 18665 insts, mean move: 0.52 um, max move: 3.13 um
[01/04 21:32:47    163s] 	Max move on inst (u_core/AU/Mult_Inv/U618): (1377.66, 1496.87) --> (1375.40, 1496.00)
[01/04 21:32:47    163s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[01/04 21:32:47    163s] wireLenOptFixPriorityInst 0 inst fixed
[01/04 21:32:47    163s] Placement tweakage begins.
[01/04 21:32:47    163s] wire length = 7.019e+05
[01/04 21:32:50    165s] wire length = 6.840e+05
[01/04 21:32:50    165s] Placement tweakage ends.
[01/04 21:32:50    165s] Move report: tweak moves 4653 insts, mean move: 3.28 um, max move: 45.80 um
[01/04 21:32:50    165s] 	Max move on inst (u_core/Sequencer/U32): (1191.60, 1508.60) --> (1237.40, 1508.60)
[01/04 21:32:50    165s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=1521.3MB) @(0:02:43 - 0:02:46).
[01/04 21:32:50    165s] 
[01/04 21:32:50    165s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[01/04 21:32:51    167s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/04 21:32:51    167s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1521.3MB) @(0:02:46 - 0:02:47).
[01/04 21:32:51    167s] Move report: Detail placement moves 18665 insts, mean move: 1.26 um, max move: 45.81 um
[01/04 21:32:51    167s] 	Max move on inst (u_core/Sequencer/U32): (1191.63, 1508.56) --> (1237.40, 1508.60)
[01/04 21:32:51    167s] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1521.3MB
[01/04 21:32:51    167s] Statistics of distance of Instance movement in refine placement:
[01/04 21:32:51    167s]   maximum (X+Y) =        45.81 um
[01/04 21:32:51    167s]   inst (u_core/Sequencer/U32) with max move: (1191.63, 1508.56) -> (1237.4, 1508.6)
[01/04 21:32:51    167s]   mean    (X+Y) =         1.26 um
[01/04 21:32:51    167s] Summary Report:
[01/04 21:32:51    167s] Instances move: 18665 (out of 18665 movable)
[01/04 21:32:51    167s] Instances flipped: 0
[01/04 21:32:51    167s] Mean displacement: 1.26 um
[01/04 21:32:51    167s] Max displacement: 45.81 um (Instance: u_core/Sequencer/U32) (1191.63, 1508.56) -> (1237.4, 1508.6)
[01/04 21:32:51    167s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
[01/04 21:32:51    167s] Total instances moved : 18665
[01/04 21:32:51    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.492, REAL:4.454, MEM:1521.3M
[01/04 21:32:51    167s] Total net bbox length = 5.017e+05 (2.457e+05 2.560e+05) (ext = 1.342e+05)
[01/04 21:32:51    167s] Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1521.3MB
[01/04 21:32:51    167s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:04.0, mem=1521.3MB) @(0:02:43 - 0:02:47).
[01/04 21:32:51    167s] *** Finished refinePlace (0:02:47 mem=1521.3M) ***
[01/04 21:32:51    167s] OPERPROF: Finished RefinePlace at level 1, CPU:4.538, REAL:4.500, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] *** End of Placement (cpu=0:01:32, real=0:01:35, mem=1521.3M) ***
[01/04 21:32:51    167s] #spOpts: mergeVia=F 
[01/04 21:32:51    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1521.3M
[01/04 21:32:51    167s] Core basic site is core
[01/04 21:32:51    167s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1521.3M
[01/04 21:32:51    167s] SiteArray: one-level site array dimensions = 178 x 1604
[01/04 21:32:51    167s] SiteArray: use 1,142,048 bytes
[01/04 21:32:51    167s] SiteArray: current memory after site array memory allocatiion 1521.3M
[01/04 21:32:51    167s] SiteArray: FP blocked sites are writable
[01/04 21:32:51    167s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.003, REAL:0.003, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.005, REAL:0.005, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1521.3M
[01/04 21:32:51    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/04 21:32:51    167s] Mark StBox On SiteArr starts
[01/04 21:32:51    167s] Mark StBox On SiteArr ends
[01/04 21:32:51    167s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.095, REAL:0.095, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.096, REAL:0.096, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.120, REAL:0.122, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.001, REAL:0.001, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.129, REAL:0.132, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.130, REAL:0.132, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.004, REAL:0.004, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.009, REAL:0.009, MEM:1521.3M
[01/04 21:32:51    167s] default core: bins with density > 0.750 =  5.25 % ( 17 / 324 )
[01/04 21:32:51    167s] Density distribution unevenness ratio = 1.868%
[01/04 21:32:51    167s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.002, REAL:0.002, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1521.3M
[01/04 21:32:51    167s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1521.3M
[01/04 21:32:51    167s] *** Free Virtual Timing Model ...(mem=1521.3M)
[01/04 21:32:52    167s] 
[01/04 21:32:52    167s] Starting congestion repair ...
[01/04 21:32:52    167s] User Input Parameters:
[01/04 21:32:52    167s] - Congestion Driven    : On
[01/04 21:32:52    167s] - Timing Driven        : Off
[01/04 21:32:52    167s] - Area-Violation Based : On
[01/04 21:32:52    167s] - Start Rollback Level : -5
[01/04 21:32:52    167s] - Legalized            : On
[01/04 21:32:52    167s] - Window Based         : Off
[01/04 21:32:52    167s] 
[01/04 21:32:52    167s] Starting Early Global Route congestion estimation: mem = 1506.9M
[01/04 21:32:52    167s] (I)       Reading DB...
[01/04 21:32:52    167s] (I)       Read data from FE... (mem=1506.9M)
[01/04 21:32:52    167s] (I)       Read nodes and places... (mem=1506.9M)
[01/04 21:32:52    167s] (I)       Done Read nodes and places (cpu=0.017s, mem=1506.9M)
[01/04 21:32:52    167s] (I)       Read nets... (mem=1506.9M)
[01/04 21:32:52    167s] (I)       Done Read nets (cpu=0.052s, mem=1506.9M)
[01/04 21:32:52    167s] (I)       Done Read data from FE (cpu=0.069s, mem=1506.9M)
[01/04 21:32:52    167s] (I)       before initializing RouteDB syMemory usage = 1506.9 MB
[01/04 21:32:52    167s] (I)       congestionReportName   : 
[01/04 21:32:52    167s] (I)       layerRangeFor2DCongestion : 
[01/04 21:32:52    167s] (I)       buildTerm2TermWires    : 1
[01/04 21:32:52    167s] (I)       doTrackAssignment      : 1
[01/04 21:32:52    167s] (I)       dumpBookshelfFiles     : 0
[01/04 21:32:52    167s] (I)       numThreads             : 1
[01/04 21:32:52    167s] (I)       bufferingAwareRouting  : false
[01/04 21:32:52    167s] [NR-eGR] honorMsvRouteConstraint: false
[01/04 21:32:52    167s] (I)       honorPin               : false
[01/04 21:32:52    167s] (I)       honorPinGuide          : true
[01/04 21:32:52    167s] (I)       honorPartition         : false
[01/04 21:32:52    167s] (I)       honorPartitionAllowFeedthru: false
[01/04 21:32:52    167s] (I)       allowPartitionCrossover: false
[01/04 21:32:52    167s] (I)       honorSingleEntry       : true
[01/04 21:32:52    167s] (I)       honorSingleEntryStrong : true
[01/04 21:32:52    167s] (I)       handleViaSpacingRule   : false
[01/04 21:32:52    167s] (I)       handleEolSpacingRule   : false
[01/04 21:32:52    167s] (I)       PDConstraint           : none
[01/04 21:32:52    167s] (I)       expBetterNDRHandling   : false
[01/04 21:32:52    167s] [NR-eGR] honorClockSpecNDR      : 0
[01/04 21:32:52    167s] (I)       routingEffortLevel     : 3
[01/04 21:32:52    167s] (I)       effortLevel            : standard
[01/04 21:32:52    167s] [NR-eGR] minRouteLayer          : 2
[01/04 21:32:52    167s] [NR-eGR] maxRouteLayer          : 127
[01/04 21:32:52    167s] (I)       relaxedTopLayerCeiling : 127
[01/04 21:32:52    167s] (I)       relaxedBottomLayerFloor: 2
[01/04 21:32:52    167s] (I)       numRowsPerGCell        : 1
[01/04 21:32:52    167s] (I)       speedUpLargeDesign     : 0
[01/04 21:32:52    167s] (I)       multiThreadingTA       : 1
[01/04 21:32:52    167s] (I)       optimizationMode       : false
[01/04 21:32:52    167s] (I)       routeSecondPG          : false
[01/04 21:32:52    167s] (I)       scenicRatioForLayerRelax: 0.00
[01/04 21:32:52    167s] (I)       detourLimitForLayerRelax: 0.00
[01/04 21:32:52    167s] (I)       punchThroughDistance   : 500.00
[01/04 21:32:52    167s] (I)       scenicBound            : 1.15
[01/04 21:32:52    167s] (I)       maxScenicToAvoidBlk    : 100.00
[01/04 21:32:52    167s] (I)       source-to-sink ratio   : 0.00
[01/04 21:32:52    167s] (I)       targetCongestionRatioH : 1.00
[01/04 21:32:52    167s] (I)       targetCongestionRatioV : 1.00
[01/04 21:32:52    167s] (I)       layerCongestionRatio   : 0.70
[01/04 21:32:52    167s] (I)       m1CongestionRatio      : 0.10
[01/04 21:32:52    167s] (I)       m2m3CongestionRatio    : 0.70
[01/04 21:32:52    167s] (I)       localRouteEffort       : 1.00
[01/04 21:32:52    167s] (I)       numSitesBlockedByOneVia: 8.00
[01/04 21:32:52    167s] (I)       supplyScaleFactorH     : 1.00
[01/04 21:32:52    167s] (I)       supplyScaleFactorV     : 1.00
[01/04 21:32:52    167s] (I)       highlight3DOverflowFactor: 0.00
[01/04 21:32:52    167s] (I)       routeVias              : 
[01/04 21:32:52    167s] (I)       readTROption           : true
[01/04 21:32:52    167s] (I)       extraSpacingFactor     : 1.00
[01/04 21:32:52    167s] [NR-eGR] numTracksPerClockWire  : 0
[01/04 21:32:52    167s] (I)       routeSelectedNetsOnly  : false
[01/04 21:32:52    167s] (I)       clkNetUseMaxDemand     : false
[01/04 21:32:52    167s] (I)       extraDemandForClocks   : 0
[01/04 21:32:52    167s] (I)       steinerRemoveLayers    : false
[01/04 21:32:52    167s] (I)       demoteLayerScenicScale : 1.00
[01/04 21:32:52    167s] (I)       nonpreferLayerCostScale : 100.00
[01/04 21:32:52    167s] (I)       similarTopologyRoutingFast : false
[01/04 21:32:52    167s] (I)       spanningTreeRefinement : false
[01/04 21:32:52    167s] (I)       spanningTreeRefinementAlpha : -1.00
[01/04 21:32:52    167s] (I)       starting read tracks
[01/04 21:32:52    167s] (I)       build grid graph
[01/04 21:32:52    167s] (I)       build grid graph start
[01/04 21:32:52    167s] [NR-eGR] M1 has no routable track
[01/04 21:32:52    167s] [NR-eGR] M2 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M3 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M4 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M5 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M6 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M7 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M8 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] M9 has single uniform track structure
[01/04 21:32:52    167s] [NR-eGR] AP has single uniform track structure
[01/04 21:32:52    167s] (I)       build grid graph end
[01/04 21:32:52    167s] (I)       merge level 0
[01/04 21:32:52    167s] (I)       numViaLayers=10
[01/04 21:32:52    167s] (I)       Reading via VIA12_1cut_V for layer: 0 
[01/04 21:32:52    167s] (I)       Reading via VIA23_1cut for layer: 1 
[01/04 21:32:52    167s] (I)       Reading via VIA34_1cut for layer: 2 
[01/04 21:32:52    167s] (I)       Reading via VIA45_1cut for layer: 3 
[01/04 21:32:52    167s] (I)       Reading via VIA56_1cut for layer: 4 
[01/04 21:32:52    167s] (I)       Reading via VIA67_1cut for layer: 5 
[01/04 21:32:52    167s] (I)       Reading via VIA78_1cut for layer: 6 
[01/04 21:32:52    167s] (I)       Reading via VIA89_1cut for layer: 7 
[01/04 21:32:52    167s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:52    167s] (I)       end build via table
[01/04 21:32:52    167s] [NR-eGR] Read 101410 PG shapes in 0.013 seconds
[01/04 21:32:52    167s] 
[01/04 21:32:52    167s] [NR-eGR] numRoutingBlks=0 numInstBlks=935 numPGBlocks=101410 numBumpBlks=0 numBoundaryFakeBlks=0
[01/04 21:32:52    167s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/04 21:32:52    167s] (I)       readDataFromPlaceDB
[01/04 21:32:52    167s] (I)       Read net information..
[01/04 21:32:52    167s] [NR-eGR] Read numTotalNets=19244  numIgnoredNets=0
[01/04 21:32:52    167s] (I)       Read testcase time = 0.004 seconds
[01/04 21:32:52    167s] 
[01/04 21:32:52    167s] (I)       read default dcut vias
[01/04 21:32:52    167s] (I)       Reading via VIA12_2cut_E for layer: 0 
[01/04 21:32:52    167s] (I)       Reading via VIA23_2cut_E for layer: 1 
[01/04 21:32:52    167s] (I)       Reading via VIA34_2cut_E for layer: 2 
[01/04 21:32:52    167s] (I)       Reading via VIA45_2cut_E for layer: 3 
[01/04 21:32:52    167s] (I)       Reading via VIA56_2cut_E for layer: 4 
[01/04 21:32:52    167s] (I)       Reading via VIA67_2cut_E for layer: 5 
[01/04 21:32:52    167s] (I)       Reading via VIA78_2cut_E for layer: 6 
[01/04 21:32:52    167s] (I)       Reading via VIA89_2cut_E for layer: 7 
[01/04 21:32:52    167s] (I)       Reading via VIA9AP_1cut for layer: 8 
[01/04 21:32:52    167s] (I)       early_global_route_priority property id does not exist.
[01/04 21:32:52    167s] (I)       build grid graph start
[01/04 21:32:52    167s] (I)       build grid graph end
[01/04 21:32:52    167s] (I)       Model blockage into capacity
[01/04 21:32:52    167s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[01/04 21:32:53    168s] (I)       Modeling time = 0.853 seconds
[01/04 21:32:53    168s] 
[01/04 21:32:53    168s] (I)       Number of ignored nets = 0
[01/04 21:32:53    168s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of clock nets = 0.  Ignored: No
[01/04 21:32:53    168s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of special nets = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/04 21:32:53    168s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/04 21:32:53    168s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1506.9 MB
[01/04 21:32:53    168s] (I)       Ndr track 0 does not exist
[01/04 21:32:53    168s] (I)       Layer1  viaCost=300.00
[01/04 21:32:53    168s] (I)       Layer2  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer3  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer4  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer5  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer6  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer7  viaCost=200.00
[01/04 21:32:53    168s] (I)       Layer8  viaCost=100.00
[01/04 21:32:53    168s] (I)       Layer9  viaCost=600.00
[01/04 21:32:53    168s] (I)       ---------------------Grid Graph Info--------------------
[01/04 21:32:53    168s] (I)       Routing area        : (400, 400) - (5401600, 5400800)
[01/04 21:32:53    168s] (I)       Core area           : (2380000, 2380000) - (3021600, 3020800)
[01/04 21:32:53    168s] (I)       Site width          :   400  (dbu)
[01/04 21:32:53    168s] (I)       Row height          :  3600  (dbu)
[01/04 21:32:53    168s] (I)       GCell width         :  3600  (dbu)
[01/04 21:32:53    168s] (I)       GCell height        :  3600  (dbu)
[01/04 21:32:53    168s] (I)       Grid                :  1501  1501    10
[01/04 21:32:53    168s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/04 21:32:53    168s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[01/04 21:32:53    168s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[01/04 21:32:53    168s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[01/04 21:32:53    168s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[01/04 21:32:53    168s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[01/04 21:32:53    168s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[01/04 21:32:53    168s] (I)       First track coord   :     0   200   400   200   400   200   400  1000   800 14200
[01/04 21:32:53    168s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[01/04 21:32:53    168s] (I)       Total num of tracks :     0 13504 13501 13504 13501 13504 13501  3376  3375   415
[01/04 21:32:53    168s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/04 21:32:53    168s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/04 21:32:53    168s] (I)       --------------------------------------------------------
[01/04 21:32:53    168s] 
[01/04 21:32:53    168s] [NR-eGR] ============ Routing rule table ============
[01/04 21:32:53    168s] [NR-eGR] Rule id: 0  Nets: 19232 
[01/04 21:32:53    168s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/04 21:32:53    168s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[01/04 21:32:53    168s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:53    168s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[01/04 21:32:53    168s] [NR-eGR] ========================================
[01/04 21:32:53    168s] [NR-eGR] 
[01/04 21:32:53    168s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer2 : = 3944841 / 20269504 (19.46%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer3 : = 3794722 / 20265001 (18.73%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer4 : = 3941986 / 20269504 (19.45%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer5 : = 3941945 / 20265001 (19.45%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer6 : = 3670262 / 20269504 (18.11%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer7 : = 3669305 / 20265001 (18.11%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer8 : = 933887 / 5067376 (18.43%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer9 : = 931102 / 5065875 (18.38%)
[01/04 21:32:53    168s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[01/04 21:32:53    168s] (I)       After initializing earlyGlobalRoute syMemory usage = 1648.8 MB
[01/04 21:32:53    168s] (I)       Loading and dumping file time : 1.12 seconds
[01/04 21:32:53    168s] (I)       ============= Initialization =============
[01/04 21:32:53    168s] (I)       totalPins=77869  totalGlobalPin=75852 (97.41%)
[01/04 21:32:53    168s] (I)       total 2D Cap : 107960580 = (53695365 H, 54265215 V)
[01/04 21:32:53    168s] [NR-eGR] Layer group 1: route 19232 net(s) in layer range [2, 10]
[01/04 21:32:53    168s] (I)       ============  Phase 1a Route ============
[01/04 21:32:53    169s] (I)       Phase 1a runs 0.05 seconds
[01/04 21:32:53    169s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=0
[01/04 21:32:53    169s] (I)       Usage: 369949 = (185387 H, 184562 V) = (0.35% H, 0.34% V) = (3.337e+05um H, 3.322e+05um V)
[01/04 21:32:53    169s] (I)       
[01/04 21:32:53    169s] (I)       ============  Phase 1b Route ============
[01/04 21:32:53    169s] (I)       Phase 1b runs 0.01 seconds
[01/04 21:32:53    169s] (I)       Usage: 369983 = (185394 H, 184589 V) = (0.35% H, 0.34% V) = (3.337e+05um H, 3.323e+05um V)
[01/04 21:32:53    169s] (I)       
[01/04 21:32:53    169s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.659694e+05um
[01/04 21:32:53    169s] (I)       ============  Phase 1c Route ============
[01/04 21:32:53    169s] (I)       Level2 Grid: 301 x 301
[01/04 21:32:53    169s] (I)       Phase 1c runs 0.03 seconds
[01/04 21:32:53    169s] (I)       Usage: 369983 = (185394 H, 184589 V) = (0.35% H, 0.34% V) = (3.337e+05um H, 3.323e+05um V)
[01/04 21:32:53    169s] (I)       
[01/04 21:32:53    169s] (I)       ============  Phase 1d Route ============
[01/04 21:32:53    169s] (I)       Phase 1d runs 0.01 seconds
[01/04 21:32:53    169s] (I)       Usage: 369992 = (185399 H, 184593 V) = (0.35% H, 0.34% V) = (3.337e+05um H, 3.323e+05um V)
[01/04 21:32:53    169s] (I)       
[01/04 21:32:53    169s] (I)       ============  Phase 1e Route ============
[01/04 21:32:53    169s] (I)       Phase 1e runs 0.00 seconds
[01/04 21:32:53    169s] (I)       Usage: 369992 = (185399 H, 184593 V) = (0.35% H, 0.34% V) = (3.337e+05um H, 3.323e+05um V)
[01/04 21:32:53    169s] (I)       
[01/04 21:32:53    169s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.659856e+05um
[01/04 21:32:53    169s] [NR-eGR] 
[01/04 21:32:53    169s] (I)       ============  Phase 1l Route ============
[01/04 21:32:53    169s] (I)       Phase 1l runs 0.10 seconds
[01/04 21:32:54    169s] (I)       
[01/04 21:32:54    169s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/04 21:32:54    169s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[01/04 21:32:54    169s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[01/04 21:32:54    169s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[01/04 21:32:54    169s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/04 21:32:54    169s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    169s] [NR-eGR]      M2  (2)       124( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[01/04 21:32:54    169s] [NR-eGR]      M3  (3)        52( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    169s] [NR-eGR]      M4  (4)       637( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[01/04 21:32:54    169s] [NR-eGR]      M5  (5)       890( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[01/04 21:32:54    169s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    169s] [NR-eGR]      M7  (7)        18( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    169s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    170s] [NR-eGR]      M9  (9)        24( 0.00%)         7( 0.00%)         0( 0.00%)        12( 0.00%)   ( 0.00%) 
[01/04 21:32:54    170s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/04 21:32:54    170s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/04 21:32:54    170s] [NR-eGR] Total             1746( 0.01%)         7( 0.00%)         0( 0.00%)        12( 0.00%)   ( 0.01%) 
[01/04 21:32:54    170s] [NR-eGR] 
[01/04 21:32:54    170s] (I)       Total Global Routing Runtime: 1.22 seconds
[01/04 21:32:54    170s] (I)       total 2D Cap : 108015148 = (53710606 H, 54304542 V)
[01/04 21:32:54    170s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/04 21:32:54    170s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/04 21:32:54    170s] Early Global Route congestion estimation runtime: 2.85 seconds, mem = 1648.2M
[01/04 21:32:54    170s] [hotspot] +------------+---------------+---------------+
[01/04 21:32:54    170s] [hotspot] |            |   max hotspot | total hotspot |
[01/04 21:32:54    170s] [hotspot] +------------+---------------+---------------+
[01/04 21:32:55    170s] [hotspot] | normalized |          0.00 |          0.00 |
[01/04 21:32:55    170s] [hotspot] +------------+---------------+---------------+
[01/04 21:32:55    170s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/04 21:32:55    170s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/04 21:32:55    170s] 
[01/04 21:32:55    170s] === incrementalPlace Internal Loop 1 ===
[01/04 21:32:55    170s] Skipped repairing congestion.
[01/04 21:32:55    170s] Starting Early Global Route wiring: mem = 1648.2M
[01/04 21:32:55    170s] (I)       ============= track Assignment ============
[01/04 21:32:55    170s] (I)       extract Global 3D Wires
[01/04 21:32:55    170s] (I)       Extract Global WL : time=0.02
[01/04 21:32:55    170s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[01/04 21:32:55    170s] (I)       Initialization real time=0.00 seconds
[01/04 21:32:55    170s] (I)       Run Multi-thread track assignment
[01/04 21:32:55    171s] (I)       Kernel real time=0.85 seconds
[01/04 21:32:55    171s] (I)       End Greedy Track Assignment
[01/04 21:32:56    171s] [NR-eGR] --------------------------------------------------------------------------
[01/04 21:32:56    171s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 77687
[01/04 21:32:56    171s] [NR-eGR]     M2  (2V) length: 1.272386e+05um, number of vias: 128321
[01/04 21:32:56    171s] [NR-eGR]     M3  (3H) length: 1.638211e+05um, number of vias: 19987
[01/04 21:32:56    171s] [NR-eGR]     M4  (4V) length: 3.830560e+04um, number of vias: 13168
[01/04 21:32:56    171s] [NR-eGR]     M5  (5H) length: 1.583079e+04um, number of vias: 12343
[01/04 21:32:56    171s] [NR-eGR]     M6  (6V) length: 1.191933e+05um, number of vias: 11313
[01/04 21:32:56    171s] [NR-eGR]     M7  (7H) length: 1.341562e+05um, number of vias: 420
[01/04 21:32:56    171s] [NR-eGR]     M8  (8V) length: 5.923680e+04um, number of vias: 97
[01/04 21:32:56    171s] [NR-eGR]     M9  (9H) length: 3.720214e+04um, number of vias: 38
[01/04 21:32:56    171s] [NR-eGR]     AP (10V) length: 4.199950e+01um, number of vias: 0
[01/04 21:32:56    171s] [NR-eGR] Total length: 6.950265e+05um, number of vias: 263374
[01/04 21:32:56    171s] [NR-eGR] --------------------------------------------------------------------------
[01/04 21:32:56    171s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/04 21:32:56    171s] [NR-eGR] --------------------------------------------------------------------------
[01/04 21:32:56    171s] Early Global Route wiring runtime: 1.02 seconds, mem = 1648.2M
[01/04 21:32:56    171s] End of congRepair (cpu=0:00:04.0, real=0:00:04.0)
[01/04 21:32:56    171s] *** Finishing placeDesign default flow ***
[01/04 21:32:56    171s] **placeDesign ... cpu = 0: 1:38, real = 0: 1:42, mem = 1464.5M **
[01/04 21:32:56    171s] 
[01/04 21:32:56    171s] *** Summary of all messages that are not suppressed in this session:
[01/04 21:32:56    171s] Severity  ID               Count  Summary                                  
[01/04 21:32:56    171s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[01/04 21:32:56    171s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/04 21:32:56    171s] WARNING   TA-112              20  A timing loop was found in the design. T...
[01/04 21:32:56    171s] WARNING   TA-146               8  A combinational timing loop(s) was found...
[01/04 21:32:56    171s] *** Message Summary: 30 warning(s), 0 error(s)
[01/04 21:32:56    171s] 
[01/04 21:33:10    173s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/04 21:33:10    173s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:33:10    173s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:33:10 2026 ***
[01/04 21:33:10    173s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:33:10    173s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:33:10    173s] 
[01/04 21:33:10    173s] Begin option processing ...
[01/04 21:33:10    173s] srouteConnectPowerBump set to false
[01/04 21:33:10    173s] routeSpecial set to true
[01/04 21:33:10    173s] srouteBlockPin set to "useLef"
[01/04 21:33:10    173s] srouteBottomLayerLimit set to 1
[01/04 21:33:10    173s] srouteBottomTargetLayerLimit set to 1
[01/04 21:33:10    173s] srouteConnectConverterPin set to false
[01/04 21:33:10    173s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:33:10    173s] srouteCrossoverViaTopLayer set to 10
[01/04 21:33:10    173s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:33:10    173s] srouteFollowCorePinEnd set to 3
[01/04 21:33:10    173s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:33:10    173s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:33:10    173s] sroutePadPinAllPorts set to true
[01/04 21:33:10    173s] sroutePreserveExistingRoutes set to true
[01/04 21:33:10    173s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:33:10    173s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:33:10    173s] srouteTopLayerLimit set to 10
[01/04 21:33:10    173s] srouteTopTargetLayerLimit set to 10
[01/04 21:33:10    173s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2107.00 megs.
[01/04 21:33:10    173s] 
[01/04 21:33:10    173s] Reading DB technology information...
[01/04 21:33:10    173s] Finished reading DB technology information.
[01/04 21:33:10    173s] Reading floorplan and netlist information...
[01/04 21:33:10    173s] Finished reading floorplan and netlist information.
[01/04 21:33:10    173s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:33:10    173s] Read in 860 macros, 68 used
[01/04 21:33:10    173s] Read in 18769 components
[01/04 21:33:10    173s]   18665 core components: 0 unplaced, 18665 placed, 0 fixed
[01/04 21:33:10    173s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:33:10    173s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:33:10    173s] Read in 103 logical pins
[01/04 21:33:10    173s] Read in 103 nets
[01/04 21:33:10    173s] Read in 2 special nets, 2 routed
[01/04 21:33:10    173s] Begin power routing ...
[01/04 21:33:10    174s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:33:10    174s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:33:10    174s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:33:10    174s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:33:10    174s] Type 'man IMPSR-1256' for more detail.
[01/04 21:33:10    174s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:33:10    174s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:33:10    174s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:33:10    174s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:33:10    174s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:33:10    174s] Type 'man IMPSR-1256' for more detail.
[01/04 21:33:10    174s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:33:10    174s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:33:10    174s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:33:10    174s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:33:10    174s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:33:10    174s] CPU time for FollowPin 0 seconds
[01/04 21:33:10    174s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:33:10    174s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:33:10    174s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:33:10    174s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:33:10    174s] CPU time for FollowPin 0 seconds
[01/04 21:33:10    174s]   Number of IO ports routed: 0
[01/04 21:33:10    174s]   Number of Block ports routed: 0
[01/04 21:33:10    174s]   Number of Stripe ports routed: 0
[01/04 21:33:10    174s]   Number of Core ports routed: 0
[01/04 21:33:10    174s]   Number of Pad ports routed: 0
[01/04 21:33:10    174s]   Number of Power Bump ports routed: 0
[01/04 21:33:10    174s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2109.00 megs.
[01/04 21:33:10    174s] 
[01/04 21:33:10    174s] 
[01/04 21:33:10    174s] 
[01/04 21:33:10    174s]  Begin updating DB with routing results ...
[01/04 21:33:10    174s]  Updating DB with 0 via definition ...
[01/04 21:33:10    174s] sroute created 0 wire.
[01/04 21:33:10    174s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/04 21:33:20    175s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[01/04 21:33:20    175s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/04 21:33:20    175s] Running Native NanoRoute ...
[01/04 21:33:20    175s] <CMD> routeDesign -globalDetail
[01/04 21:33:20    175s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.18 (MB), peak = 1598.11 (MB)
[01/04 21:33:20    175s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/04 21:33:20    175s] #**INFO: setDesignMode -flowEffort standard
[01/04 21:33:20    175s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/04 21:33:20    175s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/04 21:33:20    175s] OPERPROF: Starting checkPlace at level 1, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1367.6M
[01/04 21:33:20    175s] Core basic site is core
[01/04 21:33:20    175s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1367.6M
[01/04 21:33:20    175s] SiteArray: one-level site array dimensions = 178 x 1604
[01/04 21:33:20    175s] SiteArray: use 1,142,048 bytes
[01/04 21:33:20    175s] SiteArray: current memory after site array memory allocatiion 1367.6M
[01/04 21:33:20    175s] SiteArray: FP blocked sites are writable
[01/04 21:33:20    175s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.004, REAL:0.004, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.007, REAL:0.007, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.011, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.014, REAL:0.016, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.014, REAL:0.016, MEM:1367.6M
[01/04 21:33:20    175s] Begin checking placement ... (start mem=1367.6M, init mem=1367.6M)
[01/04 21:33:20    175s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    175s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.046, REAL:0.046, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.016, REAL:0.016, MEM:1367.6M
[01/04 21:33:20    176s] *info: Placed = 18665         
[01/04 21:33:20    176s] *info: Unplaced = 0           
[01/04 21:33:20    176s] Placement Density:69.90%(71842/102784)
[01/04 21:33:20    176s] Placement Density (including fixed std cells):69.90%(71842/102784)
[01/04 21:33:20    176s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.001, REAL:0.001, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.009, REAL:0.009, MEM:1367.6M
[01/04 21:33:20    176s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1367.6M)
[01/04 21:33:20    176s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1367.6M
[01/04 21:33:20    176s] OPERPROF: Finished checkPlace at level 1, CPU:0.131, REAL:0.134, MEM:1367.6M
[01/04 21:33:20    176s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/04 21:33:20    176s] 
[01/04 21:33:20    176s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/04 21:33:20    176s] *** Changed status on (0) nets in Clock.
[01/04 21:33:20    176s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1367.6M) ***
[01/04 21:33:20    176s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[01/04 21:33:20    176s] 
[01/04 21:33:20    176s] globalDetailRoute
[01/04 21:33:20    176s] 
[01/04 21:33:20    176s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[01/04 21:33:20    176s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[01/04 21:33:20    176s] #setNanoRouteMode -routeWithSiDriven false
[01/04 21:33:20    176s] #setNanoRouteMode -routeWithTimingDriven false
[01/04 21:33:20    176s] #Start globalDetailRoute on Sun Jan  4 21:33:20 2026
[01/04 21:33:20    176s] #
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS3AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS3A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VSS in CELL_VIEW PVSS2AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VSS in CELL_VIEW PVSS2A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN TACVDD in CELL_VIEW PVDD3AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD3AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN TAVDD in CELL_VIEW PVDD3A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD3A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VBUS in CELL_VIEW PVBUS does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB3AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB3A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB2AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB2A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB1AC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN AIO in CELL_VIEW PDB1A does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VSSESD in CELL_VIEW PCLAMPAC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VDDESD in CELL_VIEW PCLAMPAC does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VSSESD in CELL_VIEW PCLAMPA does not have antenna diff area.
[01/04 21:33:20    176s] #WARNING (NRDB-728) PIN VDDESD in CELL_VIEW PCLAMPA does not have antenna diff area.
[01/04 21:33:21    177s] ### Net info: total nets: 19566
[01/04 21:33:21    177s] ### Net info: dirty nets: 91
[01/04 21:33:21    177s] ### Net info: marked as disconnected nets: 0
[01/04 21:33:21    177s] ### Net info: fully routed nets: 0
[01/04 21:33:21    177s] ### Net info: trivial (single pin) nets: 0
[01/04 21:33:21    177s] ### Net info: unrouted nets: 19566
[01/04 21:33:21    177s] ### Net info: re-extraction nets: 0
[01/04 21:33:21    177s] ### Net info: ignored nets: 0
[01/04 21:33:21    177s] ### Net info: skip routing nets: 0
[01/04 21:33:21    177s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[01/04 21:33:21    177s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN AVDD_E in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN AVDD_N in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN AVDD_S in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN AVDD_W in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TAVDD_E in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TAVDD_N in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TAVDD_S in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TAVDD_W in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TVSS_E in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TVSS_N in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TVSS_S in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN TVSS_W in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[0] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[10] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[11] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[12] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[13] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[14] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[15] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (NRDB-733) PIN pad_DATA_IN[16] in CELL_VIEW kf_top_padframe does not have physical port.
[01/04 21:33:21    177s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[01/04 21:33:21    177s] #To increase the message display limit, refer to the product command reference manual.
[01/04 21:33:21    177s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[01/04 21:33:21    177s] #RTESIG:78da8dcebd0ac230140560679fe29276a8603537ffae82ab4a51d7a210d340692549dfdf
[01/04 21:33:21    177s] #       826bb5cee7e39c93e5b7430504cd0669f9a294d508c70a0d958c9548a5dea2a9c7e8ba27
[01/04 21:33:21    177s] #       cb2c3f9d2f5c70a050f82e5967c31a866803449b92efdcea433453f0bcb7d142f1e8fb76
[01/04 21:33:21    177s] #       d2204a398f98d0401aef1a02454c614ca69d501a52187e7649be9b1f9482fd81b402f2f5
[01/04 21:33:21    177s] #       d1e20d0a956424
[01/04 21:33:21    177s] #
[01/04 21:33:21    177s] #RTESIG:78da8dcebd0ac230140560679fe29276a8603537ffae82ab4a51d7a210d340692549dfdf
[01/04 21:33:21    177s] #       826bb5cee7e39c93e5b7430504cd0669f9a294d508c70a0d958c9548a5dea2a9c7e8ba27
[01/04 21:33:21    177s] #       cb2c3f9d2f5c70a050f82e5967c31a866803449b92efdcea433453f0bcb7d142f1e8fb76
[01/04 21:33:21    177s] #       d2204a398f98d0401aef1a02454c614ca69d501a52187e7649be9b1f9482fd81b402f2f5
[01/04 21:33:21    177s] #       d1e20d0a956424
[01/04 21:33:21    177s] #
[01/04 21:33:21    177s] #Start routing data preparation on Sun Jan  4 21:33:21 2026
[01/04 21:33:21    177s] #
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
[01/04 21:33:21    177s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
[01/04 21:33:21    177s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
[01/04 21:33:21    177s] #Minimum voltage of a net in the design = 0.000.
[01/04 21:33:21    177s] #Maximum voltage of a net in the design = 1.100.
[01/04 21:33:21    177s] #Voltage range [0.000 - 0.000] has 30 nets.
[01/04 21:33:21    177s] #Voltage range [0.900 - 1.100] has 1 net.
[01/04 21:33:21    177s] #Voltage range [0.000 - 1.100] has 19535 nets.
[01/04 21:33:31    186s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[01/04 21:33:31    186s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[01/04 21:33:31    186s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[01/04 21:33:31    186s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[01/04 21:33:31    186s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[01/04 21:33:31    187s] #Regenerating Ggrids automatically.
[01/04 21:33:31    187s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[01/04 21:33:31    187s] #Using automatically generated G-grids.
[01/04 21:33:31    187s] #Done routing data preparation.
[01/04 21:33:31    187s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1297.59 (MB), peak = 1598.11 (MB)
[01/04 21:33:31    187s] #Merging special wires...
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Finished routing data preparation on Sun Jan  4 21:33:31 2026
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Cpu time = 00:00:10
[01/04 21:33:31    187s] #Elapsed time = 00:00:10
[01/04 21:33:31    187s] #Increased memory = 30.49 (MB)
[01/04 21:33:31    187s] #Total memory = 1299.61 (MB)
[01/04 21:33:31    187s] #Peak memory = 1598.11 (MB)
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Start global routing on Sun Jan  4 21:33:31 2026
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Number of eco nets is 0
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Start global routing data preparation on Sun Jan  4 21:33:31 2026
[01/04 21:33:31    187s] #
[01/04 21:33:31    187s] #Start routing resource analysis on Sun Jan  4 21:33:31 2026
[01/04 21:33:31    187s] #
[01/04 21:33:33    188s] #Routing resource analysis is done on Sun Jan  4 21:33:33 2026
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #  Resource Analysis:
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/04 21:33:33    188s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/04 21:33:33    188s] #  --------------------------------------------------------------
[01/04 21:33:33    188s] #  M1             H       11024        2477      810000    19.16%
[01/04 21:33:33    188s] #  M2             V       11013        2491      810000    17.85%
[01/04 21:33:33    188s] #  M3             H       11052        2449      810000    17.77%
[01/04 21:33:33    188s] #  M4             V       10909        2595      810000    17.78%
[01/04 21:33:33    188s] #  M5             H       10884        2617      810000    17.63%
[01/04 21:33:33    188s] #  M6             V       11068        2436      810000    17.59%
[01/04 21:33:33    188s] #  M7             H       11065        2436      810000    17.63%
[01/04 21:33:33    188s] #  M8             V        2762         614      810000    17.82%
[01/04 21:33:33    188s] #  M9             H        2762         613      810000    17.81%
[01/04 21:33:33    188s] #  AP             V         415           0      810000    53.89%
[01/04 21:33:33    188s] #  --------------------------------------------------------------
[01/04 21:33:33    188s] #  Total                  82956      16.59%     8100000    21.49%
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #Global routing data preparation is done on Sun Jan  4 21:33:33 2026
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1411.09 (MB), peak = 1598.11 (MB)
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1430.83 (MB), peak = 1598.11 (MB)
[01/04 21:33:33    188s] #
[01/04 21:33:33    188s] #start global routing iteration 1...
[01/04 21:33:35    191s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1449.00 (MB), peak = 1598.11 (MB)
[01/04 21:33:35    191s] #
[01/04 21:33:35    191s] #start global routing iteration 2...
[01/04 21:33:42    197s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1469.40 (MB), peak = 1598.11 (MB)
[01/04 21:33:42    197s] #
[01/04 21:33:42    197s] #start global routing iteration 3...
[01/04 21:33:45    200s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1475.15 (MB), peak = 1598.11 (MB)
[01/04 21:33:45    200s] #
[01/04 21:33:45    200s] #start global routing iteration 4...
[01/04 21:35:46    322s] #cpu time = 00:02:01, elapsed time = 00:02:01, memory = 1544.99 (MB), peak = 1598.11 (MB)
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #Total number of trivial nets (e.g. < 2 pins) = 334 (skipped).
[01/04 21:35:46    322s] #Total number of routable nets = 19232.
[01/04 21:35:46    322s] #Total number of nets in the design = 19566.
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #19232 routable nets have only global wires.
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #Routed nets constraints summary:
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #        Rules   Unconstrained  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #      Default           19232  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #        Total           19232  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #Routing constraints summary of the whole design:
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #        Rules   Unconstrained  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #      Default           19232  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #        Total           19232  
[01/04 21:35:46    322s] #-----------------------------
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #                 OverCon       OverCon       OverCon       OverCon          
[01/04 21:35:46    322s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[01/04 21:35:46    322s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[01/04 21:35:46    322s] #  --------------------------------------------------------------------------
[01/04 21:35:46    322s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  M2         3345(0.50%)    864(0.13%)    138(0.02%)      8(0.00%)   (0.65%)
[01/04 21:35:46    322s] #  M3          519(0.08%)      6(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
[01/04 21:35:46    322s] #  M4          713(0.11%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.11%)
[01/04 21:35:46    322s] #  M5          149(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[01/04 21:35:46    322s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/04 21:35:46    322s] #  --------------------------------------------------------------------------
[01/04 21:35:46    322s] #     Total   4726(0.07%)    871(0.01%)    138(0.00%)      8(0.00%)   (0.09%)
[01/04 21:35:46    322s] #
[01/04 21:35:46    322s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[01/04 21:35:46    322s] #  Overflow after GR: 0.01% H + 0.08% V
[01/04 21:35:46    322s] #
[01/04 21:35:47    322s] **WARN: (IMPSP-9105):	Global router needs be called before using this command.
[01/04 21:35:47    322s] #Hotspot report including placement blocked areas
[01/04 21:35:47    322s] [hotspot] +------------+---------------+---------------+
[01/04 21:35:47    322s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[01/04 21:35:47    322s] [hotspot] +------------+---------------+---------------+
[01/04 21:35:47    322s] [hotspot] |    M1(H)   |        438.11 |        533.38 |
[01/04 21:35:47    322s] [hotspot] |    M2(V)   |       1169.82 |       1325.22 |
[01/04 21:35:47    322s] [hotspot] |    M3(H)   |          1.39 |         15.44 |
[01/04 21:35:47    322s] [hotspot] |    M4(V)   |         30.61 |        125.18 |
[01/04 21:35:47    322s] [hotspot] |    M5(H)   |          4.77 |         12.75 |
[01/04 21:35:47    322s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[01/04 21:35:47    323s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[01/04 21:35:47    323s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[01/04 21:35:47    323s] [hotspot] |    M9(H)   |          0.00 |          0.00 |
[01/04 21:35:47    323s] [hotspot] |    AP(V)   |          0.00 |          0.00 |
[01/04 21:35:47    323s] [hotspot] +------------+---------------+---------------+
[01/04 21:35:47    323s] [hotspot] |   worst    | (M2)  1169.82 | (M2)  1325.22 |
[01/04 21:35:47    323s] [hotspot] +------------+---------------+---------------+
[01/04 21:35:48    323s] [hotspot] | all layers |          0.00 |          0.00 |
[01/04 21:35:48    323s] [hotspot] +------------+---------------+---------------+
[01/04 21:35:48    323s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/04 21:35:48    323s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/04 21:35:48    323s] #Complete Global Routing.
[01/04 21:35:48    323s] #Total wire length = 770892 um.
[01/04 21:35:48    323s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M1 = 2361 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M2 = 44562 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M3 = 181557 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M4 = 80250 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M5 = 11661 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M6 = 195510 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M7 = 208638 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M8 = 28863 um.
[01/04 21:35:48    323s] #Total wire length on LAYER M9 = 17490 um.
[01/04 21:35:48    323s] #Total wire length on LAYER AP = 0 um.
[01/04 21:35:48    323s] #Total number of vias = 236609
[01/04 21:35:48    323s] #Up-Via Summary (total 236609):
[01/04 21:35:48    323s] #           
[01/04 21:35:48    323s] #-----------------------
[01/04 21:35:48    323s] # M1              75169
[01/04 21:35:48    323s] # M2              58964
[01/04 21:35:48    323s] # M3              35993
[01/04 21:35:48    323s] # M4              21745
[01/04 21:35:48    323s] # M5              21667
[01/04 21:35:48    323s] # M6              20139
[01/04 21:35:48    323s] # M7               2066
[01/04 21:35:48    323s] # M8                866
[01/04 21:35:48    323s] #-----------------------
[01/04 21:35:48    323s] #                236609 
[01/04 21:35:48    323s] #
[01/04 21:35:48    323s] #Max overcon = 7 tracks.
[01/04 21:35:48    323s] #Total overcon = 0.09%.
[01/04 21:35:48    323s] #Worst layer Gcell overcon rate = 0.11%.
[01/04 21:35:48    323s] #
[01/04 21:35:48    323s] #Global routing statistics:
[01/04 21:35:48    323s] #Cpu time = 00:02:17
[01/04 21:35:48    323s] #Elapsed time = 00:02:17
[01/04 21:35:48    323s] #Increased memory = 265.62 (MB)
[01/04 21:35:48    323s] #Total memory = 1565.23 (MB)
[01/04 21:35:48    323s] #Peak memory = 1598.11 (MB)
[01/04 21:35:48    323s] #
[01/04 21:35:48    323s] #Finished global routing on Sun Jan  4 21:35:48 2026
[01/04 21:35:48    323s] #
[01/04 21:35:48    323s] #
[01/04 21:35:48    323s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.63 (MB), peak = 1598.11 (MB)
[01/04 21:35:48    323s] #Start Track Assignment.
[01/04 21:35:51    327s] #Done with 52940 horizontal wires in 7 hboxes and 40932 vertical wires in 7 hboxes.
[01/04 21:35:54    330s] #Done with 12405 horizontal wires in 7 hboxes and 6096 vertical wires in 7 hboxes.
[01/04 21:35:55    330s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[01/04 21:35:55    330s] #
[01/04 21:35:55    330s] #Track assignment summary:
[01/04 21:35:55    330s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/04 21:35:55    330s] #------------------------------------------------------------------------
[01/04 21:35:55    330s] # M1          2356.63 	  0.06%  	  0.00% 	  0.06%
[01/04 21:35:55    330s] # M2         43763.60 	  0.05%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M3        175974.61 	  0.15%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M4         77360.90 	  0.05%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M5         11335.30 	  0.00%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M6        193929.91 	  0.03%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M7        206447.61 	  0.02%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M8         29133.40 	  0.00%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # M9         17646.40 	  0.00%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[01/04 21:35:55    330s] #------------------------------------------------------------------------
[01/04 21:35:55    330s] # All      757948.37  	  0.05% 	  0.00% 	  0.00%
[01/04 21:35:55    330s] #Complete Track Assignment.
[01/04 21:35:55    330s] #Total wire length = 793693 um.
[01/04 21:35:55    330s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M1 = 25563 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M2 = 43744 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M3 = 184674 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M4 = 79253 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M5 = 11488 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M6 = 194583 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M7 = 207950 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M8 = 28824 um.
[01/04 21:35:55    330s] #Total wire length on LAYER M9 = 17612 um.
[01/04 21:35:55    330s] #Total wire length on LAYER AP = 0 um.
[01/04 21:35:55    330s] #Total number of vias = 236609
[01/04 21:35:55    330s] #Up-Via Summary (total 236609):
[01/04 21:35:55    330s] #           
[01/04 21:35:55    330s] #-----------------------
[01/04 21:35:55    330s] # M1              75169
[01/04 21:35:55    330s] # M2              58964
[01/04 21:35:55    330s] # M3              35993
[01/04 21:35:55    330s] # M4              21745
[01/04 21:35:55    330s] # M5              21667
[01/04 21:35:55    330s] # M6              20139
[01/04 21:35:55    330s] # M7               2066
[01/04 21:35:55    330s] # M8                866
[01/04 21:35:55    330s] #-----------------------
[01/04 21:35:55    330s] #                236609 
[01/04 21:35:55    330s] #
[01/04 21:35:55    330s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1400.68 (MB), peak = 1598.11 (MB)
[01/04 21:35:55    330s] #
[01/04 21:35:55    330s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/04 21:35:55    330s] #Cpu time = 00:02:34
[01/04 21:35:55    330s] #Elapsed time = 00:02:34
[01/04 21:35:55    330s] #Increased memory = 131.62 (MB)
[01/04 21:35:55    330s] #Total memory = 1400.74 (MB)
[01/04 21:35:55    330s] #Peak memory = 1598.11 (MB)
[01/04 21:35:55    330s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[01/04 21:35:55    331s] #
[01/04 21:35:55    331s] #Start Detail Routing..
[01/04 21:35:55    331s] #start initial detail routing ...
[01/04 21:35:56    332s] #   Improving pin accessing ...
[01/04 21:35:56    332s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.77 (MB), peak = 1598.11 (MB)
[01/04 21:35:57    333s] #   Improving pin accessing ...
[01/04 21:35:57    333s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1439.71 (MB), peak = 1598.11 (MB)
[01/04 21:35:59    334s] #   Improving pin accessing ...
[01/04 21:35:59    334s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1442.32 (MB), peak = 1598.11 (MB)
[01/04 21:36:00    335s] #   Improving pin accessing ...
[01/04 21:36:00    335s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1436.53 (MB), peak = 1598.11 (MB)
[01/04 21:37:35    430s] #    completing 50% with 14 violations
[01/04 21:37:35    430s] #    cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1462.85 (MB), peak = 1598.11 (MB)
[01/04 21:39:01    517s] #    completing 60% with 32 violations
[01/04 21:39:01    517s] #    cpu time = 00:03:06, elapsed time = 00:03:06, memory = 1460.25 (MB), peak = 1598.11 (MB)
[01/04 21:39:02    518s] #    completing 70% with 32 violations
[01/04 21:39:02    518s] #    cpu time = 00:03:07, elapsed time = 00:03:07, memory = 1457.58 (MB), peak = 1598.11 (MB)
[01/04 21:39:04    519s] #    completing 80% with 32 violations
[01/04 21:39:04    519s] #    cpu time = 00:03:08, elapsed time = 00:03:08, memory = 1451.58 (MB), peak = 1598.11 (MB)
[01/04 21:39:05    521s] #    completing 90% with 32 violations
[01/04 21:39:05    521s] #    cpu time = 00:03:10, elapsed time = 00:03:10, memory = 1455.27 (MB), peak = 1598.11 (MB)
[01/04 21:39:06    521s] #    completing 100% with 32 violations
[01/04 21:39:06    521s] #    cpu time = 00:03:11, elapsed time = 00:03:10, memory = 1458.85 (MB), peak = 1598.11 (MB)
[01/04 21:39:06    522s] #   number of violations = 32
[01/04 21:39:06    522s] #
[01/04 21:39:06    522s] #    By Layer and Type :
[01/04 21:39:06    522s] #	         MetSpc   EOLSpc    Short   MinStp   MinCut   Totals
[01/04 21:39:06    522s] #	M1            1        3        0        1        0        5
[01/04 21:39:06    522s] #	M2            1        1       15        0        0       17
[01/04 21:39:06    522s] #	M3            0        0        2        0        0        2
[01/04 21:39:06    522s] #	M4            0        0        0        0        0        0
[01/04 21:39:06    522s] #	M5            6        0        0        0        0        6
[01/04 21:39:06    522s] #	M6            0        0        0        0        2        2
[01/04 21:39:06    522s] #	Totals        8        4       17        1        2       32
[01/04 21:39:06    522s] #cpu time = 00:03:11, elapsed time = 00:03:11, memory = 1459.08 (MB), peak = 1598.11 (MB)
[01/04 21:39:07    522s] #start 1st optimization iteration ...
[01/04 21:39:08    524s] #   number of violations = 0
[01/04 21:39:08    524s] #    number of process antenna violations = 482
[01/04 21:39:08    524s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1462.62 (MB), peak = 1598.11 (MB)
[01/04 21:39:08    524s] #Complete Detail Routing.
[01/04 21:39:08    524s] #Total wire length = 751353 um.
[01/04 21:39:08    524s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M1 = 11221 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M2 = 109295 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M3 = 163675 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M4 = 84708 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M5 = 27008 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M6 = 150526 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M7 = 162408 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M8 = 25984 um.
[01/04 21:39:08    524s] #Total wire length on LAYER M9 = 16529 um.
[01/04 21:39:08    524s] #Total wire length on LAYER AP = 0 um.
[01/04 21:39:08    524s] #Total number of vias = 209321
[01/04 21:39:08    524s] #Total number of multi-cut vias = 656 (  0.3%)
[01/04 21:39:08    524s] #Total number of single cut vias = 208665 ( 99.7%)
[01/04 21:39:08    524s] #Up-Via Summary (total 209321):
[01/04 21:39:08    524s] #                   single-cut          multi-cut      Total
[01/04 21:39:08    524s] #-----------------------------------------------------------
[01/04 21:39:08    524s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:39:08    524s] # M2             58593 (100.0%)         0 (  0.0%)      58593
[01/04 21:39:08    524s] # M3             23820 (100.0%)         0 (  0.0%)      23820
[01/04 21:39:08    524s] # M4             16893 (100.0%)         0 (  0.0%)      16893
[01/04 21:39:08    524s] # M5             17130 (100.0%)         0 (  0.0%)      17130
[01/04 21:39:08    524s] # M6             12045 ( 94.8%)       656 (  5.2%)      12701
[01/04 21:39:08    524s] # M7              1866 (100.0%)         0 (  0.0%)       1866
[01/04 21:39:08    524s] # M8               809 (100.0%)         0 (  0.0%)        809
[01/04 21:39:08    524s] #-----------------------------------------------------------
[01/04 21:39:08    524s] #               208665 ( 99.7%)       656 (  0.3%)     209321 
[01/04 21:39:08    524s] #
[01/04 21:39:08    524s] #Total number of DRC violations = 0
[01/04 21:39:08    524s] #Cpu time = 00:03:14
[01/04 21:39:08    524s] #Elapsed time = 00:03:13
[01/04 21:39:08    524s] #Increased memory = 1.05 (MB)
[01/04 21:39:08    524s] #Total memory = 1401.79 (MB)
[01/04 21:39:08    524s] #Peak memory = 1598.11 (MB)
[01/04 21:39:08    524s] #
[01/04 21:39:08    524s] #start routing for process antenna violation fix ...
[01/04 21:39:08    524s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[01/04 21:39:12    527s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1419.65 (MB), peak = 1598.11 (MB)
[01/04 21:39:12    527s] #
[01/04 21:39:12    527s] #Total wire length = 751378 um.
[01/04 21:39:12    527s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M1 = 11221 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M2 = 109295 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M3 = 163105 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M4 = 84502 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M5 = 27578 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M6 = 150734 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M7 = 162366 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M8 = 25992 um.
[01/04 21:39:12    527s] #Total wire length on LAYER M9 = 16586 um.
[01/04 21:39:12    527s] #Total wire length on LAYER AP = 0 um.
[01/04 21:39:12    527s] #Total number of vias = 209809
[01/04 21:39:12    527s] #Total number of multi-cut vias = 656 (  0.3%)
[01/04 21:39:12    527s] #Total number of single cut vias = 209153 ( 99.7%)
[01/04 21:39:12    527s] #Up-Via Summary (total 209809):
[01/04 21:39:12    527s] #                   single-cut          multi-cut      Total
[01/04 21:39:12    527s] #-----------------------------------------------------------
[01/04 21:39:12    527s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:39:12    527s] # M2             58593 (100.0%)         0 (  0.0%)      58593
[01/04 21:39:12    527s] # M3             23964 (100.0%)         0 (  0.0%)      23964
[01/04 21:39:12    527s] # M4             17071 (100.0%)         0 (  0.0%)      17071
[01/04 21:39:12    527s] # M5             17176 (100.0%)         0 (  0.0%)      17176
[01/04 21:39:12    527s] # M6             12097 ( 94.9%)       656 (  5.1%)      12753
[01/04 21:39:12    527s] # M7              1886 (100.0%)         0 (  0.0%)       1886
[01/04 21:39:12    527s] # M8               857 (100.0%)         0 (  0.0%)        857
[01/04 21:39:12    527s] #-----------------------------------------------------------
[01/04 21:39:12    527s] #               209153 ( 99.7%)       656 (  0.3%)     209809 
[01/04 21:39:12    527s] #
[01/04 21:39:12    527s] #Total number of DRC violations = 0
[01/04 21:39:12    527s] #Total number of net violated process antenna rule = 3
[01/04 21:39:12    527s] #
[01/04 21:39:12    527s] #
[01/04 21:39:12    527s] #start delete and reroute for process antenna violation fix ...
[01/04 21:39:23    539s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1408.73 (MB), peak = 1598.11 (MB)
[01/04 21:39:23    539s] #Total wire length = 751425 um.
[01/04 21:39:23    539s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M1 = 11221 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M2 = 112280 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M3 = 163157 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M4 = 81524 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M5 = 27563 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M6 = 150734 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M7 = 162416 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M8 = 25979 um.
[01/04 21:39:23    539s] #Total wire length on LAYER M9 = 16550 um.
[01/04 21:39:23    539s] #Total wire length on LAYER AP = 0 um.
[01/04 21:39:23    539s] #Total number of vias = 209803
[01/04 21:39:23    539s] #Total number of multi-cut vias = 654 (  0.3%)
[01/04 21:39:23    539s] #Total number of single cut vias = 209149 ( 99.7%)
[01/04 21:39:23    539s] #Up-Via Summary (total 209803):
[01/04 21:39:23    539s] #                   single-cut          multi-cut      Total
[01/04 21:39:23    539s] #-----------------------------------------------------------
[01/04 21:39:23    539s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:39:23    539s] # M2             58597 (100.0%)         0 (  0.0%)      58597
[01/04 21:39:23    539s] # M3             23962 (100.0%)         0 (  0.0%)      23962
[01/04 21:39:23    539s] # M4             17071 (100.0%)         0 (  0.0%)      17071
[01/04 21:39:23    539s] # M5             17176 (100.0%)         0 (  0.0%)      17176
[01/04 21:39:23    539s] # M6             12099 ( 94.9%)       654 (  5.1%)      12753
[01/04 21:39:23    539s] # M7              1886 (100.0%)         0 (  0.0%)       1886
[01/04 21:39:23    539s] # M8               849 (100.0%)         0 (  0.0%)        849
[01/04 21:39:23    539s] #-----------------------------------------------------------
[01/04 21:39:23    539s] #               209149 ( 99.7%)       654 (  0.3%)     209803 
[01/04 21:39:23    539s] #
[01/04 21:39:23    539s] #Total number of DRC violations = 0
[01/04 21:39:23    539s] #Total number of net violated process antenna rule = 0
[01/04 21:39:23    539s] #
[01/04 21:39:24    539s] #
[01/04 21:39:24    539s] #Total wire length = 751425 um.
[01/04 21:39:24    539s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M1 = 11221 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M2 = 112280 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M3 = 163157 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M4 = 81524 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M5 = 27563 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M6 = 150734 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M7 = 162416 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M8 = 25979 um.
[01/04 21:39:24    539s] #Total wire length on LAYER M9 = 16550 um.
[01/04 21:39:24    539s] #Total wire length on LAYER AP = 0 um.
[01/04 21:39:24    539s] #Total number of vias = 209803
[01/04 21:39:24    539s] #Total number of multi-cut vias = 654 (  0.3%)
[01/04 21:39:24    539s] #Total number of single cut vias = 209149 ( 99.7%)
[01/04 21:39:24    539s] #Up-Via Summary (total 209803):
[01/04 21:39:24    539s] #                   single-cut          multi-cut      Total
[01/04 21:39:24    539s] #-----------------------------------------------------------
[01/04 21:39:24    539s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:39:24    539s] # M2             58597 (100.0%)         0 (  0.0%)      58597
[01/04 21:39:24    539s] # M3             23962 (100.0%)         0 (  0.0%)      23962
[01/04 21:39:24    539s] # M4             17071 (100.0%)         0 (  0.0%)      17071
[01/04 21:39:24    539s] # M5             17176 (100.0%)         0 (  0.0%)      17176
[01/04 21:39:24    539s] # M6             12099 ( 94.9%)       654 (  5.1%)      12753
[01/04 21:39:24    539s] # M7              1886 (100.0%)         0 (  0.0%)       1886
[01/04 21:39:24    539s] # M8               849 (100.0%)         0 (  0.0%)        849
[01/04 21:39:24    539s] #-----------------------------------------------------------
[01/04 21:39:24    539s] #               209149 ( 99.7%)       654 (  0.3%)     209803 
[01/04 21:39:24    539s] #
[01/04 21:39:24    539s] #Total number of DRC violations = 0
[01/04 21:39:24    539s] #Total number of net violated process antenna rule = 0
[01/04 21:39:24    539s] #
[01/04 21:39:24    540s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[01/04 21:39:25    541s] #
[01/04 21:39:25    541s] #Start Post Route wire spreading..
[01/04 21:39:25    541s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[01/04 21:39:25    541s] #
[01/04 21:39:25    541s] #Start DRC checking..
[01/04 21:39:41    557s] #   number of violations = 0
[01/04 21:39:41    557s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1431.88 (MB), peak = 1598.11 (MB)
[01/04 21:39:41    557s] #CELL_VIEW kf_top_padframe,init has no DRC violation.
[01/04 21:39:41    557s] #Total number of DRC violations = 0
[01/04 21:39:41    557s] #Total number of net violated process antenna rule = 0
[01/04 21:39:41    557s] #
[01/04 21:39:41    557s] #Start data preparation for wire spreading...
[01/04 21:39:41    557s] #
[01/04 21:39:41    557s] #Data preparation is done on Sun Jan  4 21:39:41 2026
[01/04 21:39:41    557s] #
[01/04 21:39:42    558s] #
[01/04 21:39:42    558s] #Start Post Route Wire Spread.
[01/04 21:39:44    560s] #Done with 7879 horizontal wires in 15 hboxes and 8954 vertical wires in 15 hboxes.
[01/04 21:39:45    560s] #Complete Post Route Wire Spread.
[01/04 21:39:45    560s] #
[01/04 21:39:45    560s] #Total wire length = 758595 um.
[01/04 21:39:45    560s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M1 = 11238 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M2 = 112498 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M3 = 163927 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M4 = 82117 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M5 = 27583 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M6 = 153467 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M7 = 164495 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M8 = 26437 um.
[01/04 21:39:45    560s] #Total wire length on LAYER M9 = 16834 um.
[01/04 21:39:45    560s] #Total wire length on LAYER AP = 0 um.
[01/04 21:39:45    560s] #Total number of vias = 209803
[01/04 21:39:45    560s] #Total number of multi-cut vias = 654 (  0.3%)
[01/04 21:39:45    560s] #Total number of single cut vias = 209149 ( 99.7%)
[01/04 21:39:45    560s] #Up-Via Summary (total 209803):
[01/04 21:39:45    560s] #                   single-cut          multi-cut      Total
[01/04 21:39:45    560s] #-----------------------------------------------------------
[01/04 21:39:45    560s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:39:45    560s] # M2             58597 (100.0%)         0 (  0.0%)      58597
[01/04 21:39:45    560s] # M3             23962 (100.0%)         0 (  0.0%)      23962
[01/04 21:39:45    560s] # M4             17071 (100.0%)         0 (  0.0%)      17071
[01/04 21:39:45    560s] # M5             17176 (100.0%)         0 (  0.0%)      17176
[01/04 21:39:45    560s] # M6             12099 ( 94.9%)       654 (  5.1%)      12753
[01/04 21:39:45    560s] # M7              1886 (100.0%)         0 (  0.0%)       1886
[01/04 21:39:45    560s] # M8               849 (100.0%)         0 (  0.0%)        849
[01/04 21:39:45    560s] #-----------------------------------------------------------
[01/04 21:39:45    560s] #               209149 ( 99.7%)       654 (  0.3%)     209803 
[01/04 21:39:45    560s] #
[01/04 21:39:45    560s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[01/04 21:39:45    560s] #
[01/04 21:39:45    560s] #Start DRC checking..
[01/04 21:40:02    578s] #   number of violations = 0
[01/04 21:40:02    578s] #cpu time = 00:00:18, elapsed time = 00:00:17, memory = 1472.07 (MB), peak = 1598.11 (MB)
[01/04 21:40:02    578s] #CELL_VIEW kf_top_padframe,init has no DRC violation.
[01/04 21:40:02    578s] #Total number of DRC violations = 0
[01/04 21:40:02    578s] #Total number of net violated process antenna rule = 0
[01/04 21:40:03    579s] #   number of violations = 0
[01/04 21:40:03    579s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1404.31 (MB), peak = 1598.11 (MB)
[01/04 21:40:03    579s] #CELL_VIEW kf_top_padframe,init has no DRC violation.
[01/04 21:40:03    579s] #Total number of DRC violations = 0
[01/04 21:40:03    579s] #Total number of net violated process antenna rule = 0
[01/04 21:40:03    579s] #Post Route wire spread is done.
[01/04 21:40:03    579s] #Total wire length = 758595 um.
[01/04 21:40:03    579s] #Total half perimeter of net bounding box = 534609 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M1 = 11238 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M2 = 112498 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M3 = 163927 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M4 = 82117 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M5 = 27583 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M6 = 153467 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M7 = 164495 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M8 = 26437 um.
[01/04 21:40:03    579s] #Total wire length on LAYER M9 = 16834 um.
[01/04 21:40:03    579s] #Total wire length on LAYER AP = 0 um.
[01/04 21:40:03    579s] #Total number of vias = 209803
[01/04 21:40:03    579s] #Total number of multi-cut vias = 654 (  0.3%)
[01/04 21:40:03    579s] #Total number of single cut vias = 209149 ( 99.7%)
[01/04 21:40:03    579s] #Up-Via Summary (total 209803):
[01/04 21:40:03    579s] #                   single-cut          multi-cut      Total
[01/04 21:40:03    579s] #-----------------------------------------------------------
[01/04 21:40:03    579s] # M1             77509 (100.0%)         0 (  0.0%)      77509
[01/04 21:40:03    579s] # M2             58597 (100.0%)         0 (  0.0%)      58597
[01/04 21:40:03    579s] # M3             23962 (100.0%)         0 (  0.0%)      23962
[01/04 21:40:03    579s] # M4             17071 (100.0%)         0 (  0.0%)      17071
[01/04 21:40:03    579s] # M5             17176 (100.0%)         0 (  0.0%)      17176
[01/04 21:40:03    579s] # M6             12099 ( 94.9%)       654 (  5.1%)      12753
[01/04 21:40:03    579s] # M7              1886 (100.0%)         0 (  0.0%)       1886
[01/04 21:40:03    579s] # M8               849 (100.0%)         0 (  0.0%)        849
[01/04 21:40:03    579s] #-----------------------------------------------------------
[01/04 21:40:03    579s] #               209149 ( 99.7%)       654 (  0.3%)     209803 
[01/04 21:40:03    579s] #
[01/04 21:40:03    579s] #detailRoute Statistics:
[01/04 21:40:03    579s] #Cpu time = 00:04:09
[01/04 21:40:03    579s] #Elapsed time = 00:04:08
[01/04 21:40:03    579s] #Increased memory = 0.68 (MB)
[01/04 21:40:03    579s] #Total memory = 1401.42 (MB)
[01/04 21:40:03    579s] #Peak memory = 1598.11 (MB)
[01/04 21:40:04    579s] #
[01/04 21:40:04    579s] #globalDetailRoute statistics:
[01/04 21:40:04    579s] #Cpu time = 00:06:44
[01/04 21:40:04    579s] #Elapsed time = 00:06:43
[01/04 21:40:04    579s] #Increased memory = 102.55 (MB)
[01/04 21:40:04    579s] #Total memory = 1370.36 (MB)
[01/04 21:40:04    579s] #Peak memory = 1598.11 (MB)
[01/04 21:40:04    579s] #Number of warnings = 78
[01/04 21:40:04    579s] #Total number of warnings = 79
[01/04 21:40:04    579s] #Number of fails = 0
[01/04 21:40:04    579s] #Total number of fails = 0
[01/04 21:40:04    579s] #Complete globalDetailRoute on Sun Jan  4 21:40:04 2026
[01/04 21:40:04    579s] #
[01/04 21:40:04    579s] #routeDesign: cpu time = 00:06:44, elapsed time = 00:06:44, memory = 1367.78 (MB), peak = 1598.11 (MB)
[01/04 21:40:04    579s] 
[01/04 21:40:04    579s] *** Summary of all messages that are not suppressed in this session:
[01/04 21:40:04    579s] Severity  ID               Count  Summary                                  
[01/04 21:40:04    579s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/04 21:40:04    579s] WARNING   IMPSP-9105           1  %sGlobal router needs be called before u...
[01/04 21:40:04    579s] *** Message Summary: 2 warning(s), 0 error(s)
[01/04 21:40:04    579s] 
[01/04 21:40:04    579s] ### 
[01/04 21:40:04    579s] ###   Scalability Statistics
[01/04 21:40:04    579s] ### 
[01/04 21:40:04    579s] ### --------------------------------+----------------+----------------+----------------+
[01/04 21:40:04    579s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/04 21:40:04    579s] ### --------------------------------+----------------+----------------+----------------+
[01/04 21:40:04    579s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/04 21:40:04    579s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/04 21:40:04    579s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/04 21:40:04    579s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/04 21:40:04    579s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[01/04 21:40:04    579s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[01/04 21:40:04    579s] ###   Data Preparation              |        00:00:10|        00:00:10|             1.0|
[01/04 21:40:04    579s] ###   Global Routing                |        00:02:22|        00:02:22|             1.0|
[01/04 21:40:04    579s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[01/04 21:40:04    579s] ###   Detail Routing                |        00:03:14|        00:03:13|             1.0|
[01/04 21:40:04    579s] ###   Antenna Fixing                |        00:00:10|        00:00:10|             1.0|
[01/04 21:40:04    579s] ###   Entire Command                |        00:06:44|        00:06:44|             1.0|
[01/04 21:40:04    579s] ### --------------------------------+----------------+----------------+----------------+
[01/04 21:40:04    579s] ### 
[01/04 21:40:40    585s] <CMD> getFillerMode -quiet
[01/04 21:40:57    588s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
[01/04 21:40:58    588s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/04 21:40:58    588s] Type 'man IMPSP-5217' for more detail.
[01/04 21:40:58    589s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1529.4M
[01/04 21:40:58    589s] Core basic site is core
[01/04 21:40:58    589s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1529.4M
[01/04 21:40:58    589s] SiteArray: one-level site array dimensions = 178 x 1604
[01/04 21:40:58    589s] SiteArray: use 1,142,048 bytes
[01/04 21:40:58    589s] SiteArray: current memory after site array memory allocatiion 1529.4M
[01/04 21:40:58    589s] SiteArray: FP blocked sites are writable
[01/04 21:40:58    589s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.004, REAL:0.004, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.006, REAL:0.006, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1529.4M
[01/04 21:40:58    589s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/04 21:40:58    589s] Mark StBox On SiteArr starts
[01/04 21:40:58    589s] Mark StBox On SiteArr ends
[01/04 21:40:58    589s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.394, REAL:0.394, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.394, REAL:0.395, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.001, REAL:0.001, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.429, REAL:0.430, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.001, REAL:0.001, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.002, REAL:0.002, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.439, REAL:0.441, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.440, REAL:0.441, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:40:58    589s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1529.4MB).
[01/04 21:40:58    589s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.486, REAL:0.487, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1529.4M
[01/04 21:40:58    589s]   Signal wire search tree: 575677 elements. (cpu=0:00:00.3, mem=0.0M)
[01/04 21:40:58    589s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.267, REAL:0.267, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1529.4M
[01/04 21:40:58    589s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1529.4M
[01/04 21:40:59    590s] *INFO: Adding fillers to top-module.
[01/04 21:40:59    590s] *INFO:   Added 5 filler insts (cell FILL64 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 148 filler insts (cell FILL32 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 726 filler insts (cell FILL16 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 1685 filler insts (cell FILL8 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 6407 filler insts (cell FILL4 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 10145 filler insts (cell FILL2 / prefix FILLER).
[01/04 21:40:59    590s] *INFO:   Added 9880 filler insts (cell FILL1 / prefix FILLER).
[01/04 21:40:59    590s] *INFO: Total 28996 filler insts added - prefix FILLER (CPU: 0:00:02.0).
[01/04 21:40:59    590s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:1.164, REAL:1.165, MEM:1529.4M
[01/04 21:40:59    590s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1529.4M
[01/04 21:40:59    590s] For 28996 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[01/04 21:40:59    590s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.005, REAL:0.006, MEM:1529.4M
[01/04 21:40:59    590s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:1.170, REAL:1.172, MEM:1529.4M
[01/04 21:40:59    590s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:1.170, REAL:1.172, MEM:1529.4M
[01/04 21:41:00    591s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1529.4M
[01/04 21:41:00    591s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.002, REAL:0.002, MEM:1529.4M
[01/04 21:41:00    591s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1529.4M
[01/04 21:41:00    591s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1529.4M
[01/04 21:41:09    593s] <CMD> gui_select -rect {-101.621 2783.001 2907.260 -65.127}
[01/04 21:41:17    594s] <CMD> displaySpareCell
[01/04 21:41:17    594s] <CMD> setDrawView place
[01/04 21:41:55    601s] <CMD> setSrouteMode -viaConnectToShape { ring }
[01/04 21:41:55    601s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:41:55    601s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:41:55 2026 ***
[01/04 21:41:55    601s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:41:55    601s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:41:55    601s] 
[01/04 21:41:55    601s] Begin option processing ...
[01/04 21:41:55    601s] srouteConnectPowerBump set to false
[01/04 21:41:55    601s] routeSpecial set to true
[01/04 21:41:55    601s] srouteBlockPin set to "useLef"
[01/04 21:41:55    601s] srouteBottomLayerLimit set to 1
[01/04 21:41:55    601s] srouteBottomTargetLayerLimit set to 1
[01/04 21:41:55    601s] srouteConnectConverterPin set to false
[01/04 21:41:55    601s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:41:55    601s] srouteCrossoverViaTopLayer set to 10
[01/04 21:41:55    601s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:41:55    601s] srouteFollowCorePinEnd set to 3
[01/04 21:41:55    601s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:41:55    601s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:41:55    601s] sroutePadPinAllPorts set to true
[01/04 21:41:55    601s] sroutePreserveExistingRoutes set to true
[01/04 21:41:55    601s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:41:55    601s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:41:55    601s] srouteTopLayerLimit set to 10
[01/04 21:41:55    601s] srouteTopTargetLayerLimit set to 10
[01/04 21:41:55    601s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2273.00 megs.
[01/04 21:41:55    601s] 
[01/04 21:41:55    601s] Reading DB technology information...
[01/04 21:41:55    601s] Finished reading DB technology information.
[01/04 21:41:55    601s] Reading floorplan and netlist information...
[01/04 21:41:55    601s] Finished reading floorplan and netlist information.
[01/04 21:41:55    601s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:41:55    601s] Read in 860 macros, 75 used
[01/04 21:41:55    601s] Read in 47765 components
[01/04 21:41:55    601s]   47661 core components: 0 unplaced, 47661 placed, 0 fixed
[01/04 21:41:55    601s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:41:55    601s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:41:55    601s] Read in 103 logical pins
[01/04 21:41:55    601s] Read in 103 nets
[01/04 21:41:55    601s] Read in 2 special nets, 2 routed
[01/04 21:41:55    601s] Begin power routing ...
[01/04 21:41:56    602s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:41:56    602s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:41:56    602s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:41:56    602s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:41:56    602s] Type 'man IMPSR-1256' for more detail.
[01/04 21:41:56    602s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:41:56    602s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:41:56    602s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:41:56    602s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:41:56    602s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:41:56    602s] Type 'man IMPSR-1256' for more detail.
[01/04 21:41:56    602s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:41:56    602s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:41:56    602s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:41:56    602s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:41:56    602s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:41:56    602s] CPU time for FollowPin 0 seconds
[01/04 21:41:56    602s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:41:56    602s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:41:56    602s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:41:56    602s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:41:56    602s] CPU time for FollowPin 0 seconds
[01/04 21:41:56    602s]   Number of IO ports routed: 0
[01/04 21:41:56    602s]   Number of Block ports routed: 0
[01/04 21:41:56    602s]   Number of Stripe ports routed: 0
[01/04 21:41:56    602s]   Number of Core ports routed: 0
[01/04 21:41:56    602s]   Number of Pad ports routed: 0
[01/04 21:41:56    602s]   Number of Power Bump ports routed: 0
[01/04 21:41:56    602s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2275.00 megs.
[01/04 21:41:56    602s] 
[01/04 21:41:56    602s] 
[01/04 21:41:56    602s] 
[01/04 21:41:56    602s]  Begin updating DB with routing results ...
[01/04 21:41:56    602s]  Updating DB with 0 via definition ...
[01/04 21:41:56    602s] sroute created 0 wire.
[01/04 21:41:56    602s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:42:12    605s] <CMD> setSrouteMode -viaConnectToShape { padring ring }
[01/04 21:42:12    605s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:42:13    605s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:42:13 2026 ***
[01/04 21:42:13    605s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:42:13    605s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:42:13    605s] 
[01/04 21:42:13    605s] Begin option processing ...
[01/04 21:42:13    605s] srouteConnectPowerBump set to false
[01/04 21:42:13    605s] routeSpecial set to true
[01/04 21:42:13    605s] srouteBlockPin set to "useLef"
[01/04 21:42:13    605s] srouteBottomLayerLimit set to 1
[01/04 21:42:13    605s] srouteBottomTargetLayerLimit set to 1
[01/04 21:42:13    605s] srouteConnectConverterPin set to false
[01/04 21:42:13    605s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:42:13    605s] srouteCrossoverViaTopLayer set to 10
[01/04 21:42:13    605s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:42:13    605s] srouteFollowCorePinEnd set to 3
[01/04 21:42:13    605s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:42:13    605s] srouteNoViaOnWireShape set to "stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:42:13    605s] sroutePadPinAllPorts set to true
[01/04 21:42:13    605s] sroutePreserveExistingRoutes set to true
[01/04 21:42:13    605s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:42:13    605s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:42:13    605s] srouteTopLayerLimit set to 10
[01/04 21:42:13    605s] srouteTopTargetLayerLimit set to 10
[01/04 21:42:13    605s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2275.00 megs.
[01/04 21:42:13    605s] 
[01/04 21:42:13    605s] Reading DB technology information...
[01/04 21:42:13    605s] Finished reading DB technology information.
[01/04 21:42:13    605s] Reading floorplan and netlist information...
[01/04 21:42:13    605s] Finished reading floorplan and netlist information.
[01/04 21:42:13    605s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:42:13    605s] Read in 860 macros, 75 used
[01/04 21:42:13    605s] Read in 47765 components
[01/04 21:42:13    605s]   47661 core components: 0 unplaced, 47661 placed, 0 fixed
[01/04 21:42:13    605s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:42:13    605s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:42:13    605s] Read in 103 logical pins
[01/04 21:42:13    605s] Read in 103 nets
[01/04 21:42:13    605s] Read in 2 special nets, 2 routed
[01/04 21:42:13    605s] Begin power routing ...
[01/04 21:42:13    605s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:42:13    605s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:42:13    605s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:42:13    605s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:42:13    605s] Type 'man IMPSR-1256' for more detail.
[01/04 21:42:13    605s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:42:13    605s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:42:13    605s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:42:13    605s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:42:13    605s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:42:13    605s] Type 'man IMPSR-1256' for more detail.
[01/04 21:42:13    605s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:42:13    605s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:42:13    605s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:42:13    605s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:42:13    605s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:42:13    606s] CPU time for FollowPin 0 seconds
[01/04 21:42:13    606s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:42:13    606s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:42:13    606s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:42:13    606s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:42:13    606s] CPU time for FollowPin 0 seconds
[01/04 21:42:13    606s]   Number of IO ports routed: 0
[01/04 21:42:13    606s]   Number of Block ports routed: 0
[01/04 21:42:13    606s]   Number of Stripe ports routed: 0
[01/04 21:42:13    606s]   Number of Core ports routed: 0
[01/04 21:42:13    606s]   Number of Pad ports routed: 0
[01/04 21:42:13    606s]   Number of Power Bump ports routed: 0
[01/04 21:42:13    606s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2275.00 megs.
[01/04 21:42:13    606s] 
[01/04 21:42:13    606s] 
[01/04 21:42:13    606s] 
[01/04 21:42:13    606s]  Begin updating DB with routing results ...
[01/04 21:42:13    606s]  Updating DB with 0 via definition ...
[01/04 21:42:13    606s] sroute created 0 wire.
[01/04 21:42:13    606s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:48:23    667s] <CMD> setSrouteMode -viaConnectToShape { padring ring }
[01/04 21:48:23    667s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:48:23    667s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/04 21:48:23    667s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:48:23 2026 ***
[01/04 21:48:23    667s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:48:23    667s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:48:23    667s] 
[01/04 21:48:23    667s] Begin option processing ...
[01/04 21:48:23    667s] srouteConnectPowerBump set to false
[01/04 21:48:23    667s] routeSelectNet set to "VDD VSS"
[01/04 21:48:23    667s] routeSpecial set to true
[01/04 21:48:23    667s] srouteBottomLayerLimit set to 1
[01/04 21:48:23    667s] srouteBottomTargetLayerLimit set to 1
[01/04 21:48:23    667s] srouteConnectBlockPin set to false
[01/04 21:48:23    667s] srouteConnectConverterPin set to false
[01/04 21:48:23    667s] srouteConnectCorePin set to false
[01/04 21:48:23    667s] srouteConnectStripe set to false
[01/04 21:48:23    667s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:48:23    667s] srouteCrossoverViaTopLayer set to 10
[01/04 21:48:23    667s] srouteFollowCorePinEnd set to 3
[01/04 21:48:23    667s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:48:23    667s] srouteNoViaOnWireShape set to "stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:48:23    667s] sroutePadPinAllPorts set to true
[01/04 21:48:23    667s] sroutePreserveExistingRoutes set to true
[01/04 21:48:23    667s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:48:23    667s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:48:23    667s] srouteTopLayerLimit set to 10
[01/04 21:48:23    667s] srouteTopTargetLayerLimit set to 10
[01/04 21:48:23    667s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2275.00 megs.
[01/04 21:48:23    667s] 
[01/04 21:48:23    667s] Reading DB technology information...
[01/04 21:48:23    667s] Finished reading DB technology information.
[01/04 21:48:23    667s] Reading floorplan and netlist information...
[01/04 21:48:23    667s] Finished reading floorplan and netlist information.
[01/04 21:48:23    667s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:48:23    667s] Read in 75 macros, 75 used
[01/04 21:48:23    667s] Read in 174 components
[01/04 21:48:23    667s]   70 core components: 0 unplaced, 70 placed, 0 fixed
[01/04 21:48:23    667s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:48:23    667s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:48:23    667s] Read in 103 logical pins
[01/04 21:48:23    667s] Read in 103 nets
[01/04 21:48:23    667s] Read in 2 special nets, 2 routed
[01/04 21:48:23    667s] 2 nets selected.
[01/04 21:48:23    667s] 
[01/04 21:48:23    667s] Begin power routing ...
[01/04 21:48:24    667s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:48:24    667s] Type 'man IMPSR-1256' for more detail.
[01/04 21:48:24    667s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:48:24    667s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:48:24    667s] Type 'man IMPSR-1256' for more detail.
[01/04 21:48:24    667s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:48:24    667s]   Number of IO ports routed: 0
[01/04 21:48:24    667s]   Number of Pad ports routed: 0
[01/04 21:48:24    667s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2276.00 megs.
[01/04 21:48:24    667s] 
[01/04 21:48:24    667s] 
[01/04 21:48:24    667s] 
[01/04 21:48:24    667s]  Begin updating DB with routing results ...
[01/04 21:48:24    667s]  Updating DB with 0 via definition ...
[01/04 21:48:24    667s] sroute created 0 wire.
[01/04 21:48:24    667s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:48:29    668s] <CMD> selectInst pad_VDD_S
[01/04 21:48:31    669s] <CMD> zoomBox 1247.308 263.368 1387.093 120.088
[01/04 21:48:33    669s] <CMD> deselectAll
[01/04 21:48:36    670s] <CMD> zoomBox 1333.804 197.291 1346.109 185.997
[01/04 21:48:38    670s] <CMD> fit
[01/04 21:49:20    677s] <CMD> globalNetConnect VDD -type pgpin -pin AVDD -inst pad_VDD_*
[01/04 21:49:20    677s] **ERROR: (IMPDB-1221):	A global net connection rule was specified to connect power pins with the name pattern 'AVDD' to a global net.  But the connections cannot be made because there is no such power pin with name matching the pattern in any cell.  Check the pin name pattern and make sure it is correct.
<CMD> setLayerPreference violation -isVisible 1
[01/04 21:50:18    687s] <CMD> violationBrowser -all -no_display_false
[01/04 21:50:20    688s] <CMD_INTERNAL> violationBrowserClose
[01/04 21:51:23    700s] <CMD> fit
[01/04 21:51:34    702s] <CMD> gui_select -rect {-112.105 2779.506 317.735 2342.677}
[01/04 21:51:37    702s] <CMD> deselectAll
[01/04 21:51:38    703s] <CMD> selectInst corner_TL
[01/04 21:51:55    706s] <CMD> setLayerPreference node_overlay -isVisible 1
[01/04 21:51:56    706s] <CMD> fit
[01/04 21:52:01    708s] <CMD> setLayerPreference node_overlay -isVisible 0
[01/04 21:52:02    708s] <CMD> setLayerPreference node_track -isVisible 1
[01/04 21:52:04    709s] <CMD> setLayerPreference node_track -isVisible 0
[01/04 21:52:05    709s] <CMD> setLayerPreference node_track -isVisible 1
[01/04 21:52:06    709s] <CMD> setLayerPreference node_track -isVisible 0
[01/04 21:52:09    710s] <CMD> setLayerPreference node_power -isVisible 1
[01/04 21:52:10    710s] <CMD> setLayerPreference node_power -isSelectable 1
[01/04 21:52:16    711s] <CMD> setLayerPreference node_gird -isVisible 1
[01/04 21:52:18    712s] <CMD> setLayerPreference node_gird -isVisible 0
[01/04 21:52:26    713s] <CMD> setLayerPreference node_track -isVisible 1
[01/04 21:52:27    714s] <CMD> setLayerPreference node_track -isVisible 0
[01/04 21:52:28    714s] <CMD> deselectAll
[01/04 21:52:39    716s] <CMD> redraw
[01/04 21:53:18    723s] <CMD> setPreference ShowFPObjInPlace 1
[01/04 21:53:22    724s] <CMD> setPreference ShowFPObjInPlace 0
[01/04 21:53:27    725s] <CMD> setPreference DisplayCellPattern 1
[01/04 21:53:30    726s] <CMD> setPreference DisplayCellPattern 0
[01/04 21:53:41    727s] <CMD> setPreference FullViewOutsideDieArea 1
[01/04 21:53:44    728s] <CMD> setPreference FullViewOutsideDieArea 0
[01/04 21:54:59    741s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -extendNearestTarget -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -targetNumber -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -targetSearchDistance -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -padPinSplit -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -padRingLefConvention -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -signalPinAsPG -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -corePinLength -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -viaConnectToShape -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -layerNormalCost -quiet
[01/04 21:54:59    741s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[01/04 21:55:42    748s] <CMD> setSrouteMode -viaConnectToShape { padring ring blockring }
[01/04 21:55:42    748s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:55:42    748s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:55:42 2026 ***
[01/04 21:55:42    748s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:55:42    748s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:55:42    748s] 
[01/04 21:55:42    748s] Begin option processing ...
[01/04 21:55:42    748s] srouteConnectPowerBump set to false
[01/04 21:55:42    748s] routeSelectNet set to "VDD VSS"
[01/04 21:55:42    748s] routeSpecial set to true
[01/04 21:55:42    748s] srouteBlockPin set to "useLef"
[01/04 21:55:42    748s] srouteBottomLayerLimit set to 1
[01/04 21:55:42    748s] srouteBottomTargetLayerLimit set to 1
[01/04 21:55:42    748s] srouteConnectConverterPin set to false
[01/04 21:55:42    748s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:55:42    748s] srouteCrossoverViaTopLayer set to 10
[01/04 21:55:42    748s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:55:42    748s] srouteFollowCorePinEnd set to 3
[01/04 21:55:42    748s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:55:42    748s] srouteNoViaOnWireShape set to "stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:55:42    748s] sroutePadPinAllPorts set to true
[01/04 21:55:42    748s] sroutePreserveExistingRoutes set to true
[01/04 21:55:42    748s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:55:42    748s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:55:42    748s] srouteTopLayerLimit set to 10
[01/04 21:55:42    748s] srouteTopTargetLayerLimit set to 10
[01/04 21:55:42    748s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2421.00 megs.
[01/04 21:55:42    748s] 
[01/04 21:55:42    748s] Reading DB technology information...
[01/04 21:55:42    748s] Finished reading DB technology information.
[01/04 21:55:42    748s] Reading floorplan and netlist information...
[01/04 21:55:42    748s] Finished reading floorplan and netlist information.
[01/04 21:55:42    749s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:55:42    749s] Read in 860 macros, 75 used
[01/04 21:55:42    749s] Read in 47765 components
[01/04 21:55:42    749s]   47661 core components: 0 unplaced, 47661 placed, 0 fixed
[01/04 21:55:42    749s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:55:42    749s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:55:42    749s] Read in 103 logical pins
[01/04 21:55:42    749s] Read in 103 nets
[01/04 21:55:42    749s] Read in 2 special nets, 2 routed
[01/04 21:55:42    749s] 2 nets selected.
[01/04 21:55:42    749s] 
[01/04 21:55:42    749s] Begin power routing ...
[01/04 21:55:43    749s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:43    749s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:55:43    749s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:55:43    749s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:55:43    749s] Type 'man IMPSR-1256' for more detail.
[01/04 21:55:43    749s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:55:43    749s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:43    749s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:55:43    749s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:55:43    749s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:55:43    749s] Type 'man IMPSR-1256' for more detail.
[01/04 21:55:43    749s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:55:43    749s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:43    749s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:43    749s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:43    749s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:43    749s] CPU time for FollowPin 0 seconds
[01/04 21:55:43    749s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:43    749s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:43    749s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:43    749s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:43    749s] CPU time for FollowPin 0 seconds
[01/04 21:55:43    749s]   Number of IO ports routed: 0
[01/04 21:55:43    749s]   Number of Block ports routed: 0
[01/04 21:55:43    749s]   Number of Stripe ports routed: 0
[01/04 21:55:43    749s]   Number of Core ports routed: 0
[01/04 21:55:43    749s]   Number of Pad ports routed: 0
[01/04 21:55:43    749s]   Number of Power Bump ports routed: 0
[01/04 21:55:43    749s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2423.00 megs.
[01/04 21:55:43    749s] 
[01/04 21:55:43    749s] 
[01/04 21:55:43    749s] 
[01/04 21:55:43    749s]  Begin updating DB with routing results ...
[01/04 21:55:43    749s]  Updating DB with 0 via definition ...
[01/04 21:55:43    749s] sroute created 0 wire.
[01/04 21:55:43    749s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:55:48    750s] <CMD> setSrouteMode -viaConnectToShape { padring ring blockring }
[01/04 21:55:48    750s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[01/04 21:55:48    750s] *** Begin SPECIAL ROUTE on Sun Jan  4 21:55:48 2026 ***
[01/04 21:55:48    750s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 21:55:48    750s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 21:55:48    750s] 
[01/04 21:55:48    750s] Begin option processing ...
[01/04 21:55:48    750s] srouteConnectPowerBump set to false
[01/04 21:55:48    750s] routeSelectNet set to "VDD VSS"
[01/04 21:55:48    750s] routeSpecial set to true
[01/04 21:55:48    750s] srouteBlockPin set to "useLef"
[01/04 21:55:48    750s] srouteBottomLayerLimit set to 1
[01/04 21:55:48    750s] srouteBottomTargetLayerLimit set to 1
[01/04 21:55:48    750s] srouteConnectConverterPin set to false
[01/04 21:55:48    750s] srouteCrossoverViaBottomLayer set to 1
[01/04 21:55:48    750s] srouteCrossoverViaTopLayer set to 10
[01/04 21:55:48    750s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/04 21:55:48    750s] srouteFollowCorePinEnd set to 3
[01/04 21:55:48    750s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 21:55:48    750s] srouteNoViaOnWireShape set to "stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 21:55:48    750s] sroutePadPinAllPorts set to true
[01/04 21:55:48    750s] sroutePreserveExistingRoutes set to true
[01/04 21:55:48    750s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 21:55:48    750s] srouteStopBlockPin set to "nearestTarget"
[01/04 21:55:48    750s] srouteTopLayerLimit set to 10
[01/04 21:55:48    750s] srouteTopTargetLayerLimit set to 10
[01/04 21:55:48    750s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2423.00 megs.
[01/04 21:55:48    750s] 
[01/04 21:55:48    750s] Reading DB technology information...
[01/04 21:55:48    750s] Finished reading DB technology information.
[01/04 21:55:48    750s] Reading floorplan and netlist information...
[01/04 21:55:48    750s] Finished reading floorplan and netlist information.
[01/04 21:55:48    750s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 21:55:48    750s] Read in 860 macros, 75 used
[01/04 21:55:48    750s] Read in 47765 components
[01/04 21:55:48    750s]   47661 core components: 0 unplaced, 47661 placed, 0 fixed
[01/04 21:55:48    750s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 21:55:48    750s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 21:55:48    750s] Read in 103 logical pins
[01/04 21:55:48    750s] Read in 103 nets
[01/04 21:55:48    750s] Read in 2 special nets, 2 routed
[01/04 21:55:48    750s] 2 nets selected.
[01/04 21:55:48    750s] 
[01/04 21:55:48    750s] Begin power routing ...
[01/04 21:55:48    751s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:48    751s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:55:48    751s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/04 21:55:48    751s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:55:48    751s] Type 'man IMPSR-1256' for more detail.
[01/04 21:55:48    751s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:55:48    751s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:48    751s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 21:55:48    751s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/04 21:55:48    751s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 21:55:48    751s] Type 'man IMPSR-1256' for more detail.
[01/04 21:55:48    751s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 21:55:48    751s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:48    751s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:48    751s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/04 21:55:48    751s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:48    751s] CPU time for FollowPin 0 seconds
[01/04 21:55:48    751s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:48    751s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:48    751s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/04 21:55:48    751s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/04 21:55:48    751s] CPU time for FollowPin 0 seconds
[01/04 21:55:48    751s]   Number of IO ports routed: 0
[01/04 21:55:48    751s]   Number of Block ports routed: 0
[01/04 21:55:48    751s]   Number of Stripe ports routed: 0
[01/04 21:55:48    751s]   Number of Core ports routed: 0
[01/04 21:55:48    751s]   Number of Pad ports routed: 0
[01/04 21:55:48    751s]   Number of Power Bump ports routed: 0
[01/04 21:55:49    751s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2423.00 megs.
[01/04 21:55:49    751s] 
[01/04 21:55:49    751s] 
[01/04 21:55:49    751s] 
[01/04 21:55:49    751s]  Begin updating DB with routing results ...
[01/04 21:55:49    751s]  Updating DB with 0 via definition ...
[01/04 21:55:49    751s] sroute created 0 wire.
[01/04 21:55:49    751s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 21:55:51    751s] <CMD> selectInst pad_VSS_W
[01/04 21:55:52    752s] <CMD> deselectAll
[01/04 21:55:52    752s] <CMD> selectInst pad_VDD_W
[01/04 21:55:53    752s] <CMD> deselectAll
[01/04 21:55:53    752s] <CMD> selectInst pad_VSS_W
[01/04 21:55:54    752s] <CMD> deselectAll
[01/04 21:55:54    752s] <CMD> selectInst pad_VDD_W
[01/04 21:55:54    752s] <CMD> deselectAll
[01/04 21:55:54    752s] <CMD> selectInst pad_VSS_W
[01/04 21:55:55    752s] <CMD> deselectAll
[01/04 21:56:31    758s] <CMD> gui_select -rect {2398.791 2793.485 2943.954 1741.599}
[01/04 21:56:33    759s] <CMD> setDrawView fplan
[01/04 21:56:36    759s] <CMD> deselectAll
[01/04 21:56:39    760s] <CMD> setDrawView ameba
[01/04 21:56:42    760s] <CMD> setDrawView place
[01/04 21:57:46    771s] **ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
[01/04 21:59:44    790s] invalid command name "streamIn"
[01/04 22:00:30    798s] invalid command name "streamRead"
[01/04 22:00:38    799s] invalid command name "loadGDS"
[01/04 22:01:39    809s] <CMD> gui_select -rect {-99.874 2776.011 364.913 2381.117}
[01/04 22:01:41    810s] <CMD> deselectAll
[01/04 22:01:41    810s] <CMD> selectInst corner_TL
[01/04 22:01:45    811s] <CMD> deselectAll
[01/04 22:02:24    817s] <CMD> saveDesign kf_top_padframe
[01/04 22:02:25    817s] #% Begin save design ... (date=01/04 22:02:25, mem=1548.9M)
[01/04 22:02:25    817s] % Begin Save ccopt configuration ... (date=01/04 22:02:25, mem=1548.9M)
[01/04 22:02:25    817s] % End Save ccopt configuration ... (date=01/04 22:02:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.5M, current mem=1550.5M)
[01/04 22:02:25    817s] % Begin Save netlist data ... (date=01/04 22:02:25, mem=1550.5M)
[01/04 22:02:25    817s] Writing Binary DB to kf_top_padframe.dat/kf_top_padframe.v.bin in single-threaded mode...
[01/04 22:02:25    817s] % End Save netlist data ... (date=01/04 22:02:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1551.9M, current mem=1551.9M)
[01/04 22:02:25    817s] Saving congestion map file kf_top_padframe.dat/kf_top_padframe.route.congmap.gz ...
[01/04 22:02:25    818s] % Begin Save AAE data ... (date=01/04 22:02:25, mem=1552.2M)
[01/04 22:02:25    818s] Saving AAE Data ...
[01/04 22:02:25    818s] % End Save AAE data ... (date=01/04 22:02:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.3M, current mem=1552.3M)
[01/04 22:02:25    818s] % Begin Save clock tree data ... (date=01/04 22:02:25, mem=1552.5M)
[01/04 22:02:25    818s] % End Save clock tree data ... (date=01/04 22:02:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.6M, current mem=1552.6M)
[01/04 22:02:25    818s] Saving preference file kf_top_padframe.dat/gui.pref.tcl ...
[01/04 22:02:25    818s] Saving mode setting ...
[01/04 22:02:25    818s] Saving global file ...
[01/04 22:02:25    818s] % Begin Save floorplan data ... (date=01/04 22:02:25, mem=1552.9M)
[01/04 22:02:25    818s] Saving floorplan file ...
[01/04 22:02:26    818s] % End Save floorplan data ... (date=01/04 22:02:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=1553.0M, current mem=1553.0M)
[01/04 22:02:26    818s] Saving Drc markers ...
[01/04 22:02:26    818s] ... No Drc file written since there is no markers found.
[01/04 22:02:26    818s] % Begin Save placement data ... (date=01/04 22:02:26, mem=1553.0M)
[01/04 22:02:26    818s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/04 22:02:26    818s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
[01/04 22:02:26    818s] % End Save placement data ... (date=01/04 22:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[01/04 22:02:26    818s] % Begin Save routing data ... (date=01/04 22:02:26, mem=1553.9M)
[01/04 22:02:26    818s] Saving route file ...
[01/04 22:02:27    819s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1678.2M) ***
[01/04 22:02:27    819s] % End Save routing data ... (date=01/04 22:02:27, total cpu=0:00:00.5, real=0:00:01.0, peak res=1554.0M, current mem=1554.0M)
[01/04 22:02:27    819s] Saving property file kf_top_padframe.dat/kf_top_padframe.prop
[01/04 22:02:27    819s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
[01/04 22:02:27    819s] #Saving pin access data to file kf_top_padframe.dat/kf_top_padframe.apa ...
[01/04 22:02:27    819s] #
[01/04 22:02:27    819s] % Begin Save power constraints data ... (date=01/04 22:02:27, mem=1554.3M)
[01/04 22:02:27    819s] % End Save power constraints data ... (date=01/04 22:02:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1554.3M, current mem=1554.3M)
[01/04 22:02:28    819s] Generated self-contained design kf_top_padframe.dat
[01/04 22:02:28    819s] #% End save design ... (date=01/04 22:02:28, total cpu=0:00:01.9, real=0:00:03.0, peak res=1554.3M, current mem=1518.5M)
[01/04 22:02:28    819s] *** Message Summary: 0 warning(s), 0 error(s)
[01/04 22:02:28    819s] 
[01/04 22:03:25    829s] <CMD> globalNetConnect VDD -type pgpin -pin AVDD -inst pad_VDD_*
[01/04 22:03:25    829s] **ERROR: (IMPDB-1221):	A global net connection rule was specified to connect power pins with the name pattern 'AVDD' to a global net.  But the connections cannot be made because there is no such power pin with name matching the pattern in any cell.  Check the pin name pattern and make sure it is correct.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/04 22:04:45    842s] <CMD> globalNetConnect VDD -pin AVDD -inst pad_VDD_*
[01/04 22:04:45    842s] **ERROR: (IMPDB-1221):	A global net connection rule was specified to connect power pins with the name pattern 'AVDD' to a global net.  But the connections cannot be made because there is no such power pin with name matching the pattern in any cell.  Check the pin name pattern and make sure it is correct.
<CMD> sroute -connect {padPin padRing corePin} -nets {VDD VSS} -layerChangeRange {M1 AP} -allowJogging 1 -allowLayerChange 1
[01/04 22:06:10    856s] #% Begin sroute (date=01/04 22:06:10, mem=1518.8M)
[01/04 22:06:10    856s] *** Begin SPECIAL ROUTE on Sun Jan  4 22:06:10 2026 ***
[01/04 22:06:10    856s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 22:06:10    856s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 22:06:10    856s] 
[01/04 22:06:10    856s] Begin option processing ...
[01/04 22:06:10    856s] srouteConnectPowerBump set to false
[01/04 22:06:10    856s] routeSelectNet set to "VDD VSS"
[01/04 22:06:10    856s] routeSpecial set to true
[01/04 22:06:10    856s] srouteBottomLayerLimit set to 1
[01/04 22:06:10    856s] srouteConnectBlockPin set to false
[01/04 22:06:10    856s] srouteConnectConverterPin set to false
[01/04 22:06:10    856s] srouteConnectStripe set to false
[01/04 22:06:10    856s] srouteFollowCorePinEnd set to 3
[01/04 22:06:10    856s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 22:06:10    856s] srouteNoViaOnWireShape set to "stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 22:06:10    856s] sroutePadPinAllPorts set to true
[01/04 22:06:10    856s] sroutePreserveExistingRoutes set to true
[01/04 22:06:10    856s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 22:06:10    856s] srouteTopLayerLimit set to 10
[01/04 22:06:10    856s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2449.00 megs.
[01/04 22:06:10    856s] 
[01/04 22:06:10    856s] Reading DB technology information...
[01/04 22:06:11    856s] Finished reading DB technology information.
[01/04 22:06:11    856s] Reading floorplan and netlist information...
[01/04 22:06:11    856s] Finished reading floorplan and netlist information.
[01/04 22:06:11    856s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 22:06:11    856s] Read in 860 macros, 75 used
[01/04 22:06:11    856s] Read in 47765 components
[01/04 22:06:11    856s]   47661 core components: 0 unplaced, 47661 placed, 0 fixed
[01/04 22:06:11    856s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 22:06:11    856s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 22:06:11    856s] Read in 103 logical pins
[01/04 22:06:11    856s] Read in 103 nets
[01/04 22:06:11    856s] Read in 2 special nets, 2 routed
[01/04 22:06:11    856s] Read in 47661 terminals
[01/04 22:06:11    856s] 2 nets selected.
[01/04 22:06:11    856s] 
[01/04 22:06:11    856s] Begin power routing ...
[01/04 22:06:11    856s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 22:06:11    856s] Type 'man IMPSR-1256' for more detail.
[01/04 22:06:11    856s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 22:06:11    856s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[01/04 22:06:11    856s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/04 22:06:11    856s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 22:06:11    856s] Type 'man IMPSR-1256' for more detail.
[01/04 22:06:11    856s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 22:06:12    857s] CPU time for FollowPin 0 seconds
[01/04 22:06:12    857s]   Number of IO ports routed: 0
[01/04 22:06:12    857s]   Number of Core ports routed: 0
[01/04 22:06:12    857s]   Number of Pad ports routed: 0
[01/04 22:06:12    857s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2452.00 megs.
[01/04 22:06:12    857s] 
[01/04 22:06:12    857s] 
[01/04 22:06:12    857s] 
[01/04 22:06:12    857s]  Begin updating DB with routing results ...
[01/04 22:06:12    857s]  Updating DB with 0 via definition ...
[01/04 22:06:12    857s] sroute created 0 wire.
[01/04 22:06:12    857s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 22:06:12    857s] #% End sroute (date=01/04 22:06:12, total cpu=0:00:01.5, real=0:00:02.0, peak res=1558.6M, current mem=1558.6M)
[01/04 22:07:07    866s] <CMD> sroute -connect padPin -nets {VDD VSS} -layerChangeRange {M1 AP} -padPinPortConnect {allPort allGeom}
[01/04 22:07:07    866s] #% Begin sroute (date=01/04 22:07:07, mem=1558.6M)
[01/04 22:07:08    866s] *** Begin SPECIAL ROUTE on Sun Jan  4 22:07:08 2026 ***
[01/04 22:07:08    866s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top_innovus_padframe
[01/04 22:07:08    866s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[01/04 22:07:08    866s] 
[01/04 22:07:08    866s] Begin option processing ...
[01/04 22:07:08    866s] srouteConnectPowerBump set to false
[01/04 22:07:08    866s] routeSelectNet set to "VDD VSS"
[01/04 22:07:08    866s] routeSpecial set to true
[01/04 22:07:08    866s] srouteBottomLayerLimit set to 1
[01/04 22:07:08    866s] srouteConnectBlockPin set to false
[01/04 22:07:08    866s] srouteConnectConverterPin set to false
[01/04 22:07:08    866s] srouteConnectCorePin set to false
[01/04 22:07:08    866s] srouteConnectStripe set to false
[01/04 22:07:08    866s] srouteFollowCorePinEnd set to 3
[01/04 22:07:08    866s] srouteFollowPadPin set to false
[01/04 22:07:08    866s] srouteJogControl set to "preferWithChanges differentLayer"
[01/04 22:07:08    866s] srouteNoViaOnWireShape set to "stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[01/04 22:07:08    866s] sroutePadPinAllGeoms set to true
[01/04 22:07:08    866s] sroutePadPinAllPorts set to true
[01/04 22:07:08    866s] sroutePreserveExistingRoutes set to true
[01/04 22:07:08    866s] srouteRoutePowerBarPortOnBothDir set to true
[01/04 22:07:08    866s] srouteTopLayerLimit set to 10
[01/04 22:07:08    866s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2452.00 megs.
[01/04 22:07:08    866s] 
[01/04 22:07:08    866s] Reading DB technology information...
[01/04 22:07:08    866s] Finished reading DB technology information.
[01/04 22:07:08    866s] Reading floorplan and netlist information...
[01/04 22:07:08    866s] Finished reading floorplan and netlist information.
[01/04 22:07:08    866s] Read in 21 layers, 10 routing layers, 1 overlap layer
[01/04 22:07:08    866s] Read in 75 macros, 75 used
[01/04 22:07:08    866s] Read in 174 components
[01/04 22:07:08    866s]   70 core components: 0 unplaced, 70 placed, 0 fixed
[01/04 22:07:08    866s]   100 pad components: 0 unplaced, 0 placed, 100 fixed
[01/04 22:07:08    866s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/04 22:07:08    866s] Read in 103 logical pins
[01/04 22:07:08    866s] Read in 103 nets
[01/04 22:07:08    866s] Read in 2 special nets, 2 routed
[01/04 22:07:08    866s] Read in 70 terminals
[01/04 22:07:08    866s] 2 nets selected.
[01/04 22:07:08    866s] 
[01/04 22:07:08    866s] Begin power routing ...
[01/04 22:07:08    867s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 22:07:08    867s] Type 'man IMPSR-1256' for more detail.
[01/04 22:07:08    867s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 22:07:08    867s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/04 22:07:08    867s] Type 'man IMPSR-1256' for more detail.
[01/04 22:07:08    867s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/04 22:07:08    867s]   Number of IO ports routed: 0
[01/04 22:07:08    867s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2452.00 megs.
[01/04 22:07:08    867s] 
[01/04 22:07:08    867s] 
[01/04 22:07:08    867s] 
[01/04 22:07:08    867s]  Begin updating DB with routing results ...
[01/04 22:07:08    867s]  Updating DB with 0 via definition ...
[01/04 22:07:08    867s] sroute created 0 wire.
[01/04 22:07:08    867s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/04 22:07:08    867s] #% End sroute (date=01/04 22:07:08, total cpu=0:00:00.4, real=0:00:01.0, peak res=1558.6M, current mem=1528.3M)
[01/04 22:08:39    881s] <CMD> verifyConnectivity -nets {VDD VSS}
[01/04 22:08:39    881s] VERIFY_CONNECTIVITY use new engine.
[01/04 22:08:39    881s] 
[01/04 22:08:39    881s] ******** Start: VERIFY CONNECTIVITY ********
[01/04 22:08:39    881s] Start Time: Sun Jan  4 22:08:39 2026
[01/04 22:08:39    881s] 
[01/04 22:08:39    881s] Design Name: kf_top_padframe
[01/04 22:08:39    881s] Database Units: 2000
[01/04 22:08:39    881s] Design Boundary: (0.0000, 0.0000) (2700.8000, 2700.4000)
[01/04 22:08:39    881s] Error Limit = 1000; Warning Limit = 50
[01/04 22:08:39    881s] Check specified nets
[01/04 22:08:39    881s] *** Checking Net VDD
[01/04 22:08:40    882s] *** Checking Net VSS
[01/04 22:08:40    882s] 
[01/04 22:08:40    882s] Begin Summary 
[01/04 22:08:40    882s]   Found no problems or warnings.
[01/04 22:08:40    882s] End Summary
[01/04 22:08:40    882s] 
[01/04 22:08:40    882s] End Time: Sun Jan  4 22:08:40 2026
[01/04 22:08:40    882s] Time Elapsed: 0:00:01.0
[01/04 22:08:40    882s] 
[01/04 22:08:40    882s] ******** End: VERIFY CONNECTIVITY ********
[01/04 22:08:40    882s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/04 22:08:40    882s]   (CPU Time: 0:00:00.4  MEM: -0.410M)
[01/04 22:08:40    882s] 
[01/04 22:09:07    888s] <CMD> zoomBox 1266.526 1577.350 1325.936 1524.930
[01/04 22:09:44    897s] <CMD> uiSetTool addWire
[01/04 22:10:03    901s] <CMD> set layerNameNoAbbreviation 0
[01/04 22:10:03    901s] <CMD> getEditMode -quiet -force_patch
[01/04 22:10:03    901s] <CMD> getEditMode -quiet -layer_horizontal
[01/04 22:10:03    901s] <CMD> getEditMode -quiet -layer_vertical
[01/04 22:10:03    901s] <CMD> set layerNameNoAbbreviation 1
[01/04 22:10:03    901s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -layer_horizontal M1
[01/04 22:10:15    904s] <CMD> setEditMode -layer_vertical M2
[01/04 22:10:15    904s] <CMD> setEditMode -layer M1
[01/04 22:10:15    904s] <CMD> setEditMode -layer_minimum M1
[01/04 22:10:15    904s] <CMD> setEditMode -layer_maximum AP
[01/04 22:10:16    904s] <CMD> getEditMode -quiet -snap_to_track_regular
[01/04 22:10:16    904s] <CMD> getEditMode -quiet -snap_to_pin
[01/04 22:10:16    904s] <CMD> setEditMode -type regular
[01/04 22:10:16    904s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -type special
[01/04 22:10:32    907s] <CMD> setEditMode -type regular
[01/04 22:10:33    908s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool select
[01/04 22:10:45    910s] <CMD> fit
[01/04 22:21:23   1013s] <CMD> saveDesign kf_top_padframe
[01/04 22:21:23   1013s] #% Begin save design ... (date=01/04 22:21:23, mem=1566.2M)
[01/04 22:21:24   1013s] % Begin Save ccopt configuration ... (date=01/04 22:21:23, mem=1566.2M)
[01/04 22:21:24   1014s] % End Save ccopt configuration ... (date=01/04 22:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.2M, current mem=1566.2M)
[01/04 22:21:24   1014s] % Begin Save netlist data ... (date=01/04 22:21:24, mem=1566.2M)
[01/04 22:21:24   1014s] Writing Binary DB to kf_top_padframe.dat.tmp/kf_top_padframe.v.bin in single-threaded mode...
[01/04 22:21:24   1014s] % End Save netlist data ... (date=01/04 22:21:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1570.5M, current mem=1570.5M)
[01/04 22:21:24   1014s] Saving congestion map file kf_top_padframe.dat.tmp/kf_top_padframe.route.congmap.gz ...
[01/04 22:21:24   1014s] % Begin Save AAE data ... (date=01/04 22:21:24, mem=1570.5M)
[01/04 22:21:24   1014s] Saving AAE Data ...
[01/04 22:21:24   1014s] % End Save AAE data ... (date=01/04 22:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1570.5M, current mem=1570.5M)
[01/04 22:21:24   1014s] % Begin Save clock tree data ... (date=01/04 22:21:24, mem=1570.5M)
[01/04 22:21:24   1014s] % End Save clock tree data ... (date=01/04 22:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1570.5M, current mem=1570.5M)
[01/04 22:21:24   1014s] Saving preference file kf_top_padframe.dat.tmp/gui.pref.tcl ...
[01/04 22:21:24   1014s] Saving mode setting ...
[01/04 22:21:24   1014s] Saving global file ...
[01/04 22:21:24   1014s] % Begin Save floorplan data ... (date=01/04 22:21:24, mem=1570.5M)
[01/04 22:21:24   1014s] Saving floorplan file ...
[01/04 22:21:25   1014s] % End Save floorplan data ... (date=01/04 22:21:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1572.5M, current mem=1572.5M)
[01/04 22:21:25   1014s] Saving Drc markers ...
[01/04 22:21:25   1014s] ... No Drc file written since there is no markers found.
[01/04 22:21:25   1014s] % Begin Save placement data ... (date=01/04 22:21:25, mem=1572.5M)
[01/04 22:21:25   1014s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/04 22:21:25   1015s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1710.4M) ***
[01/04 22:21:25   1015s] % End Save placement data ... (date=01/04 22:21:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.7M, current mem=1572.7M)
[01/04 22:21:25   1015s] % Begin Save routing data ... (date=01/04 22:21:25, mem=1572.7M)
[01/04 22:21:25   1015s] Saving route file ...
[01/04 22:21:26   1015s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1710.4M) ***
[01/04 22:21:26   1015s] % End Save routing data ... (date=01/04 22:21:26, total cpu=0:00:00.6, real=0:00:01.0, peak res=1572.7M, current mem=1572.7M)
[01/04 22:21:26   1015s] Saving property file kf_top_padframe.dat.tmp/kf_top_padframe.prop
[01/04 22:21:26   1015s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1710.4M) ***
[01/04 22:21:26   1015s] #Saving pin access data to file kf_top_padframe.dat.tmp/kf_top_padframe.apa ...
[01/04 22:21:26   1015s] #
[01/04 22:21:26   1015s] % Begin Save power constraints data ... (date=01/04 22:21:26, mem=1572.7M)
[01/04 22:21:26   1015s] % End Save power constraints data ... (date=01/04 22:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.7M, current mem=1572.7M)
[01/04 22:21:26   1015s] Generated self-contained design kf_top_padframe.dat.tmp
[01/04 22:21:26   1015s] #% End save design ... (date=01/04 22:21:26, total cpu=0:00:02.0, real=0:00:03.0, peak res=1572.7M, current mem=1532.2M)
[01/04 22:21:26   1015s] *** Message Summary: 0 warning(s), 0 error(s)
[01/04 22:21:26   1015s] 
[01/04 22:21:29   1016s] <CMD> saveDesign kf_top_padframe
[01/04 22:21:29   1016s] #% Begin save design ... (date=01/04 22:21:29, mem=1532.3M)
[01/04 22:21:29   1016s] % Begin Save ccopt configuration ... (date=01/04 22:21:29, mem=1532.3M)
[01/04 22:21:29   1016s] % End Save ccopt configuration ... (date=01/04 22:21:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1532.3M, current mem=1532.3M)
[01/04 22:21:29   1016s] % Begin Save netlist data ... (date=01/04 22:21:29, mem=1532.3M)
[01/04 22:21:29   1016s] Writing Binary DB to kf_top_padframe.dat.tmp/kf_top_padframe.v.bin in single-threaded mode...
[01/04 22:21:29   1016s] % End Save netlist data ... (date=01/04 22:21:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1538.4M, current mem=1538.4M)
[01/04 22:21:29   1016s] Saving congestion map file kf_top_padframe.dat.tmp/kf_top_padframe.route.congmap.gz ...
[01/04 22:21:30   1017s] % Begin Save AAE data ... (date=01/04 22:21:30, mem=1538.4M)
[01/04 22:21:30   1017s] Saving AAE Data ...
[01/04 22:21:30   1017s] % End Save AAE data ... (date=01/04 22:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1538.4M, current mem=1538.4M)
[01/04 22:21:30   1017s] % Begin Save clock tree data ... (date=01/04 22:21:30, mem=1538.4M)
[01/04 22:21:30   1017s] % End Save clock tree data ... (date=01/04 22:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1538.4M, current mem=1538.4M)
[01/04 22:21:30   1017s] Saving preference file kf_top_padframe.dat.tmp/gui.pref.tcl ...
[01/04 22:21:30   1017s] Saving mode setting ...
[01/04 22:21:30   1017s] Saving global file ...
[01/04 22:21:30   1017s] % Begin Save floorplan data ... (date=01/04 22:21:30, mem=1538.4M)
[01/04 22:21:30   1017s] Saving floorplan file ...
[01/04 22:21:30   1017s] % End Save floorplan data ... (date=01/04 22:21:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1538.4M, current mem=1538.4M)
[01/04 22:21:30   1017s] Saving Drc markers ...
[01/04 22:21:30   1017s] ... No Drc file written since there is no markers found.
[01/04 22:21:30   1017s] % Begin Save placement data ... (date=01/04 22:21:30, mem=1538.4M)
[01/04 22:21:30   1017s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/04 22:21:30   1017s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1711.4M) ***
[01/04 22:21:30   1017s] % End Save placement data ... (date=01/04 22:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1538.9M, current mem=1538.9M)
[01/04 22:21:30   1017s] % Begin Save routing data ... (date=01/04 22:21:30, mem=1538.9M)
[01/04 22:21:30   1017s] Saving route file ...
[01/04 22:21:32   1018s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:02.0 mem=1711.4M) ***
[01/04 22:21:32   1018s] % End Save routing data ... (date=01/04 22:21:32, total cpu=0:00:00.5, real=0:00:02.0, peak res=1540.0M, current mem=1540.0M)
[01/04 22:21:32   1018s] Saving property file kf_top_padframe.dat.tmp/kf_top_padframe.prop
[01/04 22:21:32   1018s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1711.4M) ***
[01/04 22:21:32   1018s] #Saving pin access data to file kf_top_padframe.dat.tmp/kf_top_padframe.apa ...
[01/04 22:21:32   1018s] #
[01/04 22:21:32   1018s] % Begin Save power constraints data ... (date=01/04 22:21:32, mem=1540.0M)
[01/04 22:21:32   1018s] % End Save power constraints data ... (date=01/04 22:21:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[01/04 22:21:32   1018s] Generated self-contained design kf_top_padframe.dat.tmp
[01/04 22:21:32   1018s] #% End save design ... (date=01/04 22:21:32, total cpu=0:00:01.9, real=0:00:03.0, peak res=1540.0M, current mem=1532.3M)
[01/04 22:21:32   1018s] *** Message Summary: 0 warning(s), 0 error(s)
[01/04 22:21:32   1018s] 
[01/04 22:21:38   1019s] <CMD> summaryReport -outdir summaryReport
[01/04 22:21:38   1019s] Creating directory summaryReport.
[01/04 22:21:38   1019s] Start to collect the design information.
[01/04 22:21:38   1019s] Build netlist information for Cell kf_top_padframe.
[01/04 22:21:39   1019s] Finished collecting the design information.
[01/04 22:21:39   1019s] Generating standard cells used in the design report.
[01/04 22:21:39   1019s] Generating IO cells used in the design report.
[01/04 22:21:39   1019s] Analyze library ... 
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_RV.htmsummaryReport' for file 'kf_top_padframe_via_layer_RV.htmsummaryReport/kf_top_padframe_via_layer_VIA8.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA8.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA8.htmsummaryReport/kf_top_padframe_via_layer_VIA7.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA7.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA7.htmsummaryReport/kf_top_padframe_via_layer_VIA6.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA6.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA6.htmsummaryReport/kf_top_padframe_via_layer_VIA5.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA5.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA5.htmsummaryReport/kf_top_padframe_via_layer_VIA4.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA4.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA4.htmsummaryReport/kf_top_padframe_via_layer_VIA3.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA3.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA3.htmsummaryReport/kf_top_padframe_via_layer_VIA2.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA2.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA2.htmsummaryReport/kf_top_padframe_via_layer_VIA1.htm'.
[01/04 22:21:39   1019s] ** NOTE: Created directory path 'kf_top_padframe_via_layer_VIA1.htmsummaryReport' for file 'kf_top_padframe_via_layer_VIA1.htmsummaryReport/kf_top_padframe_via_layer_CO.htm'.
[01/04 22:21:39   1019s] Analyze netlist ... 
[01/04 22:21:39   1019s] Generating HFO information report.
[01/04 22:21:39   1019s] Generate no-driven nets information report.
[01/04 22:21:39   1019s] Analyze timing ... 
[01/04 22:21:39   1019s] Analyze floorplan/placement ... 
[01/04 22:21:39   1019s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.003, REAL:0.003, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.005, REAL:0.005, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.096, REAL:0.096, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.097, REAL:0.097, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.001, REAL:0.001, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.126, REAL:0.126, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.001, REAL:0.001, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.003, REAL:0.003, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.143, REAL:0.144, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.143, REAL:0.145, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.005, REAL:0.005, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.003, REAL:0.003, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.003, REAL:0.003, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1703.4M
[01/04 22:21:39   1019s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1703.4M
[01/04 22:21:39   1019s] Analysis Routing ...
[01/04 22:21:39   1019s] Report saved in file summaryReport/kf_top_padframe.main.htm.ascii.
[01/04 22:21:44   1020s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Jan  4 22:21:44 2026
  Total CPU time:     0:17:05
  Total real time:    0:55:55
  Peak memory (main): 1567.37MB

[01/04 22:21:44   1020s] 
[01/04 22:21:44   1020s] *** Memory Usage v#1 (Current mem = 1703.418M, initial mem = 258.629M) ***
[01/04 22:21:44   1020s] 
[01/04 22:21:44   1020s] *** Summary of all messages that are not suppressed in this session:
[01/04 22:21:44   1020s] Severity  ID               Count  Summary                                  
[01/04 22:21:44   1020s] WARNING   IMPLF-200           20  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/04 22:21:44   1020s] WARNING   IMPLF-201           19  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/04 22:21:44   1020s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/04 22:21:44   1020s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/04 22:21:44   1020s] WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
[01/04 22:21:44   1020s] WARNING   IMPEXT-2766         20  The sheet resistance for layer %s is not...
[01/04 22:21:44   1020s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[01/04 22:21:44   1020s] WARNING   IMPEXT-2776         18  The via resistance between layers %s and...
[01/04 22:21:44   1020s] ERROR     IMPSYT-16175         2  <To Global Net> field must be specified....
[01/04 22:21:44   1020s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[01/04 22:21:44   1020s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/04 22:21:44   1020s] ERROR     IMPDB-1221           3  A global net connection rule was specifi...
[01/04 22:21:44   1020s] ERROR     IMPSPR-55            4  <e> to open Edit Route form to input net...
[01/04 22:21:44   1020s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[01/04 22:21:44   1020s] WARNING   IMPPP-170          160  The power planner failed to create a wir...
[01/04 22:21:44   1020s] WARNING   IMPSR-468           24  Cannot find any standard cell pin connec...
[01/04 22:21:44   1020s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/04 22:21:44   1020s] WARNING   IMPSR-1253          13  Cannot find any standard cell pin connec...
[01/04 22:21:44   1020s] WARNING   IMPSR-1254          12  Cannot find any block pin of net %s. Che...
[01/04 22:21:44   1020s] WARNING   IMPSR-1256          18  Cannot find any CORE class pad pin of ne...
[01/04 22:21:44   1020s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[01/04 22:21:44   1020s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/04 22:21:44   1020s] WARNING   IMPSP-9105           1  %sGlobal router needs be called before u...
[01/04 22:21:44   1020s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[01/04 22:21:44   1020s] WARNING   TA-112              20  A timing loop was found in the design. T...
[01/04 22:21:44   1020s] WARNING   TA-146               8  A combinational timing loop(s) was found...
[01/04 22:21:44   1020s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[01/04 22:21:44   1020s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[01/04 22:21:44   1020s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[01/04 22:21:44   1020s] *** Message Summary: 391 warning(s), 9 error(s)
[01/04 22:21:44   1020s] 
[01/04 22:21:44   1020s] --- Ending "Innovus" (totcpu=0:17:01, real=0:55:54, mem=1703.4M) ---
