library ieee;
use ieee.std_logic_1164.all;

entity VGA is
	port(
	ADC_CLK_10	:in	std_logic;
	MAX10_CLK1_50	:in	std_logic;
	MAX10_CLK2_50	:in	std_logic;
	KEY	:in	std_logic_vector(1 downto 0);
	VGA_B	:out	std_logic_vector(3 downto 0);
	VGA_G :out	std_logic_vector(3 downto 0);
	VGA_HS :out	std_logic;
	VGA_R :out	std_logic_vector(3 downto 0);
	VGA_VS :out std_logic
	
	
	);
	end VGA;

	architecture RTL of VGA is
	signal VGA_CLK :std_logic;
	component PLL_VGA IS
	PORT
	(
		areset		: IN STD_LOGIC;
		inclk0		: IN STD_LOGIC;
		c0		: OUT STD_LOGIC 
	);
END PLL_VGA;
	
	
	
	begin
	
	VGAPLL :PLL_VGA
		port map(
		
		areset=>KEY(0);
		inclk0=>MAX10_CLK1_50;
		c0=> VGA_CLK
		
		
		);
	
	
	
	
	
	
	
	end architecture RTL;