#ifndef SOCFPGA_USB_OTG_REG
#define SOCFPGA_USB_OTG_REG

/*USB_OTG BASE ADDRESS*/

#define USBOTG_BASE_ADDR 0x10B00000

/* GOTGCTL */
#define USB_OTG_GOTGCTL 0x0000
/* GOTGINT */
#define USB_OTG_GOTGINT 0x0004
/* GAHBCFG */
#define USB_OTG_GAHBCFG 0x0008
/* GUSBCFG */
#define USB_OTG_GUSBCFG 0x000C
/* GRSTCTL */
#define USB_OTG_GRSTCTL 0x0010
/* GINTSTS */
#define USB_OTG_GINTSTS 0x0014
/* GINTMSK */
#define USB_OTG_GINTMSK 0x0018
/* GRXSTSR */
#define USB_OTG_GRXSTSR 0x001C
/* GRXSTSP */
#define USB_OTG_GRXSTSP 0x0020
/* GRXFSIZ */
#define USB_OTG_GRXFSIZ 0x0024
/* GNPTXFSIZ */
#define USB_OTG_GNPTXFSIZ 0x0028
/* GNPTXSTS */
#define USB_OTG_GNPTXSTS 0x002C
/* GPVNDCTL */
#define USB_OTG_GPVNDCTL 0x0034
/* GGPIO */
#define USB_OTG_GGPIO 0x0038
/* GUID */
#define USB_OTG_GUID 0x003C
/* GSNPSID */
#define USB_OTG_GSNPSID 0x0040
/* GHWCFG1 */
#define USB_OTG_GHWCFG1 0x0044
/* GHWCFG2 */
#define USB_OTG_GHWCFG2 0x0048
/* GHWCFG3 */
#define USB_OTG_GHWCFG3 0x004C
/* GHWCFG4 */
#define USB_OTG_GHWCFG4 0x0050
/* GDFIFOCFG */
#define USB_OTG_GDFIFOCFG 0x005C
/* HPTXFSIZ */
#define USB_OTG_HPTXFSIZ 0x0100
/* DIEPTXF1 */
#define USB_OTG_DIEPTXF1 0x0104
/* DIEPTXF2 */
#define USB_OTG_DIEPTXF2 0x0108
/* DIEPTXF3 */
#define USB_OTG_DIEPTXF3 0x010C
/* DIEPTXF4 */
#define USB_OTG_DIEPTXF4 0x0110
/* DIEPTXF5 */
#define USB_OTG_DIEPTXF5 0x0114
/* DIEPTXF6 */
#define USB_OTG_DIEPTXF6 0x0118
/* DIEPTXF7 */
#define USB_OTG_DIEPTXF7 0x011C
/* DIEPTXF8 */
#define USB_OTG_DIEPTXF8 0x0120
/* DIEPTXF9 */
#define USB_OTG_DIEPTXF9 0x0124
/* DIEPTXF10 */
#define USB_OTG_DIEPTXF10 0x0128
/* DIEPTXF11 */
#define USB_OTG_DIEPTXF11 0x012C
/* DIEPTXF12 */
#define USB_OTG_DIEPTXF12 0x0130
/* DIEPTXF13 */
#define USB_OTG_DIEPTXF13 0x0134
/* DIEPTXF14 */
#define USB_OTG_DIEPTXF14 0x0138
/* DIEPTXF15 */
#define USB_OTG_DIEPTXF15 0x013C
/* HCFG */
#define USB_OTG_HCFG 0x0400
/* HFIR */
#define USB_OTG_HFIR 0x0404
/* HFNUM */
#define USB_OTG_HFNUM 0x0408
/* HPTXSTS */
#define USB_OTG_HPTXSTS 0x0410
/* HAINT */
#define USB_OTG_HAINT 0x0414
/* HAINTMSK */
#define USB_OTG_HAINTMSK 0x0418
/* HFLBAddr */
#define USB_OTG_HFLBADDR 0x041C
/* HPRT */
#define USB_OTG_HPRT 0x0440
/* HCCHAR0 */
#define USB_OTG_HCCHAR0 0x0500
/* HCSPLT0 */
#define USB_OTG_HCSPLT0 0x0504
/* HCINT0 */
#define USB_OTG_HCINT0 0x0508
/* HCINTMSK0 */
#define USB_OTG_HCINTMSK0 0x050C
/* HCTSIZ0 */
#define USB_OTG_HCTSIZ0 0x0510
/* HCDMA0 */
#define USB_OTG_HCDMA0 0x0514
/* HCDMAB0 */
#define USB_OTG_HCDMAB0 0x051C
/* HCCHAR1 */
#define USB_OTG_HCCHAR1 0x0520
/* HCSPLT1 */
#define USB_OTG_HCSPLT1 0x0524
/* HCINT1 */
#define USB_OTG_HCINT1 0x0528
/* HCINTMSK1 */
#define USB_OTG_HCINTMSK1 0x052C
/* HCTSIZ1 */
#define USB_OTG_HCTSIZ1 0x0530
/* HCDMA1 */
#define USB_OTG_HCDMA1 0x0534
/* HCDMAB1 */
#define USB_OTG_HCDMAB1 0x053C
/* HCCHAR2 */
#define USB_OTG_HCCHAR2 0x0540
/* HCSPLT2 */
#define USB_OTG_HCSPLT2 0x0544
/* HCINT2 */
#define USB_OTG_HCINT2 0x0548
/* HCINTMSK2 */
#define USB_OTG_HCINTMSK2 0x054C
/* HCTSIZ2 */
#define USB_OTG_HCTSIZ2 0x0550
/* HCDMA2 */
#define USB_OTG_HCDMA2 0x0554
/* HCDMAB2 */
#define USB_OTG_HCDMAB2 0x055C
/* HCCHAR3 */
#define USB_OTG_HCCHAR3 0x0560
/* HCSPLT3 */
#define USB_OTG_HCSPLT3 0x0564
/* HCINT3 */
#define USB_OTG_HCINT3 0x0568
/* HCINTMSK3 */
#define USB_OTG_HCINTMSK3 0x056C
/* HCTSIZ3 */
#define USB_OTG_HCTSIZ3 0x0570
/* HCDMA3 */
#define USB_OTG_HCDMA3 0x0574
/* HCDMAB3 */
#define USB_OTG_HCDMAB3 0x057C
/* HCCHAR4 */
#define USB_OTG_HCCHAR4 0x0580
/* HCSPLT4 */
#define USB_OTG_HCSPLT4 0x0584
/* HCINT4 */
#define USB_OTG_HCINT4 0x0588
/* HCINTMSK4 */
#define USB_OTG_HCINTMSK4 0x058C
/* HCTSIZ4 */
#define USB_OTG_HCTSIZ4 0x0590
/* HCDMA4 */
#define USB_OTG_HCDMA4 0x0594
/* HCDMAB4 */
#define USB_OTG_HCDMAB4 0x059C
/* HCCHAR5 */
#define USB_OTG_HCCHAR5 0x05A0
/* HCSPLT5 */
#define USB_OTG_HCSPLT5 0x05A4
/* HCINT5 */
#define USB_OTG_HCINT5 0x05A8
/* HCINTMSK5 */
#define USB_OTG_HCINTMSK5 0x05AC
/* HCTSIZ5 */
#define USB_OTG_HCTSIZ5 0x05B0
/* HCDMA5 */
#define USB_OTG_HCDMA5 0x05B4
/* HCDMAB5 */
#define USB_OTG_HCDMAB5 0x05BC
/* HCCHAR6 */
#define USB_OTG_HCCHAR6 0x05C0
/* HCSPLT6 */
#define USB_OTG_HCSPLT6 0x05C4
/* HCINT6 */
#define USB_OTG_HCINT6 0x05C8
/* HCINTMSK6 */
#define USB_OTG_HCINTMSK6 0x05CC
/* HCTSIZ6 */
#define USB_OTG_HCTSIZ6 0x05D0
/* HCDMA6 */
#define USB_OTG_HCDMA6 0x05D4
/* HCDMAB6 */
#define USB_OTG_HCDMAB6 0x05DC
/* HCCHAR7 */
#define USB_OTG_HCCHAR7 0x05E0
/* HCSPLT7 */
#define USB_OTG_HCSPLT7 0x05E4
/* HCINT7 */
#define USB_OTG_HCINT7 0x05E8
/* HCINTMSK7 */
#define USB_OTG_HCINTMSK7 0x05EC
/* HCTSIZ7 */
#define USB_OTG_HCTSIZ7 0x05F0
/* HCDMA7 */
#define USB_OTG_HCDMA7 0x05F4
/* HCDMAB7 */
#define USB_OTG_HCDMAB7 0x05FC
/* HCCHAR8 */
#define USB_OTG_HCCHAR8 0x0600
/* HCSPLT8 */
#define USB_OTG_HCSPLT8 0x0604
/* HCINT8 */
#define USB_OTG_HCINT8 0x0608
/* HCINTMSK8 */
#define USB_OTG_HCINTMSK8 0x060C
/* HCTSIZ8 */
#define USB_OTG_HCTSIZ8 0x0610
/* HCDMA8 */
#define USB_OTG_HCDMA8 0x0614
/* HCDMAB8 */
#define USB_OTG_HCDMAB8 0x061C
/* HCCHAR9 */
#define USB_OTG_HCCHAR9 0x0620
/* HCSPLT9 */
#define USB_OTG_HCSPLT9 0x0624
/* HCINT9 */
#define USB_OTG_HCINT9 0x0628
/* HCINTMSK9 */
#define USB_OTG_HCINTMSK9 0x062C
/* HCTSIZ9 */
#define USB_OTG_HCTSIZ9 0x0630
/* HCDMA9 */
#define USB_OTG_HCDMA9 0x0634
/* HCDMAB9 */
#define USB_OTG_HCDMAB9 0x063C
/* HCCHAR10 */
#define USB_OTG_HCCHAR10 0x0640
/* HCSPLT10 */
#define USB_OTG_HCSPLT10 0x0644
/* HCINT10 */
#define USB_OTG_HCINT10 0x0648
/* HCINTMSK10 */
#define USB_OTG_HCINTMSK10 0x064C
/* HCTSIZ10 */
#define USB_OTG_HCTSIZ10 0x0650
/* HCDMA10 */
#define USB_OTG_HCDMA10 0x0654
/* HCDMAB10 */
#define USB_OTG_HCDMAB10 0x065C
/* HCCHAR11 */
#define USB_OTG_HCCHAR11 0x0660
/* HCSPLT11 */
#define USB_OTG_HCSPLT11 0x0664
/* HCINT11 */
#define USB_OTG_HCINT11 0x0668
/* HCINTMSK11 */
#define USB_OTG_HCINTMSK11 0x066C
/* HCTSIZ11 */
#define USB_OTG_HCTSIZ11 0x0670
/* HCDMA11 */
#define USB_OTG_HCDMA11 0x0674
/* HCDMAB11 */
#define USB_OTG_HCDMAB11 0x067C
/* HCCHAR12 */
#define USB_OTG_HCCHAR12 0x0680
/* HCSPLT12 */
#define USB_OTG_HCSPLT12 0x0684
/* HCINT12 */
#define USB_OTG_HCINT12 0x0688
/* HCINTMSK12 */
#define USB_OTG_HCINTMSK12 0x068C
/* HCTSIZ12 */
#define USB_OTG_HCTSIZ12 0x0690
/* HCDMA12 */
#define USB_OTG_HCDMA12 0x0694
/* HCDMAB12 */
#define USB_OTG_HCDMAB12 0x069C
/* HCCHAR13 */
#define USB_OTG_HCCHAR13 0x06A0
/* HCSPLT13 */
#define USB_OTG_HCSPLT13 0x06A4
/* HCINT13 */
#define USB_OTG_HCINT13 0x06A8
/* HCINTMSK13 */
#define USB_OTG_HCINTMSK13 0x06AC
/* HCTSIZ13 */
#define USB_OTG_HCTSIZ13 0x06B0
/* HCDMA13 */
#define USB_OTG_HCDMA13 0x06B4
/* HCDMAB13 */
#define USB_OTG_HCDMAB13 0x06BC
/* HCCHAR14 */
#define USB_OTG_HCCHAR14 0x06C0
/* HCSPLT14 */
#define USB_OTG_HCSPLT14 0x06C4
/* HCINT14 */
#define USB_OTG_HCINT14 0x06C8
/* HCINTMSK14 */
#define USB_OTG_HCINTMSK14 0x06CC
/* HCTSIZ14 */
#define USB_OTG_HCTSIZ14 0x06D0
/* HCDMA14 */
#define USB_OTG_HCDMA14 0x06D4
/* HCDMAB14 */
#define USB_OTG_HCDMAB14 0x06DC
/* HCCHAR15 */
#define USB_OTG_HCCHAR15 0x06E0
/* HCSPLT15 */
#define USB_OTG_HCSPLT15 0x06E4
/* HCINT15 */
#define USB_OTG_HCINT15 0x06E8
/* HCINTMSK15 */
#define USB_OTG_HCINTMSK15 0x06EC
/* HCTSIZ15 */
#define USB_OTG_HCTSIZ15 0x06F0
/* HCDMA15 */
#define USB_OTG_HCDMA15 0x06F4
/* HCDMAB15 */
#define USB_OTG_HCDMAB15 0x06FC
/* DCFG */
#define USB_OTG_DCFG 0x0800
/* DCTL */
#define USB_OTG_DCTL 0x0804
/* DSTS */
#define USB_OTG_DSTS 0x0808
/* DIEPMSK */
#define USB_OTG_DIEPMSK 0x0810
/* DOEPMSK */
#define USB_OTG_DOEPMSK 0x0814
/* DAINT */
#define USB_OTG_DAINT 0x0818
/* DAINTMSK */
#define USB_OTG_DAINTMSK 0x081C
/* DVBUSDIS */
#define USB_OTG_DVBUSDIS 0x0828
/* DVBUSPULSE */
#define USB_OTG_DVBUSPULSE 0x082C
/* DTHRCTL */
#define USB_OTG_DTHRCTL 0x0830
/* DIEPEMPMSK */
#define USB_OTG_DIEPEMPMSK 0x0834
/* DIEPCTL0 */
#define USB_OTG_DIEPCTL0 0x0900
/* DIEPINT0 */
#define USB_OTG_DIEPINT0 0x0908
/* DIEPTSIZ0 */
#define USB_OTG_DIEPTSIZ0 0x0910
/* DIEPDMA0 */
#define USB_OTG_DIEPDMA0 0x0914
/* DTXFSTS0 */
#define USB_OTG_DTXFSTS0 0x0918
/* DIEPDMAB0 */
#define USB_OTG_DIEPDMAB0 0x091C
/* DIEPCTL1 */
#define USB_OTG_DIEPCTL1 0x0920
/* DIEPINT1 */
#define USB_OTG_DIEPINT1 0x0928
/* DIEPTSIZ1 */
#define USB_OTG_DIEPTSIZ1 0x0930
/* DIEPDMA1 */
#define USB_OTG_DIEPDMA1 0x0934
/* DTXFSTS1 */
#define USB_OTG_DTXFSTS1 0x0938
/* DIEPDMAB1 */
#define USB_OTG_DIEPDMAB1 0x093C
/* DIEPCTL2 */
#define USB_OTG_DIEPCTL2 0x0940
/* DIEPINT2 */
#define USB_OTG_DIEPINT2 0x0948
/* DIEPTSIZ2 */
#define USB_OTG_DIEPTSIZ2 0x0950
/* DIEPDMA2 */
#define USB_OTG_DIEPDMA2 0x0954
/* DTXFSTS2 */
#define USB_OTG_DTXFSTS2 0x0958
/* DIEPDMAB2 */
#define USB_OTG_DIEPDMAB2 0x095C
/* DIEPCTL3 */
#define USB_OTG_DIEPCTL3 0x0960
/* DIEPINT3 */
#define USB_OTG_DIEPINT3 0x0968
/* DIEPTSIZ3 */
#define USB_OTG_DIEPTSIZ3 0x0970
/* DIEPDMA3 */
#define USB_OTG_DIEPDMA3 0x0974
/* DTXFSTS3 */
#define USB_OTG_DTXFSTS3 0x0978
/* DIEPDMAB3 */
#define USB_OTG_DIEPDMAB3 0x097C
/* DIEPCTL4 */
#define USB_OTG_DIEPCTL4 0x0980
/* DIEPINT4 */
#define USB_OTG_DIEPINT4 0x0988
/* DIEPTSIZ4 */
#define USB_OTG_DIEPTSIZ4 0x0990
/* DIEPDMA4 */
#define USB_OTG_DIEPDMA4 0x0994
/* DTXFSTS4 */
#define USB_OTG_DTXFSTS4 0x0998
/* DIEPDMAB4 */
#define USB_OTG_DIEPDMAB4 0x099C
/* DIEPCTL5 */
#define USB_OTG_DIEPCTL5 0x09A0
/* DIEPINT5 */
#define USB_OTG_DIEPINT5 0x09A8
/* DIEPTSIZ5 */
#define USB_OTG_DIEPTSIZ5 0x09B0
/* DIEPDMA5 */
#define USB_OTG_DIEPDMA5 0x09B4
/* DTXFSTS5 */
#define USB_OTG_DTXFSTS5 0x09B8
/* DIEPDMAB5 */
#define USB_OTG_DIEPDMAB5 0x09BC
/* DIEPCTL6 */
#define USB_OTG_DIEPCTL6 0x09C0
/* DIEPINT6 */
#define USB_OTG_DIEPINT6 0x09C8
/* DIEPTSIZ6 */
#define USB_OTG_DIEPTSIZ6 0x09D0
/* DIEPDMA6 */
#define USB_OTG_DIEPDMA6 0x09D4
/* DTXFSTS6 */
#define USB_OTG_DTXFSTS6 0x09D8
/* DIEPDMAB6 */
#define USB_OTG_DIEPDMAB6 0x09DC
/* DIEPCTL7 */
#define USB_OTG_DIEPCTL7 0x09E0
/* DIEPINT7 */
#define USB_OTG_DIEPINT7 0x09E8
/* DIEPTSIZ7 */
#define USB_OTG_DIEPTSIZ7 0x09F0
/* DIEPDMA7 */
#define USB_OTG_DIEPDMA7 0x09F4
/* DTXFSTS7 */
#define USB_OTG_DTXFSTS7 0x09F8
/* DIEPDMAB7 */
#define USB_OTG_DIEPDMAB7 0x09FC
/* DIEPCTL8 */
#define USB_OTG_DIEPCTL8 0x0A00
/* DIEPINT8 */
#define USB_OTG_DIEPINT8 0x0A08
/* DIEPTSIZ8 */
#define USB_OTG_DIEPTSIZ8 0x0A10
/* DIEPDMA8 */
#define USB_OTG_DIEPDMA8 0x0A14
/* DTXFSTS8 */
#define USB_OTG_DTXFSTS8 0x0A18
/* DIEPDMAB8 */
#define USB_OTG_DIEPDMAB8 0x0A1C
/* DIEPCTL9 */
#define USB_OTG_DIEPCTL9 0x0A20
/* DIEPINT9 */
#define USB_OTG_DIEPINT9 0x0A28
/* DIEPTSIZ9 */
#define USB_OTG_DIEPTSIZ9 0x0A30
/* DIEPDMA9 */
#define USB_OTG_DIEPDMA9 0x0A34
/* DTXFSTS9 */
#define USB_OTG_DTXFSTS9 0x0A38
/* DIEPDMAB9 */
#define USB_OTG_DIEPDMAB9 0x0A3C
/* DIEPCTL10 */
#define USB_OTG_DIEPCTL10 0x0A40
/* DIEPINT10 */
#define USB_OTG_DIEPINT10 0x0A48
/* DIEPTSIZ10 */
#define USB_OTG_DIEPTSIZ10 0x0A50
/* DIEPDMA10 */
#define USB_OTG_DIEPDMA10 0x0A54
/* DTXFSTS10 */
#define USB_OTG_DTXFSTS10 0x0A58
/* DIEPDMAB10 */
#define USB_OTG_DIEPDMAB10 0x0A5C
/* DIEPCTL11 */
#define USB_OTG_DIEPCTL11 0x0A60
/* DIEPINT11 */
#define USB_OTG_DIEPINT11 0x0A68
/* DIEPTSIZ11 */
#define USB_OTG_DIEPTSIZ11 0x0A70
/* DIEPDMA11 */
#define USB_OTG_DIEPDMA11 0x0A74
/* DTXFSTS11 */
#define USB_OTG_DTXFSTS11 0x0A78
/* DIEPDMAB11 */
#define USB_OTG_DIEPDMAB11 0x0A7C
/* DIEPCTL12 */
#define USB_OTG_DIEPCTL12 0x0A80
/* DIEPINT12 */
#define USB_OTG_DIEPINT12 0x0A88
/* DIEPTSIZ12 */
#define USB_OTG_DIEPTSIZ12 0x0A90
/* DIEPDMA12 */
#define USB_OTG_DIEPDMA12 0x0A94
/* DTXFSTS12 */
#define USB_OTG_DTXFSTS12 0x0A98
/* DIEPDMAB12 */
#define USB_OTG_DIEPDMAB12 0x0A9C
/* DIEPCTL13 */
#define USB_OTG_DIEPCTL13 0x0AA0
/* DIEPINT13 */
#define USB_OTG_DIEPINT13 0x0AA8
/* DIEPTSIZ13 */
#define USB_OTG_DIEPTSIZ13 0x0AB0
/* DIEPDMA13 */
#define USB_OTG_DIEPDMA13 0x0AB4
/* DTXFSTS13 */
#define USB_OTG_DTXFSTS13 0x0AB8
/* DIEPDMAB13 */
#define USB_OTG_DIEPDMAB13 0x0ABC
/* DIEPCTL14 */
#define USB_OTG_DIEPCTL14 0x0AC0
/* DIEPINT14 */
#define USB_OTG_DIEPINT14 0x0AC8
/* DIEPTSIZ14 */
#define USB_OTG_DIEPTSIZ14 0x0AD0
/* DIEPDMA14 */
#define USB_OTG_DIEPDMA14 0x0AD4
/* DTXFSTS14 */
#define USB_OTG_DTXFSTS14 0x0AD8
/* DIEPDMAB14 */
#define USB_OTG_DIEPDMAB14 0x0ADC
/* DIEPCTL15 */
#define USB_OTG_DIEPCTL15 0x0AE0
/* DIEPINT15 */
#define USB_OTG_DIEPINT15 0x0AE8
/* DIEPTSIZ15 */
#define USB_OTG_DIEPTSIZ15 0x0AF0
/* DIEPDMA15 */
#define USB_OTG_DIEPDMA15 0x0AF4
/* DTXFSTS15 */
#define USB_OTG_DTXFSTS15 0x0AF8
/* DIEPDMAB15 */
#define USB_OTG_DIEPDMAB15 0x0AFC
/* DOEPCTL0 */
#define USB_OTG_DOEPCTL0 0x0B00
/* DOEPINT0 */
#define USB_OTG_DOEPINT0 0x0B08
/* DOEPTSIZ0 */
#define USB_OTG_DOEPTSIZ0 0x0B10
/* DOEPDMA0 */
#define USB_OTG_DOEPDMA0 0x0B14
/* DOEPDMAB0 */
#define USB_OTG_DOEPDMAB0 0x0B1C
/* DOEPCTL1 */
#define USB_OTG_DOEPCTL1 0x0B20
/* DOEPINT1 */
#define USB_OTG_DOEPINT1 0x0B28
/* DOEPTSIZ1 */
#define USB_OTG_DOEPTSIZ1 0x0B30
/* DOEPDMA1 */
#define USB_OTG_DOEPDMA1 0x0B34
/* DOEPDMAB1 */
#define USB_OTG_DOEPDMAB1 0x0B3C
/* DOEPCTL2 */
#define USB_OTG_DOEPCTL2 0x0B40
/* DOEPINT2 */
#define USB_OTG_DOEPINT2 0x0B48
/* DOEPTSIZ2 */
#define USB_OTG_DOEPTSIZ2 0x0B50
/* DOEPDMA2 */
#define USB_OTG_DOEPDMA2 0x0B54
/* DOEPDMAB2 */
#define USB_OTG_DOEPDMAB2 0x0B5C
/* DOEPCTL3 */
#define USB_OTG_DOEPCTL3 0x0B60
/* DOEPINT3 */
#define USB_OTG_DOEPINT3 0x0B68
/* DOEPTSIZ3 */
#define USB_OTG_DOEPTSIZ3 0x0B70
/* DOEPDMA3 */
#define USB_OTG_DOEPDMA3 0x0B74
/* DOEPDMAB3 */
#define USB_OTG_DOEPDMAB3 0x0B7C
/* DOEPCTL4 */
#define USB_OTG_DOEPCTL4 0x0B80
/* DOEPINT4 */
#define USB_OTG_DOEPINT4 0x0B88
/* DOEPTSIZ4 */
#define USB_OTG_DOEPTSIZ4 0x0B90
/* DOEPDMA4 */
#define USB_OTG_DOEPDMA4 0x0B94
/* DOEPDMAB4 */
#define USB_OTG_DOEPDMAB4 0x0B9C
/* DOEPCTL5 */
#define USB_OTG_DOEPCTL5 0x0BA0
/* DOEPINT5 */
#define USB_OTG_DOEPINT5 0x0BA8
/* DOEPTSIZ5 */
#define USB_OTG_DOEPTSIZ5 0x0BB0
/* DOEPDMA5 */
#define USB_OTG_DOEPDMA5 0x0BB4
/* DOEPDMAB5 */
#define USB_OTG_DOEPDMAB5 0x0BBC
/* DOEPCTL6 */
#define USB_OTG_DOEPCTL6 0x0BC0
/* DOEPINT6 */
#define USB_OTG_DOEPINT6 0x0BC8
/* DOEPTSIZ6 */
#define USB_OTG_DOEPTSIZ6 0x0BD0
/* DOEPDMA6 */
#define USB_OTG_DOEPDMA6 0x0BD4
/* DOEPDMAB6 */
#define USB_OTG_DOEPDMAB6 0x0BDC
/* DOEPCTL7 */
#define USB_OTG_DOEPCTL7 0x0BE0
/* DOEPINT7 */
#define USB_OTG_DOEPINT7 0x0BE8
/* DOEPTSIZ7 */
#define USB_OTG_DOEPTSIZ7 0x0BF0
/* DOEPDMA7 */
#define USB_OTG_DOEPDMA7 0x0BF4
/* DOEPDMAB7 */
#define USB_OTG_DOEPDMAB7 0x0BFC
/* DOEPCTL8 */
#define USB_OTG_DOEPCTL8 0x0C00
/* DOEPINT8 */
#define USB_OTG_DOEPINT8 0x0C08
/* DOEPTSIZ8 */
#define USB_OTG_DOEPTSIZ8 0x0C10
/* DOEPDMA8 */
#define USB_OTG_DOEPDMA8 0x0C14
/* DOEPDMAB8 */
#define USB_OTG_DOEPDMAB8 0x0C1C
/* DOEPCTL9 */
#define USB_OTG_DOEPCTL9 0x0C20
/* DOEPINT9 */
#define USB_OTG_DOEPINT9 0x0C28
/* DOEPTSIZ9 */
#define USB_OTG_DOEPTSIZ9 0x0C30
/* DOEPDMA9 */
#define USB_OTG_DOEPDMA9 0x0C34
/* DOEPDMAB9 */
#define USB_OTG_DOEPDMAB9 0x0C3C
/* DOEPCTL10 */
#define USB_OTG_DOEPCTL10 0x0C40
/* DOEPINT10 */
#define USB_OTG_DOEPINT10 0x0C48
/* DOEPTSIZ10 */
#define USB_OTG_DOEPTSIZ10 0x0C50
/* DOEPDMA10 */
#define USB_OTG_DOEPDMA10 0x0C54
/* DOEPDMAB10 */
#define USB_OTG_DOEPDMAB10 0x0C5C
/* DOEPCTL11 */
#define USB_OTG_DOEPCTL11 0x0C60
/* DOEPINT11 */
#define USB_OTG_DOEPINT11 0x0C68
/* DOEPTSIZ11 */
#define USB_OTG_DOEPTSIZ11 0x0C70
/* DOEPDMA11 */
#define USB_OTG_DOEPDMA11 0x0C74
/* DOEPDMAB11 */
#define USB_OTG_DOEPDMAB11 0x0C7C
/* DOEPCTL12 */
#define USB_OTG_DOEPCTL12 0x0C80
/* DOEPINT12 */
#define USB_OTG_DOEPINT12 0x0C88
/* DOEPTSIZ12 */
#define USB_OTG_DOEPTSIZ12 0x0C90
/* DOEPDMA12 */
#define USB_OTG_DOEPDMA12 0x0C94
/* DOEPDMAB12 */
#define USB_OTG_DOEPDMAB12 0x0C9C
/* DOEPCTL13 */
#define USB_OTG_DOEPCTL13 0x0CA0
/* DOEPINT13 */
#define USB_OTG_DOEPINT13 0x0CA8
/* DOEPTSIZ13 */
#define USB_OTG_DOEPTSIZ13 0x0CB0
/* DOEPDMA13 */
#define USB_OTG_DOEPDMA13 0x0CB4
/* DOEPDMAB13 */
#define USB_OTG_DOEPDMAB13 0x0CBC
/* DOEPCTL14 */
#define USB_OTG_DOEPCTL14 0x0CC0
/* DOEPINT14 */
#define USB_OTG_DOEPINT14 0x0CC8
/* DOEPTSIZ14 */
#define USB_OTG_DOEPTSIZ14 0x0CD0
/* DOEPDMA14 */
#define USB_OTG_DOEPDMA14 0x0CD4
/* DOEPDMAB14 */
#define USB_OTG_DOEPDMAB14 0x0CDC
/* DOEPCTL15 */
#define USB_OTG_DOEPCTL15 0x0CE0
/* DOEPINT15 */
#define USB_OTG_DOEPINT15 0x0CE8
/* DOEPTSIZ15 */
#define USB_OTG_DOEPTSIZ15 0x0CF0
/* DOEPDMA15 */
#define USB_OTG_DOEPDMA15 0x0CF4
/* DOEPDMAB15 */
#define USB_OTG_DOEPDMAB15 0x0CFC
/* PCGCCTL */
#define USB_OTG_PCGCCTL 0x0E00

/* Bit fields of GOTGCTL register */
#define USB_OTG_GOTGCTL_CURMOD_MASK 0x00200000
#define USB_OTG_GOTGCTL_CURMOD_POS 21
#define USB_OTG_GOTGCTL_OTGVER_MASK 0x00100000
#define USB_OTG_GOTGCTL_OTGVER_POS 20
#define USB_OTG_GOTGCTL_BSESVLD_MASK 0x00080000
#define USB_OTG_GOTGCTL_BSESVLD_POS 19
#define USB_OTG_GOTGCTL_ASESVLD_MASK 0x00040000
#define USB_OTG_GOTGCTL_ASESVLD_POS 18
#define USB_OTG_GOTGCTL_DBNCTIME_MASK 0x00020000
#define USB_OTG_GOTGCTL_DBNCTIME_POS 17
#define USB_OTG_GOTGCTL_CONIDSTS_MASK 0x00010000
#define USB_OTG_GOTGCTL_CONIDSTS_POS 16
#define USB_OTG_GOTGCTL_EHEN_MASK 0x00001000
#define USB_OTG_GOTGCTL_EHEN_POS 12
#define USB_OTG_GOTGCTL_DEVHNPEN_MASK 0x00000800
#define USB_OTG_GOTGCTL_DEVHNPEN_POS 11
#define USB_OTG_GOTGCTL_HSTSETHNPEN_MASK 0x00000400
#define USB_OTG_GOTGCTL_HSTSETHNPEN_POS 10
#define USB_OTG_GOTGCTL_HNPREQ_MASK 0x00000200
#define USB_OTG_GOTGCTL_HNPREQ_POS 9
#define USB_OTG_GOTGCTL_HSTNEGSCS_MASK 0x00000100
#define USB_OTG_GOTGCTL_HSTNEGSCS_POS 8
#define USB_OTG_GOTGCTL_BVALIDOVVAL_MASK 0x00000080
#define USB_OTG_GOTGCTL_BVALIDOVVAL_POS 7
#define USB_OTG_GOTGCTL_BVALIDOVEN_MASK 0x00000040
#define USB_OTG_GOTGCTL_BVALIDOVEN_POS 6
#define USB_OTG_GOTGCTL_AVALIDOVVAL_MASK 0x00000020
#define USB_OTG_GOTGCTL_AVALIDOVVAL_POS 5
#define USB_OTG_GOTGCTL_AVALIDOVEN_MASK 0x00000010
#define USB_OTG_GOTGCTL_AVALIDOVEN_POS 4
#define USB_OTG_GOTGCTL_VBVALIDOVVAL_MASK 0x00000008
#define USB_OTG_GOTGCTL_VBVALIDOVVAL_POS 3
#define USB_OTG_GOTGCTL_VBVALIDOVEN_MASK 0x00000004
#define USB_OTG_GOTGCTL_VBVALIDOVEN_POS 2
#define USB_OTG_GOTGCTL_SESREQ_MASK 0x00000002
#define USB_OTG_GOTGCTL_SESREQ_POS 1
#define USB_OTG_GOTGCTL_SESREQSCS_MASK 0x00000001
#define USB_OTG_GOTGCTL_SESREQSCS_POS 0

/* Bit fields of GOTGINT register */
#define USB_OTG_GOTGINT_DBNCEDONE_MASK 0x00080000
#define USB_OTG_GOTGINT_DBNCEDONE_POS 19
#define USB_OTG_GOTGINT_ADEVTOUTCHG_MASK 0x00040000
#define USB_OTG_GOTGINT_ADEVTOUTCHG_POS 18
#define USB_OTG_GOTGINT_HSTNEGDET_MASK 0x00020000
#define USB_OTG_GOTGINT_HSTNEGDET_POS 17
#define USB_OTG_GOTGINT_HSTNEGSUCSTSCHNG_MASK 0x00000200
#define USB_OTG_GOTGINT_HSTNEGSUCSTSCHNG_POS 9
#define USB_OTG_GOTGINT_SESREQSUCSTSCHNG_MASK 0x00000100
#define USB_OTG_GOTGINT_SESREQSUCSTSCHNG_POS 8
#define USB_OTG_GOTGINT_SESENDDET_MASK 0x00000004
#define USB_OTG_GOTGINT_SESENDDET_POS 2

/* Bit fields of GAHBCFG register */
#define USB_OTG_GAHBCFG_INVDESCENDIANESS_MASK 0x01000000
#define USB_OTG_GAHBCFG_INVDESCENDIANESS_POS 24
#define USB_OTG_GAHBCFG_AHBSINGLE_MASK 0x00800000
#define USB_OTG_GAHBCFG_AHBSINGLE_POS 23
#define USB_OTG_GAHBCFG_NOTIALLDMAWRIT_MASK 0x00400000
#define USB_OTG_GAHBCFG_NOTIALLDMAWRIT_POS 22
#define USB_OTG_GAHBCFG_REMMEMSUPP_MASK 0x00200000
#define USB_OTG_GAHBCFG_REMMEMSUPP_POS 21
#define USB_OTG_GAHBCFG_PTXFEMPLVL_MASK 0x00000100
#define USB_OTG_GAHBCFG_PTXFEMPLVL_POS 8
#define USB_OTG_GAHBCFG_NPTXFEMPLVL_MASK 0x00000080
#define USB_OTG_GAHBCFG_NPTXFEMPLVL_POS 7
#define USB_OTG_GAHBCFG_DMAEN_MASK 0x00000020
#define USB_OTG_GAHBCFG_DMAEN_POS 5
#define USB_OTG_GAHBCFG_HBSTLEN_MASK 0x0000001E
#define USB_OTG_GAHBCFG_HBSTLEN_POS 1
#define USB_OTG_GAHBCFG_GLBLINTRMSK_MASK 0x00000001
#define USB_OTG_GAHBCFG_GLBLINTRMSK_POS 0

/* Bit fields of GUSBCFG register */
#define USB_OTG_GUSBCFG_CORRUPTTXPKT_MASK 0x80000000
#define USB_OTG_GUSBCFG_CORRUPTTXPKT_POS 31
#define USB_OTG_GUSBCFG_FORCEDEVMODE_MASK 0x40000000
#define USB_OTG_GUSBCFG_FORCEDEVMODE_POS 30
#define USB_OTG_GUSBCFG_FORCEHSTMODE_MASK 0x20000000
#define USB_OTG_GUSBCFG_FORCEHSTMODE_POS 29
#define USB_OTG_GUSBCFG_TXENDDELAY_MASK 0x10000000
#define USB_OTG_GUSBCFG_TXENDDELAY_POS 28
#define USB_OTG_GUSBCFG_IC_USBCAP_MASK 0x04000000
#define USB_OTG_GUSBCFG_IC_USBCAP_POS 26
#define USB_OTG_GUSBCFG_ULPI_MASK 0x02000000
#define USB_OTG_GUSBCFG_ULPI_POS 25
#define USB_OTG_GUSBCFG_INDICATOR_MASK 0x01000000
#define USB_OTG_GUSBCFG_INDICATOR_POS 24
#define USB_OTG_GUSBCFG_COMPLEMENT_MASK 0x00800000
#define USB_OTG_GUSBCFG_COMPLEMENT_POS 23
#define USB_OTG_GUSBCFG_TERMSELDLPULSE_MASK 0x00400000
#define USB_OTG_GUSBCFG_TERMSELDLPULSE_POS 22
#define USB_OTG_GUSBCFG_ULPIEXTVBUSINDICATOR_MASK 0x00200000
#define USB_OTG_GUSBCFG_ULPIEXTVBUSINDICATOR_POS 21
#define USB_OTG_GUSBCFG_ULPIEXTVBUSDRV_MASK 0x00100000
#define USB_OTG_GUSBCFG_ULPIEXTVBUSDRV_POS 20
#define USB_OTG_GUSBCFG_ULPICLKSUSM_MASK 0x00080000
#define USB_OTG_GUSBCFG_ULPICLKSUSM_POS 19
#define USB_OTG_GUSBCFG_ULPIAUTORES_MASK 0x00040000
#define USB_OTG_GUSBCFG_ULPIAUTORES_POS 18
#define USB_OTG_GUSBCFG_USBTRDTIM_MASK 0x00003C00
#define USB_OTG_GUSBCFG_USBTRDTIM_POS 10
#define USB_OTG_GUSBCFG_HNPCAP_MASK 0x00000200
#define USB_OTG_GUSBCFG_HNPCAP_POS 9
#define USB_OTG_GUSBCFG_SRPCAP_MASK 0x00000100
#define USB_OTG_GUSBCFG_SRPCAP_POS 8
#define USB_OTG_GUSBCFG_DDRSEL_MASK 0x00000080
#define USB_OTG_GUSBCFG_DDRSEL_POS 7
#define USB_OTG_GUSBCFG_PHYSEL_MASK 0x00000040
#define USB_OTG_GUSBCFG_PHYSEL_POS 6
#define USB_OTG_GUSBCFG_FSINTF_MASK 0x00000020
#define USB_OTG_GUSBCFG_FSINTF_POS 5
#define USB_OTG_GUSBCFG_ULPI_UTMI_SEL_MASK 0x00000010
#define USB_OTG_GUSBCFG_ULPI_UTMI_SEL_POS 4
#define USB_OTG_GUSBCFG_PHYIF_MASK 0x00000008
#define USB_OTG_GUSBCFG_PHYIF_POS 3
#define USB_OTG_GUSBCFG_TOUTCAL_MASK 0x00000007
#define USB_OTG_GUSBCFG_TOUTCAL_POS 0

/* Bit fields of GRSTCTL register */
#define USB_OTG_GRSTCTL_AHBIDLE_MASK 0x80000000
#define USB_OTG_GRSTCTL_AHBIDLE_POS 31
#define USB_OTG_GRSTCTL_DMAREQ_MASK 0x40000000
#define USB_OTG_GRSTCTL_DMAREQ_POS 30
#define USB_OTG_GRSTCTL_TXFNUM_MASK 0x000007C0
#define USB_OTG_GRSTCTL_TXFNUM_POS 6
#define USB_OTG_GRSTCTL_TXFFLSH_MASK 0x00000020
#define USB_OTG_GRSTCTL_TXFFLSH_POS 5
#define USB_OTG_GRSTCTL_RXFFLSH_MASK 0x00000010
#define USB_OTG_GRSTCTL_RXFFLSH_POS 4
#define USB_OTG_GRSTCTL_FRMCNTRRST_MASK 0x00000004
#define USB_OTG_GRSTCTL_FRMCNTRRST_POS 2
#define USB_OTG_GRSTCTL_PIUFSSFTRST_MASK 0x00000002
#define USB_OTG_GRSTCTL_PIUFSSFTRST_POS 1
#define USB_OTG_GRSTCTL_CSFTRST_MASK 0x00000001
#define USB_OTG_GRSTCTL_CSFTRST_POS 0

/* Bit fields of GINTSTS register */
#define USB_OTG_GINTSTS_WKUPINT_MASK 0x80000000
#define USB_OTG_GINTSTS_WKUPINT_POS 31
#define USB_OTG_GINTSTS_SESSREQINT_MASK 0x40000000
#define USB_OTG_GINTSTS_SESSREQINT_POS 30
#define USB_OTG_GINTSTS_DISCONNINT_MASK 0x20000000
#define USB_OTG_GINTSTS_DISCONNINT_POS 29
#define USB_OTG_GINTSTS_CONIDSTSCHNG_MASK 0x10000000
#define USB_OTG_GINTSTS_CONIDSTSCHNG_POS 28
#define USB_OTG_GINTSTS_PTXFEMP_MASK 0x04000000
#define USB_OTG_GINTSTS_PTXFEMP_POS 26
#define USB_OTG_GINTSTS_HCHINT_MASK 0x02000000
#define USB_OTG_GINTSTS_HCHINT_POS 25
#define USB_OTG_GINTSTS_PRTINT_MASK 0x01000000
#define USB_OTG_GINTSTS_PRTINT_POS 24
#define USB_OTG_GINTSTS_RESETDET_MASK 0x00800000
#define USB_OTG_GINTSTS_RESETDET_POS 23
#define USB_OTG_GINTSTS_FETSUSP_MASK 0x00400000
#define USB_OTG_GINTSTS_FETSUSP_POS 22
#define USB_OTG_GINTSTS_INCOMPLP_MASK 0x00200000
#define USB_OTG_GINTSTS_INCOMPLP_POS 21
#define USB_OTG_GINTSTS_INCOMPISOIN_MASK 0x00100000
#define USB_OTG_GINTSTS_INCOMPISOIN_POS 20
#define USB_OTG_GINTSTS_OEPINT_MASK 0x00080000
#define USB_OTG_GINTSTS_OEPINT_POS 19
#define USB_OTG_GINTSTS_IEPINT_MASK 0x00040000
#define USB_OTG_GINTSTS_IEPINT_POS 18
#define USB_OTG_GINTSTS_EPMIS_MASK 0x00020000
#define USB_OTG_GINTSTS_EPMIS_POS 17
#define USB_OTG_GINTSTS_EOPF_MASK 0x00008000
#define USB_OTG_GINTSTS_EOPF_POS 15
#define USB_OTG_GINTSTS_ISOOUTDROP_MASK 0x00004000
#define USB_OTG_GINTSTS_ISOOUTDROP_POS 14
#define USB_OTG_GINTSTS_ENUMDONE_MASK 0x00002000
#define USB_OTG_GINTSTS_ENUMDONE_POS 13
#define USB_OTG_GINTSTS_USBRST_MASK 0x00001000
#define USB_OTG_GINTSTS_USBRST_POS 12
#define USB_OTG_GINTSTS_USBSUSP_MASK 0x00000800
#define USB_OTG_GINTSTS_USBSUSP_POS 11
#define USB_OTG_GINTSTS_ERLYSUSP_MASK 0x00000400
#define USB_OTG_GINTSTS_ERLYSUSP_POS 10
#define USB_OTG_GINTSTS_GOUTNAKEFF_MASK 0x00000080
#define USB_OTG_GINTSTS_GOUTNAKEFF_POS 7
#define USB_OTG_GINTSTS_GINNAKEFF_MASK 0x00000040
#define USB_OTG_GINTSTS_GINNAKEFF_POS 6
#define USB_OTG_GINTSTS_NPTXFEMP_MASK 0x00000020
#define USB_OTG_GINTSTS_NPTXFEMP_POS 5
#define USB_OTG_GINTSTS_RXFLVL_MASK 0x00000010
#define USB_OTG_GINTSTS_RXFLVL_POS 4
#define USB_OTG_GINTSTS_SOF_MASK 0x00000008
#define USB_OTG_GINTSTS_SOF_POS 3
#define USB_OTG_GINTSTS_OTGINT_MASK 0x00000004
#define USB_OTG_GINTSTS_OTGINT_POS 2
#define USB_OTG_GINTSTS_MODEMIS_MASK 0x00000002
#define USB_OTG_GINTSTS_MODEMIS_POS 1
#define USB_OTG_GINTSTS_CURMOD_MASK 0x00000001
#define USB_OTG_GINTSTS_CURMOD_POS 0

/* Bit fields of GINTMSK register */
#define USB_OTG_GINTMSK_WKUPINTMSK_MASK 0x80000000
#define USB_OTG_GINTMSK_WKUPINTMSK_POS 31
#define USB_OTG_GINTMSK_SESSREQINTMSK_MASK 0x40000000
#define USB_OTG_GINTMSK_SESSREQINTMSK_POS 30
#define USB_OTG_GINTMSK_DISCONNINTMSK_MASK 0x20000000
#define USB_OTG_GINTMSK_DISCONNINTMSK_POS 29
#define USB_OTG_GINTMSK_CONIDSTSCHNGMSK_MASK 0x10000000
#define USB_OTG_GINTMSK_CONIDSTSCHNGMSK_POS 28
#define USB_OTG_GINTMSK_PTXFEMPMSK_MASK 0x04000000
#define USB_OTG_GINTMSK_PTXFEMPMSK_POS 26
#define USB_OTG_GINTMSK_HCHINTMSK_MASK 0x02000000
#define USB_OTG_GINTMSK_HCHINTMSK_POS 25
#define USB_OTG_GINTMSK_PRTINTMSK_MASK 0x01000000
#define USB_OTG_GINTMSK_PRTINTMSK_POS 24
#define USB_OTG_GINTMSK_RESETDETMSK_MASK 0x00800000
#define USB_OTG_GINTMSK_RESETDETMSK_POS 23
#define USB_OTG_GINTMSK_FETSUSPMSK_MASK 0x00400000
#define USB_OTG_GINTMSK_FETSUSPMSK_POS 22
#define USB_OTG_GINTMSK_INCOMPLPMSK_MASK 0x00200000
#define USB_OTG_GINTMSK_INCOMPLPMSK_POS 21
#define USB_OTG_GINTMSK_INCOMPISOINMSK_MASK 0x00100000
#define USB_OTG_GINTMSK_INCOMPISOINMSK_POS 20
#define USB_OTG_GINTMSK_OEPINTMSK_MASK 0x00080000
#define USB_OTG_GINTMSK_OEPINTMSK_POS 19
#define USB_OTG_GINTMSK_IEPINTMSK_MASK 0x00040000
#define USB_OTG_GINTMSK_IEPINTMSK_POS 18
#define USB_OTG_GINTMSK_EPMISMSK_MASK 0x00020000
#define USB_OTG_GINTMSK_EPMISMSK_POS 17
#define USB_OTG_GINTMSK_EOPFMSK_MASK 0x00008000
#define USB_OTG_GINTMSK_EOPFMSK_POS 15
#define USB_OTG_GINTMSK_ISOOUTDROPMSK_MASK 0x00004000
#define USB_OTG_GINTMSK_ISOOUTDROPMSK_POS 14
#define USB_OTG_GINTMSK_ENUMDONEMSK_MASK 0x00002000
#define USB_OTG_GINTMSK_ENUMDONEMSK_POS 13
#define USB_OTG_GINTMSK_USBRSTMSK_MASK 0x00001000
#define USB_OTG_GINTMSK_USBRSTMSK_POS 12
#define USB_OTG_GINTMSK_USBSUSPMSK_MASK 0x00000800
#define USB_OTG_GINTMSK_USBSUSPMSK_POS 11
#define USB_OTG_GINTMSK_ERLYSUSPMSK_MASK 0x00000400
#define USB_OTG_GINTMSK_ERLYSUSPMSK_POS 10
#define USB_OTG_GINTMSK_GOUTNAKEFFMSK_MASK 0x00000080
#define USB_OTG_GINTMSK_GOUTNAKEFFMSK_POS 7
#define USB_OTG_GINTMSK_GINNAKEFFMSK_MASK 0x00000040
#define USB_OTG_GINTMSK_GINNAKEFFMSK_POS 6
#define USB_OTG_GINTMSK_NPTXFEMPMSK_MASK 0x00000020
#define USB_OTG_GINTMSK_NPTXFEMPMSK_POS 5
#define USB_OTG_GINTMSK_RXFLVLMSK_MASK 0x00000010
#define USB_OTG_GINTMSK_RXFLVLMSK_POS 4
#define USB_OTG_GINTMSK_SOFMSK_MASK 0x00000008
#define USB_OTG_GINTMSK_SOFMSK_POS 3
#define USB_OTG_GINTMSK_OTGINTMSK_MASK 0x00000004
#define USB_OTG_GINTMSK_OTGINTMSK_POS 2
#define USB_OTG_GINTMSK_MODEMISMSK_MASK 0x00000002
#define USB_OTG_GINTMSK_MODEMISMSK_POS 1

/* Bit fields of GRXSTSR register */
#define USB_OTG_GRXSTSR_FN_MASK 0x01E00000
#define USB_OTG_GRXSTSR_FN_POS 21
#define USB_OTG_GRXSTSR_PKTSTS_MASK 0x001E0000
#define USB_OTG_GRXSTSR_PKTSTS_POS 17
#define USB_OTG_GRXSTSR_DPID_MASK 0x00018000
#define USB_OTG_GRXSTSR_DPID_POS 15
#define USB_OTG_GRXSTSR_BCNT_MASK 0x00007FF0
#define USB_OTG_GRXSTSR_BCNT_POS 4
#define USB_OTG_GRXSTSR_CHNUM_MASK 0x0000000F
#define USB_OTG_GRXSTSR_CHNUM_POS 0

/* Bit fields of GRXSTSP register */
#define USB_OTG_GRXSTSP_FN_MASK 0x01E00000
#define USB_OTG_GRXSTSP_FN_POS 21
#define USB_OTG_GRXSTSP_PKTSTS_MASK 0x001E0000
#define USB_OTG_GRXSTSP_PKTSTS_POS 17
#define USB_OTG_GRXSTSP_DPID_MASK 0x00018000
#define USB_OTG_GRXSTSP_DPID_POS 15
#define USB_OTG_GRXSTSP_BCNT_MASK 0x00007FF0
#define USB_OTG_GRXSTSP_BCNT_POS 4
#define USB_OTG_GRXSTSP_CHNUM_MASK 0x0000000F
#define USB_OTG_GRXSTSP_CHNUM_POS 0

/* Bit fields of GRXFSIZ register */
#define USB_OTG_GRXFSIZ_RXFDEP_MASK 0x00003FFF
#define USB_OTG_GRXFSIZ_RXFDEP_POS 0

/* Bit fields of GNPTXFSIZ register */
#define USB_OTG_GNPTXFSIZ_NPTXFDEP_MASK 0xFFFF0000
#define USB_OTG_GNPTXFSIZ_NPTXFDEP_POS 16
#define USB_OTG_GNPTXFSIZ_NPTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_GNPTXFSIZ_NPTXFSTADDR_POS 0

/* Bit fields of GNPTXSTS register */
#define USB_OTG_GNPTXSTS_NPTXQTOP_MASK 0x7F000000
#define USB_OTG_GNPTXSTS_NPTXQTOP_POS 24
#define USB_OTG_GNPTXSTS_NPTXQSPCAVAIL_MASK 0x00FF0000
#define USB_OTG_GNPTXSTS_NPTXQSPCAVAIL_POS 16
#define USB_OTG_GNPTXSTS_NPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_GNPTXSTS_NPTXFSPCAVAIL_POS 0

/* Bit fields of GPVNDCTL register */
#define USB_OTG_GPVNDCTL_DISULPIDRVR_MASK 0x80000000
#define USB_OTG_GPVNDCTL_DISULPIDRVR_POS 31
#define USB_OTG_GPVNDCTL_VSTSDONE_MASK 0x08000000
#define USB_OTG_GPVNDCTL_VSTSDONE_POS 27
#define USB_OTG_GPVNDCTL_VSTSBSY_MASK 0x04000000
#define USB_OTG_GPVNDCTL_VSTSBSY_POS 26
#define USB_OTG_GPVNDCTL_NEWREGREQ_MASK 0x02000000
#define USB_OTG_GPVNDCTL_NEWREGREQ_POS 25
#define USB_OTG_GPVNDCTL_REGWR_MASK 0x00400000
#define USB_OTG_GPVNDCTL_REGWR_POS 22
#define USB_OTG_GPVNDCTL_REGADDR_MASK 0x003F0000
#define USB_OTG_GPVNDCTL_REGADDR_POS 16
#define USB_OTG_GPVNDCTL_VCTRL_MASK 0x0000FF00
#define USB_OTG_GPVNDCTL_VCTRL_POS 8
#define USB_OTG_GPVNDCTL_REGDATA_MASK 0x000000FF
#define USB_OTG_GPVNDCTL_REGDATA_POS 0

/* Bit fields of GGPIO register */
#define USB_OTG_GGPIO_GPO_MASK 0xFFFF0000
#define USB_OTG_GGPIO_GPO_POS 16
#define USB_OTG_GGPIO_GPI_MASK 0x0000FFFF
#define USB_OTG_GGPIO_GPI_POS 0

/* Bit fields of GUID register */
#define USB_OTG_GUID_GUID_MASK 0xFFFFFFFF
#define USB_OTG_GUID_GUID_POS 0

/* Bit fields of GSNPSID register */
#define USB_OTG_GSNPSID_SYNOPSYSID_MASK 0xFFFFFFFF
#define USB_OTG_GSNPSID_SYNOPSYSID_POS 0

/* Bit fields of GHWCFG1 register */
#define USB_OTG_GHWCFG1_EPDIR_MASK 0xFFFFFFFF
#define USB_OTG_GHWCFG1_EPDIR_POS 0

/* Bit fields of GHWCFG2 register */
#define USB_OTG_GHWCFG2_TKNQDEPTH_MASK 0x7C000000
#define USB_OTG_GHWCFG2_TKNQDEPTH_POS 26
#define USB_OTG_GHWCFG2_PTXQDEPTH_MASK 0x03000000
#define USB_OTG_GHWCFG2_PTXQDEPTH_POS 24
#define USB_OTG_GHWCFG2_NPTXQDEPTH_MASK 0x00C00000
#define USB_OTG_GHWCFG2_NPTXQDEPTH_POS 22
#define USB_OTG_GHWCFG2_MULTIPROCINTRPT_MASK 0x00100000
#define USB_OTG_GHWCFG2_MULTIPROCINTRPT_POS 20
#define USB_OTG_GHWCFG2_DYNFIFOSIZING_MASK 0x00080000
#define USB_OTG_GHWCFG2_DYNFIFOSIZING_POS 19
#define USB_OTG_GHWCFG2_PERIOSUPPORT_MASK 0x00040000
#define USB_OTG_GHWCFG2_PERIOSUPPORT_POS 18
#define USB_OTG_GHWCFG2_NUMHSTCHNL_MASK 0x0003C000
#define USB_OTG_GHWCFG2_NUMHSTCHNL_POS 14
#define USB_OTG_GHWCFG2_NUMDEVEPS_MASK 0x00003C00
#define USB_OTG_GHWCFG2_NUMDEVEPS_POS 10
#define USB_OTG_GHWCFG2_FSPHYTYPE_MASK 0x00000300
#define USB_OTG_GHWCFG2_FSPHYTYPE_POS 8
#define USB_OTG_GHWCFG2_HSPHYTYPE_MASK 0x000000C0
#define USB_OTG_GHWCFG2_HSPHYTYPE_POS 6
#define USB_OTG_GHWCFG2_SINGPNT_MASK 0x00000020
#define USB_OTG_GHWCFG2_SINGPNT_POS 5
#define USB_OTG_GHWCFG2_OTGARCH_MASK 0x00000018
#define USB_OTG_GHWCFG2_OTGARCH_POS 3
#define USB_OTG_GHWCFG2_OTGMODE_MASK 0x00000007
#define USB_OTG_GHWCFG2_OTGMODE_POS 0

/* Bit fields of GHWCFG3 register */
#define USB_OTG_GHWCFG3_DFIFODEPTH_MASK 0xFFFF0000
#define USB_OTG_GHWCFG3_DFIFODEPTH_POS 16
#define USB_OTG_GHWCFG3_LPMMODE_MASK 0x00008000
#define USB_OTG_GHWCFG3_LPMMODE_POS 15
#define USB_OTG_GHWCFG3_BCSUPPORT_MASK 0x00004000
#define USB_OTG_GHWCFG3_BCSUPPORT_POS 14
#define USB_OTG_GHWCFG3_HSICMODE_MASK 0x00002000
#define USB_OTG_GHWCFG3_HSICMODE_POS 13
#define USB_OTG_GHWCFG3_ADPSUPPORT_MASK 0x00001000
#define USB_OTG_GHWCFG3_ADPSUPPORT_POS 12
#define USB_OTG_GHWCFG3_RSTTYPE_MASK 0x00000800
#define USB_OTG_GHWCFG3_RSTTYPE_POS 11
#define USB_OTG_GHWCFG3_OPTFEATURE_MASK 0x00000400
#define USB_OTG_GHWCFG3_OPTFEATURE_POS 10
#define USB_OTG_GHWCFG3_VNDCTLSUPT_MASK 0x00000200
#define USB_OTG_GHWCFG3_VNDCTLSUPT_POS 9
#define USB_OTG_GHWCFG3_I2CINTSEL_MASK 0x00000100
#define USB_OTG_GHWCFG3_I2CINTSEL_POS 8
#define USB_OTG_GHWCFG3_OTGEN_MASK 0x00000080
#define USB_OTG_GHWCFG3_OTGEN_POS 7
#define USB_OTG_GHWCFG3_PKTSIZEWIDTH_MASK 0x00000070
#define USB_OTG_GHWCFG3_PKTSIZEWIDTH_POS 4
#define USB_OTG_GHWCFG3_XFERSIZEWIDTH_MASK 0x0000000F
#define USB_OTG_GHWCFG3_XFERSIZEWIDTH_POS 0

/* Bit fields of GHWCFG4 register */
#define USB_OTG_GHWCFG4_DESCDMA_MASK 0x80000000
#define USB_OTG_GHWCFG4_DESCDMA_POS 31
#define USB_OTG_GHWCFG4_DESCDMAENABLED_MASK 0x40000000
#define USB_OTG_GHWCFG4_DESCDMAENABLED_POS 30
#define USB_OTG_GHWCFG4_INEPS_MASK 0x3C000000
#define USB_OTG_GHWCFG4_INEPS_POS 26
#define USB_OTG_GHWCFG4_DEDFIFOMODE_MASK 0x02000000
#define USB_OTG_GHWCFG4_DEDFIFOMODE_POS 25
#define USB_OTG_GHWCFG4_SESSENDFLTR_MASK 0x01000000
#define USB_OTG_GHWCFG4_SESSENDFLTR_POS 24
#define USB_OTG_GHWCFG4_BVALIDFLTR_MASK 0x00800000
#define USB_OTG_GHWCFG4_BVALIDFLTR_POS 23
#define USB_OTG_GHWCFG4_AVALIDFLTR_MASK 0x00400000
#define USB_OTG_GHWCFG4_AVALIDFLTR_POS 22
#define USB_OTG_GHWCFG4_VBUSVALIDFLTR_MASK 0x00200000
#define USB_OTG_GHWCFG4_VBUSVALIDFLTR_POS 21
#define USB_OTG_GHWCFG4_IDDGFLTR_MASK 0x00100000
#define USB_OTG_GHWCFG4_IDDGFLTR_POS 20
#define USB_OTG_GHWCFG4_NUMCTLEPS_MASK 0x000F0000
#define USB_OTG_GHWCFG4_NUMCTLEPS_POS 16
#define USB_OTG_GHWCFG4_PHYDATAWIDTH_MASK 0x0000C000
#define USB_OTG_GHWCFG4_PHYDATAWIDTH_POS 14
#define USB_OTG_GHWCFG4_EXTENDEDHIBERNATION_MASK 0x00000080
#define USB_OTG_GHWCFG4_EXTENDEDHIBERNATION_POS 7
#define USB_OTG_GHWCFG4_HIBERNATION_MASK 0x00000040
#define USB_OTG_GHWCFG4_HIBERNATION_POS 6
#define USB_OTG_GHWCFG4_AHBFREQ_MASK 0x00000020
#define USB_OTG_GHWCFG4_AHBFREQ_POS 5
#define USB_OTG_GHWCFG4_PARTIALPWRDN_MASK 0x00000010
#define USB_OTG_GHWCFG4_PARTIALPWRDN_POS 4
#define USB_OTG_GHWCFG4_NUMDEVPERIOEPS_MASK 0x0000000F
#define USB_OTG_GHWCFG4_NUMDEVPERIOEPS_POS 0

/* Bit fields of GDFIFOCFG register */
#define USB_OTG_GDFIFOCFG_EPINFOBASEADDR_MASK 0xFFFF0000
#define USB_OTG_GDFIFOCFG_EPINFOBASEADDR_POS 16
#define USB_OTG_GDFIFOCFG_GDFIFOCFG_MASK 0x0000FFFF
#define USB_OTG_GDFIFOCFG_GDFIFOCFG_POS 0

/* Bit fields of HPTXFSIZ register */
#define USB_OTG_HPTXFSIZ_PTXFSIZE_MASK 0x3FFF0000
#define USB_OTG_HPTXFSIZ_PTXFSIZE_POS 16
#define USB_OTG_HPTXFSIZ_PTXFSTADDR_MASK 0x00007FFF
#define USB_OTG_HPTXFSIZ_PTXFSTADDR_POS 0

/* Bit fields of DIEPTXF1 register */
#define USB_OTG_DIEPTXF1_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF1_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF1_INEPNTXFSTADDR_MASK 0x00007FFF
#define USB_OTG_DIEPTXF1_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF2 register */
#define USB_OTG_DIEPTXF2_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF2_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF2_INEPNTXFSTADDR_MASK 0x00007FFF
#define USB_OTG_DIEPTXF2_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF3 register */
#define USB_OTG_DIEPTXF3_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF3_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF3_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF3_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF4 register */
#define USB_OTG_DIEPTXF4_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF4_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF4_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF4_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF5 register */
#define USB_OTG_DIEPTXF5_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF5_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF5_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF5_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF6 register */
#define USB_OTG_DIEPTXF6_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF6_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF6_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF6_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF7 register */
#define USB_OTG_DIEPTXF7_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF7_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF7_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF7_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF8 register */
#define USB_OTG_DIEPTXF8_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF8_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF8_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF8_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF9 register */
#define USB_OTG_DIEPTXF9_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF9_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF9_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF9_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF10 register */
#define USB_OTG_DIEPTXF10_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF10_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF10_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF10_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF11 register */
#define USB_OTG_DIEPTXF11_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF11_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF11_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF11_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF12 register */
#define USB_OTG_DIEPTXF12_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF12_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF12_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF12_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF13 register */
#define USB_OTG_DIEPTXF13_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF13_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF13_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF13_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF14 register */
#define USB_OTG_DIEPTXF14_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF14_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF14_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF14_INEPNTXFSTADDR_POS 0

/* Bit fields of DIEPTXF15 register */
#define USB_OTG_DIEPTXF15_INEPNTXFDEP_MASK 0x3FFF0000
#define USB_OTG_DIEPTXF15_INEPNTXFDEP_POS 16
#define USB_OTG_DIEPTXF15_INEPNTXFSTADDR_MASK 0x0000FFFF
#define USB_OTG_DIEPTXF15_INEPNTXFSTADDR_POS 0

/* Bit fields of HCFG register */
#define USB_OTG_HCFG_MODECHTIMEN_MASK 0x80000000
#define USB_OTG_HCFG_MODECHTIMEN_POS 31
#define USB_OTG_HCFG_PERSCHEDENA_MASK 0x04000000
#define USB_OTG_HCFG_PERSCHEDENA_POS 26
#define USB_OTG_HCFG_FRLISTEN_MASK 0x03000000
#define USB_OTG_HCFG_FRLISTEN_POS 24
#define USB_OTG_HCFG_DESCDMA_MASK 0x00800000
#define USB_OTG_HCFG_DESCDMA_POS 23
#define USB_OTG_HCFG_RESVALID_MASK 0x0000FF00
#define USB_OTG_HCFG_RESVALID_POS 8
#define USB_OTG_HCFG_ENA32KHZS_MASK 0x00000080
#define USB_OTG_HCFG_ENA32KHZS_POS 7
#define USB_OTG_HCFG_FSLSSUPP_MASK 0x00000004
#define USB_OTG_HCFG_FSLSSUPP_POS 2
#define USB_OTG_HCFG_FSLSPCLKSEL_MASK 0x00000003
#define USB_OTG_HCFG_FSLSPCLKSEL_POS 0

/* Bit fields of HFIR register */
#define USB_OTG_HFIR_HFIRRLDCTRL_MASK 0x00010000
#define USB_OTG_HFIR_HFIRRLDCTRL_POS 16
#define USB_OTG_HFIR_FRINT_MASK 0x0000FFFF
#define USB_OTG_HFIR_FRINT_POS 0

/* Bit fields of HFNUM register */
#define USB_OTG_HFNUM_FRREM_MASK 0xFFFF0000
#define USB_OTG_HFNUM_FRREM_POS 16
#define USB_OTG_HFNUM_FRNUM_MASK 0x0000FFFF
#define USB_OTG_HFNUM_FRNUM_POS 0

/* Bit fields of HPTXSTS register */
#define USB_OTG_HPTXSTS_PTXQTOP_MASK 0xFF000000
#define USB_OTG_HPTXSTS_PTXQTOP_POS 24
#define USB_OTG_HPTXSTS_PTXQSPCAVAIL_MASK 0x00FF0000
#define USB_OTG_HPTXSTS_PTXQSPCAVAIL_POS 16
#define USB_OTG_HPTXSTS_PTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_HPTXSTS_PTXFSPCAVAIL_POS 0

/* Bit fields of HAINT register */
#define USB_OTG_HAINT_HAINT_MASK 0x0000FFFF
#define USB_OTG_HAINT_HAINT_POS 0

/* Bit fields of HAINTMSK register */
#define USB_OTG_HAINTMSK_HAINTMSK_MASK 0x0000FFFF
#define USB_OTG_HAINTMSK_HAINTMSK_POS 0

/* Bit fields of HFLBAddr register */
#define USB_OTG_HFLBADDR_HFLBADDR_MASK 0xFFFFFFFF
#define USB_OTG_HFLBADDR_HFLBADDR_POS 0

/* Bit fields of HPRT register */
#define USB_OTG_HPRT_PRTSPD_MASK 0x00060000
#define USB_OTG_HPRT_PRTSPD_POS 17
#define USB_OTG_HPRT_PRTTSTCTL_MASK 0x0001E000
#define USB_OTG_HPRT_PRTTSTCTL_POS 13
#define USB_OTG_HPRT_PRTPWR_MASK 0x00001000
#define USB_OTG_HPRT_PRTPWR_POS 12
#define USB_OTG_HPRT_PRTLNSTS_MASK 0x00000C00
#define USB_OTG_HPRT_PRTLNSTS_POS 10
#define USB_OTG_HPRT_PRTRST_MASK 0x00000100
#define USB_OTG_HPRT_PRTRST_POS 8
#define USB_OTG_HPRT_PRTSUSP_MASK 0x00000080
#define USB_OTG_HPRT_PRTSUSP_POS 7
#define USB_OTG_HPRT_PRTRES_MASK 0x00000040
#define USB_OTG_HPRT_PRTRES_POS 6
#define USB_OTG_HPRT_PRTOVRCURRCHNG_MASK 0x00000020
#define USB_OTG_HPRT_PRTOVRCURRCHNG_POS 5
#define USB_OTG_HPRT_PRTOVRCURRACT_MASK 0x00000010
#define USB_OTG_HPRT_PRTOVRCURRACT_POS 4
#define USB_OTG_HPRT_PRTENCHNG_MASK 0x00000008
#define USB_OTG_HPRT_PRTENCHNG_POS 3
#define USB_OTG_HPRT_PRTENA_MASK 0x00000004
#define USB_OTG_HPRT_PRTENA_POS 2
#define USB_OTG_HPRT_PRTCONNDET_MASK 0x00000002
#define USB_OTG_HPRT_PRTCONNDET_POS 1
#define USB_OTG_HPRT_PRTCONNSTS_MASK 0x00000001
#define USB_OTG_HPRT_PRTCONNSTS_POS 0

/* Bit fields of HCCHAR0 register */
#define USB_OTG_HCCHAR0_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR0_CHENA_POS 31
#define USB_OTG_HCCHAR0_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR0_CHDIS_POS 30
#define USB_OTG_HCCHAR0_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR0_ODDFRM_POS 29
#define USB_OTG_HCCHAR0_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR0_DEVADDR_POS 22
#define USB_OTG_HCCHAR0_EC_MASK 0x00300000
#define USB_OTG_HCCHAR0_EC_POS 20
#define USB_OTG_HCCHAR0_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR0_EPTYPE_POS 18
#define USB_OTG_HCCHAR0_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR0_LSPDDEV_POS 17
#define USB_OTG_HCCHAR0_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR0_EPDIR_POS 15
#define USB_OTG_HCCHAR0_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR0_EPNUM_POS 11
#define USB_OTG_HCCHAR0_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR0_MPS_POS 0

/* Bit fields of HCSPLT0 register */
#define USB_OTG_HCSPLT0_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT0_SPLTENA_POS 31
#define USB_OTG_HCSPLT0_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT0_COMPSPLT_POS 16
#define USB_OTG_HCSPLT0_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT0_XACTPOS_POS 14
#define USB_OTG_HCSPLT0_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT0_HUBADDR_POS 7
#define USB_OTG_HCSPLT0_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT0_PRTADDR_POS 0

/* Bit fields of HCINT0 register */
#define USB_OTG_HCINT0_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT0_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT0_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT0_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT0_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT0_BNAINTR_POS 11
#define USB_OTG_HCINT0_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT0_DATATGLERR_POS 10
#define USB_OTG_HCINT0_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT0_FRMOVRUN_POS 9
#define USB_OTG_HCINT0_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT0_BBLERR_POS 8
#define USB_OTG_HCINT0_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT0_XACTERR_POS 7
#define USB_OTG_HCINT0_NYET_MASK 0x00000040
#define USB_OTG_HCINT0_NYET_POS 6
#define USB_OTG_HCINT0_ACK_MASK 0x00000020
#define USB_OTG_HCINT0_ACK_POS 5
#define USB_OTG_HCINT0_NAK_MASK 0x00000010
#define USB_OTG_HCINT0_NAK_POS 4
#define USB_OTG_HCINT0_STALL_MASK 0x00000008
#define USB_OTG_HCINT0_STALL_POS 3
#define USB_OTG_HCINT0_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT0_AHBERR_POS 2
#define USB_OTG_HCINT0_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT0_CHHLTD_POS 1
#define USB_OTG_HCINT0_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT0_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK0 register */
#define USB_OTG_HCINTMSK0_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK0_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK0_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK0_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK0_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK0_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK0_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK0_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK0_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK0_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK0_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK0_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK0_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK0_NYETMSK_POS 6
#define USB_OTG_HCINTMSK0_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK0_ACKMSK_POS 5
#define USB_OTG_HCINTMSK0_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK0_NAKMSK_POS 4
#define USB_OTG_HCINTMSK0_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK0_STALLMSK_POS 3
#define USB_OTG_HCINTMSK0_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK0_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK0_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK0_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK0_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK0_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ0 register */
#define USB_OTG_HCTSIZ0_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ0_DOPNG_POS 31
#define USB_OTG_HCTSIZ0_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ0_PID_POS 29
#define USB_OTG_HCTSIZ0_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ0_PKTCNT_POS 19
#define USB_OTG_HCTSIZ0_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ0_XFERSIZE_POS 0

/* Bit fields of HCDMA0 register */
#define USB_OTG_HCDMA0_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA0_DMAADDR_POS 0

/* Bit fields of HCDMAB0 register */
#define USB_OTG_HCDMAB0_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB0_HCDMAB_POS 0

/* Bit fields of HCCHAR1 register */
#define USB_OTG_HCCHAR1_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR1_CHENA_POS 31
#define USB_OTG_HCCHAR1_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR1_CHDIS_POS 30
#define USB_OTG_HCCHAR1_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR1_ODDFRM_POS 29
#define USB_OTG_HCCHAR1_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR1_DEVADDR_POS 22
#define USB_OTG_HCCHAR1_EC_MASK 0x00300000
#define USB_OTG_HCCHAR1_EC_POS 20
#define USB_OTG_HCCHAR1_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR1_EPTYPE_POS 18
#define USB_OTG_HCCHAR1_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR1_LSPDDEV_POS 17
#define USB_OTG_HCCHAR1_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR1_EPDIR_POS 15
#define USB_OTG_HCCHAR1_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR1_EPNUM_POS 11
#define USB_OTG_HCCHAR1_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR1_MPS_POS 0

/* Bit fields of HCSPLT1 register */
#define USB_OTG_HCSPLT1_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT1_SPLTENA_POS 31
#define USB_OTG_HCSPLT1_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT1_COMPSPLT_POS 16
#define USB_OTG_HCSPLT1_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT1_XACTPOS_POS 14
#define USB_OTG_HCSPLT1_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT1_HUBADDR_POS 7
#define USB_OTG_HCSPLT1_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT1_PRTADDR_POS 0

/* Bit fields of HCINT1 register */
#define USB_OTG_HCINT1_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT1_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT1_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT1_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT1_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT1_BNAINTR_POS 11
#define USB_OTG_HCINT1_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT1_DATATGLERR_POS 10
#define USB_OTG_HCINT1_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT1_FRMOVRUN_POS 9
#define USB_OTG_HCINT1_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT1_BBLERR_POS 8
#define USB_OTG_HCINT1_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT1_XACTERR_POS 7
#define USB_OTG_HCINT1_NYET_MASK 0x00000040
#define USB_OTG_HCINT1_NYET_POS 6
#define USB_OTG_HCINT1_ACK_MASK 0x00000020
#define USB_OTG_HCINT1_ACK_POS 5
#define USB_OTG_HCINT1_NAK_MASK 0x00000010
#define USB_OTG_HCINT1_NAK_POS 4
#define USB_OTG_HCINT1_STALL_MASK 0x00000008
#define USB_OTG_HCINT1_STALL_POS 3
#define USB_OTG_HCINT1_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT1_AHBERR_POS 2
#define USB_OTG_HCINT1_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT1_CHHLTD_POS 1
#define USB_OTG_HCINT1_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT1_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK1 register */
#define USB_OTG_HCINTMSK1_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK1_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK1_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK1_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK1_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK1_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK1_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK1_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK1_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK1_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK1_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK1_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK1_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK1_NYETMSK_POS 6
#define USB_OTG_HCINTMSK1_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK1_ACKMSK_POS 5
#define USB_OTG_HCINTMSK1_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK1_NAKMSK_POS 4
#define USB_OTG_HCINTMSK1_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK1_STALLMSK_POS 3
#define USB_OTG_HCINTMSK1_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK1_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK1_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK1_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK1_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK1_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ1 register */
#define USB_OTG_HCTSIZ1_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ1_DOPNG_POS 31
#define USB_OTG_HCTSIZ1_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ1_PID_POS 29
#define USB_OTG_HCTSIZ1_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ1_PKTCNT_POS 19
#define USB_OTG_HCTSIZ1_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ1_XFERSIZE_POS 0

/* Bit fields of HCDMA1 register */
#define USB_OTG_HCDMA1_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA1_DMAADDR_POS 0

/* Bit fields of HCDMAB1 register */
#define USB_OTG_HCDMAB1_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB1_HCDMAB_POS 0

/* Bit fields of HCCHAR2 register */
#define USB_OTG_HCCHAR2_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR2_CHENA_POS 31
#define USB_OTG_HCCHAR2_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR2_CHDIS_POS 30
#define USB_OTG_HCCHAR2_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR2_ODDFRM_POS 29
#define USB_OTG_HCCHAR2_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR2_DEVADDR_POS 22
#define USB_OTG_HCCHAR2_EC_MASK 0x00300000
#define USB_OTG_HCCHAR2_EC_POS 20
#define USB_OTG_HCCHAR2_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR2_EPTYPE_POS 18
#define USB_OTG_HCCHAR2_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR2_LSPDDEV_POS 17
#define USB_OTG_HCCHAR2_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR2_EPDIR_POS 15
#define USB_OTG_HCCHAR2_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR2_EPNUM_POS 11
#define USB_OTG_HCCHAR2_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR2_MPS_POS 0

/* Bit fields of HCSPLT2 register */
#define USB_OTG_HCSPLT2_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT2_SPLTENA_POS 31
#define USB_OTG_HCSPLT2_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT2_COMPSPLT_POS 16
#define USB_OTG_HCSPLT2_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT2_XACTPOS_POS 14
#define USB_OTG_HCSPLT2_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT2_HUBADDR_POS 7
#define USB_OTG_HCSPLT2_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT2_PRTADDR_POS 0

/* Bit fields of HCINT2 register */
#define USB_OTG_HCINT2_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT2_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT2_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT2_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT2_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT2_BNAINTR_POS 11
#define USB_OTG_HCINT2_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT2_DATATGLERR_POS 10
#define USB_OTG_HCINT2_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT2_FRMOVRUN_POS 9
#define USB_OTG_HCINT2_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT2_BBLERR_POS 8
#define USB_OTG_HCINT2_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT2_XACTERR_POS 7
#define USB_OTG_HCINT2_NYET_MASK 0x00000040
#define USB_OTG_HCINT2_NYET_POS 6
#define USB_OTG_HCINT2_ACK_MASK 0x00000020
#define USB_OTG_HCINT2_ACK_POS 5
#define USB_OTG_HCINT2_NAK_MASK 0x00000010
#define USB_OTG_HCINT2_NAK_POS 4
#define USB_OTG_HCINT2_STALL_MASK 0x00000008
#define USB_OTG_HCINT2_STALL_POS 3
#define USB_OTG_HCINT2_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT2_AHBERR_POS 2
#define USB_OTG_HCINT2_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT2_CHHLTD_POS 1
#define USB_OTG_HCINT2_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT2_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK2 register */
#define USB_OTG_HCINTMSK2_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK2_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK2_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK2_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK2_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK2_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK2_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK2_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK2_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK2_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK2_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK2_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK2_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK2_NYETMSK_POS 6
#define USB_OTG_HCINTMSK2_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK2_ACKMSK_POS 5
#define USB_OTG_HCINTMSK2_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK2_NAKMSK_POS 4
#define USB_OTG_HCINTMSK2_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK2_STALLMSK_POS 3
#define USB_OTG_HCINTMSK2_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK2_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK2_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK2_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK2_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK2_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ2 register */
#define USB_OTG_HCTSIZ2_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ2_DOPNG_POS 31
#define USB_OTG_HCTSIZ2_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ2_PID_POS 29
#define USB_OTG_HCTSIZ2_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ2_PKTCNT_POS 19
#define USB_OTG_HCTSIZ2_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ2_XFERSIZE_POS 0

/* Bit fields of HCDMA2 register */
#define USB_OTG_HCDMA2_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA2_DMAADDR_POS 0

/* Bit fields of HCDMAB2 register */
#define USB_OTG_HCDMAB2_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB2_HCDMAB_POS 0

/* Bit fields of HCCHAR3 register */
#define USB_OTG_HCCHAR3_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR3_CHENA_POS 31
#define USB_OTG_HCCHAR3_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR3_CHDIS_POS 30
#define USB_OTG_HCCHAR3_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR3_ODDFRM_POS 29
#define USB_OTG_HCCHAR3_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR3_DEVADDR_POS 22
#define USB_OTG_HCCHAR3_EC_MASK 0x00300000
#define USB_OTG_HCCHAR3_EC_POS 20
#define USB_OTG_HCCHAR3_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR3_EPTYPE_POS 18
#define USB_OTG_HCCHAR3_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR3_LSPDDEV_POS 17
#define USB_OTG_HCCHAR3_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR3_EPDIR_POS 15
#define USB_OTG_HCCHAR3_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR3_EPNUM_POS 11
#define USB_OTG_HCCHAR3_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR3_MPS_POS 0

/* Bit fields of HCSPLT3 register */
#define USB_OTG_HCSPLT3_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT3_SPLTENA_POS 31
#define USB_OTG_HCSPLT3_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT3_COMPSPLT_POS 16
#define USB_OTG_HCSPLT3_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT3_XACTPOS_POS 14
#define USB_OTG_HCSPLT3_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT3_HUBADDR_POS 7
#define USB_OTG_HCSPLT3_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT3_PRTADDR_POS 0

/* Bit fields of HCINT3 register */
#define USB_OTG_HCINT3_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT3_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT3_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT3_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT3_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT3_BNAINTR_POS 11
#define USB_OTG_HCINT3_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT3_DATATGLERR_POS 10
#define USB_OTG_HCINT3_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT3_FRMOVRUN_POS 9
#define USB_OTG_HCINT3_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT3_BBLERR_POS 8
#define USB_OTG_HCINT3_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT3_XACTERR_POS 7
#define USB_OTG_HCINT3_NYET_MASK 0x00000040
#define USB_OTG_HCINT3_NYET_POS 6
#define USB_OTG_HCINT3_ACK_MASK 0x00000020
#define USB_OTG_HCINT3_ACK_POS 5
#define USB_OTG_HCINT3_NAK_MASK 0x00000010
#define USB_OTG_HCINT3_NAK_POS 4
#define USB_OTG_HCINT3_STALL_MASK 0x00000008
#define USB_OTG_HCINT3_STALL_POS 3
#define USB_OTG_HCINT3_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT3_AHBERR_POS 2
#define USB_OTG_HCINT3_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT3_CHHLTD_POS 1
#define USB_OTG_HCINT3_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT3_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK3 register */
#define USB_OTG_HCINTMSK3_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK3_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK3_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK3_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK3_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK3_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK3_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK3_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK3_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK3_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK3_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK3_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK3_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK3_NYETMSK_POS 6
#define USB_OTG_HCINTMSK3_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK3_ACKMSK_POS 5
#define USB_OTG_HCINTMSK3_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK3_NAKMSK_POS 4
#define USB_OTG_HCINTMSK3_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK3_STALLMSK_POS 3
#define USB_OTG_HCINTMSK3_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK3_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK3_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK3_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK3_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK3_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ3 register */
#define USB_OTG_HCTSIZ3_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ3_DOPNG_POS 31
#define USB_OTG_HCTSIZ3_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ3_PID_POS 29
#define USB_OTG_HCTSIZ3_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ3_PKTCNT_POS 19
#define USB_OTG_HCTSIZ3_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ3_XFERSIZE_POS 0

/* Bit fields of HCDMA3 register */
#define USB_OTG_HCDMA3_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA3_DMAADDR_POS 0

/* Bit fields of HCDMAB3 register */
#define USB_OTG_HCDMAB3_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB3_HCDMAB_POS 0

/* Bit fields of HCCHAR4 register */
#define USB_OTG_HCCHAR4_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR4_CHENA_POS 31
#define USB_OTG_HCCHAR4_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR4_CHDIS_POS 30
#define USB_OTG_HCCHAR4_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR4_ODDFRM_POS 29
#define USB_OTG_HCCHAR4_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR4_DEVADDR_POS 22
#define USB_OTG_HCCHAR4_EC_MASK 0x00300000
#define USB_OTG_HCCHAR4_EC_POS 20
#define USB_OTG_HCCHAR4_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR4_EPTYPE_POS 18
#define USB_OTG_HCCHAR4_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR4_LSPDDEV_POS 17
#define USB_OTG_HCCHAR4_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR4_EPDIR_POS 15
#define USB_OTG_HCCHAR4_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR4_EPNUM_POS 11
#define USB_OTG_HCCHAR4_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR4_MPS_POS 0

/* Bit fields of HCSPLT4 register */
#define USB_OTG_HCSPLT4_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT4_SPLTENA_POS 31
#define USB_OTG_HCSPLT4_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT4_COMPSPLT_POS 16
#define USB_OTG_HCSPLT4_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT4_XACTPOS_POS 14
#define USB_OTG_HCSPLT4_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT4_HUBADDR_POS 7
#define USB_OTG_HCSPLT4_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT4_PRTADDR_POS 0

/* Bit fields of HCINT4 register */
#define USB_OTG_HCINT4_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT4_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT4_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT4_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT4_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT4_BNAINTR_POS 11
#define USB_OTG_HCINT4_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT4_DATATGLERR_POS 10
#define USB_OTG_HCINT4_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT4_FRMOVRUN_POS 9
#define USB_OTG_HCINT4_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT4_BBLERR_POS 8
#define USB_OTG_HCINT4_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT4_XACTERR_POS 7
#define USB_OTG_HCINT4_NYET_MASK 0x00000040
#define USB_OTG_HCINT4_NYET_POS 6
#define USB_OTG_HCINT4_ACK_MASK 0x00000020
#define USB_OTG_HCINT4_ACK_POS 5
#define USB_OTG_HCINT4_NAK_MASK 0x00000010
#define USB_OTG_HCINT4_NAK_POS 4
#define USB_OTG_HCINT4_STALL_MASK 0x00000008
#define USB_OTG_HCINT4_STALL_POS 3
#define USB_OTG_HCINT4_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT4_AHBERR_POS 2
#define USB_OTG_HCINT4_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT4_CHHLTD_POS 1
#define USB_OTG_HCINT4_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT4_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK4 register */
#define USB_OTG_HCINTMSK4_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK4_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK4_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK4_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK4_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK4_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK4_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK4_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK4_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK4_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK4_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK4_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK4_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK4_NYETMSK_POS 6
#define USB_OTG_HCINTMSK4_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK4_ACKMSK_POS 5
#define USB_OTG_HCINTMSK4_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK4_NAKMSK_POS 4
#define USB_OTG_HCINTMSK4_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK4_STALLMSK_POS 3
#define USB_OTG_HCINTMSK4_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK4_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK4_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK4_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK4_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK4_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ4 register */
#define USB_OTG_HCTSIZ4_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ4_DOPNG_POS 31
#define USB_OTG_HCTSIZ4_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ4_PID_POS 29
#define USB_OTG_HCTSIZ4_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ4_PKTCNT_POS 19
#define USB_OTG_HCTSIZ4_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ4_XFERSIZE_POS 0

/* Bit fields of HCDMA4 register */
#define USB_OTG_HCDMA4_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA4_DMAADDR_POS 0

/* Bit fields of HCDMAB4 register */
#define USB_OTG_HCDMAB4_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB4_HCDMAB_POS 0

/* Bit fields of HCCHAR5 register */
#define USB_OTG_HCCHAR5_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR5_CHENA_POS 31
#define USB_OTG_HCCHAR5_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR5_CHDIS_POS 30
#define USB_OTG_HCCHAR5_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR5_ODDFRM_POS 29
#define USB_OTG_HCCHAR5_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR5_DEVADDR_POS 22
#define USB_OTG_HCCHAR5_EC_MASK 0x00300000
#define USB_OTG_HCCHAR5_EC_POS 20
#define USB_OTG_HCCHAR5_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR5_EPTYPE_POS 18
#define USB_OTG_HCCHAR5_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR5_LSPDDEV_POS 17
#define USB_OTG_HCCHAR5_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR5_EPDIR_POS 15
#define USB_OTG_HCCHAR5_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR5_EPNUM_POS 11
#define USB_OTG_HCCHAR5_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR5_MPS_POS 0

/* Bit fields of HCSPLT5 register */
#define USB_OTG_HCSPLT5_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT5_SPLTENA_POS 31
#define USB_OTG_HCSPLT5_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT5_COMPSPLT_POS 16
#define USB_OTG_HCSPLT5_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT5_XACTPOS_POS 14
#define USB_OTG_HCSPLT5_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT5_HUBADDR_POS 7
#define USB_OTG_HCSPLT5_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT5_PRTADDR_POS 0

/* Bit fields of HCINT5 register */
#define USB_OTG_HCINT5_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT5_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT5_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT5_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT5_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT5_BNAINTR_POS 11
#define USB_OTG_HCINT5_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT5_DATATGLERR_POS 10
#define USB_OTG_HCINT5_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT5_FRMOVRUN_POS 9
#define USB_OTG_HCINT5_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT5_BBLERR_POS 8
#define USB_OTG_HCINT5_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT5_XACTERR_POS 7
#define USB_OTG_HCINT5_NYET_MASK 0x00000040
#define USB_OTG_HCINT5_NYET_POS 6
#define USB_OTG_HCINT5_ACK_MASK 0x00000020
#define USB_OTG_HCINT5_ACK_POS 5
#define USB_OTG_HCINT5_NAK_MASK 0x00000010
#define USB_OTG_HCINT5_NAK_POS 4
#define USB_OTG_HCINT5_STALL_MASK 0x00000008
#define USB_OTG_HCINT5_STALL_POS 3
#define USB_OTG_HCINT5_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT5_AHBERR_POS 2
#define USB_OTG_HCINT5_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT5_CHHLTD_POS 1
#define USB_OTG_HCINT5_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT5_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK5 register */
#define USB_OTG_HCINTMSK5_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK5_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK5_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK5_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK5_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK5_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK5_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK5_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK5_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK5_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK5_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK5_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK5_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK5_NYETMSK_POS 6
#define USB_OTG_HCINTMSK5_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK5_ACKMSK_POS 5
#define USB_OTG_HCINTMSK5_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK5_NAKMSK_POS 4
#define USB_OTG_HCINTMSK5_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK5_STALLMSK_POS 3
#define USB_OTG_HCINTMSK5_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK5_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK5_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK5_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK5_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK5_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ5 register */
#define USB_OTG_HCTSIZ5_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ5_DOPNG_POS 31
#define USB_OTG_HCTSIZ5_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ5_PID_POS 29
#define USB_OTG_HCTSIZ5_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ5_PKTCNT_POS 19
#define USB_OTG_HCTSIZ5_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ5_XFERSIZE_POS 0

/* Bit fields of HCDMA5 register */
#define USB_OTG_HCDMA5_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA5_DMAADDR_POS 0

/* Bit fields of HCDMAB5 register */
#define USB_OTG_HCDMAB5_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB5_HCDMAB_POS 0

/* Bit fields of HCCHAR6 register */
#define USB_OTG_HCCHAR6_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR6_CHENA_POS 31
#define USB_OTG_HCCHAR6_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR6_CHDIS_POS 30
#define USB_OTG_HCCHAR6_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR6_ODDFRM_POS 29
#define USB_OTG_HCCHAR6_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR6_DEVADDR_POS 22
#define USB_OTG_HCCHAR6_EC_MASK 0x00300000
#define USB_OTG_HCCHAR6_EC_POS 20
#define USB_OTG_HCCHAR6_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR6_EPTYPE_POS 18
#define USB_OTG_HCCHAR6_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR6_LSPDDEV_POS 17
#define USB_OTG_HCCHAR6_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR6_EPDIR_POS 15
#define USB_OTG_HCCHAR6_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR6_EPNUM_POS 11
#define USB_OTG_HCCHAR6_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR6_MPS_POS 0

/* Bit fields of HCSPLT6 register */
#define USB_OTG_HCSPLT6_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT6_SPLTENA_POS 31
#define USB_OTG_HCSPLT6_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT6_COMPSPLT_POS 16
#define USB_OTG_HCSPLT6_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT6_XACTPOS_POS 14
#define USB_OTG_HCSPLT6_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT6_HUBADDR_POS 7
#define USB_OTG_HCSPLT6_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT6_PRTADDR_POS 0

/* Bit fields of HCINT6 register */
#define USB_OTG_HCINT6_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT6_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT6_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT6_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT6_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT6_BNAINTR_POS 11
#define USB_OTG_HCINT6_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT6_DATATGLERR_POS 10
#define USB_OTG_HCINT6_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT6_FRMOVRUN_POS 9
#define USB_OTG_HCINT6_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT6_BBLERR_POS 8
#define USB_OTG_HCINT6_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT6_XACTERR_POS 7
#define USB_OTG_HCINT6_NYET_MASK 0x00000040
#define USB_OTG_HCINT6_NYET_POS 6
#define USB_OTG_HCINT6_ACK_MASK 0x00000020
#define USB_OTG_HCINT6_ACK_POS 5
#define USB_OTG_HCINT6_NAK_MASK 0x00000010
#define USB_OTG_HCINT6_NAK_POS 4
#define USB_OTG_HCINT6_STALL_MASK 0x00000008
#define USB_OTG_HCINT6_STALL_POS 3
#define USB_OTG_HCINT6_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT6_AHBERR_POS 2
#define USB_OTG_HCINT6_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT6_CHHLTD_POS 1
#define USB_OTG_HCINT6_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT6_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK6 register */
#define USB_OTG_HCINTMSK6_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK6_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK6_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK6_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK6_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK6_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK6_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK6_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK6_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK6_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK6_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK6_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK6_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK6_NYETMSK_POS 6
#define USB_OTG_HCINTMSK6_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK6_ACKMSK_POS 5
#define USB_OTG_HCINTMSK6_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK6_NAKMSK_POS 4
#define USB_OTG_HCINTMSK6_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK6_STALLMSK_POS 3
#define USB_OTG_HCINTMSK6_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK6_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK6_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK6_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK6_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK6_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ6 register */
#define USB_OTG_HCTSIZ6_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ6_DOPNG_POS 31
#define USB_OTG_HCTSIZ6_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ6_PID_POS 29
#define USB_OTG_HCTSIZ6_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ6_PKTCNT_POS 19
#define USB_OTG_HCTSIZ6_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ6_XFERSIZE_POS 0

/* Bit fields of HCDMA6 register */
#define USB_OTG_HCDMA6_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA6_DMAADDR_POS 0

/* Bit fields of HCDMAB6 register */
#define USB_OTG_HCDMAB6_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB6_HCDMAB_POS 0

/* Bit fields of HCCHAR7 register */
#define USB_OTG_HCCHAR7_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR7_CHENA_POS 31
#define USB_OTG_HCCHAR7_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR7_CHDIS_POS 30
#define USB_OTG_HCCHAR7_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR7_ODDFRM_POS 29
#define USB_OTG_HCCHAR7_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR7_DEVADDR_POS 22
#define USB_OTG_HCCHAR7_EC_MASK 0x00300000
#define USB_OTG_HCCHAR7_EC_POS 20
#define USB_OTG_HCCHAR7_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR7_EPTYPE_POS 18
#define USB_OTG_HCCHAR7_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR7_LSPDDEV_POS 17
#define USB_OTG_HCCHAR7_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR7_EPDIR_POS 15
#define USB_OTG_HCCHAR7_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR7_EPNUM_POS 11
#define USB_OTG_HCCHAR7_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR7_MPS_POS 0

/* Bit fields of HCSPLT7 register */
#define USB_OTG_HCSPLT7_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT7_SPLTENA_POS 31
#define USB_OTG_HCSPLT7_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT7_COMPSPLT_POS 16
#define USB_OTG_HCSPLT7_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT7_XACTPOS_POS 14
#define USB_OTG_HCSPLT7_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT7_HUBADDR_POS 7
#define USB_OTG_HCSPLT7_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT7_PRTADDR_POS 0

/* Bit fields of HCINT7 register */
#define USB_OTG_HCINT7_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT7_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT7_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT7_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT7_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT7_BNAINTR_POS 11
#define USB_OTG_HCINT7_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT7_DATATGLERR_POS 10
#define USB_OTG_HCINT7_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT7_FRMOVRUN_POS 9
#define USB_OTG_HCINT7_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT7_BBLERR_POS 8
#define USB_OTG_HCINT7_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT7_XACTERR_POS 7
#define USB_OTG_HCINT7_NYET_MASK 0x00000040
#define USB_OTG_HCINT7_NYET_POS 6
#define USB_OTG_HCINT7_ACK_MASK 0x00000020
#define USB_OTG_HCINT7_ACK_POS 5
#define USB_OTG_HCINT7_NAK_MASK 0x00000010
#define USB_OTG_HCINT7_NAK_POS 4
#define USB_OTG_HCINT7_STALL_MASK 0x00000008
#define USB_OTG_HCINT7_STALL_POS 3
#define USB_OTG_HCINT7_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT7_AHBERR_POS 2
#define USB_OTG_HCINT7_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT7_CHHLTD_POS 1
#define USB_OTG_HCINT7_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT7_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK7 register */
#define USB_OTG_HCINTMSK7_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK7_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK7_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK7_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK7_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK7_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK7_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK7_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK7_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK7_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK7_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK7_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK7_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK7_NYETMSK_POS 6
#define USB_OTG_HCINTMSK7_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK7_ACKMSK_POS 5
#define USB_OTG_HCINTMSK7_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK7_NAKMSK_POS 4
#define USB_OTG_HCINTMSK7_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK7_STALLMSK_POS 3
#define USB_OTG_HCINTMSK7_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK7_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK7_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK7_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK7_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK7_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ7 register */
#define USB_OTG_HCTSIZ7_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ7_DOPNG_POS 31
#define USB_OTG_HCTSIZ7_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ7_PID_POS 29
#define USB_OTG_HCTSIZ7_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ7_PKTCNT_POS 19
#define USB_OTG_HCTSIZ7_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ7_XFERSIZE_POS 0

/* Bit fields of HCDMA7 register */
#define USB_OTG_HCDMA7_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA7_DMAADDR_POS 0

/* Bit fields of HCDMAB7 register */
#define USB_OTG_HCDMAB7_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB7_HCDMAB_POS 0

/* Bit fields of HCCHAR8 register */
#define USB_OTG_HCCHAR8_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR8_CHENA_POS 31
#define USB_OTG_HCCHAR8_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR8_CHDIS_POS 30
#define USB_OTG_HCCHAR8_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR8_ODDFRM_POS 29
#define USB_OTG_HCCHAR8_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR8_DEVADDR_POS 22
#define USB_OTG_HCCHAR8_EC_MASK 0x00300000
#define USB_OTG_HCCHAR8_EC_POS 20
#define USB_OTG_HCCHAR8_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR8_EPTYPE_POS 18
#define USB_OTG_HCCHAR8_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR8_LSPDDEV_POS 17
#define USB_OTG_HCCHAR8_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR8_EPDIR_POS 15
#define USB_OTG_HCCHAR8_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR8_EPNUM_POS 11
#define USB_OTG_HCCHAR8_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR8_MPS_POS 0

/* Bit fields of HCSPLT8 register */
#define USB_OTG_HCSPLT8_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT8_SPLTENA_POS 31
#define USB_OTG_HCSPLT8_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT8_COMPSPLT_POS 16
#define USB_OTG_HCSPLT8_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT8_XACTPOS_POS 14
#define USB_OTG_HCSPLT8_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT8_HUBADDR_POS 7
#define USB_OTG_HCSPLT8_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT8_PRTADDR_POS 0

/* Bit fields of HCINT8 register */
#define USB_OTG_HCINT8_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT8_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT8_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT8_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT8_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT8_BNAINTR_POS 11
#define USB_OTG_HCINT8_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT8_DATATGLERR_POS 10
#define USB_OTG_HCINT8_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT8_FRMOVRUN_POS 9
#define USB_OTG_HCINT8_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT8_BBLERR_POS 8
#define USB_OTG_HCINT8_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT8_XACTERR_POS 7
#define USB_OTG_HCINT8_NYET_MASK 0x00000040
#define USB_OTG_HCINT8_NYET_POS 6
#define USB_OTG_HCINT8_ACK_MASK 0x00000020
#define USB_OTG_HCINT8_ACK_POS 5
#define USB_OTG_HCINT8_NAK_MASK 0x00000010
#define USB_OTG_HCINT8_NAK_POS 4
#define USB_OTG_HCINT8_STALL_MASK 0x00000008
#define USB_OTG_HCINT8_STALL_POS 3
#define USB_OTG_HCINT8_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT8_AHBERR_POS 2
#define USB_OTG_HCINT8_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT8_CHHLTD_POS 1
#define USB_OTG_HCINT8_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT8_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK8 register */
#define USB_OTG_HCINTMSK8_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK8_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK8_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK8_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK8_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK8_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK8_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK8_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK8_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK8_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK8_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK8_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK8_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK8_NYETMSK_POS 6
#define USB_OTG_HCINTMSK8_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK8_ACKMSK_POS 5
#define USB_OTG_HCINTMSK8_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK8_NAKMSK_POS 4
#define USB_OTG_HCINTMSK8_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK8_STALLMSK_POS 3
#define USB_OTG_HCINTMSK8_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK8_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK8_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK8_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK8_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK8_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ8 register */
#define USB_OTG_HCTSIZ8_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ8_DOPNG_POS 31
#define USB_OTG_HCTSIZ8_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ8_PID_POS 29
#define USB_OTG_HCTSIZ8_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ8_PKTCNT_POS 19
#define USB_OTG_HCTSIZ8_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ8_XFERSIZE_POS 0

/* Bit fields of HCDMA8 register */
#define USB_OTG_HCDMA8_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA8_DMAADDR_POS 0

/* Bit fields of HCDMAB8 register */
#define USB_OTG_HCDMAB8_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB8_HCDMAB_POS 0

/* Bit fields of HCCHAR9 register */
#define USB_OTG_HCCHAR9_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR9_CHENA_POS 31
#define USB_OTG_HCCHAR9_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR9_CHDIS_POS 30
#define USB_OTG_HCCHAR9_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR9_ODDFRM_POS 29
#define USB_OTG_HCCHAR9_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR9_DEVADDR_POS 22
#define USB_OTG_HCCHAR9_EC_MASK 0x00300000
#define USB_OTG_HCCHAR9_EC_POS 20
#define USB_OTG_HCCHAR9_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR9_EPTYPE_POS 18
#define USB_OTG_HCCHAR9_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR9_LSPDDEV_POS 17
#define USB_OTG_HCCHAR9_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR9_EPDIR_POS 15
#define USB_OTG_HCCHAR9_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR9_EPNUM_POS 11
#define USB_OTG_HCCHAR9_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR9_MPS_POS 0

/* Bit fields of HCSPLT9 register */
#define USB_OTG_HCSPLT9_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT9_SPLTENA_POS 31
#define USB_OTG_HCSPLT9_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT9_COMPSPLT_POS 16
#define USB_OTG_HCSPLT9_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT9_XACTPOS_POS 14
#define USB_OTG_HCSPLT9_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT9_HUBADDR_POS 7
#define USB_OTG_HCSPLT9_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT9_PRTADDR_POS 0

/* Bit fields of HCINT9 register */
#define USB_OTG_HCINT9_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT9_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT9_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT9_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT9_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT9_BNAINTR_POS 11
#define USB_OTG_HCINT9_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT9_DATATGLERR_POS 10
#define USB_OTG_HCINT9_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT9_FRMOVRUN_POS 9
#define USB_OTG_HCINT9_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT9_BBLERR_POS 8
#define USB_OTG_HCINT9_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT9_XACTERR_POS 7
#define USB_OTG_HCINT9_NYET_MASK 0x00000040
#define USB_OTG_HCINT9_NYET_POS 6
#define USB_OTG_HCINT9_ACK_MASK 0x00000020
#define USB_OTG_HCINT9_ACK_POS 5
#define USB_OTG_HCINT9_NAK_MASK 0x00000010
#define USB_OTG_HCINT9_NAK_POS 4
#define USB_OTG_HCINT9_STALL_MASK 0x00000008
#define USB_OTG_HCINT9_STALL_POS 3
#define USB_OTG_HCINT9_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT9_AHBERR_POS 2
#define USB_OTG_HCINT9_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT9_CHHLTD_POS 1
#define USB_OTG_HCINT9_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT9_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK9 register */
#define USB_OTG_HCINTMSK9_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK9_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK9_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK9_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK9_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK9_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK9_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK9_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK9_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK9_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK9_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK9_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK9_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK9_NYETMSK_POS 6
#define USB_OTG_HCINTMSK9_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK9_ACKMSK_POS 5
#define USB_OTG_HCINTMSK9_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK9_NAKMSK_POS 4
#define USB_OTG_HCINTMSK9_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK9_STALLMSK_POS 3
#define USB_OTG_HCINTMSK9_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK9_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK9_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK9_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK9_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK9_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ9 register */
#define USB_OTG_HCTSIZ9_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ9_DOPNG_POS 31
#define USB_OTG_HCTSIZ9_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ9_PID_POS 29
#define USB_OTG_HCTSIZ9_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ9_PKTCNT_POS 19
#define USB_OTG_HCTSIZ9_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ9_XFERSIZE_POS 0

/* Bit fields of HCDMA9 register */
#define USB_OTG_HCDMA9_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA9_DMAADDR_POS 0

/* Bit fields of HCDMAB9 register */
#define USB_OTG_HCDMAB9_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB9_HCDMAB_POS 0

/* Bit fields of HCCHAR10 register */
#define USB_OTG_HCCHAR10_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR10_CHENA_POS 31
#define USB_OTG_HCCHAR10_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR10_CHDIS_POS 30
#define USB_OTG_HCCHAR10_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR10_ODDFRM_POS 29
#define USB_OTG_HCCHAR10_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR10_DEVADDR_POS 22
#define USB_OTG_HCCHAR10_EC_MASK 0x00300000
#define USB_OTG_HCCHAR10_EC_POS 20
#define USB_OTG_HCCHAR10_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR10_EPTYPE_POS 18
#define USB_OTG_HCCHAR10_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR10_LSPDDEV_POS 17
#define USB_OTG_HCCHAR10_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR10_EPDIR_POS 15
#define USB_OTG_HCCHAR10_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR10_EPNUM_POS 11
#define USB_OTG_HCCHAR10_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR10_MPS_POS 0

/* Bit fields of HCSPLT10 register */
#define USB_OTG_HCSPLT10_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT10_SPLTENA_POS 31
#define USB_OTG_HCSPLT10_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT10_COMPSPLT_POS 16
#define USB_OTG_HCSPLT10_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT10_XACTPOS_POS 14
#define USB_OTG_HCSPLT10_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT10_HUBADDR_POS 7
#define USB_OTG_HCSPLT10_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT10_PRTADDR_POS 0

/* Bit fields of HCINT10 register */
#define USB_OTG_HCINT10_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT10_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT10_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT10_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT10_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT10_BNAINTR_POS 11
#define USB_OTG_HCINT10_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT10_DATATGLERR_POS 10
#define USB_OTG_HCINT10_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT10_FRMOVRUN_POS 9
#define USB_OTG_HCINT10_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT10_BBLERR_POS 8
#define USB_OTG_HCINT10_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT10_XACTERR_POS 7
#define USB_OTG_HCINT10_NYET_MASK 0x00000040
#define USB_OTG_HCINT10_NYET_POS 6
#define USB_OTG_HCINT10_ACK_MASK 0x00000020
#define USB_OTG_HCINT10_ACK_POS 5
#define USB_OTG_HCINT10_NAK_MASK 0x00000010
#define USB_OTG_HCINT10_NAK_POS 4
#define USB_OTG_HCINT10_STALL_MASK 0x00000008
#define USB_OTG_HCINT10_STALL_POS 3
#define USB_OTG_HCINT10_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT10_AHBERR_POS 2
#define USB_OTG_HCINT10_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT10_CHHLTD_POS 1
#define USB_OTG_HCINT10_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT10_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK10 register */
#define USB_OTG_HCINTMSK10_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK10_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK10_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK10_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK10_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK10_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK10_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK10_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK10_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK10_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK10_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK10_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK10_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK10_NYETMSK_POS 6
#define USB_OTG_HCINTMSK10_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK10_ACKMSK_POS 5
#define USB_OTG_HCINTMSK10_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK10_NAKMSK_POS 4
#define USB_OTG_HCINTMSK10_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK10_STALLMSK_POS 3
#define USB_OTG_HCINTMSK10_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK10_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK10_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK10_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK10_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK10_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ10 register */
#define USB_OTG_HCTSIZ10_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ10_DOPNG_POS 31
#define USB_OTG_HCTSIZ10_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ10_PID_POS 29
#define USB_OTG_HCTSIZ10_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ10_PKTCNT_POS 19
#define USB_OTG_HCTSIZ10_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ10_XFERSIZE_POS 0

/* Bit fields of HCDMA10 register */
#define USB_OTG_HCDMA10_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA10_DMAADDR_POS 0

/* Bit fields of HCDMAB10 register */
#define USB_OTG_HCDMAB10_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB10_HCDMAB_POS 0

/* Bit fields of HCCHAR11 register */
#define USB_OTG_HCCHAR11_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR11_CHENA_POS 31
#define USB_OTG_HCCHAR11_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR11_CHDIS_POS 30
#define USB_OTG_HCCHAR11_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR11_ODDFRM_POS 29
#define USB_OTG_HCCHAR11_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR11_DEVADDR_POS 22
#define USB_OTG_HCCHAR11_EC_MASK 0x00300000
#define USB_OTG_HCCHAR11_EC_POS 20
#define USB_OTG_HCCHAR11_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR11_EPTYPE_POS 18
#define USB_OTG_HCCHAR11_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR11_LSPDDEV_POS 17
#define USB_OTG_HCCHAR11_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR11_EPDIR_POS 15
#define USB_OTG_HCCHAR11_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR11_EPNUM_POS 11
#define USB_OTG_HCCHAR11_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR11_MPS_POS 0

/* Bit fields of HCSPLT11 register */
#define USB_OTG_HCSPLT11_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT11_SPLTENA_POS 31
#define USB_OTG_HCSPLT11_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT11_COMPSPLT_POS 16
#define USB_OTG_HCSPLT11_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT11_XACTPOS_POS 14
#define USB_OTG_HCSPLT11_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT11_HUBADDR_POS 7
#define USB_OTG_HCSPLT11_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT11_PRTADDR_POS 0

/* Bit fields of HCINT11 register */
#define USB_OTG_HCINT11_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT11_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT11_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT11_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT11_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT11_BNAINTR_POS 11
#define USB_OTG_HCINT11_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT11_DATATGLERR_POS 10
#define USB_OTG_HCINT11_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT11_FRMOVRUN_POS 9
#define USB_OTG_HCINT11_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT11_BBLERR_POS 8
#define USB_OTG_HCINT11_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT11_XACTERR_POS 7
#define USB_OTG_HCINT11_NYET_MASK 0x00000040
#define USB_OTG_HCINT11_NYET_POS 6
#define USB_OTG_HCINT11_ACK_MASK 0x00000020
#define USB_OTG_HCINT11_ACK_POS 5
#define USB_OTG_HCINT11_NAK_MASK 0x00000010
#define USB_OTG_HCINT11_NAK_POS 4
#define USB_OTG_HCINT11_STALL_MASK 0x00000008
#define USB_OTG_HCINT11_STALL_POS 3
#define USB_OTG_HCINT11_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT11_AHBERR_POS 2
#define USB_OTG_HCINT11_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT11_CHHLTD_POS 1
#define USB_OTG_HCINT11_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT11_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK11 register */
#define USB_OTG_HCINTMSK11_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK11_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK11_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK11_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK11_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK11_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK11_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK11_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK11_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK11_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK11_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK11_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK11_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK11_NYETMSK_POS 6
#define USB_OTG_HCINTMSK11_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK11_ACKMSK_POS 5
#define USB_OTG_HCINTMSK11_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK11_NAKMSK_POS 4
#define USB_OTG_HCINTMSK11_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK11_STALLMSK_POS 3
#define USB_OTG_HCINTMSK11_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK11_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK11_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK11_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK11_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK11_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ11 register */
#define USB_OTG_HCTSIZ11_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ11_DOPNG_POS 31
#define USB_OTG_HCTSIZ11_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ11_PID_POS 29
#define USB_OTG_HCTSIZ11_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ11_PKTCNT_POS 19
#define USB_OTG_HCTSIZ11_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ11_XFERSIZE_POS 0

/* Bit fields of HCDMA11 register */
#define USB_OTG_HCDMA11_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA11_DMAADDR_POS 0

/* Bit fields of HCDMAB11 register */
#define USB_OTG_HCDMAB11_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB11_HCDMAB_POS 0

/* Bit fields of HCCHAR12 register */
#define USB_OTG_HCCHAR12_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR12_CHENA_POS 31
#define USB_OTG_HCCHAR12_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR12_CHDIS_POS 30
#define USB_OTG_HCCHAR12_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR12_ODDFRM_POS 29
#define USB_OTG_HCCHAR12_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR12_DEVADDR_POS 22
#define USB_OTG_HCCHAR12_EC_MASK 0x00300000
#define USB_OTG_HCCHAR12_EC_POS 20
#define USB_OTG_HCCHAR12_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR12_EPTYPE_POS 18
#define USB_OTG_HCCHAR12_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR12_LSPDDEV_POS 17
#define USB_OTG_HCCHAR12_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR12_EPDIR_POS 15
#define USB_OTG_HCCHAR12_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR12_EPNUM_POS 11
#define USB_OTG_HCCHAR12_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR12_MPS_POS 0

/* Bit fields of HCSPLT12 register */
#define USB_OTG_HCSPLT12_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT12_SPLTENA_POS 31
#define USB_OTG_HCSPLT12_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT12_COMPSPLT_POS 16
#define USB_OTG_HCSPLT12_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT12_XACTPOS_POS 14
#define USB_OTG_HCSPLT12_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT12_HUBADDR_POS 7
#define USB_OTG_HCSPLT12_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT12_PRTADDR_POS 0

/* Bit fields of HCINT12 register */
#define USB_OTG_HCINT12_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT12_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT12_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT12_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT12_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT12_BNAINTR_POS 11
#define USB_OTG_HCINT12_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT12_DATATGLERR_POS 10
#define USB_OTG_HCINT12_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT12_FRMOVRUN_POS 9
#define USB_OTG_HCINT12_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT12_BBLERR_POS 8
#define USB_OTG_HCINT12_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT12_XACTERR_POS 7
#define USB_OTG_HCINT12_NYET_MASK 0x00000040
#define USB_OTG_HCINT12_NYET_POS 6
#define USB_OTG_HCINT12_ACK_MASK 0x00000020
#define USB_OTG_HCINT12_ACK_POS 5
#define USB_OTG_HCINT12_NAK_MASK 0x00000010
#define USB_OTG_HCINT12_NAK_POS 4
#define USB_OTG_HCINT12_STALL_MASK 0x00000008
#define USB_OTG_HCINT12_STALL_POS 3
#define USB_OTG_HCINT12_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT12_AHBERR_POS 2
#define USB_OTG_HCINT12_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT12_CHHLTD_POS 1
#define USB_OTG_HCINT12_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT12_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK12 register */
#define USB_OTG_HCINTMSK12_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK12_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK12_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK12_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK12_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK12_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK12_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK12_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK12_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK12_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK12_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK12_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK12_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK12_NYETMSK_POS 6
#define USB_OTG_HCINTMSK12_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK12_ACKMSK_POS 5
#define USB_OTG_HCINTMSK12_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK12_NAKMSK_POS 4
#define USB_OTG_HCINTMSK12_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK12_STALLMSK_POS 3
#define USB_OTG_HCINTMSK12_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK12_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK12_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK12_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK12_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK12_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ12 register */
#define USB_OTG_HCTSIZ12_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ12_DOPNG_POS 31
#define USB_OTG_HCTSIZ12_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ12_PID_POS 29
#define USB_OTG_HCTSIZ12_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ12_PKTCNT_POS 19
#define USB_OTG_HCTSIZ12_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ12_XFERSIZE_POS 0

/* Bit fields of HCDMA12 register */
#define USB_OTG_HCDMA12_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA12_DMAADDR_POS 0

/* Bit fields of HCDMAB12 register */
#define USB_OTG_HCDMAB12_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB12_HCDMAB_POS 0

/* Bit fields of HCCHAR13 register */
#define USB_OTG_HCCHAR13_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR13_CHENA_POS 31
#define USB_OTG_HCCHAR13_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR13_CHDIS_POS 30
#define USB_OTG_HCCHAR13_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR13_ODDFRM_POS 29
#define USB_OTG_HCCHAR13_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR13_DEVADDR_POS 22
#define USB_OTG_HCCHAR13_EC_MASK 0x00300000
#define USB_OTG_HCCHAR13_EC_POS 20
#define USB_OTG_HCCHAR13_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR13_EPTYPE_POS 18
#define USB_OTG_HCCHAR13_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR13_LSPDDEV_POS 17
#define USB_OTG_HCCHAR13_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR13_EPDIR_POS 15
#define USB_OTG_HCCHAR13_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR13_EPNUM_POS 11
#define USB_OTG_HCCHAR13_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR13_MPS_POS 0

/* Bit fields of HCSPLT13 register */
#define USB_OTG_HCSPLT13_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT13_SPLTENA_POS 31
#define USB_OTG_HCSPLT13_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT13_COMPSPLT_POS 16
#define USB_OTG_HCSPLT13_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT13_XACTPOS_POS 14
#define USB_OTG_HCSPLT13_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT13_HUBADDR_POS 7
#define USB_OTG_HCSPLT13_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT13_PRTADDR_POS 0

/* Bit fields of HCINT13 register */
#define USB_OTG_HCINT13_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT13_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT13_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT13_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT13_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT13_BNAINTR_POS 11
#define USB_OTG_HCINT13_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT13_DATATGLERR_POS 10
#define USB_OTG_HCINT13_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT13_FRMOVRUN_POS 9
#define USB_OTG_HCINT13_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT13_BBLERR_POS 8
#define USB_OTG_HCINT13_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT13_XACTERR_POS 7
#define USB_OTG_HCINT13_NYET_MASK 0x00000040
#define USB_OTG_HCINT13_NYET_POS 6
#define USB_OTG_HCINT13_ACK_MASK 0x00000020
#define USB_OTG_HCINT13_ACK_POS 5
#define USB_OTG_HCINT13_NAK_MASK 0x00000010
#define USB_OTG_HCINT13_NAK_POS 4
#define USB_OTG_HCINT13_STALL_MASK 0x00000008
#define USB_OTG_HCINT13_STALL_POS 3
#define USB_OTG_HCINT13_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT13_AHBERR_POS 2
#define USB_OTG_HCINT13_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT13_CHHLTD_POS 1
#define USB_OTG_HCINT13_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT13_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK13 register */
#define USB_OTG_HCINTMSK13_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK13_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK13_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK13_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK13_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK13_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK13_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK13_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK13_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK13_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK13_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK13_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK13_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK13_NYETMSK_POS 6
#define USB_OTG_HCINTMSK13_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK13_ACKMSK_POS 5
#define USB_OTG_HCINTMSK13_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK13_NAKMSK_POS 4
#define USB_OTG_HCINTMSK13_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK13_STALLMSK_POS 3
#define USB_OTG_HCINTMSK13_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK13_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK13_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK13_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK13_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK13_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ13 register */
#define USB_OTG_HCTSIZ13_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ13_DOPNG_POS 31
#define USB_OTG_HCTSIZ13_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ13_PID_POS 29
#define USB_OTG_HCTSIZ13_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ13_PKTCNT_POS 19
#define USB_OTG_HCTSIZ13_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ13_XFERSIZE_POS 0

/* Bit fields of HCDMA13 register */
#define USB_OTG_HCDMA13_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA13_DMAADDR_POS 0

/* Bit fields of HCDMAB13 register */
#define USB_OTG_HCDMAB13_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB13_HCDMAB_POS 0

/* Bit fields of HCCHAR14 register */
#define USB_OTG_HCCHAR14_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR14_CHENA_POS 31
#define USB_OTG_HCCHAR14_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR14_CHDIS_POS 30
#define USB_OTG_HCCHAR14_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR14_ODDFRM_POS 29
#define USB_OTG_HCCHAR14_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR14_DEVADDR_POS 22
#define USB_OTG_HCCHAR14_EC_MASK 0x00300000
#define USB_OTG_HCCHAR14_EC_POS 20
#define USB_OTG_HCCHAR14_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR14_EPTYPE_POS 18
#define USB_OTG_HCCHAR14_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR14_LSPDDEV_POS 17
#define USB_OTG_HCCHAR14_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR14_EPDIR_POS 15
#define USB_OTG_HCCHAR14_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR14_EPNUM_POS 11
#define USB_OTG_HCCHAR14_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR14_MPS_POS 0

/* Bit fields of HCSPLT14 register */
#define USB_OTG_HCSPLT14_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT14_SPLTENA_POS 31
#define USB_OTG_HCSPLT14_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT14_COMPSPLT_POS 16
#define USB_OTG_HCSPLT14_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT14_XACTPOS_POS 14
#define USB_OTG_HCSPLT14_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT14_HUBADDR_POS 7
#define USB_OTG_HCSPLT14_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT14_PRTADDR_POS 0

/* Bit fields of HCINT14 register */
#define USB_OTG_HCINT14_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT14_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT14_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT14_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT14_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT14_BNAINTR_POS 11
#define USB_OTG_HCINT14_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT14_DATATGLERR_POS 10
#define USB_OTG_HCINT14_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT14_FRMOVRUN_POS 9
#define USB_OTG_HCINT14_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT14_BBLERR_POS 8
#define USB_OTG_HCINT14_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT14_XACTERR_POS 7
#define USB_OTG_HCINT14_NYET_MASK 0x00000040
#define USB_OTG_HCINT14_NYET_POS 6
#define USB_OTG_HCINT14_ACK_MASK 0x00000020
#define USB_OTG_HCINT14_ACK_POS 5
#define USB_OTG_HCINT14_NAK_MASK 0x00000010
#define USB_OTG_HCINT14_NAK_POS 4
#define USB_OTG_HCINT14_STALL_MASK 0x00000008
#define USB_OTG_HCINT14_STALL_POS 3
#define USB_OTG_HCINT14_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT14_AHBERR_POS 2
#define USB_OTG_HCINT14_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT14_CHHLTD_POS 1
#define USB_OTG_HCINT14_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT14_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK14 register */
#define USB_OTG_HCINTMSK14_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK14_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK14_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK14_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK14_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK14_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK14_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK14_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK14_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK14_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK14_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK14_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK14_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK14_NYETMSK_POS 6
#define USB_OTG_HCINTMSK14_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK14_ACKMSK_POS 5
#define USB_OTG_HCINTMSK14_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK14_NAKMSK_POS 4
#define USB_OTG_HCINTMSK14_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK14_STALLMSK_POS 3
#define USB_OTG_HCINTMSK14_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK14_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK14_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK14_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK14_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK14_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ14 register */
#define USB_OTG_HCTSIZ14_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ14_DOPNG_POS 31
#define USB_OTG_HCTSIZ14_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ14_PID_POS 29
#define USB_OTG_HCTSIZ14_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ14_PKTCNT_POS 19
#define USB_OTG_HCTSIZ14_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ14_XFERSIZE_POS 0

/* Bit fields of HCDMA14 register */
#define USB_OTG_HCDMA14_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA14_DMAADDR_POS 0

/* Bit fields of HCDMAB14 register */
#define USB_OTG_HCDMAB14_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB14_HCDMAB_POS 0

/* Bit fields of HCCHAR15 register */
#define USB_OTG_HCCHAR15_CHENA_MASK 0x80000000
#define USB_OTG_HCCHAR15_CHENA_POS 31
#define USB_OTG_HCCHAR15_CHDIS_MASK 0x40000000
#define USB_OTG_HCCHAR15_CHDIS_POS 30
#define USB_OTG_HCCHAR15_ODDFRM_MASK 0x20000000
#define USB_OTG_HCCHAR15_ODDFRM_POS 29
#define USB_OTG_HCCHAR15_DEVADDR_MASK 0x1FC00000
#define USB_OTG_HCCHAR15_DEVADDR_POS 22
#define USB_OTG_HCCHAR15_EC_MASK 0x00300000
#define USB_OTG_HCCHAR15_EC_POS 20
#define USB_OTG_HCCHAR15_EPTYPE_MASK 0x000C0000
#define USB_OTG_HCCHAR15_EPTYPE_POS 18
#define USB_OTG_HCCHAR15_LSPDDEV_MASK 0x00020000
#define USB_OTG_HCCHAR15_LSPDDEV_POS 17
#define USB_OTG_HCCHAR15_EPDIR_MASK 0x00008000
#define USB_OTG_HCCHAR15_EPDIR_POS 15
#define USB_OTG_HCCHAR15_EPNUM_MASK 0x00007800
#define USB_OTG_HCCHAR15_EPNUM_POS 11
#define USB_OTG_HCCHAR15_MPS_MASK 0x000007FF
#define USB_OTG_HCCHAR15_MPS_POS 0

/* Bit fields of HCSPLT15 register */
#define USB_OTG_HCSPLT15_SPLTENA_MASK 0x80000000
#define USB_OTG_HCSPLT15_SPLTENA_POS 31
#define USB_OTG_HCSPLT15_COMPSPLT_MASK 0x00010000
#define USB_OTG_HCSPLT15_COMPSPLT_POS 16
#define USB_OTG_HCSPLT15_XACTPOS_MASK 0x0000C000
#define USB_OTG_HCSPLT15_XACTPOS_POS 14
#define USB_OTG_HCSPLT15_HUBADDR_MASK 0x00003F80
#define USB_OTG_HCSPLT15_HUBADDR_POS 7
#define USB_OTG_HCSPLT15_PRTADDR_MASK 0x0000007F
#define USB_OTG_HCSPLT15_PRTADDR_POS 0

/* Bit fields of HCINT15 register */
#define USB_OTG_HCINT15_DESC_LST_ROLLINTR_MASK 0x00002000
#define USB_OTG_HCINT15_DESC_LST_ROLLINTR_POS 13
#define USB_OTG_HCINT15_XCS_XACT_ERR_MASK 0x00001000
#define USB_OTG_HCINT15_XCS_XACT_ERR_POS 12
#define USB_OTG_HCINT15_BNAINTR_MASK 0x00000800
#define USB_OTG_HCINT15_BNAINTR_POS 11
#define USB_OTG_HCINT15_DATATGLERR_MASK 0x00000400
#define USB_OTG_HCINT15_DATATGLERR_POS 10
#define USB_OTG_HCINT15_FRMOVRUN_MASK 0x00000200
#define USB_OTG_HCINT15_FRMOVRUN_POS 9
#define USB_OTG_HCINT15_BBLERR_MASK 0x00000100
#define USB_OTG_HCINT15_BBLERR_POS 8
#define USB_OTG_HCINT15_XACTERR_MASK 0x00000080
#define USB_OTG_HCINT15_XACTERR_POS 7
#define USB_OTG_HCINT15_NYET_MASK 0x00000040
#define USB_OTG_HCINT15_NYET_POS 6
#define USB_OTG_HCINT15_ACK_MASK 0x00000020
#define USB_OTG_HCINT15_ACK_POS 5
#define USB_OTG_HCINT15_NAK_MASK 0x00000010
#define USB_OTG_HCINT15_NAK_POS 4
#define USB_OTG_HCINT15_STALL_MASK 0x00000008
#define USB_OTG_HCINT15_STALL_POS 3
#define USB_OTG_HCINT15_AHBERR_MASK 0x00000004
#define USB_OTG_HCINT15_AHBERR_POS 2
#define USB_OTG_HCINT15_CHHLTD_MASK 0x00000002
#define USB_OTG_HCINT15_CHHLTD_POS 1
#define USB_OTG_HCINT15_XFERCOMPL_MASK 0x00000001
#define USB_OTG_HCINT15_XFERCOMPL_POS 0

/* Bit fields of HCINTMSK15 register */
#define USB_OTG_HCINTMSK15_FRM_LST_ROLLINTRMSK_MASK 0x00002000
#define USB_OTG_HCINTMSK15_FRM_LST_ROLLINTRMSK_POS 13
#define USB_OTG_HCINTMSK15_BNAINTRMSK_MASK 0x00000800
#define USB_OTG_HCINTMSK15_BNAINTRMSK_POS 11
#define USB_OTG_HCINTMSK15_DATATGLERRMSK_MASK 0x00000400
#define USB_OTG_HCINTMSK15_DATATGLERRMSK_POS 10
#define USB_OTG_HCINTMSK15_FRMOVRUNMSK_MASK 0x00000200
#define USB_OTG_HCINTMSK15_FRMOVRUNMSK_POS 9
#define USB_OTG_HCINTMSK15_BBLERRMSK_MASK 0x00000100
#define USB_OTG_HCINTMSK15_BBLERRMSK_POS 8
#define USB_OTG_HCINTMSK15_XACTERRMSK_MASK 0x00000080
#define USB_OTG_HCINTMSK15_XACTERRMSK_POS 7
#define USB_OTG_HCINTMSK15_NYETMSK_MASK 0x00000040
#define USB_OTG_HCINTMSK15_NYETMSK_POS 6
#define USB_OTG_HCINTMSK15_ACKMSK_MASK 0x00000020
#define USB_OTG_HCINTMSK15_ACKMSK_POS 5
#define USB_OTG_HCINTMSK15_NAKMSK_MASK 0x00000010
#define USB_OTG_HCINTMSK15_NAKMSK_POS 4
#define USB_OTG_HCINTMSK15_STALLMSK_MASK 0x00000008
#define USB_OTG_HCINTMSK15_STALLMSK_POS 3
#define USB_OTG_HCINTMSK15_AHBERRMSK_MASK 0x00000004
#define USB_OTG_HCINTMSK15_AHBERRMSK_POS 2
#define USB_OTG_HCINTMSK15_CHHLTDMSK_MASK 0x00000002
#define USB_OTG_HCINTMSK15_CHHLTDMSK_POS 1
#define USB_OTG_HCINTMSK15_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_HCINTMSK15_XFERCOMPLMSK_POS 0

/* Bit fields of HCTSIZ15 register */
#define USB_OTG_HCTSIZ15_DOPNG_MASK 0x80000000
#define USB_OTG_HCTSIZ15_DOPNG_POS 31
#define USB_OTG_HCTSIZ15_PID_MASK 0x60000000
#define USB_OTG_HCTSIZ15_PID_POS 29
#define USB_OTG_HCTSIZ15_PKTCNT_MASK 0x1FF80000
#define USB_OTG_HCTSIZ15_PKTCNT_POS 19
#define USB_OTG_HCTSIZ15_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_HCTSIZ15_XFERSIZE_POS 0

/* Bit fields of HCDMA15 register */
#define USB_OTG_HCDMA15_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_HCDMA15_DMAADDR_POS 0

/* Bit fields of HCDMAB15 register */
#define USB_OTG_HCDMAB15_HCDMAB_MASK 0xFFFFFFFF
#define USB_OTG_HCDMAB15_HCDMAB_POS 0

/* Bit fields of DCFG register */
#define USB_OTG_DCFG_RESVALID_MASK 0xFC000000
#define USB_OTG_DCFG_RESVALID_POS 26
#define USB_OTG_DCFG_PERSCHINTVL_MASK 0x03000000
#define USB_OTG_DCFG_PERSCHINTVL_POS 24
#define USB_OTG_DCFG_DESCDMA_MASK 0x00800000
#define USB_OTG_DCFG_DESCDMA_POS 23
#define USB_OTG_DCFG_ERRATICINTMSK_MASK 0x00008000
#define USB_OTG_DCFG_ERRATICINTMSK_POS 15
#define USB_OTG_DCFG_XCVRDLY_MASK 0x00004000
#define USB_OTG_DCFG_XCVRDLY_POS 14
#define USB_OTG_DCFG_ENDEVOUTNAK_MASK 0x00002000
#define USB_OTG_DCFG_ENDEVOUTNAK_POS 13
#define USB_OTG_DCFG_PERFRINT_MASK 0x00001800
#define USB_OTG_DCFG_PERFRINT_POS 11
#define USB_OTG_DCFG_DEVADDR_MASK 0x000007F0
#define USB_OTG_DCFG_DEVADDR_POS 4
#define USB_OTG_DCFG_ENA32KHZSUSP_MASK 0x00000008
#define USB_OTG_DCFG_ENA32KHZSUSP_POS 3
#define USB_OTG_DCFG_NZSTSOUTHSHK_MASK 0x00000004
#define USB_OTG_DCFG_NZSTSOUTHSHK_POS 2
#define USB_OTG_DCFG_DEVSPD_MASK 0x00000003
#define USB_OTG_DCFG_DEVSPD_POS 0

/* Bit fields of DCTL register */
#define USB_OTG_DCTL_ENCONTONBNA_MASK 0x00020000
#define USB_OTG_DCTL_ENCONTONBNA_POS 17
#define USB_OTG_DCTL_NAKONBBLE_MASK 0x00010000
#define USB_OTG_DCTL_NAKONBBLE_POS 16
#define USB_OTG_DCTL_IGNRFRMNUM_MASK 0x00008000
#define USB_OTG_DCTL_IGNRFRMNUM_POS 15
#define USB_OTG_DCTL_GMC_MASK 0x00006000
#define USB_OTG_DCTL_GMC_POS 13
#define USB_OTG_DCTL_PWRONPRGDONE_MASK 0x00000800
#define USB_OTG_DCTL_PWRONPRGDONE_POS 11
#define USB_OTG_DCTL_CGOUTNAK_MASK 0x00000400
#define USB_OTG_DCTL_CGOUTNAK_POS 10
#define USB_OTG_DCTL_SGOUTNAK_MASK 0x00000200
#define USB_OTG_DCTL_SGOUTNAK_POS 9
#define USB_OTG_DCTL_CGNPINNAK_MASK 0x00000100
#define USB_OTG_DCTL_CGNPINNAK_POS 8
#define USB_OTG_DCTL_SGNPINNAK_MASK 0x00000080
#define USB_OTG_DCTL_SGNPINNAK_POS 7
#define USB_OTG_DCTL_TSTCTL_MASK 0x00000070
#define USB_OTG_DCTL_TSTCTL_POS 4
#define USB_OTG_DCTL_GOUTNAKSTS_MASK 0x00000008
#define USB_OTG_DCTL_GOUTNAKSTS_POS 3
#define USB_OTG_DCTL_GNPINNAKSTS_MASK 0x00000004
#define USB_OTG_DCTL_GNPINNAKSTS_POS 2
#define USB_OTG_DCTL_SFTDISCON_MASK 0x00000002
#define USB_OTG_DCTL_SFTDISCON_POS 1
#define USB_OTG_DCTL_RMTWKUPSIG_MASK 0x00000001
#define USB_OTG_DCTL_RMTWKUPSIG_POS 0

/* Bit fields of DSTS register */
#define USB_OTG_DSTS_DEVLNSTS_MASK 0x00C00000
#define USB_OTG_DSTS_DEVLNSTS_POS 22
#define USB_OTG_DSTS_SOFFN_MASK 0x003FFF00
#define USB_OTG_DSTS_SOFFN_POS 8
#define USB_OTG_DSTS_ERRTICERR_MASK 0x00000008
#define USB_OTG_DSTS_ERRTICERR_POS 3
#define USB_OTG_DSTS_ENUMSPD_MASK 0x00000006
#define USB_OTG_DSTS_ENUMSPD_POS 1
#define USB_OTG_DSTS_SUSPSTS_MASK 0x00000001
#define USB_OTG_DSTS_SUSPSTS_POS 0

/* Bit fields of DIEPMSK register */
#define USB_OTG_DIEPMSK_NAKMSK_MASK 0x00002000
#define USB_OTG_DIEPMSK_NAKMSK_POS 13
#define USB_OTG_DIEPMSK_BNAININTRMSK_MASK 0x00000200
#define USB_OTG_DIEPMSK_BNAININTRMSK_POS 9
#define USB_OTG_DIEPMSK_TXFIFOUNDRNMSK_MASK 0x00000100
#define USB_OTG_DIEPMSK_TXFIFOUNDRNMSK_POS 8
#define USB_OTG_DIEPMSK_INEPNAKEFFMSK_MASK 0x00000040
#define USB_OTG_DIEPMSK_INEPNAKEFFMSK_POS 6
#define USB_OTG_DIEPMSK_INTKNEPMISMSK_MASK 0x00000020
#define USB_OTG_DIEPMSK_INTKNEPMISMSK_POS 5
#define USB_OTG_DIEPMSK_INTKNTXFEMPMSK_MASK 0x00000010
#define USB_OTG_DIEPMSK_INTKNTXFEMPMSK_POS 4
#define USB_OTG_DIEPMSK_TIMEOUTMSK_MASK 0x00000008
#define USB_OTG_DIEPMSK_TIMEOUTMSK_POS 3
#define USB_OTG_DIEPMSK_AHBERRMSK_MASK 0x00000004
#define USB_OTG_DIEPMSK_AHBERRMSK_POS 2
#define USB_OTG_DIEPMSK_EPDISBLDMSK_MASK 0x00000002
#define USB_OTG_DIEPMSK_EPDISBLDMSK_POS 1
#define USB_OTG_DIEPMSK_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_DIEPMSK_XFERCOMPLMSK_POS 0

/* Bit fields of DOEPMSK register */
#define USB_OTG_DOEPMSK_NYETMSK_MASK 0x00004000
#define USB_OTG_DOEPMSK_NYETMSK_POS 14
#define USB_OTG_DOEPMSK_NAKMSK_MASK 0x00002000
#define USB_OTG_DOEPMSK_NAKMSK_POS 13
#define USB_OTG_DOEPMSK_BBLEERRMSK_MASK 0x00001000
#define USB_OTG_DOEPMSK_BBLEERRMSK_POS 12
#define USB_OTG_DOEPMSK_BNAOUTINTRMSK_MASK 0x00000200
#define USB_OTG_DOEPMSK_BNAOUTINTRMSK_POS 9
#define USB_OTG_DOEPMSK_OUTPKTERRMSK_MASK 0x00000100
#define USB_OTG_DOEPMSK_OUTPKTERRMSK_POS 8
#define USB_OTG_DOEPMSK_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPMSK_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPMSK_STSPHSERCVDMSK_MASK 0x00000020
#define USB_OTG_DOEPMSK_STSPHSERCVDMSK_POS 5
#define USB_OTG_DOEPMSK_OUTTKNEPDISMSK_MASK 0x00000010
#define USB_OTG_DOEPMSK_OUTTKNEPDISMSK_POS 4
#define USB_OTG_DOEPMSK_SETUPMSK_MASK 0x00000008
#define USB_OTG_DOEPMSK_SETUPMSK_POS 3
#define USB_OTG_DOEPMSK_AHBERRMSK_MASK 0x00000004
#define USB_OTG_DOEPMSK_AHBERRMSK_POS 2
#define USB_OTG_DOEPMSK_EPDISBLDMSK_MASK 0x00000002
#define USB_OTG_DOEPMSK_EPDISBLDMSK_POS 1
#define USB_OTG_DOEPMSK_XFERCOMPLMSK_MASK 0x00000001
#define USB_OTG_DOEPMSK_XFERCOMPLMSK_POS 0

/* Bit fields of DAINT register */
#define USB_OTG_DAINT_OUTEPINT15_MASK 0x80000000
#define USB_OTG_DAINT_OUTEPINT15_POS 31
#define USB_OTG_DAINT_OUTEPINT14_MASK 0x40000000
#define USB_OTG_DAINT_OUTEPINT14_POS 30
#define USB_OTG_DAINT_OUTEPINT13_MASK 0x20000000
#define USB_OTG_DAINT_OUTEPINT13_POS 29
#define USB_OTG_DAINT_OUTEPINT12_MASK 0x10000000
#define USB_OTG_DAINT_OUTEPINT12_POS 28
#define USB_OTG_DAINT_OUTEPINT11_MASK 0x08000000
#define USB_OTG_DAINT_OUTEPINT11_POS 27
#define USB_OTG_DAINT_OUTEPINT10_MASK 0x04000000
#define USB_OTG_DAINT_OUTEPINT10_POS 26
#define USB_OTG_DAINT_OUTEPINT9_MASK 0x02000000
#define USB_OTG_DAINT_OUTEPINT9_POS 25
#define USB_OTG_DAINT_OUTEPINT8_MASK 0x01000000
#define USB_OTG_DAINT_OUTEPINT8_POS 24
#define USB_OTG_DAINT_OUTEPINT7_MASK 0x00800000
#define USB_OTG_DAINT_OUTEPINT7_POS 23
#define USB_OTG_DAINT_OUTEPINT6_MASK 0x00400000
#define USB_OTG_DAINT_OUTEPINT6_POS 22
#define USB_OTG_DAINT_OUTEPINT5_MASK 0x00200000
#define USB_OTG_DAINT_OUTEPINT5_POS 21
#define USB_OTG_DAINT_OUTEPINT4_MASK 0x00100000
#define USB_OTG_DAINT_OUTEPINT4_POS 20
#define USB_OTG_DAINT_OUTEPINT3_MASK 0x00080000
#define USB_OTG_DAINT_OUTEPINT3_POS 19
#define USB_OTG_DAINT_OUTEPINT2_MASK 0x00040000
#define USB_OTG_DAINT_OUTEPINT2_POS 18
#define USB_OTG_DAINT_OUTEPINT1_MASK 0x00020000
#define USB_OTG_DAINT_OUTEPINT1_POS 17
#define USB_OTG_DAINT_OUTEPINT0_MASK 0x00010000
#define USB_OTG_DAINT_OUTEPINT0_POS 16
#define USB_OTG_DAINT_INEPINT15_MASK 0x00008000
#define USB_OTG_DAINT_INEPINT15_POS 15
#define USB_OTG_DAINT_INEPINT14_MASK 0x00004000
#define USB_OTG_DAINT_INEPINT14_POS 14
#define USB_OTG_DAINT_INEPINT13_MASK 0x00002000
#define USB_OTG_DAINT_INEPINT13_POS 13
#define USB_OTG_DAINT_INEPINT12_MASK 0x00001000
#define USB_OTG_DAINT_INEPINT12_POS 12
#define USB_OTG_DAINT_INEPINT11_MASK 0x00000800
#define USB_OTG_DAINT_INEPINT11_POS 11
#define USB_OTG_DAINT_INEPINT10_MASK 0x00000400
#define USB_OTG_DAINT_INEPINT10_POS 10
#define USB_OTG_DAINT_INEPINT9_MASK 0x00000200
#define USB_OTG_DAINT_INEPINT9_POS 9
#define USB_OTG_DAINT_INEPINT8_MASK 0x00000100
#define USB_OTG_DAINT_INEPINT8_POS 8
#define USB_OTG_DAINT_INEPINT7_MASK 0x00000080
#define USB_OTG_DAINT_INEPINT7_POS 7
#define USB_OTG_DAINT_INEPINT6_MASK 0x00000040
#define USB_OTG_DAINT_INEPINT6_POS 6
#define USB_OTG_DAINT_INEPINT5_MASK 0x00000020
#define USB_OTG_DAINT_INEPINT5_POS 5
#define USB_OTG_DAINT_INEPINT4_MASK 0x00000010
#define USB_OTG_DAINT_INEPINT4_POS 4
#define USB_OTG_DAINT_INEPINT3_MASK 0x00000008
#define USB_OTG_DAINT_INEPINT3_POS 3
#define USB_OTG_DAINT_INEPINT2_MASK 0x00000004
#define USB_OTG_DAINT_INEPINT2_POS 2
#define USB_OTG_DAINT_INEPINT1_MASK 0x00000002
#define USB_OTG_DAINT_INEPINT1_POS 1
#define USB_OTG_DAINT_INEPINT0_MASK 0x00000001
#define USB_OTG_DAINT_INEPINT0_POS 0

/* Bit fields of DAINTMSK register */
#define USB_OTG_DAINTMSK_OUTEPMSK15_MASK 0x80000000
#define USB_OTG_DAINTMSK_OUTEPMSK15_POS 31
#define USB_OTG_DAINTMSK_OUTEPMSK14_MASK 0x40000000
#define USB_OTG_DAINTMSK_OUTEPMSK14_POS 30
#define USB_OTG_DAINTMSK_OUTEPMSK13_MASK 0x20000000
#define USB_OTG_DAINTMSK_OUTEPMSK13_POS 29
#define USB_OTG_DAINTMSK_OUTEPMSK12_MASK 0x10000000
#define USB_OTG_DAINTMSK_OUTEPMSK12_POS 28
#define USB_OTG_DAINTMSK_OUTEPMSK11_MASK 0x08000000
#define USB_OTG_DAINTMSK_OUTEPMSK11_POS 27
#define USB_OTG_DAINTMSK_OUTEPMSK10_MASK 0x04000000
#define USB_OTG_DAINTMSK_OUTEPMSK10_POS 26
#define USB_OTG_DAINTMSK_OUTEPMSK9_MASK 0x02000000
#define USB_OTG_DAINTMSK_OUTEPMSK9_POS 25
#define USB_OTG_DAINTMSK_OUTEPMSK8_MASK 0x01000000
#define USB_OTG_DAINTMSK_OUTEPMSK8_POS 24
#define USB_OTG_DAINTMSK_OUTEPMSK7_MASK 0x00800000
#define USB_OTG_DAINTMSK_OUTEPMSK7_POS 23
#define USB_OTG_DAINTMSK_OUTEPMSK6_MASK 0x00400000
#define USB_OTG_DAINTMSK_OUTEPMSK6_POS 22
#define USB_OTG_DAINTMSK_OUTEPMSK5_MASK 0x00200000
#define USB_OTG_DAINTMSK_OUTEPMSK5_POS 21
#define USB_OTG_DAINTMSK_OUTEPMSK4_MASK 0x00100000
#define USB_OTG_DAINTMSK_OUTEPMSK4_POS 20
#define USB_OTG_DAINTMSK_OUTEPMSK3_MASK 0x00080000
#define USB_OTG_DAINTMSK_OUTEPMSK3_POS 19
#define USB_OTG_DAINTMSK_OUTEPMSK2_MASK 0x00040000
#define USB_OTG_DAINTMSK_OUTEPMSK2_POS 18
#define USB_OTG_DAINTMSK_OUTEPMSK1_MASK 0x00020000
#define USB_OTG_DAINTMSK_OUTEPMSK1_POS 17
#define USB_OTG_DAINTMSK_OUTEPMSK0_MASK 0x00010000
#define USB_OTG_DAINTMSK_OUTEPMSK0_POS 16
#define USB_OTG_DAINTMSK_INEPMSK15_MASK 0x00008000
#define USB_OTG_DAINTMSK_INEPMSK15_POS 15
#define USB_OTG_DAINTMSK_INEPMSK14_MASK 0x00004000
#define USB_OTG_DAINTMSK_INEPMSK14_POS 14
#define USB_OTG_DAINTMSK_INEPMSK13_MASK 0x00002000
#define USB_OTG_DAINTMSK_INEPMSK13_POS 13
#define USB_OTG_DAINTMSK_INEPMSK12_MASK 0x00001000
#define USB_OTG_DAINTMSK_INEPMSK12_POS 12
#define USB_OTG_DAINTMSK_INEPMSK11_MASK 0x00000800
#define USB_OTG_DAINTMSK_INEPMSK11_POS 11
#define USB_OTG_DAINTMSK_INEPMSK10_MASK 0x00000400
#define USB_OTG_DAINTMSK_INEPMSK10_POS 10
#define USB_OTG_DAINTMSK_INEPMSK9_MASK 0x00000200
#define USB_OTG_DAINTMSK_INEPMSK9_POS 9
#define USB_OTG_DAINTMSK_INEPMSK8_MASK 0x00000100
#define USB_OTG_DAINTMSK_INEPMSK8_POS 8
#define USB_OTG_DAINTMSK_INEPMSK7_MASK 0x00000080
#define USB_OTG_DAINTMSK_INEPMSK7_POS 7
#define USB_OTG_DAINTMSK_INEPMSK6_MASK 0x00000040
#define USB_OTG_DAINTMSK_INEPMSK6_POS 6
#define USB_OTG_DAINTMSK_INEPMSK5_MASK 0x00000020
#define USB_OTG_DAINTMSK_INEPMSK5_POS 5
#define USB_OTG_DAINTMSK_INEPMSK4_MASK 0x00000010
#define USB_OTG_DAINTMSK_INEPMSK4_POS 4
#define USB_OTG_DAINTMSK_INEPMSK3_MASK 0x00000008
#define USB_OTG_DAINTMSK_INEPMSK3_POS 3
#define USB_OTG_DAINTMSK_INEPMSK2_MASK 0x00000004
#define USB_OTG_DAINTMSK_INEPMSK2_POS 2
#define USB_OTG_DAINTMSK_INEPMSK1_MASK 0x00000002
#define USB_OTG_DAINTMSK_INEPMSK1_POS 1
#define USB_OTG_DAINTMSK_INEPMSK0_MASK 0x00000001
#define USB_OTG_DAINTMSK_INEPMSK0_POS 0

/* Bit fields of DVBUSDIS register */
#define USB_OTG_DVBUSDIS_DVBUSDIS_MASK 0x0000FFFF
#define USB_OTG_DVBUSDIS_DVBUSDIS_POS 0

/* Bit fields of DVBUSPULSE register */
#define USB_OTG_DVBUSPULSE_DVBUSPULSE_MASK 0x00000FFF
#define USB_OTG_DVBUSPULSE_DVBUSPULSE_POS 0

/* Bit fields of DTHRCTL register */
#define USB_OTG_DTHRCTL_ARBPRKEN_MASK 0x08000000
#define USB_OTG_DTHRCTL_ARBPRKEN_POS 27
#define USB_OTG_DTHRCTL_RXTHRLEN_MASK 0x03FE0000
#define USB_OTG_DTHRCTL_RXTHRLEN_POS 17
#define USB_OTG_DTHRCTL_RXTHREN_MASK 0x00010000
#define USB_OTG_DTHRCTL_RXTHREN_POS 16
#define USB_OTG_DTHRCTL_AHBTHRRATIO_MASK 0x00001800
#define USB_OTG_DTHRCTL_AHBTHRRATIO_POS 11
#define USB_OTG_DTHRCTL_TXTHRLEN_MASK 0x000007FC
#define USB_OTG_DTHRCTL_TXTHRLEN_POS 2
#define USB_OTG_DTHRCTL_ISOTHREN_MASK 0x00000002
#define USB_OTG_DTHRCTL_ISOTHREN_POS 1
#define USB_OTG_DTHRCTL_NONISOTHREN_MASK 0x00000001
#define USB_OTG_DTHRCTL_NONISOTHREN_POS 0

/* Bit fields of DIEPEMPMSK register */
#define USB_OTG_DIEPEMPMSK_INEPTXFEMPMSK_MASK 0x0000FFFF
#define USB_OTG_DIEPEMPMSK_INEPTXFEMPMSK_POS 0

/* Bit fields of DIEPCTL0 register */
#define USB_OTG_DIEPCTL0_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL0_EPENA_POS 31
#define USB_OTG_DIEPCTL0_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL0_EPDIS_POS 30
#define USB_OTG_DIEPCTL0_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL0_SNAK_POS 27
#define USB_OTG_DIEPCTL0_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL0_CNAK_POS 26
#define USB_OTG_DIEPCTL0_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL0_TXFNUM_POS 22
#define USB_OTG_DIEPCTL0_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL0_STALL_POS 21
#define USB_OTG_DIEPCTL0_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL0_EPTYPE_POS 18
#define USB_OTG_DIEPCTL0_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL0_NAKSTS_POS 17
#define USB_OTG_DIEPCTL0_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL0_USBACTEP_POS 15
#define USB_OTG_DIEPCTL0_MPS_MASK 0x00000003
#define USB_OTG_DIEPCTL0_MPS_POS 0

/* Bit fields of DIEPINT0 register */
#define USB_OTG_DIEPINT0_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT0_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT0_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT0_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT0_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT0_BBLEERR_POS 12
#define USB_OTG_DIEPINT0_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT0_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT0_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT0_BNAINTR_POS 9
#define USB_OTG_DIEPINT0_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT0_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT0_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT0_TXFEMP_POS 7
#define USB_OTG_DIEPINT0_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT0_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT0_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT0_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT0_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT0_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT0_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT0_TIMEOUT_POS 3
#define USB_OTG_DIEPINT0_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT0_AHBERR_POS 2
#define USB_OTG_DIEPINT0_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT0_EPDISBLD_POS 1
#define USB_OTG_DIEPINT0_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT0_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ0 register */
#define USB_OTG_DIEPTSIZ0_PKTCNT_MASK 0x00180000
#define USB_OTG_DIEPTSIZ0_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ0_XFERSIZE_MASK 0x0000007F
#define USB_OTG_DIEPTSIZ0_XFERSIZE_POS 0

/* Bit fields of DIEPDMA0 register */
#define USB_OTG_DIEPDMA0_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA0_DMAADDR_POS 0

/* Bit fields of DTXFSTS0 register */
#define USB_OTG_DTXFSTS0_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS0_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB0 register */
#define USB_OTG_DIEPDMAB0_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB0_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL1 register */
#define USB_OTG_DIEPCTL1_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL1_EPENA_POS 31
#define USB_OTG_DIEPCTL1_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL1_EPDIS_POS 30
#define USB_OTG_DIEPCTL1_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL1_SETD1PID_POS 29
#define USB_OTG_DIEPCTL1_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL1_SETD0PID_POS 28
#define USB_OTG_DIEPCTL1_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL1_SNAK_POS 27
#define USB_OTG_DIEPCTL1_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL1_CNAK_POS 26
#define USB_OTG_DIEPCTL1_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL1_TXFNUM_POS 22
#define USB_OTG_DIEPCTL1_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL1_STALL_POS 21
#define USB_OTG_DIEPCTL1_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL1_EPTYPE_POS 18
#define USB_OTG_DIEPCTL1_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL1_NAKSTS_POS 17
#define USB_OTG_DIEPCTL1_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL1_DPID_POS 16
#define USB_OTG_DIEPCTL1_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL1_USBACTEP_POS 15
#define USB_OTG_DIEPCTL1_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL1_MPS_POS 0

/* Bit fields of DIEPINT1 register */
#define USB_OTG_DIEPINT1_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT1_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT1_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT1_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT1_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT1_BBLEERR_POS 12
#define USB_OTG_DIEPINT1_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT1_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT1_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT1_BNAINTR_POS 9
#define USB_OTG_DIEPINT1_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT1_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT1_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT1_TXFEMP_POS 7
#define USB_OTG_DIEPINT1_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT1_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT1_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT1_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT1_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT1_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT1_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT1_TIMEOUT_POS 3
#define USB_OTG_DIEPINT1_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT1_AHBERR_POS 2
#define USB_OTG_DIEPINT1_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT1_EPDISBLD_POS 1
#define USB_OTG_DIEPINT1_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT1_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ1 register */
#define USB_OTG_DIEPTSIZ1_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ1_MC_POS 29
#define USB_OTG_DIEPTSIZ1_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ1_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ1_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ1_XFERSIZE_POS 0

/* Bit fields of DIEPDMA1 register */
#define USB_OTG_DIEPDMA1_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA1_DMAADDR_POS 0

/* Bit fields of DTXFSTS1 register */
#define USB_OTG_DTXFSTS1_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS1_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB1 register */
#define USB_OTG_DIEPDMAB1_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB1_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL2 register */
#define USB_OTG_DIEPCTL2_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL2_EPENA_POS 31
#define USB_OTG_DIEPCTL2_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL2_EPDIS_POS 30
#define USB_OTG_DIEPCTL2_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL2_SETD1PID_POS 29
#define USB_OTG_DIEPCTL2_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL2_SETD0PID_POS 28
#define USB_OTG_DIEPCTL2_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL2_SNAK_POS 27
#define USB_OTG_DIEPCTL2_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL2_CNAK_POS 26
#define USB_OTG_DIEPCTL2_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL2_TXFNUM_POS 22
#define USB_OTG_DIEPCTL2_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL2_STALL_POS 21
#define USB_OTG_DIEPCTL2_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL2_EPTYPE_POS 18
#define USB_OTG_DIEPCTL2_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL2_NAKSTS_POS 17
#define USB_OTG_DIEPCTL2_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL2_DPID_POS 16
#define USB_OTG_DIEPCTL2_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL2_USBACTEP_POS 15
#define USB_OTG_DIEPCTL2_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL2_MPS_POS 0

/* Bit fields of DIEPINT2 register */
#define USB_OTG_DIEPINT2_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT2_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT2_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT2_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT2_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT2_BBLEERR_POS 12
#define USB_OTG_DIEPINT2_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT2_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT2_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT2_BNAINTR_POS 9
#define USB_OTG_DIEPINT2_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT2_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT2_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT2_TXFEMP_POS 7
#define USB_OTG_DIEPINT2_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT2_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT2_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT2_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT2_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT2_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT2_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT2_TIMEOUT_POS 3
#define USB_OTG_DIEPINT2_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT2_AHBERR_POS 2
#define USB_OTG_DIEPINT2_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT2_EPDISBLD_POS 1
#define USB_OTG_DIEPINT2_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT2_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ2 register */
#define USB_OTG_DIEPTSIZ2_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ2_MC_POS 29
#define USB_OTG_DIEPTSIZ2_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ2_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ2_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ2_XFERSIZE_POS 0

/* Bit fields of DIEPDMA2 register */
#define USB_OTG_DIEPDMA2_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA2_DMAADDR_POS 0

/* Bit fields of DTXFSTS2 register */
#define USB_OTG_DTXFSTS2_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS2_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB2 register */
#define USB_OTG_DIEPDMAB2_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB2_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL3 register */
#define USB_OTG_DIEPCTL3_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL3_EPENA_POS 31
#define USB_OTG_DIEPCTL3_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL3_EPDIS_POS 30
#define USB_OTG_DIEPCTL3_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL3_SETD1PID_POS 29
#define USB_OTG_DIEPCTL3_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL3_SETD0PID_POS 28
#define USB_OTG_DIEPCTL3_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL3_SNAK_POS 27
#define USB_OTG_DIEPCTL3_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL3_CNAK_POS 26
#define USB_OTG_DIEPCTL3_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL3_TXFNUM_POS 22
#define USB_OTG_DIEPCTL3_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL3_STALL_POS 21
#define USB_OTG_DIEPCTL3_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL3_EPTYPE_POS 18
#define USB_OTG_DIEPCTL3_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL3_NAKSTS_POS 17
#define USB_OTG_DIEPCTL3_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL3_DPID_POS 16
#define USB_OTG_DIEPCTL3_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL3_USBACTEP_POS 15
#define USB_OTG_DIEPCTL3_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL3_MPS_POS 0

/* Bit fields of DIEPINT3 register */
#define USB_OTG_DIEPINT3_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT3_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT3_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT3_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT3_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT3_BBLEERR_POS 12
#define USB_OTG_DIEPINT3_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT3_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT3_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT3_BNAINTR_POS 9
#define USB_OTG_DIEPINT3_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT3_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT3_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT3_TXFEMP_POS 7
#define USB_OTG_DIEPINT3_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT3_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT3_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT3_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT3_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT3_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT3_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT3_TIMEOUT_POS 3
#define USB_OTG_DIEPINT3_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT3_AHBERR_POS 2
#define USB_OTG_DIEPINT3_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT3_EPDISBLD_POS 1
#define USB_OTG_DIEPINT3_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT3_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ3 register */
#define USB_OTG_DIEPTSIZ3_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ3_MC_POS 29
#define USB_OTG_DIEPTSIZ3_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ3_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ3_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ3_XFERSIZE_POS 0

/* Bit fields of DIEPDMA3 register */
#define USB_OTG_DIEPDMA3_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA3_DMAADDR_POS 0

/* Bit fields of DTXFSTS3 register */
#define USB_OTG_DTXFSTS3_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS3_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB3 register */
#define USB_OTG_DIEPDMAB3_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB3_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL4 register */
#define USB_OTG_DIEPCTL4_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL4_EPENA_POS 31
#define USB_OTG_DIEPCTL4_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL4_EPDIS_POS 30
#define USB_OTG_DIEPCTL4_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL4_SETD1PID_POS 29
#define USB_OTG_DIEPCTL4_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL4_SETD0PID_POS 28
#define USB_OTG_DIEPCTL4_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL4_SNAK_POS 27
#define USB_OTG_DIEPCTL4_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL4_CNAK_POS 26
#define USB_OTG_DIEPCTL4_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL4_TXFNUM_POS 22
#define USB_OTG_DIEPCTL4_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL4_STALL_POS 21
#define USB_OTG_DIEPCTL4_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL4_EPTYPE_POS 18
#define USB_OTG_DIEPCTL4_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL4_NAKSTS_POS 17
#define USB_OTG_DIEPCTL4_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL4_DPID_POS 16
#define USB_OTG_DIEPCTL4_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL4_USBACTEP_POS 15
#define USB_OTG_DIEPCTL4_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL4_MPS_POS 0

/* Bit fields of DIEPINT4 register */
#define USB_OTG_DIEPINT4_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT4_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT4_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT4_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT4_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT4_BBLEERR_POS 12
#define USB_OTG_DIEPINT4_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT4_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT4_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT4_BNAINTR_POS 9
#define USB_OTG_DIEPINT4_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT4_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT4_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT4_TXFEMP_POS 7
#define USB_OTG_DIEPINT4_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT4_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT4_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT4_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT4_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT4_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT4_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT4_TIMEOUT_POS 3
#define USB_OTG_DIEPINT4_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT4_AHBERR_POS 2
#define USB_OTG_DIEPINT4_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT4_EPDISBLD_POS 1
#define USB_OTG_DIEPINT4_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT4_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ4 register */
#define USB_OTG_DIEPTSIZ4_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ4_MC_POS 29
#define USB_OTG_DIEPTSIZ4_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ4_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ4_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ4_XFERSIZE_POS 0

/* Bit fields of DIEPDMA4 register */
#define USB_OTG_DIEPDMA4_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA4_DMAADDR_POS 0

/* Bit fields of DTXFSTS4 register */
#define USB_OTG_DTXFSTS4_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS4_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB4 register */
#define USB_OTG_DIEPDMAB4_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB4_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL5 register */
#define USB_OTG_DIEPCTL5_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL5_EPENA_POS 31
#define USB_OTG_DIEPCTL5_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL5_EPDIS_POS 30
#define USB_OTG_DIEPCTL5_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL5_SETD1PID_POS 29
#define USB_OTG_DIEPCTL5_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL5_SETD0PID_POS 28
#define USB_OTG_DIEPCTL5_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL5_SNAK_POS 27
#define USB_OTG_DIEPCTL5_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL5_CNAK_POS 26
#define USB_OTG_DIEPCTL5_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL5_TXFNUM_POS 22
#define USB_OTG_DIEPCTL5_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL5_STALL_POS 21
#define USB_OTG_DIEPCTL5_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL5_EPTYPE_POS 18
#define USB_OTG_DIEPCTL5_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL5_NAKSTS_POS 17
#define USB_OTG_DIEPCTL5_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL5_DPID_POS 16
#define USB_OTG_DIEPCTL5_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL5_USBACTEP_POS 15
#define USB_OTG_DIEPCTL5_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL5_MPS_POS 0

/* Bit fields of DIEPINT5 register */
#define USB_OTG_DIEPINT5_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT5_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT5_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT5_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT5_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT5_BBLEERR_POS 12
#define USB_OTG_DIEPINT5_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT5_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT5_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT5_BNAINTR_POS 9
#define USB_OTG_DIEPINT5_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT5_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT5_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT5_TXFEMP_POS 7
#define USB_OTG_DIEPINT5_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT5_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT5_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT5_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT5_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT5_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT5_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT5_TIMEOUT_POS 3
#define USB_OTG_DIEPINT5_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT5_AHBERR_POS 2
#define USB_OTG_DIEPINT5_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT5_EPDISBLD_POS 1
#define USB_OTG_DIEPINT5_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT5_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ5 register */
#define USB_OTG_DIEPTSIZ5_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ5_MC_POS 29
#define USB_OTG_DIEPTSIZ5_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ5_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ5_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ5_XFERSIZE_POS 0

/* Bit fields of DIEPDMA5 register */
#define USB_OTG_DIEPDMA5_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA5_DMAADDR_POS 0

/* Bit fields of DTXFSTS5 register */
#define USB_OTG_DTXFSTS5_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS5_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB5 register */
#define USB_OTG_DIEPDMAB5_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB5_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL6 register */
#define USB_OTG_DIEPCTL6_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL6_EPENA_POS 31
#define USB_OTG_DIEPCTL6_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL6_EPDIS_POS 30
#define USB_OTG_DIEPCTL6_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL6_SETD1PID_POS 29
#define USB_OTG_DIEPCTL6_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL6_SETD0PID_POS 28
#define USB_OTG_DIEPCTL6_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL6_SNAK_POS 27
#define USB_OTG_DIEPCTL6_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL6_CNAK_POS 26
#define USB_OTG_DIEPCTL6_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL6_TXFNUM_POS 22
#define USB_OTG_DIEPCTL6_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL6_STALL_POS 21
#define USB_OTG_DIEPCTL6_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL6_EPTYPE_POS 18
#define USB_OTG_DIEPCTL6_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL6_NAKSTS_POS 17
#define USB_OTG_DIEPCTL6_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL6_DPID_POS 16
#define USB_OTG_DIEPCTL6_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL6_USBACTEP_POS 15
#define USB_OTG_DIEPCTL6_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL6_MPS_POS 0

/* Bit fields of DIEPINT6 register */
#define USB_OTG_DIEPINT6_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT6_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT6_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT6_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT6_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT6_BBLEERR_POS 12
#define USB_OTG_DIEPINT6_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT6_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT6_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT6_BNAINTR_POS 9
#define USB_OTG_DIEPINT6_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT6_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT6_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT6_TXFEMP_POS 7
#define USB_OTG_DIEPINT6_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT6_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT6_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT6_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT6_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT6_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT6_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT6_TIMEOUT_POS 3
#define USB_OTG_DIEPINT6_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT6_AHBERR_POS 2
#define USB_OTG_DIEPINT6_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT6_EPDISBLD_POS 1
#define USB_OTG_DIEPINT6_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT6_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ6 register */
#define USB_OTG_DIEPTSIZ6_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ6_MC_POS 29
#define USB_OTG_DIEPTSIZ6_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ6_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ6_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ6_XFERSIZE_POS 0

/* Bit fields of DIEPDMA6 register */
#define USB_OTG_DIEPDMA6_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA6_DMAADDR_POS 0

/* Bit fields of DTXFSTS6 register */
#define USB_OTG_DTXFSTS6_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS6_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB6 register */
#define USB_OTG_DIEPDMAB6_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB6_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL7 register */
#define USB_OTG_DIEPCTL7_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL7_EPENA_POS 31
#define USB_OTG_DIEPCTL7_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL7_EPDIS_POS 30
#define USB_OTG_DIEPCTL7_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL7_SETD1PID_POS 29
#define USB_OTG_DIEPCTL7_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL7_SETD0PID_POS 28
#define USB_OTG_DIEPCTL7_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL7_SNAK_POS 27
#define USB_OTG_DIEPCTL7_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL7_CNAK_POS 26
#define USB_OTG_DIEPCTL7_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL7_TXFNUM_POS 22
#define USB_OTG_DIEPCTL7_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL7_STALL_POS 21
#define USB_OTG_DIEPCTL7_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL7_EPTYPE_POS 18
#define USB_OTG_DIEPCTL7_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL7_NAKSTS_POS 17
#define USB_OTG_DIEPCTL7_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL7_DPID_POS 16
#define USB_OTG_DIEPCTL7_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL7_USBACTEP_POS 15
#define USB_OTG_DIEPCTL7_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL7_MPS_POS 0

/* Bit fields of DIEPINT7 register */
#define USB_OTG_DIEPINT7_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT7_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT7_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT7_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT7_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT7_BBLEERR_POS 12
#define USB_OTG_DIEPINT7_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT7_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT7_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT7_BNAINTR_POS 9
#define USB_OTG_DIEPINT7_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT7_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT7_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT7_TXFEMP_POS 7
#define USB_OTG_DIEPINT7_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT7_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT7_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT7_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT7_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT7_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT7_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT7_TIMEOUT_POS 3
#define USB_OTG_DIEPINT7_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT7_AHBERR_POS 2
#define USB_OTG_DIEPINT7_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT7_EPDISBLD_POS 1
#define USB_OTG_DIEPINT7_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT7_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ7 register */
#define USB_OTG_DIEPTSIZ7_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ7_MC_POS 29
#define USB_OTG_DIEPTSIZ7_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ7_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ7_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ7_XFERSIZE_POS 0

/* Bit fields of DIEPDMA7 register */
#define USB_OTG_DIEPDMA7_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA7_DMAADDR_POS 0

/* Bit fields of DTXFSTS7 register */
#define USB_OTG_DTXFSTS7_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS7_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB7 register */
#define USB_OTG_DIEPDMAB7_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB7_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL8 register */
#define USB_OTG_DIEPCTL8_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL8_EPENA_POS 31
#define USB_OTG_DIEPCTL8_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL8_EPDIS_POS 30
#define USB_OTG_DIEPCTL8_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL8_SETD1PID_POS 29
#define USB_OTG_DIEPCTL8_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL8_SETD0PID_POS 28
#define USB_OTG_DIEPCTL8_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL8_SNAK_POS 27
#define USB_OTG_DIEPCTL8_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL8_CNAK_POS 26
#define USB_OTG_DIEPCTL8_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL8_TXFNUM_POS 22
#define USB_OTG_DIEPCTL8_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL8_STALL_POS 21
#define USB_OTG_DIEPCTL8_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL8_EPTYPE_POS 18
#define USB_OTG_DIEPCTL8_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL8_NAKSTS_POS 17
#define USB_OTG_DIEPCTL8_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL8_DPID_POS 16
#define USB_OTG_DIEPCTL8_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL8_USBACTEP_POS 15
#define USB_OTG_DIEPCTL8_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL8_MPS_POS 0

/* Bit fields of DIEPINT8 register */
#define USB_OTG_DIEPINT8_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT8_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT8_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT8_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT8_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT8_BBLEERR_POS 12
#define USB_OTG_DIEPINT8_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT8_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT8_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT8_BNAINTR_POS 9
#define USB_OTG_DIEPINT8_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT8_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT8_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT8_TXFEMP_POS 7
#define USB_OTG_DIEPINT8_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT8_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT8_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT8_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT8_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT8_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT8_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT8_TIMEOUT_POS 3
#define USB_OTG_DIEPINT8_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT8_AHBERR_POS 2
#define USB_OTG_DIEPINT8_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT8_EPDISBLD_POS 1
#define USB_OTG_DIEPINT8_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT8_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ8 register */
#define USB_OTG_DIEPTSIZ8_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ8_MC_POS 29
#define USB_OTG_DIEPTSIZ8_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ8_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ8_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ8_XFERSIZE_POS 0

/* Bit fields of DIEPDMA8 register */
#define USB_OTG_DIEPDMA8_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA8_DMAADDR_POS 0

/* Bit fields of DTXFSTS8 register */
#define USB_OTG_DTXFSTS8_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS8_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB8 register */
#define USB_OTG_DIEPDMAB8_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB8_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL9 register */
#define USB_OTG_DIEPCTL9_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL9_EPENA_POS 31
#define USB_OTG_DIEPCTL9_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL9_EPDIS_POS 30
#define USB_OTG_DIEPCTL9_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL9_SETD1PID_POS 29
#define USB_OTG_DIEPCTL9_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL9_SETD0PID_POS 28
#define USB_OTG_DIEPCTL9_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL9_SNAK_POS 27
#define USB_OTG_DIEPCTL9_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL9_CNAK_POS 26
#define USB_OTG_DIEPCTL9_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL9_TXFNUM_POS 22
#define USB_OTG_DIEPCTL9_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL9_STALL_POS 21
#define USB_OTG_DIEPCTL9_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL9_EPTYPE_POS 18
#define USB_OTG_DIEPCTL9_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL9_NAKSTS_POS 17
#define USB_OTG_DIEPCTL9_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL9_DPID_POS 16
#define USB_OTG_DIEPCTL9_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL9_USBACTEP_POS 15
#define USB_OTG_DIEPCTL9_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL9_MPS_POS 0

/* Bit fields of DIEPINT9 register */
#define USB_OTG_DIEPINT9_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT9_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT9_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT9_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT9_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT9_BBLEERR_POS 12
#define USB_OTG_DIEPINT9_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT9_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT9_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT9_BNAINTR_POS 9
#define USB_OTG_DIEPINT9_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT9_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT9_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT9_TXFEMP_POS 7
#define USB_OTG_DIEPINT9_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT9_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT9_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT9_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT9_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT9_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT9_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT9_TIMEOUT_POS 3
#define USB_OTG_DIEPINT9_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT9_AHBERR_POS 2
#define USB_OTG_DIEPINT9_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT9_EPDISBLD_POS 1
#define USB_OTG_DIEPINT9_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT9_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ9 register */
#define USB_OTG_DIEPTSIZ9_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ9_MC_POS 29
#define USB_OTG_DIEPTSIZ9_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ9_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ9_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ9_XFERSIZE_POS 0

/* Bit fields of DIEPDMA9 register */
#define USB_OTG_DIEPDMA9_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA9_DMAADDR_POS 0

/* Bit fields of DTXFSTS9 register */
#define USB_OTG_DTXFSTS9_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS9_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB9 register */
#define USB_OTG_DIEPDMAB9_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB9_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL10 register */
#define USB_OTG_DIEPCTL10_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL10_EPENA_POS 31
#define USB_OTG_DIEPCTL10_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL10_EPDIS_POS 30
#define USB_OTG_DIEPCTL10_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL10_SETD1PID_POS 29
#define USB_OTG_DIEPCTL10_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL10_SETD0PID_POS 28
#define USB_OTG_DIEPCTL10_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL10_SNAK_POS 27
#define USB_OTG_DIEPCTL10_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL10_CNAK_POS 26
#define USB_OTG_DIEPCTL10_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL10_TXFNUM_POS 22
#define USB_OTG_DIEPCTL10_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL10_STALL_POS 21
#define USB_OTG_DIEPCTL10_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL10_EPTYPE_POS 18
#define USB_OTG_DIEPCTL10_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL10_NAKSTS_POS 17
#define USB_OTG_DIEPCTL10_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL10_DPID_POS 16
#define USB_OTG_DIEPCTL10_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL10_USBACTEP_POS 15
#define USB_OTG_DIEPCTL10_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL10_MPS_POS 0

/* Bit fields of DIEPINT10 register */
#define USB_OTG_DIEPINT10_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT10_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT10_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT10_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT10_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT10_BBLEERR_POS 12
#define USB_OTG_DIEPINT10_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT10_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT10_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT10_BNAINTR_POS 9
#define USB_OTG_DIEPINT10_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT10_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT10_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT10_TXFEMP_POS 7
#define USB_OTG_DIEPINT10_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT10_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT10_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT10_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT10_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT10_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT10_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT10_TIMEOUT_POS 3
#define USB_OTG_DIEPINT10_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT10_AHBERR_POS 2
#define USB_OTG_DIEPINT10_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT10_EPDISBLD_POS 1
#define USB_OTG_DIEPINT10_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT10_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ10 register */
#define USB_OTG_DIEPTSIZ10_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ10_MC_POS 29
#define USB_OTG_DIEPTSIZ10_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ10_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ10_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ10_XFERSIZE_POS 0

/* Bit fields of DIEPDMA10 register */
#define USB_OTG_DIEPDMA10_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA10_DMAADDR_POS 0

/* Bit fields of DTXFSTS10 register */
#define USB_OTG_DTXFSTS10_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS10_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB10 register */
#define USB_OTG_DIEPDMAB10_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB10_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL11 register */
#define USB_OTG_DIEPCTL11_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL11_EPENA_POS 31
#define USB_OTG_DIEPCTL11_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL11_EPDIS_POS 30
#define USB_OTG_DIEPCTL11_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL11_SETD1PID_POS 29
#define USB_OTG_DIEPCTL11_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL11_SETD0PID_POS 28
#define USB_OTG_DIEPCTL11_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL11_SNAK_POS 27
#define USB_OTG_DIEPCTL11_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL11_CNAK_POS 26
#define USB_OTG_DIEPCTL11_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL11_TXFNUM_POS 22
#define USB_OTG_DIEPCTL11_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL11_STALL_POS 21
#define USB_OTG_DIEPCTL11_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL11_EPTYPE_POS 18
#define USB_OTG_DIEPCTL11_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL11_NAKSTS_POS 17
#define USB_OTG_DIEPCTL11_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL11_DPID_POS 16
#define USB_OTG_DIEPCTL11_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL11_USBACTEP_POS 15
#define USB_OTG_DIEPCTL11_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL11_MPS_POS 0

/* Bit fields of DIEPINT11 register */
#define USB_OTG_DIEPINT11_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT11_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT11_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT11_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT11_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT11_BBLEERR_POS 12
#define USB_OTG_DIEPINT11_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT11_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT11_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT11_BNAINTR_POS 9
#define USB_OTG_DIEPINT11_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT11_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT11_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT11_TXFEMP_POS 7
#define USB_OTG_DIEPINT11_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT11_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT11_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT11_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT11_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT11_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT11_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT11_TIMEOUT_POS 3
#define USB_OTG_DIEPINT11_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT11_AHBERR_POS 2
#define USB_OTG_DIEPINT11_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT11_EPDISBLD_POS 1
#define USB_OTG_DIEPINT11_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT11_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ11 register */
#define USB_OTG_DIEPTSIZ11_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ11_MC_POS 29
#define USB_OTG_DIEPTSIZ11_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ11_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ11_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ11_XFERSIZE_POS 0

/* Bit fields of DIEPDMA11 register */
#define USB_OTG_DIEPDMA11_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA11_DMAADDR_POS 0

/* Bit fields of DTXFSTS11 register */
#define USB_OTG_DTXFSTS11_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS11_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB11 register */
#define USB_OTG_DIEPDMAB11_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB11_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL12 register */
#define USB_OTG_DIEPCTL12_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL12_EPENA_POS 31
#define USB_OTG_DIEPCTL12_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL12_EPDIS_POS 30
#define USB_OTG_DIEPCTL12_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL12_SETD1PID_POS 29
#define USB_OTG_DIEPCTL12_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL12_SETD0PID_POS 28
#define USB_OTG_DIEPCTL12_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL12_SNAK_POS 27
#define USB_OTG_DIEPCTL12_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL12_CNAK_POS 26
#define USB_OTG_DIEPCTL12_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL12_TXFNUM_POS 22
#define USB_OTG_DIEPCTL12_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL12_STALL_POS 21
#define USB_OTG_DIEPCTL12_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL12_EPTYPE_POS 18
#define USB_OTG_DIEPCTL12_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL12_NAKSTS_POS 17
#define USB_OTG_DIEPCTL12_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL12_DPID_POS 16
#define USB_OTG_DIEPCTL12_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL12_USBACTEP_POS 15
#define USB_OTG_DIEPCTL12_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL12_MPS_POS 0

/* Bit fields of DIEPINT12 register */
#define USB_OTG_DIEPINT12_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT12_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT12_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT12_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT12_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT12_BBLEERR_POS 12
#define USB_OTG_DIEPINT12_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT12_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT12_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT12_BNAINTR_POS 9
#define USB_OTG_DIEPINT12_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT12_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT12_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT12_TXFEMP_POS 7
#define USB_OTG_DIEPINT12_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT12_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT12_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT12_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT12_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT12_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT12_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT12_TIMEOUT_POS 3
#define USB_OTG_DIEPINT12_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT12_AHBERR_POS 2
#define USB_OTG_DIEPINT12_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT12_EPDISBLD_POS 1
#define USB_OTG_DIEPINT12_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT12_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ12 register */
#define USB_OTG_DIEPTSIZ12_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ12_MC_POS 29
#define USB_OTG_DIEPTSIZ12_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ12_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ12_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ12_XFERSIZE_POS 0

/* Bit fields of DIEPDMA12 register */
#define USB_OTG_DIEPDMA12_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA12_DMAADDR_POS 0

/* Bit fields of DTXFSTS12 register */
#define USB_OTG_DTXFSTS12_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS12_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB12 register */
#define USB_OTG_DIEPDMAB12_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB12_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL13 register */
#define USB_OTG_DIEPCTL13_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL13_EPENA_POS 31
#define USB_OTG_DIEPCTL13_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL13_EPDIS_POS 30
#define USB_OTG_DIEPCTL13_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL13_SETD1PID_POS 29
#define USB_OTG_DIEPCTL13_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL13_SETD0PID_POS 28
#define USB_OTG_DIEPCTL13_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL13_SNAK_POS 27
#define USB_OTG_DIEPCTL13_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL13_CNAK_POS 26
#define USB_OTG_DIEPCTL13_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL13_TXFNUM_POS 22
#define USB_OTG_DIEPCTL13_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL13_STALL_POS 21
#define USB_OTG_DIEPCTL13_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL13_EPTYPE_POS 18
#define USB_OTG_DIEPCTL13_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL13_NAKSTS_POS 17
#define USB_OTG_DIEPCTL13_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL13_DPID_POS 16
#define USB_OTG_DIEPCTL13_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL13_USBACTEP_POS 15
#define USB_OTG_DIEPCTL13_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL13_MPS_POS 0

/* Bit fields of DIEPINT13 register */
#define USB_OTG_DIEPINT13_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT13_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT13_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT13_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT13_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT13_BBLEERR_POS 12
#define USB_OTG_DIEPINT13_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT13_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT13_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT13_BNAINTR_POS 9
#define USB_OTG_DIEPINT13_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT13_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT13_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT13_TXFEMP_POS 7
#define USB_OTG_DIEPINT13_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT13_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT13_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT13_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT13_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT13_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT13_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT13_TIMEOUT_POS 3
#define USB_OTG_DIEPINT13_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT13_AHBERR_POS 2
#define USB_OTG_DIEPINT13_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT13_EPDISBLD_POS 1
#define USB_OTG_DIEPINT13_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT13_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ13 register */
#define USB_OTG_DIEPTSIZ13_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ13_MC_POS 29
#define USB_OTG_DIEPTSIZ13_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ13_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ13_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ13_XFERSIZE_POS 0

/* Bit fields of DIEPDMA13 register */
#define USB_OTG_DIEPDMA13_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA13_DMAADDR_POS 0

/* Bit fields of DTXFSTS13 register */
#define USB_OTG_DTXFSTS13_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS13_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB13 register */
#define USB_OTG_DIEPDMAB13_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB13_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL14 register */
#define USB_OTG_DIEPCTL14_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL14_EPENA_POS 31
#define USB_OTG_DIEPCTL14_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL14_EPDIS_POS 30
#define USB_OTG_DIEPCTL14_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL14_SETD1PID_POS 29
#define USB_OTG_DIEPCTL14_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL14_SETD0PID_POS 28
#define USB_OTG_DIEPCTL14_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL14_SNAK_POS 27
#define USB_OTG_DIEPCTL14_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL14_CNAK_POS 26
#define USB_OTG_DIEPCTL14_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL14_TXFNUM_POS 22
#define USB_OTG_DIEPCTL14_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL14_STALL_POS 21
#define USB_OTG_DIEPCTL14_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL14_EPTYPE_POS 18
#define USB_OTG_DIEPCTL14_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL14_NAKSTS_POS 17
#define USB_OTG_DIEPCTL14_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL14_DPID_POS 16
#define USB_OTG_DIEPCTL14_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL14_USBACTEP_POS 15
#define USB_OTG_DIEPCTL14_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL14_MPS_POS 0

/* Bit fields of DIEPINT14 register */
#define USB_OTG_DIEPINT14_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT14_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT14_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT14_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT14_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT14_BBLEERR_POS 12
#define USB_OTG_DIEPINT14_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT14_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT14_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT14_BNAINTR_POS 9
#define USB_OTG_DIEPINT14_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT14_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT14_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT14_TXFEMP_POS 7
#define USB_OTG_DIEPINT14_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT14_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT14_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT14_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT14_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT14_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT14_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT14_TIMEOUT_POS 3
#define USB_OTG_DIEPINT14_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT14_AHBERR_POS 2
#define USB_OTG_DIEPINT14_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT14_EPDISBLD_POS 1
#define USB_OTG_DIEPINT14_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT14_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ14 register */
#define USB_OTG_DIEPTSIZ14_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ14_MC_POS 29
#define USB_OTG_DIEPTSIZ14_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ14_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ14_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ14_XFERSIZE_POS 0

/* Bit fields of DIEPDMA14 register */
#define USB_OTG_DIEPDMA14_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA14_DMAADDR_POS 0

/* Bit fields of DTXFSTS14 register */
#define USB_OTG_DTXFSTS14_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS14_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB14 register */
#define USB_OTG_DIEPDMAB14_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB14_DMABUFFERADDR_POS 0

/* Bit fields of DIEPCTL15 register */
#define USB_OTG_DIEPCTL15_EPENA_MASK 0x80000000
#define USB_OTG_DIEPCTL15_EPENA_POS 31
#define USB_OTG_DIEPCTL15_EPDIS_MASK 0x40000000
#define USB_OTG_DIEPCTL15_EPDIS_POS 30
#define USB_OTG_DIEPCTL15_SETD1PID_MASK 0x20000000
#define USB_OTG_DIEPCTL15_SETD1PID_POS 29
#define USB_OTG_DIEPCTL15_SETD0PID_MASK 0x10000000
#define USB_OTG_DIEPCTL15_SETD0PID_POS 28
#define USB_OTG_DIEPCTL15_SNAK_MASK 0x08000000
#define USB_OTG_DIEPCTL15_SNAK_POS 27
#define USB_OTG_DIEPCTL15_CNAK_MASK 0x04000000
#define USB_OTG_DIEPCTL15_CNAK_POS 26
#define USB_OTG_DIEPCTL15_TXFNUM_MASK 0x03C00000
#define USB_OTG_DIEPCTL15_TXFNUM_POS 22
#define USB_OTG_DIEPCTL15_STALL_MASK 0x00200000
#define USB_OTG_DIEPCTL15_STALL_POS 21
#define USB_OTG_DIEPCTL15_EPTYPE_MASK 0x000C0000
#define USB_OTG_DIEPCTL15_EPTYPE_POS 18
#define USB_OTG_DIEPCTL15_NAKSTS_MASK 0x00020000
#define USB_OTG_DIEPCTL15_NAKSTS_POS 17
#define USB_OTG_DIEPCTL15_DPID_MASK 0x00010000
#define USB_OTG_DIEPCTL15_DPID_POS 16
#define USB_OTG_DIEPCTL15_USBACTEP_MASK 0x00008000
#define USB_OTG_DIEPCTL15_USBACTEP_POS 15
#define USB_OTG_DIEPCTL15_MPS_MASK 0x000007FF
#define USB_OTG_DIEPCTL15_MPS_POS 0

/* Bit fields of DIEPINT15 register */
#define USB_OTG_DIEPINT15_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DIEPINT15_NYETINTRPT_POS 14
#define USB_OTG_DIEPINT15_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DIEPINT15_NAKINTRPT_POS 13
#define USB_OTG_DIEPINT15_BBLEERR_MASK 0x00001000
#define USB_OTG_DIEPINT15_BBLEERR_POS 12
#define USB_OTG_DIEPINT15_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DIEPINT15_PKTDRPSTS_POS 11
#define USB_OTG_DIEPINT15_BNAINTR_MASK 0x00000200
#define USB_OTG_DIEPINT15_BNAINTR_POS 9
#define USB_OTG_DIEPINT15_TXFIFOUNDRN_MASK 0x00000100
#define USB_OTG_DIEPINT15_TXFIFOUNDRN_POS 8
#define USB_OTG_DIEPINT15_TXFEMP_MASK 0x00000080
#define USB_OTG_DIEPINT15_TXFEMP_POS 7
#define USB_OTG_DIEPINT15_INEPNAKEFF_MASK 0x00000040
#define USB_OTG_DIEPINT15_INEPNAKEFF_POS 6
#define USB_OTG_DIEPINT15_INTKNEPMIS_MASK 0x00000020
#define USB_OTG_DIEPINT15_INTKNEPMIS_POS 5
#define USB_OTG_DIEPINT15_INTKNTXFEMP_MASK 0x00000010
#define USB_OTG_DIEPINT15_INTKNTXFEMP_POS 4
#define USB_OTG_DIEPINT15_TIMEOUT_MASK 0x00000008
#define USB_OTG_DIEPINT15_TIMEOUT_POS 3
#define USB_OTG_DIEPINT15_AHBERR_MASK 0x00000004
#define USB_OTG_DIEPINT15_AHBERR_POS 2
#define USB_OTG_DIEPINT15_EPDISBLD_MASK 0x00000002
#define USB_OTG_DIEPINT15_EPDISBLD_POS 1
#define USB_OTG_DIEPINT15_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DIEPINT15_XFERCOMPL_POS 0

/* Bit fields of DIEPTSIZ15 register */
#define USB_OTG_DIEPTSIZ15_MC_MASK 0x60000000
#define USB_OTG_DIEPTSIZ15_MC_POS 29
#define USB_OTG_DIEPTSIZ15_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DIEPTSIZ15_PKTCNT_POS 19
#define USB_OTG_DIEPTSIZ15_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DIEPTSIZ15_XFERSIZE_POS 0

/* Bit fields of DIEPDMA15 register */
#define USB_OTG_DIEPDMA15_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMA15_DMAADDR_POS 0

/* Bit fields of DTXFSTS15 register */
#define USB_OTG_DTXFSTS15_INEPTXFSPCAVAIL_MASK 0x0000FFFF
#define USB_OTG_DTXFSTS15_INEPTXFSPCAVAIL_POS 0

/* Bit fields of DIEPDMAB15 register */
#define USB_OTG_DIEPDMAB15_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DIEPDMAB15_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL0 register */
#define USB_OTG_DOEPCTL0_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL0_EPENA_POS 31
#define USB_OTG_DOEPCTL0_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL0_EPDIS_POS 30
#define USB_OTG_DOEPCTL0_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL0_SNAK_POS 27
#define USB_OTG_DOEPCTL0_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL0_CNAK_POS 26
#define USB_OTG_DOEPCTL0_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL0_STALL_POS 21
#define USB_OTG_DOEPCTL0_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL0_SNP_POS 20
#define USB_OTG_DOEPCTL0_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL0_EPTYPE_POS 18
#define USB_OTG_DOEPCTL0_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL0_NAKSTS_POS 17
#define USB_OTG_DOEPCTL0_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL0_USBACTEP_POS 15
#define USB_OTG_DOEPCTL0_MPS_MASK 0x00000003
#define USB_OTG_DOEPCTL0_MPS_POS 0

/* Bit fields of DOEPINT0 register */
#define USB_OTG_DOEPINT0_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT0_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT0_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT0_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT0_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT0_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT0_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT0_BBLEERR_POS 12
#define USB_OTG_DOEPINT0_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT0_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT0_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT0_BNAINTR_POS 9
#define USB_OTG_DOEPINT0_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT0_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT0_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT0_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT0_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT0_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT0_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT0_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT0_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT0_SETUP_POS 3
#define USB_OTG_DOEPINT0_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT0_AHBERR_POS 2
#define USB_OTG_DOEPINT0_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT0_EPDISBLD_POS 1
#define USB_OTG_DOEPINT0_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT0_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ0 register */
#define USB_OTG_DOEPTSIZ0_SUPCNT_MASK 0x60000000
#define USB_OTG_DOEPTSIZ0_SUPCNT_POS 29
#define USB_OTG_DOEPTSIZ0_PKTCNT_MASK 0x00080000
#define USB_OTG_DOEPTSIZ0_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ0_XFERSIZE_MASK 0x0000007F
#define USB_OTG_DOEPTSIZ0_XFERSIZE_POS 0

/* Bit fields of DOEPDMA0 register */
#define USB_OTG_DOEPDMA0_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA0_DMAADDR_POS 0

/* Bit fields of DOEPDMAB0 register */
#define USB_OTG_DOEPDMAB0_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB0_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL1 register */
#define USB_OTG_DOEPCTL1_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL1_EPENA_POS 31
#define USB_OTG_DOEPCTL1_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL1_EPDIS_POS 30
#define USB_OTG_DOEPCTL1_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL1_SETD1PID_POS 29
#define USB_OTG_DOEPCTL1_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL1_SETD0PID_POS 28
#define USB_OTG_DOEPCTL1_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL1_SNAK_POS 27
#define USB_OTG_DOEPCTL1_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL1_CNAK_POS 26
#define USB_OTG_DOEPCTL1_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL1_STALL_POS 21
#define USB_OTG_DOEPCTL1_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL1_SNP_POS 20
#define USB_OTG_DOEPCTL1_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL1_EPTYPE_POS 18
#define USB_OTG_DOEPCTL1_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL1_NAKSTS_POS 17
#define USB_OTG_DOEPCTL1_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL1_DPID_POS 16
#define USB_OTG_DOEPCTL1_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL1_USBACTEP_POS 15
#define USB_OTG_DOEPCTL1_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL1_MPS_POS 0

/* Bit fields of DOEPINT1 register */
#define USB_OTG_DOEPINT1_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT1_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT1_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT1_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT1_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT1_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT1_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT1_BBLEERR_POS 12
#define USB_OTG_DOEPINT1_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT1_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT1_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT1_BNAINTR_POS 9
#define USB_OTG_DOEPINT1_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT1_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT1_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT1_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT1_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT1_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT1_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT1_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT1_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT1_SETUP_POS 3
#define USB_OTG_DOEPINT1_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT1_AHBERR_POS 2
#define USB_OTG_DOEPINT1_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT1_EPDISBLD_POS 1
#define USB_OTG_DOEPINT1_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT1_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ1 register */
#define USB_OTG_DOEPTSIZ1_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ1_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ1_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ1_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ1_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ1_XFERSIZE_POS 0

/* Bit fields of DOEPDMA1 register */
#define USB_OTG_DOEPDMA1_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA1_DMAADDR_POS 0

/* Bit fields of DOEPDMAB1 register */
#define USB_OTG_DOEPDMAB1_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB1_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL2 register */
#define USB_OTG_DOEPCTL2_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL2_EPENA_POS 31
#define USB_OTG_DOEPCTL2_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL2_EPDIS_POS 30
#define USB_OTG_DOEPCTL2_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL2_SETD1PID_POS 29
#define USB_OTG_DOEPCTL2_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL2_SETD0PID_POS 28
#define USB_OTG_DOEPCTL2_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL2_SNAK_POS 27
#define USB_OTG_DOEPCTL2_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL2_CNAK_POS 26
#define USB_OTG_DOEPCTL2_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL2_STALL_POS 21
#define USB_OTG_DOEPCTL2_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL2_SNP_POS 20
#define USB_OTG_DOEPCTL2_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL2_EPTYPE_POS 18
#define USB_OTG_DOEPCTL2_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL2_NAKSTS_POS 17
#define USB_OTG_DOEPCTL2_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL2_DPID_POS 16
#define USB_OTG_DOEPCTL2_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL2_USBACTEP_POS 15
#define USB_OTG_DOEPCTL2_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL2_MPS_POS 0

/* Bit fields of DOEPINT2 register */
#define USB_OTG_DOEPINT2_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT2_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT2_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT2_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT2_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT2_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT2_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT2_BBLEERR_POS 12
#define USB_OTG_DOEPINT2_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT2_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT2_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT2_BNAINTR_POS 9
#define USB_OTG_DOEPINT2_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT2_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT2_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT2_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT2_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT2_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT2_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT2_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT2_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT2_SETUP_POS 3
#define USB_OTG_DOEPINT2_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT2_AHBERR_POS 2
#define USB_OTG_DOEPINT2_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT2_EPDISBLD_POS 1
#define USB_OTG_DOEPINT2_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT2_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ2 register */
#define USB_OTG_DOEPTSIZ2_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ2_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ2_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ2_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ2_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ2_XFERSIZE_POS 0

/* Bit fields of DOEPDMA2 register */
#define USB_OTG_DOEPDMA2_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA2_DMAADDR_POS 0

/* Bit fields of DOEPDMAB2 register */
#define USB_OTG_DOEPDMAB2_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB2_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL3 register */
#define USB_OTG_DOEPCTL3_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL3_EPENA_POS 31
#define USB_OTG_DOEPCTL3_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL3_EPDIS_POS 30
#define USB_OTG_DOEPCTL3_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL3_SETD1PID_POS 29
#define USB_OTG_DOEPCTL3_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL3_SETD0PID_POS 28
#define USB_OTG_DOEPCTL3_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL3_SNAK_POS 27
#define USB_OTG_DOEPCTL3_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL3_CNAK_POS 26
#define USB_OTG_DOEPCTL3_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL3_STALL_POS 21
#define USB_OTG_DOEPCTL3_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL3_SNP_POS 20
#define USB_OTG_DOEPCTL3_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL3_EPTYPE_POS 18
#define USB_OTG_DOEPCTL3_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL3_NAKSTS_POS 17
#define USB_OTG_DOEPCTL3_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL3_DPID_POS 16
#define USB_OTG_DOEPCTL3_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL3_USBACTEP_POS 15
#define USB_OTG_DOEPCTL3_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL3_MPS_POS 0

/* Bit fields of DOEPINT3 register */
#define USB_OTG_DOEPINT3_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT3_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT3_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT3_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT3_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT3_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT3_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT3_BBLEERR_POS 12
#define USB_OTG_DOEPINT3_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT3_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT3_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT3_BNAINTR_POS 9
#define USB_OTG_DOEPINT3_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT3_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT3_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT3_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT3_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT3_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT3_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT3_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT3_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT3_SETUP_POS 3
#define USB_OTG_DOEPINT3_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT3_AHBERR_POS 2
#define USB_OTG_DOEPINT3_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT3_EPDISBLD_POS 1
#define USB_OTG_DOEPINT3_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT3_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ3 register */
#define USB_OTG_DOEPTSIZ3_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ3_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ3_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ3_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ3_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ3_XFERSIZE_POS 0

/* Bit fields of DOEPDMA3 register */
#define USB_OTG_DOEPDMA3_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA3_DMAADDR_POS 0

/* Bit fields of DOEPDMAB3 register */
#define USB_OTG_DOEPDMAB3_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB3_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL4 register */
#define USB_OTG_DOEPCTL4_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL4_EPENA_POS 31
#define USB_OTG_DOEPCTL4_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL4_EPDIS_POS 30
#define USB_OTG_DOEPCTL4_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL4_SETD1PID_POS 29
#define USB_OTG_DOEPCTL4_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL4_SETD0PID_POS 28
#define USB_OTG_DOEPCTL4_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL4_SNAK_POS 27
#define USB_OTG_DOEPCTL4_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL4_CNAK_POS 26
#define USB_OTG_DOEPCTL4_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL4_STALL_POS 21
#define USB_OTG_DOEPCTL4_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL4_SNP_POS 20
#define USB_OTG_DOEPCTL4_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL4_EPTYPE_POS 18
#define USB_OTG_DOEPCTL4_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL4_NAKSTS_POS 17
#define USB_OTG_DOEPCTL4_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL4_DPID_POS 16
#define USB_OTG_DOEPCTL4_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL4_USBACTEP_POS 15
#define USB_OTG_DOEPCTL4_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL4_MPS_POS 0

/* Bit fields of DOEPINT4 register */
#define USB_OTG_DOEPINT4_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT4_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT4_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT4_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT4_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT4_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT4_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT4_BBLEERR_POS 12
#define USB_OTG_DOEPINT4_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT4_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT4_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT4_BNAINTR_POS 9
#define USB_OTG_DOEPINT4_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT4_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT4_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT4_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT4_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT4_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT4_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT4_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT4_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT4_SETUP_POS 3
#define USB_OTG_DOEPINT4_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT4_AHBERR_POS 2
#define USB_OTG_DOEPINT4_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT4_EPDISBLD_POS 1
#define USB_OTG_DOEPINT4_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT4_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ4 register */
#define USB_OTG_DOEPTSIZ4_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ4_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ4_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ4_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ4_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ4_XFERSIZE_POS 0

/* Bit fields of DOEPDMA4 register */
#define USB_OTG_DOEPDMA4_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA4_DMAADDR_POS 0

/* Bit fields of DOEPDMAB4 register */
#define USB_OTG_DOEPDMAB4_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB4_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL5 register */
#define USB_OTG_DOEPCTL5_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL5_EPENA_POS 31
#define USB_OTG_DOEPCTL5_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL5_EPDIS_POS 30
#define USB_OTG_DOEPCTL5_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL5_SETD1PID_POS 29
#define USB_OTG_DOEPCTL5_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL5_SETD0PID_POS 28
#define USB_OTG_DOEPCTL5_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL5_SNAK_POS 27
#define USB_OTG_DOEPCTL5_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL5_CNAK_POS 26
#define USB_OTG_DOEPCTL5_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL5_STALL_POS 21
#define USB_OTG_DOEPCTL5_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL5_SNP_POS 20
#define USB_OTG_DOEPCTL5_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL5_EPTYPE_POS 18
#define USB_OTG_DOEPCTL5_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL5_NAKSTS_POS 17
#define USB_OTG_DOEPCTL5_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL5_DPID_POS 16
#define USB_OTG_DOEPCTL5_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL5_USBACTEP_POS 15
#define USB_OTG_DOEPCTL5_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL5_MPS_POS 0

/* Bit fields of DOEPINT5 register */
#define USB_OTG_DOEPINT5_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT5_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT5_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT5_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT5_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT5_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT5_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT5_BBLEERR_POS 12
#define USB_OTG_DOEPINT5_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT5_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT5_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT5_BNAINTR_POS 9
#define USB_OTG_DOEPINT5_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT5_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT5_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT5_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT5_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT5_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT5_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT5_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT5_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT5_SETUP_POS 3
#define USB_OTG_DOEPINT5_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT5_AHBERR_POS 2
#define USB_OTG_DOEPINT5_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT5_EPDISBLD_POS 1
#define USB_OTG_DOEPINT5_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT5_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ5 register */
#define USB_OTG_DOEPTSIZ5_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ5_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ5_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ5_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ5_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ5_XFERSIZE_POS 0

/* Bit fields of DOEPDMA5 register */
#define USB_OTG_DOEPDMA5_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA5_DMAADDR_POS 0

/* Bit fields of DOEPDMAB5 register */
#define USB_OTG_DOEPDMAB5_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB5_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL6 register */
#define USB_OTG_DOEPCTL6_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL6_EPENA_POS 31
#define USB_OTG_DOEPCTL6_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL6_EPDIS_POS 30
#define USB_OTG_DOEPCTL6_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL6_SETD1PID_POS 29
#define USB_OTG_DOEPCTL6_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL6_SETD0PID_POS 28
#define USB_OTG_DOEPCTL6_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL6_SNAK_POS 27
#define USB_OTG_DOEPCTL6_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL6_CNAK_POS 26
#define USB_OTG_DOEPCTL6_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL6_STALL_POS 21
#define USB_OTG_DOEPCTL6_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL6_SNP_POS 20
#define USB_OTG_DOEPCTL6_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL6_EPTYPE_POS 18
#define USB_OTG_DOEPCTL6_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL6_NAKSTS_POS 17
#define USB_OTG_DOEPCTL6_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL6_DPID_POS 16
#define USB_OTG_DOEPCTL6_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL6_USBACTEP_POS 15
#define USB_OTG_DOEPCTL6_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL6_MPS_POS 0

/* Bit fields of DOEPINT6 register */
#define USB_OTG_DOEPINT6_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT6_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT6_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT6_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT6_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT6_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT6_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT6_BBLEERR_POS 12
#define USB_OTG_DOEPINT6_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT6_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT6_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT6_BNAINTR_POS 9
#define USB_OTG_DOEPINT6_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT6_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT6_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT6_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT6_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT6_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT6_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT6_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT6_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT6_SETUP_POS 3
#define USB_OTG_DOEPINT6_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT6_AHBERR_POS 2
#define USB_OTG_DOEPINT6_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT6_EPDISBLD_POS 1
#define USB_OTG_DOEPINT6_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT6_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ6 register */
#define USB_OTG_DOEPTSIZ6_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ6_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ6_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ6_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ6_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ6_XFERSIZE_POS 0

/* Bit fields of DOEPDMA6 register */
#define USB_OTG_DOEPDMA6_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA6_DMAADDR_POS 0

/* Bit fields of DOEPDMAB6 register */
#define USB_OTG_DOEPDMAB6_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB6_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL7 register */
#define USB_OTG_DOEPCTL7_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL7_EPENA_POS 31
#define USB_OTG_DOEPCTL7_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL7_EPDIS_POS 30
#define USB_OTG_DOEPCTL7_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL7_SETD1PID_POS 29
#define USB_OTG_DOEPCTL7_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL7_SETD0PID_POS 28
#define USB_OTG_DOEPCTL7_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL7_SNAK_POS 27
#define USB_OTG_DOEPCTL7_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL7_CNAK_POS 26
#define USB_OTG_DOEPCTL7_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL7_STALL_POS 21
#define USB_OTG_DOEPCTL7_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL7_SNP_POS 20
#define USB_OTG_DOEPCTL7_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL7_EPTYPE_POS 18
#define USB_OTG_DOEPCTL7_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL7_NAKSTS_POS 17
#define USB_OTG_DOEPCTL7_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL7_DPID_POS 16
#define USB_OTG_DOEPCTL7_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL7_USBACTEP_POS 15
#define USB_OTG_DOEPCTL7_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL7_MPS_POS 0

/* Bit fields of DOEPINT7 register */
#define USB_OTG_DOEPINT7_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT7_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT7_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT7_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT7_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT7_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT7_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT7_BBLEERR_POS 12
#define USB_OTG_DOEPINT7_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT7_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT7_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT7_BNAINTR_POS 9
#define USB_OTG_DOEPINT7_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT7_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT7_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT7_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT7_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT7_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT7_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT7_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT7_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT7_SETUP_POS 3
#define USB_OTG_DOEPINT7_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT7_AHBERR_POS 2
#define USB_OTG_DOEPINT7_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT7_EPDISBLD_POS 1
#define USB_OTG_DOEPINT7_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT7_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ7 register */
#define USB_OTG_DOEPTSIZ7_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ7_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ7_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ7_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ7_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ7_XFERSIZE_POS 0

/* Bit fields of DOEPDMA7 register */
#define USB_OTG_DOEPDMA7_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA7_DMAADDR_POS 0

/* Bit fields of DOEPDMAB7 register */
#define USB_OTG_DOEPDMAB7_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB7_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL8 register */
#define USB_OTG_DOEPCTL8_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL8_EPENA_POS 31
#define USB_OTG_DOEPCTL8_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL8_EPDIS_POS 30
#define USB_OTG_DOEPCTL8_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL8_SETD1PID_POS 29
#define USB_OTG_DOEPCTL8_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL8_SETD0PID_POS 28
#define USB_OTG_DOEPCTL8_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL8_SNAK_POS 27
#define USB_OTG_DOEPCTL8_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL8_CNAK_POS 26
#define USB_OTG_DOEPCTL8_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL8_STALL_POS 21
#define USB_OTG_DOEPCTL8_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL8_SNP_POS 20
#define USB_OTG_DOEPCTL8_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL8_EPTYPE_POS 18
#define USB_OTG_DOEPCTL8_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL8_NAKSTS_POS 17
#define USB_OTG_DOEPCTL8_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL8_DPID_POS 16
#define USB_OTG_DOEPCTL8_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL8_USBACTEP_POS 15
#define USB_OTG_DOEPCTL8_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL8_MPS_POS 0

/* Bit fields of DOEPINT8 register */
#define USB_OTG_DOEPINT8_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT8_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT8_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT8_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT8_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT8_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT8_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT8_BBLEERR_POS 12
#define USB_OTG_DOEPINT8_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT8_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT8_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT8_BNAINTR_POS 9
#define USB_OTG_DOEPINT8_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT8_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT8_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT8_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT8_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT8_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT8_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT8_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT8_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT8_SETUP_POS 3
#define USB_OTG_DOEPINT8_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT8_AHBERR_POS 2
#define USB_OTG_DOEPINT8_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT8_EPDISBLD_POS 1
#define USB_OTG_DOEPINT8_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT8_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ8 register */
#define USB_OTG_DOEPTSIZ8_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ8_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ8_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ8_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ8_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ8_XFERSIZE_POS 0

/* Bit fields of DOEPDMA8 register */
#define USB_OTG_DOEPDMA8_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA8_DMAADDR_POS 0

/* Bit fields of DOEPDMAB8 register */
#define USB_OTG_DOEPDMAB8_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB8_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL9 register */
#define USB_OTG_DOEPCTL9_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL9_EPENA_POS 31
#define USB_OTG_DOEPCTL9_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL9_EPDIS_POS 30
#define USB_OTG_DOEPCTL9_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL9_SETD1PID_POS 29
#define USB_OTG_DOEPCTL9_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL9_SETD0PID_POS 28
#define USB_OTG_DOEPCTL9_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL9_SNAK_POS 27
#define USB_OTG_DOEPCTL9_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL9_CNAK_POS 26
#define USB_OTG_DOEPCTL9_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL9_STALL_POS 21
#define USB_OTG_DOEPCTL9_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL9_SNP_POS 20
#define USB_OTG_DOEPCTL9_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL9_EPTYPE_POS 18
#define USB_OTG_DOEPCTL9_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL9_NAKSTS_POS 17
#define USB_OTG_DOEPCTL9_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL9_DPID_POS 16
#define USB_OTG_DOEPCTL9_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL9_USBACTEP_POS 15
#define USB_OTG_DOEPCTL9_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL9_MPS_POS 0

/* Bit fields of DOEPINT9 register */
#define USB_OTG_DOEPINT9_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT9_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT9_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT9_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT9_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT9_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT9_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT9_BBLEERR_POS 12
#define USB_OTG_DOEPINT9_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT9_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT9_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT9_BNAINTR_POS 9
#define USB_OTG_DOEPINT9_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT9_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT9_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT9_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT9_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT9_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT9_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT9_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT9_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT9_SETUP_POS 3
#define USB_OTG_DOEPINT9_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT9_AHBERR_POS 2
#define USB_OTG_DOEPINT9_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT9_EPDISBLD_POS 1
#define USB_OTG_DOEPINT9_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT9_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ9 register */
#define USB_OTG_DOEPTSIZ9_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ9_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ9_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ9_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ9_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ9_XFERSIZE_POS 0

/* Bit fields of DOEPDMA9 register */
#define USB_OTG_DOEPDMA9_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA9_DMAADDR_POS 0

/* Bit fields of DOEPDMAB9 register */
#define USB_OTG_DOEPDMAB9_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB9_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL10 register */
#define USB_OTG_DOEPCTL10_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL10_EPENA_POS 31
#define USB_OTG_DOEPCTL10_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL10_EPDIS_POS 30
#define USB_OTG_DOEPCTL10_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL10_SETD1PID_POS 29
#define USB_OTG_DOEPCTL10_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL10_SETD0PID_POS 28
#define USB_OTG_DOEPCTL10_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL10_SNAK_POS 27
#define USB_OTG_DOEPCTL10_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL10_CNAK_POS 26
#define USB_OTG_DOEPCTL10_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL10_STALL_POS 21
#define USB_OTG_DOEPCTL10_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL10_SNP_POS 20
#define USB_OTG_DOEPCTL10_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL10_EPTYPE_POS 18
#define USB_OTG_DOEPCTL10_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL10_NAKSTS_POS 17
#define USB_OTG_DOEPCTL10_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL10_DPID_POS 16
#define USB_OTG_DOEPCTL10_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL10_USBACTEP_POS 15
#define USB_OTG_DOEPCTL10_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL10_MPS_POS 0

/* Bit fields of DOEPINT10 register */
#define USB_OTG_DOEPINT10_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT10_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT10_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT10_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT10_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT10_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT10_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT10_BBLEERR_POS 12
#define USB_OTG_DOEPINT10_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT10_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT10_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT10_BNAINTR_POS 9
#define USB_OTG_DOEPINT10_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT10_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT10_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT10_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT10_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT10_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT10_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT10_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT10_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT10_SETUP_POS 3
#define USB_OTG_DOEPINT10_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT10_AHBERR_POS 2
#define USB_OTG_DOEPINT10_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT10_EPDISBLD_POS 1
#define USB_OTG_DOEPINT10_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT10_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ10 register */
#define USB_OTG_DOEPTSIZ10_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ10_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ10_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ10_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ10_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ10_XFERSIZE_POS 0

/* Bit fields of DOEPDMA10 register */
#define USB_OTG_DOEPDMA10_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA10_DMAADDR_POS 0

/* Bit fields of DOEPDMAB10 register */
#define USB_OTG_DOEPDMAB10_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB10_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL11 register */
#define USB_OTG_DOEPCTL11_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL11_EPENA_POS 31
#define USB_OTG_DOEPCTL11_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL11_EPDIS_POS 30
#define USB_OTG_DOEPCTL11_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL11_SETD1PID_POS 29
#define USB_OTG_DOEPCTL11_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL11_SETD0PID_POS 28
#define USB_OTG_DOEPCTL11_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL11_SNAK_POS 27
#define USB_OTG_DOEPCTL11_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL11_CNAK_POS 26
#define USB_OTG_DOEPCTL11_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL11_STALL_POS 21
#define USB_OTG_DOEPCTL11_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL11_SNP_POS 20
#define USB_OTG_DOEPCTL11_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL11_EPTYPE_POS 18
#define USB_OTG_DOEPCTL11_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL11_NAKSTS_POS 17
#define USB_OTG_DOEPCTL11_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL11_DPID_POS 16
#define USB_OTG_DOEPCTL11_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL11_USBACTEP_POS 15
#define USB_OTG_DOEPCTL11_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL11_MPS_POS 0

/* Bit fields of DOEPINT11 register */
#define USB_OTG_DOEPINT11_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT11_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT11_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT11_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT11_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT11_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT11_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT11_BBLEERR_POS 12
#define USB_OTG_DOEPINT11_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT11_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT11_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT11_BNAINTR_POS 9
#define USB_OTG_DOEPINT11_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT11_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT11_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT11_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT11_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT11_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT11_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT11_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT11_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT11_SETUP_POS 3
#define USB_OTG_DOEPINT11_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT11_AHBERR_POS 2
#define USB_OTG_DOEPINT11_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT11_EPDISBLD_POS 1
#define USB_OTG_DOEPINT11_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT11_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ11 register */
#define USB_OTG_DOEPTSIZ11_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ11_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ11_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ11_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ11_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ11_XFERSIZE_POS 0

/* Bit fields of DOEPDMA11 register */
#define USB_OTG_DOEPDMA11_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA11_DMAADDR_POS 0

/* Bit fields of DOEPDMAB11 register */
#define USB_OTG_DOEPDMAB11_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB11_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL12 register */
#define USB_OTG_DOEPCTL12_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL12_EPENA_POS 31
#define USB_OTG_DOEPCTL12_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL12_EPDIS_POS 30
#define USB_OTG_DOEPCTL12_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL12_SETD1PID_POS 29
#define USB_OTG_DOEPCTL12_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL12_SETD0PID_POS 28
#define USB_OTG_DOEPCTL12_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL12_SNAK_POS 27
#define USB_OTG_DOEPCTL12_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL12_CNAK_POS 26
#define USB_OTG_DOEPCTL12_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL12_STALL_POS 21
#define USB_OTG_DOEPCTL12_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL12_SNP_POS 20
#define USB_OTG_DOEPCTL12_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL12_EPTYPE_POS 18
#define USB_OTG_DOEPCTL12_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL12_NAKSTS_POS 17
#define USB_OTG_DOEPCTL12_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL12_DPID_POS 16
#define USB_OTG_DOEPCTL12_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL12_USBACTEP_POS 15
#define USB_OTG_DOEPCTL12_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL12_MPS_POS 0

/* Bit fields of DOEPINT12 register */
#define USB_OTG_DOEPINT12_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT12_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT12_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT12_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT12_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT12_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT12_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT12_BBLEERR_POS 12
#define USB_OTG_DOEPINT12_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT12_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT12_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT12_BNAINTR_POS 9
#define USB_OTG_DOEPINT12_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT12_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT12_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT12_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT12_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT12_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT12_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT12_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT12_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT12_SETUP_POS 3
#define USB_OTG_DOEPINT12_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT12_AHBERR_POS 2
#define USB_OTG_DOEPINT12_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT12_EPDISBLD_POS 1
#define USB_OTG_DOEPINT12_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT12_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ12 register */
#define USB_OTG_DOEPTSIZ12_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ12_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ12_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ12_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ12_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ12_XFERSIZE_POS 0

/* Bit fields of DOEPDMA12 register */
#define USB_OTG_DOEPDMA12_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA12_DMAADDR_POS 0

/* Bit fields of DOEPDMAB12 register */
#define USB_OTG_DOEPDMAB12_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB12_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL13 register */
#define USB_OTG_DOEPCTL13_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL13_EPENA_POS 31
#define USB_OTG_DOEPCTL13_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL13_EPDIS_POS 30
#define USB_OTG_DOEPCTL13_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL13_SETD1PID_POS 29
#define USB_OTG_DOEPCTL13_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL13_SETD0PID_POS 28
#define USB_OTG_DOEPCTL13_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL13_SNAK_POS 27
#define USB_OTG_DOEPCTL13_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL13_CNAK_POS 26
#define USB_OTG_DOEPCTL13_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL13_STALL_POS 21
#define USB_OTG_DOEPCTL13_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL13_SNP_POS 20
#define USB_OTG_DOEPCTL13_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL13_EPTYPE_POS 18
#define USB_OTG_DOEPCTL13_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL13_NAKSTS_POS 17
#define USB_OTG_DOEPCTL13_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL13_DPID_POS 16
#define USB_OTG_DOEPCTL13_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL13_USBACTEP_POS 15
#define USB_OTG_DOEPCTL13_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL13_MPS_POS 0

/* Bit fields of DOEPINT13 register */
#define USB_OTG_DOEPINT13_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT13_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT13_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT13_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT13_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT13_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT13_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT13_BBLEERR_POS 12
#define USB_OTG_DOEPINT13_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT13_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT13_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT13_BNAINTR_POS 9
#define USB_OTG_DOEPINT13_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT13_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT13_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT13_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT13_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT13_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT13_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT13_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT13_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT13_SETUP_POS 3
#define USB_OTG_DOEPINT13_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT13_AHBERR_POS 2
#define USB_OTG_DOEPINT13_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT13_EPDISBLD_POS 1
#define USB_OTG_DOEPINT13_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT13_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ13 register */
#define USB_OTG_DOEPTSIZ13_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ13_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ13_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ13_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ13_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ13_XFERSIZE_POS 0

/* Bit fields of DOEPDMA13 register */
#define USB_OTG_DOEPDMA13_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA13_DMAADDR_POS 0

/* Bit fields of DOEPDMAB13 register */
#define USB_OTG_DOEPDMAB13_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB13_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL14 register */
#define USB_OTG_DOEPCTL14_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL14_EPENA_POS 31
#define USB_OTG_DOEPCTL14_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL14_EPDIS_POS 30
#define USB_OTG_DOEPCTL14_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL14_SETD1PID_POS 29
#define USB_OTG_DOEPCTL14_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL14_SETD0PID_POS 28
#define USB_OTG_DOEPCTL14_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL14_SNAK_POS 27
#define USB_OTG_DOEPCTL14_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL14_CNAK_POS 26
#define USB_OTG_DOEPCTL14_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL14_STALL_POS 21
#define USB_OTG_DOEPCTL14_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL14_SNP_POS 20
#define USB_OTG_DOEPCTL14_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL14_EPTYPE_POS 18
#define USB_OTG_DOEPCTL14_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL14_NAKSTS_POS 17
#define USB_OTG_DOEPCTL14_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL14_DPID_POS 16
#define USB_OTG_DOEPCTL14_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL14_USBACTEP_POS 15
#define USB_OTG_DOEPCTL14_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL14_MPS_POS 0

/* Bit fields of DOEPINT14 register */
#define USB_OTG_DOEPINT14_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT14_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT14_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT14_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT14_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT14_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT14_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT14_BBLEERR_POS 12
#define USB_OTG_DOEPINT14_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT14_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT14_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT14_BNAINTR_POS 9
#define USB_OTG_DOEPINT14_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT14_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT14_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT14_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT14_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT14_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT14_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT14_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT14_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT14_SETUP_POS 3
#define USB_OTG_DOEPINT14_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT14_AHBERR_POS 2
#define USB_OTG_DOEPINT14_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT14_EPDISBLD_POS 1
#define USB_OTG_DOEPINT14_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT14_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ14 register */
#define USB_OTG_DOEPTSIZ14_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ14_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ14_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ14_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ14_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ14_XFERSIZE_POS 0

/* Bit fields of DOEPDMA14 register */
#define USB_OTG_DOEPDMA14_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA14_DMAADDR_POS 0

/* Bit fields of DOEPDMAB14 register */
#define USB_OTG_DOEPDMAB14_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB14_DMABUFFERADDR_POS 0

/* Bit fields of DOEPCTL15 register */
#define USB_OTG_DOEPCTL15_EPENA_MASK 0x80000000
#define USB_OTG_DOEPCTL15_EPENA_POS 31
#define USB_OTG_DOEPCTL15_EPDIS_MASK 0x40000000
#define USB_OTG_DOEPCTL15_EPDIS_POS 30
#define USB_OTG_DOEPCTL15_SETD1PID_MASK 0x20000000
#define USB_OTG_DOEPCTL15_SETD1PID_POS 29
#define USB_OTG_DOEPCTL15_SETD0PID_MASK 0x10000000
#define USB_OTG_DOEPCTL15_SETD0PID_POS 28
#define USB_OTG_DOEPCTL15_SNAK_MASK 0x08000000
#define USB_OTG_DOEPCTL15_SNAK_POS 27
#define USB_OTG_DOEPCTL15_CNAK_MASK 0x04000000
#define USB_OTG_DOEPCTL15_CNAK_POS 26
#define USB_OTG_DOEPCTL15_STALL_MASK 0x00200000
#define USB_OTG_DOEPCTL15_STALL_POS 21
#define USB_OTG_DOEPCTL15_SNP_MASK 0x00100000
#define USB_OTG_DOEPCTL15_SNP_POS 20
#define USB_OTG_DOEPCTL15_EPTYPE_MASK 0x000C0000
#define USB_OTG_DOEPCTL15_EPTYPE_POS 18
#define USB_OTG_DOEPCTL15_NAKSTS_MASK 0x00020000
#define USB_OTG_DOEPCTL15_NAKSTS_POS 17
#define USB_OTG_DOEPCTL15_DPID_MASK 0x00010000
#define USB_OTG_DOEPCTL15_DPID_POS 16
#define USB_OTG_DOEPCTL15_USBACTEP_MASK 0x00008000
#define USB_OTG_DOEPCTL15_USBACTEP_POS 15
#define USB_OTG_DOEPCTL15_MPS_MASK 0x000007FF
#define USB_OTG_DOEPCTL15_MPS_POS 0

/* Bit fields of DOEPINT15 register */
#define USB_OTG_DOEPINT15_STUPPKTRCVD_MASK 0x00008000
#define USB_OTG_DOEPINT15_STUPPKTRCVD_POS 15
#define USB_OTG_DOEPINT15_NYETINTRPT_MASK 0x00004000
#define USB_OTG_DOEPINT15_NYETINTRPT_POS 14
#define USB_OTG_DOEPINT15_NAKINTRPT_MASK 0x00002000
#define USB_OTG_DOEPINT15_NAKINTRPT_POS 13
#define USB_OTG_DOEPINT15_BBLEERR_MASK 0x00001000
#define USB_OTG_DOEPINT15_BBLEERR_POS 12
#define USB_OTG_DOEPINT15_PKTDRPSTS_MASK 0x00000800
#define USB_OTG_DOEPINT15_PKTDRPSTS_POS 11
#define USB_OTG_DOEPINT15_BNAINTR_MASK 0x00000200
#define USB_OTG_DOEPINT15_BNAINTR_POS 9
#define USB_OTG_DOEPINT15_OUTPKTERR_MASK 0x00000100
#define USB_OTG_DOEPINT15_OUTPKTERR_POS 8
#define USB_OTG_DOEPINT15_BACK2BACKSETUP_MASK 0x00000040
#define USB_OTG_DOEPINT15_BACK2BACKSETUP_POS 6
#define USB_OTG_DOEPINT15_STSPHSERCVD_MASK 0x00000020
#define USB_OTG_DOEPINT15_STSPHSERCVD_POS 5
#define USB_OTG_DOEPINT15_OUTTKNEPDIS_MASK 0x00000010
#define USB_OTG_DOEPINT15_OUTTKNEPDIS_POS 4
#define USB_OTG_DOEPINT15_SETUP_MASK 0x00000008
#define USB_OTG_DOEPINT15_SETUP_POS 3
#define USB_OTG_DOEPINT15_AHBERR_MASK 0x00000004
#define USB_OTG_DOEPINT15_AHBERR_POS 2
#define USB_OTG_DOEPINT15_EPDISBLD_MASK 0x00000002
#define USB_OTG_DOEPINT15_EPDISBLD_POS 1
#define USB_OTG_DOEPINT15_XFERCOMPL_MASK 0x00000001
#define USB_OTG_DOEPINT15_XFERCOMPL_POS 0

/* Bit fields of DOEPTSIZ15 register */
#define USB_OTG_DOEPTSIZ15_RXDPID_MASK 0x60000000
#define USB_OTG_DOEPTSIZ15_RXDPID_POS 29
#define USB_OTG_DOEPTSIZ15_PKTCNT_MASK 0x1FF80000
#define USB_OTG_DOEPTSIZ15_PKTCNT_POS 19
#define USB_OTG_DOEPTSIZ15_XFERSIZE_MASK 0x0007FFFF
#define USB_OTG_DOEPTSIZ15_XFERSIZE_POS 0

/* Bit fields of DOEPDMA15 register */
#define USB_OTG_DOEPDMA15_DMAADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMA15_DMAADDR_POS 0

/* Bit fields of DOEPDMAB15 register */
#define USB_OTG_DOEPDMAB15_DMABUFFERADDR_MASK 0xFFFFFFFF
#define USB_OTG_DOEPDMAB15_DMABUFFERADDR_POS 0

/* Bit fields of PCGCCTL register */
#define USB_OTG_PCGCCTL_L1SUSPENDED_MASK 0x00000080
#define USB_OTG_PCGCCTL_L1SUSPENDED_POS 7
#define USB_OTG_PCGCCTL_PHYSLEEP_MASK 0x00000040
#define USB_OTG_PCGCCTL_PHYSLEEP_POS 6
#define USB_OTG_PCGCCTL_RSTPDWNMODULE_MASK 0x00000008
#define USB_OTG_PCGCCTL_RSTPDWNMODULE_POS 3
#define USB_OTG_PCGCCTL_STOPPCLK_MASK 0x00000001
#define USB_OTG_PCGCCTL_STOPPCLK_POS 0





#endif
