\hypertarget{struct_g_p_i_o___mem_map}{}\doxysection{G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_g_p_i_o___mem_map}\index{GPIO\_MemMap@{GPIO\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{P\+D\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{P\+S\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{P\+C\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{P\+T\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{P\+D\+IR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{P\+D\+DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
G\+P\+IO -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}\label{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PCOR@{PCOR}}
\index{PCOR@{PCOR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PCOR}{PCOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}\label{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PDDR@{PDDR}}
\index{PDDR@{PDDR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDDR}{PDDR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}\label{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PDIR@{PDIR}}
\index{PDIR@{PDIR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDIR}{PDIR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}\label{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PDOR@{PDOR}}
\index{PDOR@{PDOR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDOR}{PDOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}\label{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PSOR@{PSOR}}
\index{PSOR@{PSOR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PSOR}{PSOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}\label{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}} 
\index{GPIO\_MemMap@{GPIO\_MemMap}!PTOR@{PTOR}}
\index{PTOR@{PTOR}!GPIO\_MemMap@{GPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PTOR}{PTOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
