{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636969421235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969421242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:43:41 2021 " "Processing started: Mon Nov 15 11:43:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969421242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969421242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac -c Prac " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969421242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636969421952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636969421952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prac-Prac1 " "Found design unit 1: Prac-Prac1" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prac " "Found entity 1: Prac" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Clock_logic " "Found design unit 1: Clock-Clock_logic" {  } { { "Clock.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bessel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bessel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bessel-math_function " "Found design unit 1: Bessel-math_function" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bessel " "Found entity 1: Bessel" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969429754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prac " "Elaborating entity \"Prac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636969429814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN_VLD Prac.vhd(349) " "VHDL Process Statement warning at Prac.vhd(349): signal \"DIN_VLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN_VLD Prac.vhd(401) " "VHDL Process Statement warning at Prac.vhd(401): signal \"DIN_VLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(426) " "VHDL Process Statement warning at Prac.vhd(426): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(433) " "VHDL Process Statement warning at Prac.vhd(433): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(439) " "VHDL Process Statement warning at Prac.vhd(439): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_clk_Trigger Prac.vhd(445) " "VHDL Process Statement warning at Prac.vhd(445): signal \"Rx_clk_Trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_clk_Trigger Prac.vhd(471) " "VHDL Process Statement warning at Prac.vhd(471): signal \"Rx_clk_Trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429817 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_temp Prac.vhd(472) " "VHDL Process Statement warning at Prac.vhd(472): signal \"rx_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429818 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Prac.vhd(473) " "VHDL Process Statement warning at Prac.vhd(473): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429818 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input Prac.vhd(469) " "VHDL Process Statement warning at Prac.vhd(469): inferring latch(es) for signal or variable \"input\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969429818 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_data Prac.vhd(469) " "VHDL Process Statement warning at Prac.vhd(469): inferring latch(es) for signal or variable \"tx_data\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969429818 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] Prac.vhd(469) " "Inferred latch for \"tx_data\[0\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] Prac.vhd(469) " "Inferred latch for \"tx_data\[1\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] Prac.vhd(469) " "Inferred latch for \"tx_data\[2\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] Prac.vhd(469) " "Inferred latch for \"tx_data\[3\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] Prac.vhd(469) " "Inferred latch for \"tx_data\[4\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] Prac.vhd(469) " "Inferred latch for \"tx_data\[5\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] Prac.vhd(469) " "Inferred latch for \"tx_data\[6\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] Prac.vhd(469) " "Inferred latch for \"tx_data\[7\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[0\] Prac.vhd(469) " "Inferred latch for \"input\[0\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[1\] Prac.vhd(469) " "Inferred latch for \"input\[1\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[2\] Prac.vhd(469) " "Inferred latch for \"input\[2\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429819 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[3\] Prac.vhd(469) " "Inferred latch for \"input\[3\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429820 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[4\] Prac.vhd(469) " "Inferred latch for \"input\[4\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429820 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[5\] Prac.vhd(469) " "Inferred latch for \"input\[5\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429820 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[6\] Prac.vhd(469) " "Inferred latch for \"input\[6\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429820 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[7\] Prac.vhd(469) " "Inferred latch for \"input\[7\]\" at Prac.vhd(469)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969429820 "|Prac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:main_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:main_clock\"" {  } { { "Prac.vhd" "main_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969429931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:rx_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:rx_clock\"" {  } { { "Prac.vhd" "rx_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969429938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:tx_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:tx_clock\"" {  } { { "Prac.vhd" "tx_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969429943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bessel Bessel:Math_Program " "Elaborating entity \"Bessel\" for hierarchy \"Bessel:Math_Program\"" {  } { { "Prac.vhd" "Math_Program" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969429951 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Math_input Bessel.vhd(23) " "VHDL Process Statement warning at Bessel.vhd(23): signal \"Math_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429959 "|Prac|Bessel:Math_Program"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "math_out Bessel.vhd(25) " "VHDL Process Statement warning at Bessel.vhd(25): signal \"math_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969429959 "|Prac|Bessel:Math_Program"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636969430742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636969431333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969431333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636969431557 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636969431557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636969431557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636969431557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969431658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:43:51 2021 " "Processing ended: Mon Nov 15 11:43:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969431658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969431658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969431658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969431658 ""}
