{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679517889620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679517889620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 21:44:49 2023 " "Processing started: Wed Mar 22 21:44:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679517889620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517889620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP -c DSP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517889620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679517889929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679517889929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSP " "Found entity 1: DSP" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM.v " "Can't analyze file -- file RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MULTIPLIER.v(21) " "Verilog HDL information at MULTIPLIER.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "MULTIPLIER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/MULTIPLIER.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLIER " "Found entity 1: MULTIPLIER" {  } { { "MULTIPLIER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/MULTIPLIER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "solver.v 1 1 " "Found 1 design units, including 1 entities, in source file solver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOLVER " "Found entity 1: SOLVER" {  } { { "SOLVER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/SOLVER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file stream_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_DIVIDER " "Found entity 1: STREAM_DIVIDER" {  } { { "STREAM_DIVIDER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/STREAM_DIVIDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file dsp_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517900529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSP " "Elaborating entity \"DSP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679517900575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rom.v(39) " "Verilog HDL information at rom.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "rom.v" "" { Text "D:/REPO/SYF_PROJ/quartus/rom.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679517900591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.v" "" { Text "D:/REPO/SYF_PROJ/quartus/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679517900591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679517900591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:dsp_rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:dsp_rom\"" {  } { { "DSP.v" "dsp_rom" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679517900591 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_a rom.v(30) " "Verilog HDL warning at rom.v(30): object memory_a used but never assigned" {  } { { "rom.v" "" { Text "D:/REPO/SYF_PROJ/quartus/rom.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 "|DSP|ROM:dsp_rom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_b rom.v(31) " "Verilog HDL warning at rom.v(31): object memory_b used but never assigned" {  } { { "rom.v" "" { Text "D:/REPO/SYF_PROJ/quartus/rom.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 "|DSP|ROM:dsp_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLIER MULTIPLIER:dsp_multiplier " "Elaborating entity \"MULTIPLIER\" for hierarchy \"MULTIPLIER:dsp_multiplier\"" {  } { { "DSP.v" "dsp_multiplier" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod MULTIPLIER.v(16) " "Verilog HDL or VHDL warning at MULTIPLIER.v(16): object \"prod\" assigned a value but never read" {  } { { "MULTIPLIER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/MULTIPLIER.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 "|DSP|MULTIPLIER:dsp_multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c MULTIPLIER.v(19) " "Verilog HDL or VHDL warning at MULTIPLIER.v(19): object \"c\" assigned a value but never read" {  } { { "MULTIPLIER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/MULTIPLIER.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 "|DSP|MULTIPLIER:dsp_multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:dsp_adder " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:dsp_adder\"" {  } { { "DSP.v" "dsp_adder" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679517900602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOLVER SOLVER:dsp_solver " "Elaborating entity \"SOLVER\" for hierarchy \"SOLVER:dsp_solver\"" {  } { { "DSP.v" "dsp_solver" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679517900607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "solved_local SOLVER.v(16) " "Verilog HDL or VHDL warning at SOLVER.v(16): object \"solved_local\" assigned a value but never read" {  } { { "SOLVER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/SOLVER.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679517900607 "|DSP|SOLVER:dsp_solver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SOLVER.v(43) " "Verilog HDL assignment warning at SOLVER.v(43): truncated value with size 32 to match size of target (12)" {  } { { "SOLVER.v" "" { Text "D:/REPO/SYF_PROJ/quartus/SOLVER.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679517900607 "|DSP|SOLVER:dsp_solver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[0\] GND " "Pin \"solved_dsp\[0\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[1\] GND " "Pin \"solved_dsp\[1\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[2\] GND " "Pin \"solved_dsp\[2\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[3\] GND " "Pin \"solved_dsp\[3\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[4\] GND " "Pin \"solved_dsp\[4\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[5\] GND " "Pin \"solved_dsp\[5\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[6\] GND " "Pin \"solved_dsp\[6\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[7\] GND " "Pin \"solved_dsp\[7\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[8\] GND " "Pin \"solved_dsp\[8\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[9\] GND " "Pin \"solved_dsp\[9\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[10\] GND " "Pin \"solved_dsp\[10\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "solved_dsp\[11\] GND " "Pin \"solved_dsp\[11\]\" is stuck at GND" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679517901041 "|DSP|solved_dsp[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679517901041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "166 " "166 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679517901066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/REPO/SYF_PROJ/quartus/output_files/DSP.map.smsg " "Generated suppressed messages file D:/REPO/SYF_PROJ/quartus/output_files/DSP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517901088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679517901201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679517901201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679517901219 "|DSP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679517901219 "|DSP|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "DSP.v" "" { Text "D:/REPO/SYF_PROJ/quartus/DSP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679517901219 "|DSP|ena"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679517901219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679517901219 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679517901219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679517901219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679517901250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 21:45:01 2023 " "Processing ended: Wed Mar 22 21:45:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679517901250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679517901250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679517901250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679517901250 ""}
