Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'gate'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o gate_map.ncd gate.ngd gate.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 11 23:50:59 2022

WARNING:LIT:701 - PAD symbol "btn<1>" has an undefined IOSTANDARD.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
