#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  3 14:14:56 2023
# Process ID: 20344
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28432 F:\GitHub\ECE_449\ECE449_16bitCPU\Project_Files\Memory_Stage\Memory_Stage.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Memory_Stage' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.ip_user_files', nor could it be found using path 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/RAM_16bit/RAM_16bit.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 83d957c6cd904ae491cbabc3b979350a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_Stage_Testbench_behav xil_defaultlib.Memory_Stage_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <V> does not exist in entity <Memory_Stage>.  Please compare the definition of block <Memory_Stage> to its component declaration and its instantion to detect the mismatch. [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit memory_stage_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 14:17:59 2023...
