<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/evk-mimxrt1015/RTE_Device.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_955806e634ba701fbc47e731f4cdaaa6.html">evk-mimxrt1015</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTE_Device.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="a04708.png" border="0" usemap="#boardkit_2evk-mimxrt1015_2_r_t_e___device_8hdep" alt=""/></div>
<map name="boardkit_2evk-mimxrt1015_2_r_t_e___device_8hdep" id="boardkit_2evk-mimxrt1015_2_r_t_e___device_8hdep">
<area shape="rect" id="node2" href="a00710.html" title="The evkmimxrt1015.h file defines GPIO pin mappings for evkmimxrt1015 board. " alt="" coords="5,95,168,136"/>
</map>
</div>
</div>
<p><a href="a04706_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa4264010a207548708e4eb5030b77b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa4264010a207548708e4eb5030b77b42">RTE_I2C1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa4264010a207548708e4eb5030b77b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0deee79f0bfe76842a606f89347141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aac0deee79f0bfe76842a606f89347141">RTE_I2C1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aac0deee79f0bfe76842a606f89347141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b312911602934f2275e5bfdd964a3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a6b312911602934f2275e5bfdd964a3c2">RTE_I2C2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6b312911602934f2275e5bfdd964a3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6833427b8acb64e5b2cdca71adc4731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa6833427b8acb64e5b2cdca71adc4731">RTE_I2C2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa6833427b8acb64e5b2cdca71adc4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286e0b83a4a1806a5125d1e805afed5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a286e0b83a4a1806a5125d1e805afed5e">RTE_I2C3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a286e0b83a4a1806a5125d1e805afed5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2203f604dc9bfc5ae76af6364b8e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7e2203f604dc9bfc5ae76af6364b8e38">RTE_I2C3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e2203f604dc9bfc5ae76af6364b8e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefd2724bd50bf611680b12680c5cd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaefd2724bd50bf611680b12680c5cd47">RTE_I2C4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaefd2724bd50bf611680b12680c5cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad0881b5c0250fd24034d35a0db8e81d6">RTE_I2C4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc244beab1014dda00966fcbbb65578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#adc244beab1014dda00966fcbbb65578c">RTE_SPI1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adc244beab1014dda00966fcbbb65578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa77f48b8f0f046f17b57ee388ba986c3">RTE_SPI1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c083e17af81df6307b6a09c7b526bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a23c083e17af81df6307b6a09c7b526bd">RTE_SPI2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a23c083e17af81df6307b6a09c7b526bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af6ec6eb776de0e8df30bc2acc19f9221">RTE_SPI2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa78a035aaa73a024f3e9ad91e3d28c18">RTE_SPI3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ea23b85408aacef35d7dea979abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a262ea23b85408aacef35d7dea979abfd">RTE_SPI3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a262ea23b85408aacef35d7dea979abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea31062ae6c550905351bfac679210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab5ea31062ae6c550905351bfac679210">RTE_SPI4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab5ea31062ae6c550905351bfac679210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a82c99593680766a8a846cd0b1b0169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0a82c99593680766a8a846cd0b1b0169">RTE_SPI4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0a82c99593680766a8a846cd0b1b0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f0e0260407d14858ce86d2ffb75424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae8f0e0260407d14858ce86d2ffb75424">RTE_USART1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae8f0e0260407d14858ce86d2ffb75424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93373776f843912cefd1355e207352e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a93373776f843912cefd1355e207352e2">RTE_USART1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93373776f843912cefd1355e207352e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f5e1f698d40d9f7d716257536d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af4f4f5e1f698d40d9f7d716257536d42">RTE_USART2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4f4f5e1f698d40d9f7d716257536d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125adde5b7b5906d3427a57420322722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a125adde5b7b5906d3427a57420322722">RTE_USART2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a125adde5b7b5906d3427a57420322722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">RTE_USART3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fade6195385d3c00eeb16517725bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a64fade6195385d3c00eeb16517725bb5">RTE_USART3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a64fade6195385d3c00eeb16517725bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3716b269a4311d87ba183b633ebfad07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a3716b269a4311d87ba183b633ebfad07">RTE_USART4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3716b269a4311d87ba183b633ebfad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccb132237192d276dec5fd1235d3124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#abccb132237192d276dec5fd1235d3124">RTE_USART4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abccb132237192d276dec5fd1235d3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c625ac67c8f31440a92490b6d767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5c2c625ac67c8f31440a92490b6d767e">RTE_USART5</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c2c625ac67c8f31440a92490b6d767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaf003f78b5c4c182d687b220e75e1dbb">RTE_USART5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a7b2970a0f7ac0ee0802298c09848c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af4a7b2970a0f7ac0ee0802298c09848c">RTE_USART6</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4a7b2970a0f7ac0ee0802298c09848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46301a9b2d783e5c629b180d8f2344f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a46301a9b2d783e5c629b180d8f2344f6">RTE_USART6_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a46301a9b2d783e5c629b180d8f2344f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416995bb1dd6c68b54b5b2dd85f8bc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a416995bb1dd6c68b54b5b2dd85f8bc08">RTE_USART7</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a416995bb1dd6c68b54b5b2dd85f8bc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde2f17d347b0f02c34cd1875f8bcaba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#abde2f17d347b0f02c34cd1875f8bcaba">RTE_USART7_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abde2f17d347b0f02c34cd1875f8bcaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f133071df7d0c18dd19c6f24e45d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a40f133071df7d0c18dd19c6f24e45d7a">RTE_USART8</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a40f133071df7d0c18dd19c6f24e45d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f35821f094b48ab18d0ee7eb9049686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a8f35821f094b48ab18d0ee7eb9049686">RTE_USART8_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8f35821f094b48ab18d0ee7eb9049686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922ec75cfe937a214fb6c32fdba48bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a922ec75cfe937a214fb6c32fdba48bf6">RTE_I2C1_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a922ec75cfe937a214fb6c32fdba48bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf249cbd0797a3dce6412b81aba70ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#acf249cbd0797a3dce6412b81aba70ee1">RTE_I2C1_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C1</td></tr>
<tr class="separator:acf249cbd0797a3dce6412b81aba70ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031737ed543170a29d6ad6eda661c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a031737ed543170a29d6ad6eda661c80b">RTE_I2C1_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a031737ed543170a29d6ad6eda661c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1a3403b4c83f7db9bc032bf18c552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#afb1a3403b4c83f7db9bc032bf18c552b">RTE_I2C1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:afb1a3403b4c83f7db9bc032bf18c552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac612ac434bff32c83c18d02d2c6c1ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ac612ac434bff32c83c18d02d2c6c1ec6">RTE_I2C1_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac612ac434bff32c83c18d02d2c6c1ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedcadc34e22d206d48b9a325155d9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#adedcadc34e22d206d48b9a325155d9b6">RTE_I2C1_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C1</td></tr>
<tr class="separator:adedcadc34e22d206d48b9a325155d9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f7eefcb6f619df42b0730e84bcf2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab7f7eefcb6f619df42b0730e84bcf2f3">RTE_I2C1_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ab7f7eefcb6f619df42b0730e84bcf2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19c26f2205b861f3408141ee8ed7d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae19c26f2205b861f3408141ee8ed7d48">RTE_I2C1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae19c26f2205b861f3408141ee8ed7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafac93c554b337745d91aeeaa263ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaafac93c554b337745d91aeeaa263ee3">RTE_I2C2_DMA_TX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aaafac93c554b337745d91aeeaa263ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282e3c43099524332084d89c4dc0370a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a282e3c43099524332084d89c4dc0370a">RTE_I2C2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C2</td></tr>
<tr class="separator:a282e3c43099524332084d89c4dc0370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac431de1cf16795d33d163d16e67db4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ac431de1cf16795d33d163d16e67db4ad">RTE_I2C2_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ac431de1cf16795d33d163d16e67db4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f1a37be61763d2594b4f539ae03d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad4f1a37be61763d2594b4f539ae03d44">RTE_I2C2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ad4f1a37be61763d2594b4f539ae03d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762b3880f4254c392f2f152393776679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a762b3880f4254c392f2f152393776679">RTE_I2C2_DMA_RX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a762b3880f4254c392f2f152393776679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eb717542257f354c6b41ad348a1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad7eb717542257f354c6b41ad348a1404">RTE_I2C2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C2</td></tr>
<tr class="separator:ad7eb717542257f354c6b41ad348a1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042db32af91bc5b35e78566581ed403e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a042db32af91bc5b35e78566581ed403e">RTE_I2C2_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a042db32af91bc5b35e78566581ed403e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca82c1fea8b1c55875df9cf0e3e4266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1ca82c1fea8b1c55875df9cf0e3e4266">RTE_I2C2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a1ca82c1fea8b1c55875df9cf0e3e4266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d59722d63164553e1aa90f0b5531aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a8d59722d63164553e1aa90f0b5531aa6">RTE_I2C3_DMA_TX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a8d59722d63164553e1aa90f0b5531aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3419a15ebd3e7915ab02ddb9d8e57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1f3419a15ebd3e7915ab02ddb9d8e57a">RTE_I2C3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C3</td></tr>
<tr class="separator:a1f3419a15ebd3e7915ab02ddb9d8e57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e673920f642335b203389fc038fa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a44e673920f642335b203389fc038fa14">RTE_I2C3_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a44e673920f642335b203389fc038fa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c43b61ee31798e368937bdbc945eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a21c43b61ee31798e368937bdbc945eb7">RTE_I2C3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a21c43b61ee31798e368937bdbc945eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78874337ab81de6e42b051fb9dce871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ac78874337ab81de6e42b051fb9dce871">RTE_I2C3_DMA_RX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ac78874337ab81de6e42b051fb9dce871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0994b2eeb8af41123e69175ac6f9c7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0994b2eeb8af41123e69175ac6f9c7b0">RTE_I2C3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C3</td></tr>
<tr class="separator:a0994b2eeb8af41123e69175ac6f9c7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a23c8a15b60cf1095ef24463ff5807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a24a23c8a15b60cf1095ef24463ff5807">RTE_I2C3_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a24a23c8a15b60cf1095ef24463ff5807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb03589150d28227ff1dd5393b0b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#acfb03589150d28227ff1dd5393b0b893">RTE_I2C3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:acfb03589150d28227ff1dd5393b0b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886533baa3ecbfdc24804b3bbd3c1fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a886533baa3ecbfdc24804b3bbd3c1fa4">RTE_I2C4_DMA_TX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a886533baa3ecbfdc24804b3bbd3c1fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedae977949138b1e4bf418885238855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#acedae977949138b1e4bf418885238855">RTE_I2C4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C4</td></tr>
<tr class="separator:acedae977949138b1e4bf418885238855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa525658413a982f217bdb99ad955080d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa525658413a982f217bdb99ad955080d">RTE_I2C4_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:aa525658413a982f217bdb99ad955080d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eeb5eb83698e059c5bbc3df7097102d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1eeb5eb83698e059c5bbc3df7097102d">RTE_I2C4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a1eeb5eb83698e059c5bbc3df7097102d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb24a07872f830d773e5a761b5b915ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#adb24a07872f830d773e5a761b5b915ea">RTE_I2C4_DMA_RX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adb24a07872f830d773e5a761b5b915ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b2e8753e39ef0df22e30d47f5af87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aad4b2e8753e39ef0df22e30d47f5af87">RTE_I2C4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C4</td></tr>
<tr class="separator:aad4b2e8753e39ef0df22e30d47f5af87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22896233f83e8ab47e7102eda51b807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad22896233f83e8ab47e7102eda51b807">RTE_I2C4_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ad22896233f83e8ab47e7102eda51b807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8180353fa95d472f154af42998f3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aac8180353fa95d472f154af42998f3ea">RTE_I2C4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aac8180353fa95d472f154af42998f3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ffc6ece84420ad1bb78ad539a527ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a30ffc6ece84420ad1bb78ad539a527ae">RTE_SPI1_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a30ffc6ece84420ad1bb78ad539a527ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c1db58a1c06f875bdec06c74b85072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a88c1db58a1c06f875bdec06c74b85072">RTE_SPI1_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a88c1db58a1c06f875bdec06c74b85072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951ee008b6f3fccf7c09fb32ef53b288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a951ee008b6f3fccf7c09fb32ef53b288">RTE_SPI1_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a951ee008b6f3fccf7c09fb32ef53b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e587c674c92f4898da5f4a2dd7da875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0e587c674c92f4898da5f4a2dd7da875">RTE_SPI1_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td></tr>
<tr class="separator:a0e587c674c92f4898da5f4a2dd7da875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b23957d812a8a11c221bee23ddbe2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5b23957d812a8a11c221bee23ddbe2a7">RTE_SPI1_SLAVE_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td></tr>
<tr class="separator:a5b23957d812a8a11c221bee23ddbe2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7837804201c3faa8cb122bafb79b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af7837804201c3faa8cb122bafb79b78a">RTE_SPI1_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af7837804201c3faa8cb122bafb79b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacfa67a7428af81b9a41471e1c52a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#adacfa67a7428af81b9a41471e1c52a15">RTE_SPI1_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI1Tx</td></tr>
<tr class="separator:adacfa67a7428af81b9a41471e1c52a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808f6eb3a927615c6881d185981238c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a808f6eb3a927615c6881d185981238c8">RTE_SPI1_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a808f6eb3a927615c6881d185981238c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2510e3e47782aa110b9863228c6b20ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2510e3e47782aa110b9863228c6b20ff">RTE_SPI1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a2510e3e47782aa110b9863228c6b20ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237cd1f72122246b424ced52d44d7374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a237cd1f72122246b424ced52d44d7374">RTE_SPI1_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a237cd1f72122246b424ced52d44d7374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1675b80e211aeb65f52be311273d1054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1675b80e211aeb65f52be311273d1054">RTE_SPI1_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI1Rx</td></tr>
<tr class="separator:a1675b80e211aeb65f52be311273d1054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092a5b393859e6a07fc97a666e3841f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a092a5b393859e6a07fc97a666e3841f9">RTE_SPI1_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a092a5b393859e6a07fc97a666e3841f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08060b8c17ac92da6cde2af7d67ee095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a08060b8c17ac92da6cde2af7d67ee095">RTE_SPI1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a08060b8c17ac92da6cde2af7d67ee095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c6c661ee5134156e7083458fa9d0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae3c6c661ee5134156e7083458fa9d0d0">RTE_SPI2_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:ae3c6c661ee5134156e7083458fa9d0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f946c38b63485806d78f455fb199c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5f946c38b63485806d78f455fb199c36">RTE_SPI2_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a5f946c38b63485806d78f455fb199c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99923674038030fbcc6c203a048e7092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a99923674038030fbcc6c203a048e7092">RTE_SPI2_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a99923674038030fbcc6c203a048e7092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf87c891b68f466cded78517bda33f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaf87c891b68f466cded78517bda33f66">RTE_SPI2_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td></tr>
<tr class="separator:aaf87c891b68f466cded78517bda33f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c8dea7ad8a4df3477cc5ec811a7726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a50c8dea7ad8a4df3477cc5ec811a7726">RTE_SPI2_SLAVE_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td></tr>
<tr class="separator:a50c8dea7ad8a4df3477cc5ec811a7726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f55409f83ccf9410d19a06c89592cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2f55409f83ccf9410d19a06c89592cf7">RTE_SPI2_DMA_TX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a2f55409f83ccf9410d19a06c89592cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b7f6d5915fbcbed92062f953c23b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a18b7f6d5915fbcbed92062f953c23b73">RTE_SPI2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI2Tx</td></tr>
<tr class="separator:a18b7f6d5915fbcbed92062f953c23b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33414279775ff91c959e0d6238f6f5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a33414279775ff91c959e0d6238f6f5a8">RTE_SPI2_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a33414279775ff91c959e0d6238f6f5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad2c8040af8a79e4d3817c130ac28df6d">RTE_SPI2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">RTE_SPI2_DMA_RX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819c248900eebba240a37d7c57ab5408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a819c248900eebba240a37d7c57ab5408">RTE_SPI2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI2Tx</td></tr>
<tr class="separator:a819c248900eebba240a37d7c57ab5408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c234032df3316eea62c35db921df98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a83c234032df3316eea62c35db921df98">RTE_SPI2_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a83c234032df3316eea62c35db921df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae14cfbbd7990b4e16da76447fd0f71d0">RTE_SPI2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73000740183c3947717fa583d165815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa73000740183c3947717fa583d165815">RTE_SPI3_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:aa73000740183c3947717fa583d165815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7623e6ba7a9f5e22314ffd3cedba06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0e7623e6ba7a9f5e22314ffd3cedba06">RTE_SPI3_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a0e7623e6ba7a9f5e22314ffd3cedba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2bec62dec8ae43dd4866d04a7a210f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aea2bec62dec8ae43dd4866d04a7a210f">RTE_SPI3_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:aea2bec62dec8ae43dd4866d04a7a210f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae246a17a5a03704c5f4d44cd40df50d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae246a17a5a03704c5f4d44cd40df50d7">RTE_SPI3_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td></tr>
<tr class="separator:ae246a17a5a03704c5f4d44cd40df50d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63dc1c7865592a39f5bf323f14cbcf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a63dc1c7865592a39f5bf323f14cbcf9d">RTE_SPI3_SLAVE_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td></tr>
<tr class="separator:a63dc1c7865592a39f5bf323f14cbcf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede43b66781471d6f7824e1d8a5d678a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aede43b66781471d6f7824e1d8a5d678a">RTE_SPI3_DMA_TX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aede43b66781471d6f7824e1d8a5d678a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1d1794b26a340e85bd3569d80b1470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7a1d1794b26a340e85bd3569d80b1470">RTE_SPI3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI3Tx</td></tr>
<tr class="separator:a7a1d1794b26a340e85bd3569d80b1470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957637aad66f6d5deed94db4d18e3ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a957637aad66f6d5deed94db4d18e3ca8">RTE_SPI3_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a957637aad66f6d5deed94db4d18e3ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9237e29a834083e9cff82ba51800ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a9237e29a834083e9cff82ba51800ec0d">RTE_SPI3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a9237e29a834083e9cff82ba51800ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5a87ba91d16c71a803610ffbf40c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#adb5a87ba91d16c71a803610ffbf40c13">RTE_SPI3_DMA_RX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:adb5a87ba91d16c71a803610ffbf40c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3261f383900579c450e714a8c9c4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1a3261f383900579c450e714a8c9c4e9">RTE_SPI3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI3Rx</td></tr>
<tr class="separator:a1a3261f383900579c450e714a8c9c4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8eb8e1701ada3c43faacf46f163c1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae8eb8e1701ada3c43faacf46f163c1f5">RTE_SPI3_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ae8eb8e1701ada3c43faacf46f163c1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad946150307e0a2d3f1e4e030550dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aad946150307e0a2d3f1e4e030550dc68">RTE_SPI3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aad946150307e0a2d3f1e4e030550dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902fd47282cf03f90965dd9c28c5fbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a902fd47282cf03f90965dd9c28c5fbad">RTE_SPI4_PCS_TO_SCK_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a902fd47282cf03f90965dd9c28c5fbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addde6066970e78ac95c304f81e3d4224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#addde6066970e78ac95c304f81e3d4224">RTE_SPI4_SCK_TO_PSC_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:addde6066970e78ac95c304f81e3d4224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2ab4cef9c8fd5fd873954d6312630e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaf2ab4cef9c8fd5fd873954d6312630e">RTE_SPI4_BETWEEN_TRANSFER_DELAY</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:aaf2ab4cef9c8fd5fd873954d6312630e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b93ec25540b16bf3adac9417b18d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a14b93ec25540b16bf3adac9417b18d98">RTE_SPI4_MASTER_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td></tr>
<tr class="separator:a14b93ec25540b16bf3adac9417b18d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffa2d5a7b8e5ad0b1b5bf96270e9427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1ffa2d5a7b8e5ad0b1b5bf96270e9427">RTE_SPI4_SLAVE_PCS_PIN_SEL</a>&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td></tr>
<tr class="separator:a1ffa2d5a7b8e5ad0b1b5bf96270e9427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956855c142636770f6a7debe2aa013e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a956855c142636770f6a7debe2aa013e6">RTE_SPI4_DMA_TX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a956855c142636770f6a7debe2aa013e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a43c2ab8b1d1c288cb34ecd416f7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a26a43c2ab8b1d1c288cb34ecd416f7c0">RTE_SPI4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI4Tx</td></tr>
<tr class="separator:a26a43c2ab8b1d1c288cb34ecd416f7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3eaa3789e307502d95d5bcb22557f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae3eaa3789e307502d95d5bcb22557f21">RTE_SPI4_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ae3eaa3789e307502d95d5bcb22557f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa3ec0db7635e3be6822ac3d6b522aed9">RTE_SPI4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">RTE_SPI4_DMA_RX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada325d25817cdcfd6760ec56d55ebd9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ada325d25817cdcfd6760ec56d55ebd9e">RTE_SPI4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI4Rx</td></tr>
<tr class="separator:ada325d25817cdcfd6760ec56d55ebd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478cb5cd7ebeaf47470f623dac24f71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a478cb5cd7ebeaf47470f623dac24f71b">RTE_SPI4_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a478cb5cd7ebeaf47470f623dac24f71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968c662515159592bfb826495d2d3c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a968c662515159592bfb826495d2d3c5d">RTE_SPI4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a968c662515159592bfb826495d2d3c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a272ab6f694a794b54d6d0bacf4b030c3">RTE_USART1_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab360b9072ab5034fe19c591b11ddaa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab360b9072ab5034fe19c591b11ddaa4f">RTE_USART1_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART1Tx</td></tr>
<tr class="separator:ab360b9072ab5034fe19c591b11ddaa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ef4acc4180de985e24a0bb392e42c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a28ef4acc4180de985e24a0bb392e42c8">RTE_USART1_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a28ef4acc4180de985e24a0bb392e42c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7804081da977b330578221c5ce5ba89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7804081da977b330578221c5ce5ba89e">RTE_USART1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a7804081da977b330578221c5ce5ba89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c326f4aa3f8ba10614f88755ac30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af78c326f4aa3f8ba10614f88755ac30e">RTE_USART1_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af78c326f4aa3f8ba10614f88755ac30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6bd424c90e5734c38eb4f198ed0347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2e6bd424c90e5734c38eb4f198ed0347">RTE_USART1_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART1Rx</td></tr>
<tr class="separator:a2e6bd424c90e5734c38eb4f198ed0347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71e62366aea28e6c003f082a3ff5227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad71e62366aea28e6c003f082a3ff5227">RTE_USART1_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ad71e62366aea28e6c003f082a3ff5227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58d0f95baca5b61fd1183daed257004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab58d0f95baca5b61fd1183daed257004">RTE_USART1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ab58d0f95baca5b61fd1183daed257004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da147c7ce755201a079c412c098128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a4da147c7ce755201a079c412c098128f">RTE_USART2_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4da147c7ce755201a079c412c098128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1921b3ed005879e26052e379f23dbcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a1921b3ed005879e26052e379f23dbcb2">RTE_USART2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART2Tx</td></tr>
<tr class="separator:a1921b3ed005879e26052e379f23dbcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e29209a15939cab26f74b2d1f6daf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a35e29209a15939cab26f74b2d1f6daf9">RTE_USART2_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a35e29209a15939cab26f74b2d1f6daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a667adae4bda8ac302bcc85d4a7a004cd">RTE_USART2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aaf5d293f3353d103aa7fc672a3cf456d">RTE_USART2_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad8969d48f9a854dcd661e60ace8f2eac">RTE_USART2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART2Rx</td></tr>
<tr class="separator:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e45bca95b4f0c419b7aa5b27655e0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a4e45bca95b4f0c419b7aa5b27655e0f8">RTE_USART2_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a4e45bca95b4f0c419b7aa5b27655e0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">RTE_USART2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371552d64a4c36aa553a256ab52c4737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a371552d64a4c36aa553a256ab52c4737">RTE_USART3_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a371552d64a4c36aa553a256ab52c4737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a298c8ca62c3080284bf1c1ddc9e52c74">RTE_USART3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART3Tx</td></tr>
<tr class="separator:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05781de3d61d146f982ffb787d36f3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a05781de3d61d146f982ffb787d36f3fe">RTE_USART3_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a05781de3d61d146f982ffb787d36f3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230981b96cecea4add332ecd40533454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a230981b96cecea4add332ecd40533454">RTE_USART3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a230981b96cecea4add332ecd40533454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09d3b40ddde8be68179be6d46400d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab09d3b40ddde8be68179be6d46400d45">RTE_USART3_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab09d3b40ddde8be68179be6d46400d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab310379c65913c108e059c4e317ce096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ab310379c65913c108e059c4e317ce096">RTE_USART3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART3Rx</td></tr>
<tr class="separator:ab310379c65913c108e059c4e317ce096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce8b3cab8b376e492e0599890bb4ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7ce8b3cab8b376e492e0599890bb4ad0">RTE_USART3_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a7ce8b3cab8b376e492e0599890bb4ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae05b2c8a2baaa32c10d0af3457ce2e28">RTE_USART3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a583406cbb43d2e24e0cf8cafdb45d7d9">RTE_USART4_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6f4b82acc33b81f3637afc63419169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2b6f4b82acc33b81f3637afc63419169">RTE_USART4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART4Tx</td></tr>
<tr class="separator:a2b6f4b82acc33b81f3637afc63419169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d221d38fab3da9b28d9de859af9f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a23d221d38fab3da9b28d9de859af9f48">RTE_USART4_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a23d221d38fab3da9b28d9de859af9f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ac4abea21e4bfc3d03539f739892b0e7f">RTE_USART4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3aa08740bc1278f56cb25413751053b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae3aa08740bc1278f56cb25413751053b">RTE_USART4_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae3aa08740bc1278f56cb25413751053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d133b10d9af3b93828d264638c01d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2d133b10d9af3b93828d264638c01d69">RTE_USART4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART4Rx</td></tr>
<tr class="separator:a2d133b10d9af3b93828d264638c01d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af7a32050ae6ea721dc3bfe51cec886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0af7a32050ae6ea721dc3bfe51cec886">RTE_USART4_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a0af7a32050ae6ea721dc3bfe51cec886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a84ae4f174efa1b7417b5a35d9b9e3de9">RTE_USART4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5fc281007f625bf44a5b16d7f97c9f7b">RTE_USART5_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34578afbd133748801bbb852f1cc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a3f34578afbd133748801bbb852f1cc46">RTE_USART5_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART5Tx</td></tr>
<tr class="separator:a3f34578afbd133748801bbb852f1cc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6732d5a38b93890d64314a0837a1d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ae6732d5a38b93890d64314a0837a1d34">RTE_USART5_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:ae6732d5a38b93890d64314a0837a1d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530f52cd5d979b98f959163c96e4413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a530f52cd5d979b98f959163c96e4413b">RTE_USART5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a530f52cd5d979b98f959163c96e4413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af563379f0b22b56089642e1452293b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af563379f0b22b56089642e1452293b94">RTE_USART5_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af563379f0b22b56089642e1452293b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a4dc20b4bfb5766bac0d6de434bda7fd8">RTE_USART5_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART5Rx</td></tr>
<tr class="separator:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8f2581e0cbec8210edb6f89f7b187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a7a8f2581e0cbec8210edb6f89f7b187c">RTE_USART5_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a7a8f2581e0cbec8210edb6f89f7b187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665e630b27a6713ff3055c9893403090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a665e630b27a6713ff3055c9893403090">RTE_USART5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a665e630b27a6713ff3055c9893403090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830ccf4153d422fc98971a8fc2d1ecba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a830ccf4153d422fc98971a8fc2d1ecba">RTE_USART6_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a830ccf4153d422fc98971a8fc2d1ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1692d643111d558f2df528205966f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ac1692d643111d558f2df528205966f28">RTE_USART6_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART6Tx</td></tr>
<tr class="separator:ac1692d643111d558f2df528205966f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6111a4ca33179e72211e0a267f1b40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#af6111a4ca33179e72211e0a267f1b40e">RTE_USART6_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:af6111a4ca33179e72211e0a267f1b40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50f707f6ba72c2c400faa7e2c9b8b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aa50f707f6ba72c2c400faa7e2c9b8b5f">RTE_USART6_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aa50f707f6ba72c2c400faa7e2c9b8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e96a5225571536daf6ce2058f2ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a74e96a5225571536daf6ce2058f2ca11">RTE_USART6_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a74e96a5225571536daf6ce2058f2ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55c040ec06f230089b7f190f5eb5589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#ad55c040ec06f230089b7f190f5eb5589">RTE_USART6_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART6Rx</td></tr>
<tr class="separator:ad55c040ec06f230089b7f190f5eb5589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3cf21340277e8390db8a14d63ee5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aeb3cf21340277e8390db8a14d63ee5d5">RTE_USART6_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:aeb3cf21340277e8390db8a14d63ee5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5937989b65e91558a7ecd473a511e5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5937989b65e91558a7ecd473a511e5e6">RTE_USART6_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a5937989b65e91558a7ecd473a511e5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3d104ac7e9a07019d58c26bd53e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a4f3d104ac7e9a07019d58c26bd53e9a1">RTE_USART7_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f3d104ac7e9a07019d58c26bd53e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9105787bef980157f54fc11f21ee84b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a9105787bef980157f54fc11f21ee84b5">RTE_USART7_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART7Tx</td></tr>
<tr class="separator:a9105787bef980157f54fc11f21ee84b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9a5d583e90a47e3f535b114da2512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a8b9a5d583e90a47e3f535b114da2512f">RTE_USART7_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a8b9a5d583e90a47e3f535b114da2512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9417cafd6534bd6b4be87b6bea6ac16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a9417cafd6534bd6b4be87b6bea6ac16c">RTE_USART7_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a9417cafd6534bd6b4be87b6bea6ac16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ee2a3fba2891c00a7a2d126a81b91f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a18ee2a3fba2891c00a7a2d126a81b91f">RTE_USART7_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a18ee2a3fba2891c00a7a2d126a81b91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a048d82fae4604ff6183679a90197c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5a048d82fae4604ff6183679a90197c3">RTE_USART7_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART7Rx</td></tr>
<tr class="separator:a5a048d82fae4604ff6183679a90197c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d952d94e0f421c0928b7bb9271650f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a82d952d94e0f421c0928b7bb9271650f">RTE_USART7_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a82d952d94e0f421c0928b7bb9271650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3f3b4435760ac40c7d6a8837642f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#aff3f3b4435760ac40c7d6a8837642f76">RTE_USART7_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aff3f3b4435760ac40c7d6a8837642f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc6c1f63b1f4885829e6b98f2f99230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#abcc6c1f63b1f4885829e6b98f2f99230">RTE_USART8_DMA_TX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abcc6c1f63b1f4885829e6b98f2f99230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cb9cebe1faa5aaa4103e3bbc5053e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a32cb9cebe1faa5aaa4103e3bbc5053e8">RTE_USART8_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART8Tx</td></tr>
<tr class="separator:a32cb9cebe1faa5aaa4103e3bbc5053e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8819d5c827bdd7fbdc30d885547cbf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a8819d5c827bdd7fbdc30d885547cbf0d">RTE_USART8_DMA_TX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a8819d5c827bdd7fbdc30d885547cbf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bba1923dd63a116b3c4ef8fcebe26c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a0bba1923dd63a116b3c4ef8fcebe26c7">RTE_USART8_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0bba1923dd63a116b3c4ef8fcebe26c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b464e7a19d4ae0e950dac79aff6adbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a2b464e7a19d4ae0e950dac79aff6adbc">RTE_USART8_DMA_RX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2b464e7a19d4ae0e950dac79aff6adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c16789d134aa6368dbe2d7a7110211c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a5c16789d134aa6368dbe2d7a7110211c">RTE_USART8_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART8Rx</td></tr>
<tr class="separator:a5c16789d134aa6368dbe2d7a7110211c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155ae73ee7cdaff86bb2ddefa2873dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a155ae73ee7cdaff86bb2ddefa2873dcb">RTE_USART8_DMA_RX_DMAMUX_BASE</a>&#160;&#160;&#160;DMAMUX</td></tr>
<tr class="separator:a155ae73ee7cdaff86bb2ddefa2873dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b22acc74d0ae6d339a14fdebc5e4d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04706.html#a35b22acc74d0ae6d339a14fdebc5e4d5">RTE_USART8_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a35b22acc74d0ae6d339a14fdebc5e4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa4264010a207548708e4eb5030b77b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4264010a207548708e4eb5030b77b42">&#9670;&nbsp;</a></span>RTE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00013">13</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac0deee79f0bfe76842a606f89347141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0deee79f0bfe76842a606f89347141">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00014">14</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac612ac434bff32c83c18d02d2c6c1ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac612ac434bff32c83c18d02d2c6c1ec6">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00053">53</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae19c26f2205b861f3408141ee8ed7d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19c26f2205b861f3408141ee8ed7d48">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00056">56</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab7f7eefcb6f619df42b0730e84bcf2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f7eefcb6f619df42b0730e84bcf2f3">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00055">55</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adedcadc34e22d206d48b9a325155d9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedcadc34e22d206d48b9a325155d9b6">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00054">54</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a922ec75cfe937a214fb6c32fdba48bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922ec75cfe937a214fb6c32fdba48bf6">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00049">49</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="afb1a3403b4c83f7db9bc032bf18c552b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1a3403b4c83f7db9bc032bf18c552b">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00052">52</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a031737ed543170a29d6ad6eda661c80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031737ed543170a29d6ad6eda661c80b">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00051">51</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acf249cbd0797a3dce6412b81aba70ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf249cbd0797a3dce6412b81aba70ee1">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00050">50</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a6b312911602934f2275e5bfdd964a3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b312911602934f2275e5bfdd964a3c2">&#9670;&nbsp;</a></span>RTE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00015">15</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa6833427b8acb64e5b2cdca71adc4731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6833427b8acb64e5b2cdca71adc4731">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00016">16</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a762b3880f4254c392f2f152393776679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762b3880f4254c392f2f152393776679">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00062">62</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1ca82c1fea8b1c55875df9cf0e3e4266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca82c1fea8b1c55875df9cf0e3e4266">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00065">65</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a042db32af91bc5b35e78566581ed403e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042db32af91bc5b35e78566581ed403e">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00064">64</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad7eb717542257f354c6b41ad348a1404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eb717542257f354c6b41ad348a1404">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00063">63</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaafac93c554b337745d91aeeaa263ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafac93c554b337745d91aeeaa263ee3">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00058">58</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad4f1a37be61763d2594b4f539ae03d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f1a37be61763d2594b4f539ae03d44">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00061">61</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac431de1cf16795d33d163d16e67db4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac431de1cf16795d33d163d16e67db4ad">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00060">60</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a282e3c43099524332084d89c4dc0370a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282e3c43099524332084d89c4dc0370a">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00059">59</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a286e0b83a4a1806a5125d1e805afed5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286e0b83a4a1806a5125d1e805afed5e">&#9670;&nbsp;</a></span>RTE_I2C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00017">17</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7e2203f604dc9bfc5ae76af6364b8e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2203f604dc9bfc5ae76af6364b8e38">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00018">18</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac78874337ab81de6e42b051fb9dce871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78874337ab81de6e42b051fb9dce871">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00071">71</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acfb03589150d28227ff1dd5393b0b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb03589150d28227ff1dd5393b0b893">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00074">74</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a24a23c8a15b60cf1095ef24463ff5807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a23c8a15b60cf1095ef24463ff5807">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00073">73</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0994b2eeb8af41123e69175ac6f9c7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0994b2eeb8af41123e69175ac6f9c7b0">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00072">72</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8d59722d63164553e1aa90f0b5531aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d59722d63164553e1aa90f0b5531aa6">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00067">67</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a21c43b61ee31798e368937bdbc945eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c43b61ee31798e368937bdbc945eb7">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00070">70</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a44e673920f642335b203389fc038fa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e673920f642335b203389fc038fa14">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00069">69</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1f3419a15ebd3e7915ab02ddb9d8e57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3419a15ebd3e7915ab02ddb9d8e57a">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00068">68</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaefd2724bd50bf611680b12680c5cd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefd2724bd50bf611680b12680c5cd47">&#9670;&nbsp;</a></span>RTE_I2C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00019">19</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad0881b5c0250fd24034d35a0db8e81d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0881b5c0250fd24034d35a0db8e81d6">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00020">20</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adb24a07872f830d773e5a761b5b915ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb24a07872f830d773e5a761b5b915ea">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00080">80</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac8180353fa95d472f154af42998f3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8180353fa95d472f154af42998f3ea">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00083">83</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad22896233f83e8ab47e7102eda51b807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad22896233f83e8ab47e7102eda51b807">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00082">82</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad4b2e8753e39ef0df22e30d47f5af87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4b2e8753e39ef0df22e30d47f5af87">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00081">81</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a886533baa3ecbfdc24804b3bbd3c1fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886533baa3ecbfdc24804b3bbd3c1fa4">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00076">76</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1eeb5eb83698e059c5bbc3df7097102d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eeb5eb83698e059c5bbc3df7097102d">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00079">79</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa525658413a982f217bdb99ad955080d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa525658413a982f217bdb99ad955080d">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00078">78</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acedae977949138b1e4bf418885238855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedae977949138b1e4bf418885238855">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPI2C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00077">77</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adc244beab1014dda00966fcbbb65578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc244beab1014dda00966fcbbb65578c">&#9670;&nbsp;</a></span>RTE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00022">22</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a951ee008b6f3fccf7c09fb32ef53b288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951ee008b6f3fccf7c09fb32ef53b288">&#9670;&nbsp;</a></span>RTE_SPI1_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00088">88</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa77f48b8f0f046f17b57ee388ba986c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77f48b8f0f046f17b57ee388ba986c3">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00023">23</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a237cd1f72122246b424ced52d44d7374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237cd1f72122246b424ced52d44d7374">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00095">95</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a08060b8c17ac92da6cde2af7d67ee095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08060b8c17ac92da6cde2af7d67ee095">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00098">98</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a092a5b393859e6a07fc97a666e3841f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092a5b393859e6a07fc97a666e3841f9">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00097">97</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1675b80e211aeb65f52be311273d1054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1675b80e211aeb65f52be311273d1054">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI1Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00096">96</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af7837804201c3faa8cb122bafb79b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7837804201c3faa8cb122bafb79b78a">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00091">91</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2510e3e47782aa110b9863228c6b20ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2510e3e47782aa110b9863228c6b20ff">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00094">94</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a808f6eb3a927615c6881d185981238c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808f6eb3a927615c6881d185981238c8">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00093">93</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adacfa67a7428af81b9a41471e1c52a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacfa67a7428af81b9a41471e1c52a15">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI1Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00092">92</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0e587c674c92f4898da5f4a2dd7da875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e587c674c92f4898da5f4a2dd7da875">&#9670;&nbsp;</a></span>RTE_SPI1_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_MASTER_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00089">89</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a30ffc6ece84420ad1bb78ad539a527ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ffc6ece84420ad1bb78ad539a527ae">&#9670;&nbsp;</a></span>RTE_SPI1_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00086">86</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a88c1db58a1c06f875bdec06c74b85072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c1db58a1c06f875bdec06c74b85072">&#9670;&nbsp;</a></span>RTE_SPI1_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00087">87</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5b23957d812a8a11c221bee23ddbe2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b23957d812a8a11c221bee23ddbe2a7">&#9670;&nbsp;</a></span>RTE_SPI1_SLAVE_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_SLAVE_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00090">90</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23c083e17af81df6307b6a09c7b526bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c083e17af81df6307b6a09c7b526bd">&#9670;&nbsp;</a></span>RTE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00024">24</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a99923674038030fbcc6c203a048e7092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99923674038030fbcc6c203a048e7092">&#9670;&nbsp;</a></span>RTE_SPI2_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00102">102</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af6ec6eb776de0e8df30bc2acc19f9221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ec6eb776de0e8df30bc2acc19f9221">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00025">25</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00109">109</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae14cfbbd7990b4e16da76447fd0f71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14cfbbd7990b4e16da76447fd0f71d0">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00112">112</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a83c234032df3316eea62c35db921df98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c234032df3316eea62c35db921df98">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00111">111</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a819c248900eebba240a37d7c57ab5408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819c248900eebba240a37d7c57ab5408">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI2Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00110">110</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f55409f83ccf9410d19a06c89592cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55409f83ccf9410d19a06c89592cf7">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00105">105</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad2c8040af8a79e4d3817c130ac28df6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8040af8a79e4d3817c130ac28df6d">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00108">108</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a33414279775ff91c959e0d6238f6f5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33414279775ff91c959e0d6238f6f5a8">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00107">107</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a18b7f6d5915fbcbed92062f953c23b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b7f6d5915fbcbed92062f953c23b73">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI2Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00106">106</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf87c891b68f466cded78517bda33f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf87c891b68f466cded78517bda33f66">&#9670;&nbsp;</a></span>RTE_SPI2_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_MASTER_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00103">103</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3c6c661ee5134156e7083458fa9d0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c6c661ee5134156e7083458fa9d0d0">&#9670;&nbsp;</a></span>RTE_SPI2_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00100">100</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5f946c38b63485806d78f455fb199c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f946c38b63485806d78f455fb199c36">&#9670;&nbsp;</a></span>RTE_SPI2_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00101">101</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a50c8dea7ad8a4df3477cc5ec811a7726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c8dea7ad8a4df3477cc5ec811a7726">&#9670;&nbsp;</a></span>RTE_SPI2_SLAVE_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_SLAVE_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00104">104</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa78a035aaa73a024f3e9ad91e3d28c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78a035aaa73a024f3e9ad91e3d28c18">&#9670;&nbsp;</a></span>RTE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00026">26</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aea2bec62dec8ae43dd4866d04a7a210f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2bec62dec8ae43dd4866d04a7a210f">&#9670;&nbsp;</a></span>RTE_SPI3_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00116">116</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a262ea23b85408aacef35d7dea979abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ea23b85408aacef35d7dea979abfd">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00027">27</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adb5a87ba91d16c71a803610ffbf40c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5a87ba91d16c71a803610ffbf40c13">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00123">123</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad946150307e0a2d3f1e4e030550dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad946150307e0a2d3f1e4e030550dc68">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00126">126</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae8eb8e1701ada3c43faacf46f163c1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8eb8e1701ada3c43faacf46f163c1f5">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00125">125</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1a3261f383900579c450e714a8c9c4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3261f383900579c450e714a8c9c4e9">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI3Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00124">124</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aede43b66781471d6f7824e1d8a5d678a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede43b66781471d6f7824e1d8a5d678a">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00119">119</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9237e29a834083e9cff82ba51800ec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9237e29a834083e9cff82ba51800ec0d">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00122">122</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a957637aad66f6d5deed94db4d18e3ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957637aad66f6d5deed94db4d18e3ca8">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00121">121</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7a1d1794b26a340e85bd3569d80b1470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1d1794b26a340e85bd3569d80b1470">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI3Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00120">120</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae246a17a5a03704c5f4d44cd40df50d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae246a17a5a03704c5f4d44cd40df50d7">&#9670;&nbsp;</a></span>RTE_SPI3_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_MASTER_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00117">117</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa73000740183c3947717fa583d165815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73000740183c3947717fa583d165815">&#9670;&nbsp;</a></span>RTE_SPI3_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00114">114</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0e7623e6ba7a9f5e22314ffd3cedba06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7623e6ba7a9f5e22314ffd3cedba06">&#9670;&nbsp;</a></span>RTE_SPI3_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00115">115</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a63dc1c7865592a39f5bf323f14cbcf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63dc1c7865592a39f5bf323f14cbcf9d">&#9670;&nbsp;</a></span>RTE_SPI3_SLAVE_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_SLAVE_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00118">118</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab5ea31062ae6c550905351bfac679210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ea31062ae6c550905351bfac679210">&#9670;&nbsp;</a></span>RTE_SPI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00028">28</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf2ab4cef9c8fd5fd873954d6312630e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2ab4cef9c8fd5fd873954d6312630e">&#9670;&nbsp;</a></span>RTE_SPI4_BETWEEN_TRANSFER_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_BETWEEN_TRANSFER_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00130">130</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0a82c99593680766a8a846cd0b1b0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a82c99593680766a8a846cd0b1b0169">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00029">29</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd6e0050f362bd1bfd3a07a7e86b57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd6e0050f362bd1bfd3a07a7e86b57a">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00137">137</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a968c662515159592bfb826495d2d3c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968c662515159592bfb826495d2d3c5d">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00140">140</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a478cb5cd7ebeaf47470f623dac24f71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478cb5cd7ebeaf47470f623dac24f71b">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00139">139</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ada325d25817cdcfd6760ec56d55ebd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada325d25817cdcfd6760ec56d55ebd9e">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI4Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00138">138</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a956855c142636770f6a7debe2aa013e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956855c142636770f6a7debe2aa013e6">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00133">133</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa3ec0db7635e3be6822ac3d6b522aed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ec0db7635e3be6822ac3d6b522aed9">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00136">136</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3eaa3789e307502d95d5bcb22557f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3eaa3789e307502d95d5bcb22557f21">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00135">135</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a26a43c2ab8b1d1c288cb34ecd416f7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a43c2ab8b1d1c288cb34ecd416f7c0">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPSPI4Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00134">134</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a14b93ec25540b16bf3adac9417b18d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b93ec25540b16bf3adac9417b18d98">&#9670;&nbsp;</a></span>RTE_SPI4_MASTER_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_MASTER_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_MasterPcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00131">131</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a902fd47282cf03f90965dd9c28c5fbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902fd47282cf03f90965dd9c28c5fbad">&#9670;&nbsp;</a></span>RTE_SPI4_PCS_TO_SCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_PCS_TO_SCK_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00128">128</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="addde6066970e78ac95c304f81e3d4224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addde6066970e78ac95c304f81e3d4224">&#9670;&nbsp;</a></span>RTE_SPI4_SCK_TO_PSC_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_SCK_TO_PSC_DELAY&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00129">129</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1ffa2d5a7b8e5ad0b1b5bf96270e9427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ffa2d5a7b8e5ad0b1b5bf96270e9427">&#9670;&nbsp;</a></span>RTE_SPI4_SLAVE_PCS_PIN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_SLAVE_PCS_PIN_SEL&#160;&#160;&#160;(kLPSPI_SlavePcs0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00132">132</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae8f0e0260407d14858ce86d2ffb75424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f0e0260407d14858ce86d2ffb75424">&#9670;&nbsp;</a></span>RTE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00031">31</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a93373776f843912cefd1355e207352e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93373776f843912cefd1355e207352e2">&#9670;&nbsp;</a></span>RTE_USART1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00032">32</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af78c326f4aa3f8ba10614f88755ac30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c326f4aa3f8ba10614f88755ac30e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00147">147</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab58d0f95baca5b61fd1183daed257004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58d0f95baca5b61fd1183daed257004">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00150">150</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad71e62366aea28e6c003f082a3ff5227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71e62366aea28e6c003f082a3ff5227">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00149">149</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e6bd424c90e5734c38eb4f198ed0347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6bd424c90e5734c38eb4f198ed0347">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART1Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00148">148</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a272ab6f694a794b54d6d0bacf4b030c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272ab6f694a794b54d6d0bacf4b030c3">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00143">143</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7804081da977b330578221c5ce5ba89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7804081da977b330578221c5ce5ba89e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00146">146</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a28ef4acc4180de985e24a0bb392e42c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ef4acc4180de985e24a0bb392e42c8">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00145">145</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab360b9072ab5034fe19c591b11ddaa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab360b9072ab5034fe19c591b11ddaa4f">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART1Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00144">144</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4f4f5e1f698d40d9f7d716257536d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f5e1f698d40d9f7d716257536d42">&#9670;&nbsp;</a></span>RTE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00033">33</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a125adde5b7b5906d3427a57420322722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125adde5b7b5906d3427a57420322722">&#9670;&nbsp;</a></span>RTE_USART2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00034">34</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf5d293f3353d103aa7fc672a3cf456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5d293f3353d103aa7fc672a3cf456d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00156">156</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a54af00b2f29f1e9aeb10e1a59a4cde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54af00b2f29f1e9aeb10e1a59a4cde3d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00159">159</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4e45bca95b4f0c419b7aa5b27655e0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e45bca95b4f0c419b7aa5b27655e0f8">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00158">158</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad8969d48f9a854dcd661e60ace8f2eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8969d48f9a854dcd661e60ace8f2eac">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART2Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00157">157</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4da147c7ce755201a079c412c098128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da147c7ce755201a079c412c098128f">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00152">152</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a667adae4bda8ac302bcc85d4a7a004cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667adae4bda8ac302bcc85d4a7a004cd">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00155">155</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a35e29209a15939cab26f74b2d1f6daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e29209a15939cab26f74b2d1f6daf9">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00154">154</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1921b3ed005879e26052e379f23dbcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1921b3ed005879e26052e379f23dbcb2">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART2Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00153">153</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6d7bafeb9d5b445ebadbd0f224bf1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d7bafeb9d5b445ebadbd0f224bf1a5">&#9670;&nbsp;</a></span>RTE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00035">35</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a64fade6195385d3c00eeb16517725bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fade6195385d3c00eeb16517725bb5">&#9670;&nbsp;</a></span>RTE_USART3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00036">36</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab09d3b40ddde8be68179be6d46400d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09d3b40ddde8be68179be6d46400d45">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00165">165</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae05b2c8a2baaa32c10d0af3457ce2e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05b2c8a2baaa32c10d0af3457ce2e28">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00168">168</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7ce8b3cab8b376e492e0599890bb4ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce8b3cab8b376e492e0599890bb4ad0">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00167">167</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab310379c65913c108e059c4e317ce096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab310379c65913c108e059c4e317ce096">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART3Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00166">166</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a371552d64a4c36aa553a256ab52c4737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371552d64a4c36aa553a256ab52c4737">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00161">161</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a230981b96cecea4add332ecd40533454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230981b96cecea4add332ecd40533454">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00164">164</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a05781de3d61d146f982ffb787d36f3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05781de3d61d146f982ffb787d36f3fe">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00163">163</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a298c8ca62c3080284bf1c1ddc9e52c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298c8ca62c3080284bf1c1ddc9e52c74">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART3Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00162">162</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3716b269a4311d87ba183b633ebfad07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3716b269a4311d87ba183b633ebfad07">&#9670;&nbsp;</a></span>RTE_USART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00037">37</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abccb132237192d276dec5fd1235d3124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccb132237192d276dec5fd1235d3124">&#9670;&nbsp;</a></span>RTE_USART4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00038">38</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3aa08740bc1278f56cb25413751053b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3aa08740bc1278f56cb25413751053b">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00174">174</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a84ae4f174efa1b7417b5a35d9b9e3de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae4f174efa1b7417b5a35d9b9e3de9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00177">177</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0af7a32050ae6ea721dc3bfe51cec886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af7a32050ae6ea721dc3bfe51cec886">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00176">176</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2d133b10d9af3b93828d264638c01d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d133b10d9af3b93828d264638c01d69">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART4Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00175">175</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a583406cbb43d2e24e0cf8cafdb45d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583406cbb43d2e24e0cf8cafdb45d7d9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00170">170</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac4abea21e4bfc3d03539f739892b0e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4abea21e4bfc3d03539f739892b0e7f">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00173">173</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23d221d38fab3da9b28d9de859af9f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d221d38fab3da9b28d9de859af9f48">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00172">172</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2b6f4b82acc33b81f3637afc63419169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6f4b82acc33b81f3637afc63419169">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART4Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00171">171</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5c2c625ac67c8f31440a92490b6d767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c625ac67c8f31440a92490b6d767e">&#9670;&nbsp;</a></span>RTE_USART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00039">39</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf003f78b5c4c182d687b220e75e1dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf003f78b5c4c182d687b220e75e1dbb">&#9670;&nbsp;</a></span>RTE_USART5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00040">40</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af563379f0b22b56089642e1452293b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af563379f0b22b56089642e1452293b94">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00183">183</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a665e630b27a6713ff3055c9893403090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665e630b27a6713ff3055c9893403090">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00186">186</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7a8f2581e0cbec8210edb6f89f7b187c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8f2581e0cbec8210edb6f89f7b187c">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00185">185</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4dc20b4bfb5766bac0d6de434bda7fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc20b4bfb5766bac0d6de434bda7fd8">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART5Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00184">184</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5fc281007f625bf44a5b16d7f97c9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc281007f625bf44a5b16d7f97c9f7b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00179">179</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a530f52cd5d979b98f959163c96e4413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530f52cd5d979b98f959163c96e4413b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00182">182</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6732d5a38b93890d64314a0837a1d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6732d5a38b93890d64314a0837a1d34">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00181">181</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3f34578afbd133748801bbb852f1cc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34578afbd133748801bbb852f1cc46">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART5Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00180">180</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4a7b2970a0f7ac0ee0802298c09848c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a7b2970a0f7ac0ee0802298c09848c">&#9670;&nbsp;</a></span>RTE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00041">41</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a46301a9b2d783e5c629b180d8f2344f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46301a9b2d783e5c629b180d8f2344f6">&#9670;&nbsp;</a></span>RTE_USART6_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00042">42</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a74e96a5225571536daf6ce2058f2ca11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e96a5225571536daf6ce2058f2ca11">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00192">192</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5937989b65e91558a7ecd473a511e5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5937989b65e91558a7ecd473a511e5e6">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00195">195</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aeb3cf21340277e8390db8a14d63ee5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3cf21340277e8390db8a14d63ee5d5">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00194">194</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad55c040ec06f230089b7f190f5eb5589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55c040ec06f230089b7f190f5eb5589">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART6Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00193">193</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a830ccf4153d422fc98971a8fc2d1ecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830ccf4153d422fc98971a8fc2d1ecba">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00188">188</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa50f707f6ba72c2c400faa7e2c9b8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50f707f6ba72c2c400faa7e2c9b8b5f">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00191">191</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af6111a4ca33179e72211e0a267f1b40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6111a4ca33179e72211e0a267f1b40e">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00190">190</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac1692d643111d558f2df528205966f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1692d643111d558f2df528205966f28">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART6Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00189">189</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a416995bb1dd6c68b54b5b2dd85f8bc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416995bb1dd6c68b54b5b2dd85f8bc08">&#9670;&nbsp;</a></span>RTE_USART7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00043">43</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abde2f17d347b0f02c34cd1875f8bcaba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde2f17d347b0f02c34cd1875f8bcaba">&#9670;&nbsp;</a></span>RTE_USART7_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00044">44</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a18ee2a3fba2891c00a7a2d126a81b91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ee2a3fba2891c00a7a2d126a81b91f">&#9670;&nbsp;</a></span>RTE_USART7_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00201">201</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aff3f3b4435760ac40c7d6a8837642f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3f3b4435760ac40c7d6a8837642f76">&#9670;&nbsp;</a></span>RTE_USART7_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00204">204</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a82d952d94e0f421c0928b7bb9271650f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d952d94e0f421c0928b7bb9271650f">&#9670;&nbsp;</a></span>RTE_USART7_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00203">203</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5a048d82fae4604ff6183679a90197c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a048d82fae4604ff6183679a90197c3">&#9670;&nbsp;</a></span>RTE_USART7_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART7Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00202">202</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4f3d104ac7e9a07019d58c26bd53e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f3d104ac7e9a07019d58c26bd53e9a1">&#9670;&nbsp;</a></span>RTE_USART7_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00197">197</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9417cafd6534bd6b4be87b6bea6ac16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9417cafd6534bd6b4be87b6bea6ac16c">&#9670;&nbsp;</a></span>RTE_USART7_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00200">200</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8b9a5d583e90a47e3f535b114da2512f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9a5d583e90a47e3f535b114da2512f">&#9670;&nbsp;</a></span>RTE_USART7_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00199">199</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9105787bef980157f54fc11f21ee84b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9105787bef980157f54fc11f21ee84b5">&#9670;&nbsp;</a></span>RTE_USART7_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART7_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART7Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00198">198</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a40f133071df7d0c18dd19c6f24e45d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f133071df7d0c18dd19c6f24e45d7a">&#9670;&nbsp;</a></span>RTE_USART8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00045">45</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8f35821f094b48ab18d0ee7eb9049686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f35821f094b48ab18d0ee7eb9049686">&#9670;&nbsp;</a></span>RTE_USART8_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00046">46</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2b464e7a19d4ae0e950dac79aff6adbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b464e7a19d4ae0e950dac79aff6adbc">&#9670;&nbsp;</a></span>RTE_USART8_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_RX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00210">210</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a35b22acc74d0ae6d339a14fdebc5e4d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b22acc74d0ae6d339a14fdebc5e4d5">&#9670;&nbsp;</a></span>RTE_USART8_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00213">213</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a155ae73ee7cdaff86bb2ddefa2873dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155ae73ee7cdaff86bb2ddefa2873dcb">&#9670;&nbsp;</a></span>RTE_USART8_DMA_RX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_RX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00212">212</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5c16789d134aa6368dbe2d7a7110211c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c16789d134aa6368dbe2d7a7110211c">&#9670;&nbsp;</a></span>RTE_USART8_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_RX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART8Rx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00211">211</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abcc6c1f63b1f4885829e6b98f2f99230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc6c1f63b1f4885829e6b98f2f99230">&#9670;&nbsp;</a></span>RTE_USART8_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_TX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00206">206</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0bba1923dd63a116b3c4ef8fcebe26c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bba1923dd63a116b3c4ef8fcebe26c7">&#9670;&nbsp;</a></span>RTE_USART8_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00209">209</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8819d5c827bdd7fbdc30d885547cbf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8819d5c827bdd7fbdc30d885547cbf0d">&#9670;&nbsp;</a></span>RTE_USART8_DMA_TX_DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_TX_DMAMUX_BASE&#160;&#160;&#160;DMAMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00208">208</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a32cb9cebe1faa5aaa4103e3bbc5053e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cb9cebe1faa5aaa4103e3bbc5053e8">&#9670;&nbsp;</a></span>RTE_USART8_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART8_DMA_TX_PERI_SEL&#160;&#160;&#160;(uint8_t) kDmaRequestMuxLPUART8Tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04706_source.html#l00207">207</a> of file <a class="el" href="a04706_source.html">RTE_Device.h</a>.</p>

</div>
</div>
</div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
