CFG_BYPASS_UNISEC_RX,VAR_0
CFG_BYPASS_UNISEC_TX,VAR_1
CFG_MACMODE_SET,FUNC_0
CFG_RXCLK_MUXSEL0_SET,FUNC_1
CFG_SPEED_1250,VAR_2
CFG_TXCLK_MUXSEL0_SET,FUNC_2
CFG_WAITASYNCRD_SET,FUNC_3
DEBUG_REG_ADDR,VAR_3
ENET_GHD_MODE,VAR_4
ENET_INTERFACE_MODE2_SET,FUNC_4
ENET_LHD_MODE,VAR_5
FULL_DUPLEX2,VAR_6
ICM_CONFIG0_REG_0_ADDR,VAR_7
ICM_CONFIG2_REG_0_ADDR,VAR_8
INTERFACE_CONTROL_ADDR,VAR_9
LENGTH_CHK,VAR_10
MAC_CONFIG_2_ADDR,VAR_11
PAD_CRC,VAR_12
RGMII_REG_0_ADDR,VAR_13
xgene_enet_configure_clock,FUNC_5
xgene_enet_rd_csr,FUNC_6
xgene_enet_rd_mac,FUNC_7
xgene_enet_rd_mcx_csr,FUNC_8
xgene_enet_wr_csr,FUNC_9
xgene_enet_wr_mac,FUNC_10
xgene_enet_wr_mcx_csr,FUNC_11
xgene_gmac_set_speed,FUNC_12
pdata,VAR_14
icm0,VAR_15
icm2,VAR_16
mc2,VAR_17
intf_ctl,VAR_18
rgmii,VAR_19
value,VAR_20
