$date
	Mon Feb 02 19:42:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sample_ram $end
$var wire 16 ! rdata [15:0] $end
$var reg 1 " clk $end
$var reg 8 # raddr [7:0] $end
$var reg 8 $ waddr [7:0] $end
$var reg 16 % wdata [15:0] $end
$var reg 1 & we $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 ' raddr [7:0] $end
$var wire 8 ( waddr [7:0] $end
$var wire 16 ) wdata [15:0] $end
$var wire 1 & we $end
$var reg 16 * rdata [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
b0 #
0"
bx !
$end
#5000
b1001000110100 %
b1001000110100 )
1&
1"
#10000
0"
#15000
b1001000110100 !
b1001000110100 *
b101011001111000 %
b101011001111000 )
b1 $
b1 (
1"
#20000
0"
#25000
0&
1"
#30000
0"
#35000
1"
#40000
0"
#45000
bx !
bx *
b1 #
b1 '
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
