#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Dec 10 20:54:03 2016
# Process ID: 8816
# Log file: D:/FPGA/IEEE/Lab13/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab13/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab13/pa.fromHdl.tcl
startgroup
set_property package_pin G12 [get_ports {BT[0]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {BT[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {BT[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {BT[3]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {LD[0]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LD[1]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {LD[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {LD[3]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {LD[4]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {LD[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {LD[6]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {LD[7]}]
endgroup
save_design
