{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678908892758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678908892759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 15:34:52 2023 " "Processing started: Wed Mar 15 15:34:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678908892759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908892759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SkeeballFinal -c SkeeballFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SkeeballFinal -c SkeeballFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908892759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678908893658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678908893658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballstate.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballState " "Found entity 1: skeeballState" {  } { { "skeeballState.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballState.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678908902239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908902239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballDisplay " "Found entity 1: skeeballDisplay" {  } { { "skeeballDisplay.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678908902241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908902241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballscore.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballScore " "Found entity 1: skeeballScore" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678908902244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908902244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file skeeballfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SkeeballFinal " "Found entity 1: SkeeballFinal" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678908902246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908902246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfiles.v 1 1 " "Found 1 design units, including 1 entities, in source file testfiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 testStart " "Found entity 1: testStart" {  } { { "testFiles.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/testFiles.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678908902248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908902248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SkeeballFinal " "Elaborating entity \"SkeeballFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678908902314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballScore skeeballScore:inst " "Elaborating entity \"skeeballScore\" for hierarchy \"skeeballScore:inst\"" {  } { { "SkeeballFinal.bdf" "inst" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 240 648 808 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678908902320 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "score skeeballScore.v(7) " "Verilog HDL warning at skeeballScore.v(7): the port and data declarations for array port \"score\" do not specify the same range for each dimension" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 7 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "score skeeballScore.v(10) " "HDL warning at skeeballScore.v(10): see declaration for object \"score\"" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 10 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(58) " "Verilog HDL assignment warning at skeeballScore.v(58): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(59) " "Verilog HDL assignment warning at skeeballScore.v(59): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(60) " "Verilog HDL assignment warning at skeeballScore.v(60): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(61) " "Verilog HDL assignment warning at skeeballScore.v(61): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(62) " "Verilog HDL assignment warning at skeeballScore.v(62): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(63) " "Verilog HDL assignment warning at skeeballScore.v(63): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 skeeballScore.v(64) " "Verilog HDL assignment warning at skeeballScore.v(64): truncated value with size 5 to match size of target (4)" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adderPoints skeeballScore.v(36) " "Verilog HDL Always Construct warning at skeeballScore.v(36): inferring latch(es) for variable \"adderPoints\", which holds its previous value in one or more paths through the always construct" {  } { { "skeeballScore.v" "" { Text "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678908902321 "|SkeeballFinal|skeeballScore:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testStart testStart:inst1 " "Elaborating entity \"testStart\" for hierarchy \"testStart:inst1\"" {  } { { "SkeeballFinal.bdf" "inst1" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 240 496 632 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678908902322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 280 824 1000 296 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 264 824 1000 280 "LEDR\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 264 824 1000 280 "LEDR\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 264 824 1000 280 "LEDR\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 264 824 1000 280 "LEDR\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 264 824 1000 280 "LEDR\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678908902700 "|SkeeballFinal|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678908902700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678908902759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678908903033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678908903033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 328 448 616 344 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678908903064 "|SkeeballFinal|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678908903064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678908903064 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678908903064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678908903064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678908903064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678908903079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 15:35:03 2023 " "Processing ended: Wed Mar 15 15:35:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678908903079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678908903079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678908903079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678908903079 ""}
