{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717515366500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717515366501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 12:36:06 2024 " "Processing started: Tue Jun  4 12:36:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717515366501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515366501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515366501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717515367029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717515367030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/suma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.v 1 1 " "Found 1 design units, including 1 entities, in source file latchd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "latchD.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchc.v 1 1 " "Found 1 design units, including 1 entities, in source file latchc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_C " "Found entity 1: latch_C" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latcha.v 1 1 " "Found 1 design units, including 1 entities, in source file latcha.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_A " "Found entity 1: latch_A" {  } { { "latchA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.v 1 1 " "Found 1 design units, including 1 entities, in source file latch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingunit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file decode_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchunit.v 1 1 " "Found 1 design units, including 1 entities, in source file branchunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUsim " "Found entity 1: ALUsim" {  } { { "ALUsim.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/ALUsim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALU_control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockALU " "Found entity 1: BlockALU" {  } { { "BlockALU.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_v2_wrs.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_v2_wrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_v2_wrs " "Found entity 1: mux4_v2_wrs" {  } { { "mux4_v2_wrs.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4_v2_wrs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rama.v 1 1 " "Found 1 design units, including 1 entities, in source file rama.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramA " "Found entity 1: ramA" {  } { { "ramA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roma.v 1 1 " "Found 1 design units, including 1 entities, in source file roma.v" { { "Info" "ISGN_ENTITY_NAME" "1 romA " "Found entity 1: romA" {  } { { "romA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717515382369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_C latch_C:afsdhajs " "Elaborating entity \"latch_C\" for hierarchy \"latch_C:afsdhajs\"" {  } { { "TP2_E5.bdf" "afsdhajs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -40 2184 2488 296 "afsdhajs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst30 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst30\"" {  } { { "TP2_E5.bdf" "inst30" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 48 1232 1480 448 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:inst23 " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:inst23\"" {  } { { "TP2_E5.bdf" "inst23" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -400 440 632 -288 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_A latch_A:inst2 " "Elaborating entity \"latch_A\" for hierarchy \"latch_A:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 96 272 624 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit BranchUnit:asjdjsajdjas " "Elaborating entity \"BranchUnit\" for hierarchy \"BranchUnit:asjdjsajdjas\"" {  } { { "TP2_E5.bdf" "asjdjsajdjas" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 1736 1984 24 "asjdjsajdjas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(22) " "Verilog HDL assignment warning at BranchUnit.v(22): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717515382430 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(29) " "Verilog HDL assignment warning at BranchUnit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717515382430 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockALU BlockALU:nosequenombre " "Elaborating entity \"BlockALU\" for hierarchy \"BlockALU:nosequenombre\"" {  } { { "TP2_E5.bdf" "nosequenombre" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 136 1728 2016 360 "nosequenombre" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu BlockALU:nosequenombre\|alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"BlockALU:nosequenombre\|alu:inst2\"" {  } { { "BlockALU.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 176 560 960 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController BlockALU:nosequenombre\|ALUController:inst " "Elaborating entity \"ALUController\" for hierarchy \"BlockALU:nosequenombre\|ALUController:inst\"" {  } { { "BlockALU.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 464 -288 -80 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 BlockALU:nosequenombre\|mux4:mux_fa_ " "Elaborating entity \"mux4\" for hierarchy \"BlockALU:nosequenombre\|mux4:mux_fa_\"" {  } { { "BlockALU.bdf" "mux_fa_" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 96 -288 -40 240 "mux_fa_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 BlockALU:nosequenombre\|mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"BlockALU:nosequenombre\|mux2:inst5\"" {  } { { "BlockALU.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 192 256 496 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:porfa " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:porfa\"" {  } { { "TP2_E5.bdf" "porfa" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 472 1728 1992 616 "porfa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD LatchD:twittter " "Elaborating entity \"LatchD\" for hierarchy \"LatchD:twittter\"" {  } { { "TP2_E5.bdf" "twittter" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -216 2728 3016 24 "twittter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramA ramA:jasjdasdjadsja " "Elaborating entity \"ramA\" for hierarchy \"ramA:jasjdasdjadsja\"" {  } { { "TP2_E5.bdf" "jasjdasdjadsja" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 72 2760 2976 200 "jasjdasdjadsja" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramA:jasjdasdjadsja\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramA:jasjdasdjadsja\|altsyncram:altsyncram_component\"" {  } { { "ramA.v" "altsyncram_component" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramA:jasjdasdjadsja\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramA:jasjdasdjadsja\|altsyncram:altsyncram_component\"" {  } { { "ramA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramA:jasjdasdjadsja\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramA:jasjdasdjadsja\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382537 ""}  } { { "ramA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717515382537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44g1 " "Found entity 1: altsyncram_44g1" {  } { { "db/altsyncram_44g1.tdf" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_44g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44g1 ramA:jasjdasdjadsja\|altsyncram:altsyncram_component\|altsyncram_44g1:auto_generated " "Elaborating entity \"altsyncram_44g1\" for hierarchy \"ramA:jasjdasdjadsja\|altsyncram:altsyncram_component\|altsyncram_44g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_v2_wrs mux4_v2_wrs:inst13 " "Elaborating entity \"mux4_v2_wrs\" for hierarchy \"mux4_v2_wrs:inst13\"" {  } { { "TP2_E5.bdf" "inst13" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 3584 3832 24 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:insstagrrram " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:insstagrrram\"" {  } { { "TP2_E5.bdf" "insstagrrram" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 104 -264 24 264 "insstagrrram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter fetch_unit:insstagrrram\|prog_counter:inst3 " "Elaborating entity \"prog_counter\" for hierarchy \"fetch_unit:insstagrrram\|prog_counter:inst3\"" {  } { { "fetch_unit.bdf" "inst3" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 112 416 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc fetch_unit:insstagrrram\|muxpc:inst5 " "Elaborating entity \"muxpc\" for hierarchy \"fetch_unit:insstagrrram\|muxpc:inst5\"" {  } { { "fetch_unit.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -184 88 336 -72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 fetch_unit:insstagrrram\|add4:inst1 " "Elaborating entity \"add4\" for hierarchy \"fetch_unit:insstagrrram\|add4:inst1\"" {  } { { "fetch_unit.bdf" "inst1" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -120 464 544 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add4.v(9) " "Verilog HDL assignment warning at add4.v(9): truncated value with size 32 to match size of target (8)" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717515382637 "|TP2_E5|fetch_unit:instaggram|add4:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romA fetch_unit:insstagrrram\|romA:inst2 " "Elaborating entity \"romA\" for hierarchy \"fetch_unit:insstagrrram\|romA:inst2\"" {  } { { "fetch_unit.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 552 768 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component\"" {  } { { "romA.v" "altsyncram_component" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component\"" {  } { { "romA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Fibo10.hex " "Parameter \"init_file\" = \"Fibo10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515382709 ""}  } { { "romA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717515382709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n591 " "Found entity 1: altsyncram_n591" {  } { { "db/altsyncram_n591.tdf" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_n591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515382773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515382773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n591 fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component\|altsyncram_n591:auto_generated " "Elaborating entity \"altsyncram_n591\" for hierarchy \"fetch_unit:insstagrrram\|romA:inst2\|altsyncram:altsyncram_component\|altsyncram_n591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382773 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "Fibo10.hex " "Byte addressed memory initialization file \"Fibo10.hex\" was read in the word-addressed format" {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1717515382796 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_PADDING_HEAD" "Fibo10.hex 259 10 " "Width of data items in \"Fibo10.hex\" is smaller than the memory width. Padding data items to fit in memory. Found 259 warnings, reporting 10 ." { { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "1 Fibo10.hex 0 " "Data width of the data at line (1) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 1 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "2 Fibo10.hex 0 " "Data width of the data at line (2) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 2 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "3 Fibo10.hex 0 " "Data width of the data at line (3) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 3 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "4 Fibo10.hex 0 " "Data width of the data at line (4) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 4 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "5 Fibo10.hex 0 " "Data width of the data at line (5) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 5 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "6 Fibo10.hex 0 " "Data width of the data at line (6) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 6 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "7 Fibo10.hex 0 " "Data width of the data at line (7) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 7 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "8 Fibo10.hex 0 " "Data width of the data at line (8) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 8 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "9 Fibo10.hex 0 " "Data width of the data at line (9) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 9 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "10 Fibo10.hex 0 " "Data width of the data at line (10) of memory initialization file \"Fibo10.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 10 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1717515382799 ""}  } { { "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex" 1 -1 0 } }  } 0 113014 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items to fit in memory. Found %2!u! warnings, reporting %3!u! ." 0 0 "Analysis & Synthesis" 0 -1 1717515382799 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 259 C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex " "Memory depth (256) in the design file differs from memory depth (259) in the Memory Initialization File \"C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "romA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1717515382800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:sjjsjsjsjs " "Elaborating entity \"decode\" for hierarchy \"decode:sjjsjsjsjs\"" {  } { { "TP2_E5.bdf" "sjjsjsjsjs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 112 824 1112 368 "sjjsjsjsjs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control decode:sjjsjsjsjs\|Control:inst5 " "Elaborating entity \"Control\" for hierarchy \"decode:sjjsjsjsjs\|Control:inst5\"" {  } { { "decode.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { -32 224 448 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode:sjjsjsjsjs\|imm_gen:inst4 " "Elaborating entity \"imm_gen\" for hierarchy \"decode:sjjsjsjsjs\|imm_gen:inst4\"" {  } { { "decode.bdf" "inst4" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 424 224 472 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:sjjsjsjsjs\|reg_file:inst " "Elaborating entity \"reg_file\" for hierarchy \"decode:sjjsjsjsjs\|reg_file:inst\"" {  } { { "decode.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 216 224 584 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515382840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717515387798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717515390544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717515390544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1556 " "Implemented 1556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717515390819 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717515390819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1427 " "Implemented 1427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717515390819 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717515390819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717515390819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717515390874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 12:36:30 2024 " "Processing ended: Tue Jun  4 12:36:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717515390874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717515390874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717515390874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515390874 ""}
