vsim work.cpu
# vsim work.cpu 
# Start time: 14:42:55 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# Error opening C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd
# Path name 'C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd' doesn't exist.
# Compile of Control_Unit.v was successful with warnings.
vsim work.Control_Unit
# End time: 14:45:28 on Feb 03,2024, Elapsed time: 0:02:33
# Errors: 0, Warnings: 8
# vsim work.Control_Unit 
# Start time: 14:45:28 on Feb 03,2024
# Loading work.Control_Unit
vsim work.cpu
# End time: 14:45:38 on Feb 03,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
# vsim work.cpu 
# Start time: 14:45:38 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 100000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# Control_Unit
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000000ps sim:/cpu/Reset
# /cpu/Reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 100000000ps sim:/cpu/Clock
# Control_Unit
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 100000000ps sim:/cpu/Reset
# /cpu/Reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
add wave -position end  sim:/cpu/Shift_Control
add wave -position end  sim:/cpu/MemToReg
add wave -position end  sim:/cpu/ALU_SrcA
add wave -position end  sim:/cpu/ALU_SrcB
add wave -position end  sim:/cpu/Mem_WR
add wave -position end  sim:/cpu/ALUOut_Write
add wave -position end  sim:/cpu/ALU_Op
add wave -position end  sim:/cpu/ALU_A
add wave -position end  sim:/cpu/ALU_B
add wave -position end  sim:/cpu/ALU_Result
add wave -position end  sim:/cpu/ALUOut_Result
add wave -position end  sim:/cpu/Mem_Address
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
add wave -position end  sim:/cpu/Instr_31_26
add wave -position end  sim:/cpu/Instr_25_21
add wave -position end  sim:/cpu/Instr_20_16
add wave -position end  sim:/cpu/Instr_15_0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:19:04 on Feb 03,2024, Elapsed time: 0:33:26
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:19:04 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# /cpu/Clock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
add wave -position end  sim:/cpu/ALUOut_Write
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:28:18 on Feb 03,2024, Elapsed time: 0:09:14
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:28:18 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
# Error opening C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd
# Path name 'C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd' doesn't exist.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# ** Error: Aes eao
#        Unable to replace existing ini file (C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Modelsim/InfraHard.mpf).  File can not be renamed.
# End time: 15:32:06 on Feb 03,2024, Elapsed time: 0:03:48
# Errors: 12, Warnings: 22
# vsim work.cpu 
# Start time: 15:32:06 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 100000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:37:15 on Feb 03,2024, Elapsed time: 0:05:09
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:37:15 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 100000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:40:56 on Feb 03,2024, Elapsed time: 0:03:41
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:40:56 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:43:33 on Feb 03,2024, Elapsed time: 0:02:37
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:43:33 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 100000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 15:46:21 on Feb 03,2024, Elapsed time: 0:02:48
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 15:46:21 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 16:02:55 on Feb 03,2024, Elapsed time: 0:16:34
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 16:02:55 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 16:07:02 on Feb 03,2024, Elapsed time: 0:04:07
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 16:07:02 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 16:21:33 on Feb 03,2024, Elapsed time: 0:14:31
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 16:21:33 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 16:37:41 on Feb 03,2024, Elapsed time: 0:16:08
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 16:37:41 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
vsim work.cpu
# End time: 16:38:07 on Feb 03,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 7
# vsim work.cpu 
# Start time: 16:38:07 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 16:52:34 on Feb 03,2024, Elapsed time: 0:14:27
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 16:52:34 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
# Error opening C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd
# Path name 'C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd' doesn't exist.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim work.cpu
# End time: 17:18:08 on Feb 03,2024, Elapsed time: 0:25:34
# Errors: 11, Warnings: 21
# vsim work.cpu 
# Start time: 17:18:08 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
# Error opening C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd
# Path name 'C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_dados/Banco_reg.vhd.vhd' doesn't exist.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Control_Unit.v was successful with warnings.
vsim work.cpu
# End time: 17:32:30 on Feb 03,2024, Elapsed time: 0:14:22
# Errors: 11, Warnings: 22
# vsim work.cpu 
# Start time: 17:32:30 on Feb 03,2024
# Loading work.cpu
# Loading work.Control_Unit
# Loading work.Div
# Loading work.Mult
# Loading work.load_size_control
# Loading work.store_size_control
# Loading work.Exception_Control
# Loading work.mux_PCSrc
# Loading work.mux_IorD
# Loading work.mux_RegDest
# Loading work.mux_MemToReg
# Loading work.mux_01_32b
# Loading work.mux_ALUSrcB
# Loading work.mux_ShiftAmt
# Loading work.shift_left_2
# Loading work.shift_left_16
# Loading work.shift_left_26_28
# Loading work.extend_1_32
# Loading work.extend_16_32
# Loading work.extend_28_32
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.regdesloc(behavioral_arch)
# Loading work.registrador(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000000000ps sim:/cpu/Reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# cpu
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000000ps sim:/cpu/Clock
# cpu
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rs'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'rd'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'RegDest_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_RegDest.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Reg_Dst File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'Shamt'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ShiftAMt_Out'. The port definition is at: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/componentes_feitos/muxes/Mux_ShiftAmt.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mux_Shift_Amt File: C:/Users/agsa0/OneDrive/Documentos/Infra-Hard-projeto/projeto/Verilog/src/cpu.v Line: 429
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /cpu/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 22:55:11 on Feb 03,2024, Elapsed time: 5:22:41
# Errors: 11, Warnings: 21
