#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/multipliers/new/version_4/multiplier_16bits_version4.v tests/multipliers/version4/multiplier_16bits_version4.v -debug_all
./simv
