
---------- Begin Simulation Statistics ----------
final_tick                                 2961956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106342                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   190476                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.04                       # Real time elapsed on the host
host_tick_rate                               31497975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002962                       # Number of seconds simulated
sim_ticks                                  2961956000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4890871                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4259854                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.592391                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.592391                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12297266                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6924441                       # number of floating regfile writes
system.cpu.idleCycles                          144393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20141                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1117058                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.095617                       # Inst execution rate
system.cpu.iew.exec_refs                      2792849                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     486047                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  185573                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2326532                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1753                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               498535                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18778236                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2306802                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26456                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18338168                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1254                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 43533                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17784                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45381                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            148                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25224661                       # num instructions consuming a value
system.cpu.iew.wb_count                      18322011                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570417                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14388581                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.092890                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18328484                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18774043                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9716409                       # number of integer regfile writes
system.cpu.ipc                               1.688073                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.688073                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            318645      1.74%      1.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9905938     53.94%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2058      0.01%     55.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                105857      0.58%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424788      2.31%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3030      0.02%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               851654      4.64%     63.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     63.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7304      0.04%     63.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848287      4.62%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2685      0.01%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405587      7.65%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702993      3.83%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984246      5.36%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               755680      4.11%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              479704      2.61%     91.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1558244      8.49%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7806      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18364626                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7360725                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14721421                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7356383                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7414949                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      160845                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008758                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  158036     98.25%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     76      0.05%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     38      0.02%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.01%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.03%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1524      0.95%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   831      0.52%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               114      0.07%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              173      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10846101                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27951537                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10965628                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12229863                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18778212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18364626                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          866439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3343                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1844948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5779520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.177535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              621737     10.76%     10.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              761253     13.17%     23.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1103587     19.09%     43.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              899005     15.56%     58.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              877476     15.18%     73.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              483123      8.36%     82.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              577337      9.99%     92.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              338373      5.85%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              117629      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5779520                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.100084                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3932                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1880                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2326532                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              498535                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6138472                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5923913                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            514                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1230360                       # Number of BP lookups
system.cpu.branchPred.condPredicted            776751                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18419                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               404017                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  392662                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.189475                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  145188                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          149437                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141930                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7507                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1172                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          856609                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17300                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5659346                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.164973                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.891271                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          857456     15.15%     15.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1627469     28.76%     43.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          751594     13.28%     57.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          467188      8.26%     65.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          157258      2.78%     68.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297179      5.25%     73.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          157096      2.78%     76.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430893      7.61%     83.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          913213     16.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5659346                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        913213                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2601091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2601091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2601091                       # number of overall hits
system.cpu.dcache.overall_hits::total         2601091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26610                       # number of overall misses
system.cpu.dcache.overall_misses::total         26610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1553444496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1553444496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1553444496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1553444496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2627701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2627701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2627701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2627701                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58378.222322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58378.222322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58378.222322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58378.222322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.943633                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11023                       # number of writebacks
system.cpu.dcache.writebacks::total             11023                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11843                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11843                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14767                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    947023996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    947023996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    947023996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    947023996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64131.102864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64131.102864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64131.102864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64131.102864                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14254                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2141494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2141494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    800052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    800052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2157396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2157396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50311.407370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50311.407370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    204603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    204603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001884                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001884                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50332.964330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50332.964330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    753392496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    753392496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70357.909600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70357.909600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    742420496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    742420496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69372.126332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69372.126332                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.556507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2615858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.154138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.556507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5270168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5270168                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   715401                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2635646                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1105897                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1304792                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  17784                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               375994                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1621                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18986668                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7745                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2306030                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486075                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           634                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           701                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1333534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10543303                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1230360                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             679780                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4422346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   38718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  523                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3685                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1259242                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4921                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5779520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.340031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.563799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2560923     44.31%     44.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   268308      4.64%     48.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   376867      6.52%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   117756      2.04%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   226619      3.92%     61.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   122520      2.12%     63.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    89563      1.55%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263701      4.56%     69.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1753263     30.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5779520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207694                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.779787                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1255807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1255807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1255807                       # number of overall hits
system.cpu.icache.overall_hits::total         1255807                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3435                       # number of overall misses
system.cpu.icache.overall_misses::total          3435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203813000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203813000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203813000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203813000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1259242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1259242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1259242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1259242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59334.206696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59334.206696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59334.206696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59334.206696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          802                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.466667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2132                       # number of writebacks
system.cpu.icache.writebacks::total              2132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          791                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          791                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2644                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159695500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159695500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60399.205749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60399.205749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60399.205749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60399.205749                       # average overall mshr miss latency
system.cpu.icache.replacements                   2132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1255807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1255807                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1259242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1259242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59334.206696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59334.206696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60399.205749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60399.205749                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.548372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1258451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2644                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            475.964826                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.548372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2521128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2521128                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1259817                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           794                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      148093                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   83833                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  108                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 148                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  28249                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   28                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2961956000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  17784                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1101685                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  301067                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2987                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2016356                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2339641                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18900347                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3168                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1874780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    814                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 163729                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            21856684                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    44287074                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 20199234                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12340890                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1468322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5313980                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23509689                       # The number of ROB reads
system.cpu.rob.writes                        37657376                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1713                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2204                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data                1713                       # number of overall hits
system.l2.overall_hits::total                    2204                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13053                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2149                       # number of overall misses
system.l2.overall_misses::.cpu.data             13053                       # number of overall misses
system.l2.overall_misses::total                 15202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    906484500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1056950500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150466000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    906484500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1056950500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17406                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17406                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.814015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.883990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.814015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.883990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70016.751978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69446.449092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69527.068807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70016.751978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69446.449092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69527.068807                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2377                       # number of writebacks
system.l2.writebacks::total                      2377                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15202                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    772997750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    901504250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    772997750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    901504250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.814015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.883990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.814015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.883990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59798.278269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59219.930284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59301.687278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59798.278269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59219.930284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59301.687278                       # average overall mshr miss latency
system.l2.replacements                           7013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2127                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2127                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    723627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     723627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69246.650718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69246.650718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    616722250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    616722250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59016.483254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59016.483254                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.814015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.814015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70016.751978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70016.751978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.814015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.814015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59798.278269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59798.278269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.640344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.640344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70248.559355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70248.559355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.640344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60036.688436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60036.688436                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7065.398583                       # Cycle average of tags in use
system.l2.tags.total_refs                       33783                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15205                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.221835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.724286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1236.623126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5828.051170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.150955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.711432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.862475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    285469                       # Number of tag accesses
system.l2.tags.data_accesses                   285469                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001031639500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2377                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15202                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2377                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.548148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.828740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    543.318682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           125     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      6.67%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.481481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.458653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     25.93%     25.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100     74.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  972928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    328.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2961879500                       # Total gap between requests
system.mem_ctrls.avgGap                     168489.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       137536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       835008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       151040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46434180.656296044588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 281911007.455883860588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50993330.083228789270                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2149                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13053                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2377                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     57589500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    342308750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  61746717250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26798.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26224.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25976742.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       137536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       835392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        972928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       137536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       137536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2149                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13053                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15202                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2377                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2377                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46434181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    282040652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        328474832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46434181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46434181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51360655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51360655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51360655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46434181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    282040652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       379835487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15196                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2360                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               114973250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          399898250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7566.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26316.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13207                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1966                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   471.600168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   307.740510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.064177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          456     19.15%     19.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          479     20.12%     39.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          245     10.29%     49.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          191      8.02%     57.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          146      6.13%     63.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          106      4.45%     68.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          102      4.28%     72.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          343     14.41%     86.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          313     13.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                972544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             151040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              328.345188                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.993330                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8767920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4652670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54970860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6310980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 233563200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    914093040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    367628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1589987310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.803150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    947065500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     98800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1916090500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8246700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4383225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53528580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6008220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 233563200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    953300490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    334611840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1593642255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.037113                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    861035000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     98800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2002121000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2377                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4123                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10450                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1125056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1125056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1125056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15202                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7802500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19002500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7867                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2644                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4065                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7416                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43788                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 51204                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       305408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1650496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1955904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7017                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23895     97.83%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    529      2.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24424                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2961956000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           30053500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3967996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22149999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
