
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016c0 <.init>:
  4016c0:	stp	x29, x30, [sp, #-16]!
  4016c4:	mov	x29, sp
  4016c8:	bl	403858 <wcrtomb@plt+0x1ce8>
  4016cc:	ldp	x29, x30, [sp], #16
  4016d0:	ret

Disassembly of section .plt:

00000000004016e0 <mbrtowc@plt-0x20>:
  4016e0:	stp	x16, x30, [sp, #-16]!
  4016e4:	adrp	x16, 427000 <error@@Base+0x231e0>
  4016e8:	ldr	x17, [x16, #4088]
  4016ec:	add	x16, x16, #0xff8
  4016f0:	br	x17
  4016f4:	nop
  4016f8:	nop
  4016fc:	nop

0000000000401700 <mbrtowc@plt>:
  401700:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401704:	ldr	x17, [x16]
  401708:	add	x16, x16, #0x0
  40170c:	br	x17

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401714:	ldr	x17, [x16, #8]
  401718:	add	x16, x16, #0x8
  40171c:	br	x17

0000000000401720 <memmove@plt>:
  401720:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401724:	ldr	x17, [x16, #16]
  401728:	add	x16, x16, #0x10
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401734:	ldr	x17, [x16, #24]
  401738:	add	x16, x16, #0x18
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401744:	ldr	x17, [x16, #32]
  401748:	add	x16, x16, #0x20
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401754:	ldr	x17, [x16, #40]
  401758:	add	x16, x16, #0x28
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401764:	ldr	x17, [x16, #48]
  401768:	add	x16, x16, #0x30
  40176c:	br	x17

0000000000401770 <perror@plt>:
  401770:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16, #56]
  401778:	add	x16, x16, #0x38
  40177c:	br	x17

0000000000401780 <wctype@plt>:
  401780:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #64]
  401788:	add	x16, x16, #0x40
  40178c:	br	x17

0000000000401790 <remove@plt>:
  401790:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #72]
  401798:	add	x16, x16, #0x48
  40179c:	br	x17

00000000004017a0 <sprintf@plt>:
  4017a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #80]
  4017a8:	add	x16, x16, #0x50
  4017ac:	br	x17

00000000004017b0 <putc@plt>:
  4017b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #88]
  4017b8:	add	x16, x16, #0x58
  4017bc:	br	x17

00000000004017c0 <iswcntrl@plt>:
  4017c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #96]
  4017c8:	add	x16, x16, #0x60
  4017cc:	br	x17

00000000004017d0 <qsort@plt>:
  4017d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #104]
  4017d8:	add	x16, x16, #0x68
  4017dc:	br	x17

00000000004017e0 <__ctype_tolower_loc@plt>:
  4017e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #112]
  4017e8:	add	x16, x16, #0x70
  4017ec:	br	x17

00000000004017f0 <snprintf@plt>:
  4017f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #120]
  4017f8:	add	x16, x16, #0x78
  4017fc:	br	x17

0000000000401800 <fclose@plt>:
  401800:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #128]
  401808:	add	x16, x16, #0x80
  40180c:	br	x17

0000000000401810 <nl_langinfo@plt>:
  401810:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #136]
  401818:	add	x16, x16, #0x88
  40181c:	br	x17

0000000000401820 <fopen@plt>:
  401820:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #144]
  401828:	add	x16, x16, #0x90
  40182c:	br	x17

0000000000401830 <iswctype@plt>:
  401830:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #152]
  401838:	add	x16, x16, #0x98
  40183c:	br	x17

0000000000401840 <malloc@plt>:
  401840:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #160]
  401848:	add	x16, x16, #0xa0
  40184c:	br	x17

0000000000401850 <wcwidth@plt>:
  401850:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #168]
  401858:	add	x16, x16, #0xa8
  40185c:	br	x17

0000000000401860 <open@plt>:
  401860:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #176]
  401868:	add	x16, x16, #0xb0
  40186c:	br	x17

0000000000401870 <popen@plt>:
  401870:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #184]
  401878:	add	x16, x16, #0xb8
  40187c:	br	x17

0000000000401880 <strncmp@plt>:
  401880:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #192]
  401888:	add	x16, x16, #0xc0
  40188c:	br	x17

0000000000401890 <bindtextdomain@plt>:
  401890:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #200]
  401898:	add	x16, x16, #0xc8
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #208]
  4018a8:	add	x16, x16, #0xd0
  4018ac:	br	x17

00000000004018b0 <memset@plt>:
  4018b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #216]
  4018b8:	add	x16, x16, #0xd8
  4018bc:	br	x17

00000000004018c0 <calloc@plt>:
  4018c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #224]
  4018c8:	add	x16, x16, #0xe0
  4018cc:	br	x17

00000000004018d0 <realloc@plt>:
  4018d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #232]
  4018d8:	add	x16, x16, #0xe8
  4018dc:	br	x17

00000000004018e0 <__ctype_toupper_loc@plt>:
  4018e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #240]
  4018e8:	add	x16, x16, #0xf0
  4018ec:	br	x17

00000000004018f0 <argz_add@plt>:
  4018f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #248]
  4018f8:	add	x16, x16, #0xf8
  4018fc:	br	x17

0000000000401900 <strdup@plt>:
  401900:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #256]
  401908:	add	x16, x16, #0x100
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #264]
  401918:	add	x16, x16, #0x108
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #272]
  401928:	add	x16, x16, #0x110
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #280]
  401938:	add	x16, x16, #0x118
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #288]
  401948:	add	x16, x16, #0x120
  40194c:	br	x17

0000000000401950 <btowc@plt>:
  401950:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #296]
  401958:	add	x16, x16, #0x128
  40195c:	br	x17

0000000000401960 <fseek@plt>:
  401960:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #304]
  401968:	add	x16, x16, #0x130
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #312]
  401978:	add	x16, x16, #0x138
  40197c:	br	x17

0000000000401980 <mbsinit@plt>:
  401980:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #320]
  401988:	add	x16, x16, #0x140
  40198c:	br	x17

0000000000401990 <feof@plt>:
  401990:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #328]
  401998:	add	x16, x16, #0x148
  40199c:	br	x17

00000000004019a0 <puts@plt>:
  4019a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #336]
  4019a8:	add	x16, x16, #0x150
  4019ac:	br	x17

00000000004019b0 <memcmp@plt>:
  4019b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #344]
  4019b8:	add	x16, x16, #0x158
  4019bc:	br	x17

00000000004019c0 <textdomain@plt>:
  4019c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #352]
  4019c8:	add	x16, x16, #0x160
  4019cc:	br	x17

00000000004019d0 <getopt_long@plt>:
  4019d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #360]
  4019d8:	add	x16, x16, #0x168
  4019dc:	br	x17

00000000004019e0 <argz_count@plt>:
  4019e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #368]
  4019e8:	add	x16, x16, #0x170
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #376]
  4019f8:	add	x16, x16, #0x178
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #384]
  401a08:	add	x16, x16, #0x180
  401a0c:	br	x17

0000000000401a10 <fread@plt>:
  401a10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #392]
  401a18:	add	x16, x16, #0x188
  401a1c:	br	x17

0000000000401a20 <free@plt>:
  401a20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #400]
  401a28:	add	x16, x16, #0x190
  401a2c:	br	x17

0000000000401a30 <__ctype_get_mb_cur_max@plt>:
  401a30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #408]
  401a38:	add	x16, x16, #0x198
  401a3c:	br	x17

0000000000401a40 <freopen@plt>:
  401a40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #416]
  401a48:	add	x16, x16, #0x1a0
  401a4c:	br	x17

0000000000401a50 <strchr@plt>:
  401a50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #424]
  401a58:	add	x16, x16, #0x1a8
  401a5c:	br	x17

0000000000401a60 <fwrite@plt>:
  401a60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #432]
  401a68:	add	x16, x16, #0x1b0
  401a6c:	br	x17

0000000000401a70 <strcpy@plt>:
  401a70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #440]
  401a78:	add	x16, x16, #0x1b8
  401a7c:	br	x17

0000000000401a80 <strncat@plt>:
  401a80:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #448]
  401a88:	add	x16, x16, #0x1c0
  401a8c:	br	x17

0000000000401a90 <memchr@plt>:
  401a90:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #456]
  401a98:	add	x16, x16, #0x1c8
  401a9c:	br	x17

0000000000401aa0 <iswalnum@plt>:
  401aa0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #464]
  401aa8:	add	x16, x16, #0x1d0
  401aac:	br	x17

0000000000401ab0 <strstr@plt>:
  401ab0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #472]
  401ab8:	add	x16, x16, #0x1d8
  401abc:	br	x17

0000000000401ac0 <dcgettext@plt>:
  401ac0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #480]
  401ac8:	add	x16, x16, #0x1e0
  401acc:	br	x17

0000000000401ad0 <pclose@plt>:
  401ad0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #488]
  401ad8:	add	x16, x16, #0x1e8
  401adc:	br	x17

0000000000401ae0 <towupper@plt>:
  401ae0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #496]
  401ae8:	add	x16, x16, #0x1f0
  401aec:	br	x17

0000000000401af0 <vfprintf@plt>:
  401af0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #504]
  401af8:	add	x16, x16, #0x1f8
  401afc:	br	x17

0000000000401b00 <printf@plt>:
  401b00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #512]
  401b08:	add	x16, x16, #0x200
  401b0c:	br	x17

0000000000401b10 <__assert_fail@plt>:
  401b10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #520]
  401b18:	add	x16, x16, #0x208
  401b1c:	br	x17

0000000000401b20 <__errno_location@plt>:
  401b20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #528]
  401b28:	add	x16, x16, #0x210
  401b2c:	br	x17

0000000000401b30 <getenv@plt>:
  401b30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #536]
  401b38:	add	x16, x16, #0x218
  401b3c:	br	x17

0000000000401b40 <towlower@plt>:
  401b40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #544]
  401b48:	add	x16, x16, #0x220
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #552]
  401b58:	add	x16, x16, #0x228
  401b5c:	br	x17

0000000000401b60 <setlocale@plt>:
  401b60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #560]
  401b68:	add	x16, x16, #0x230
  401b6c:	br	x17

0000000000401b70 <wcrtomb@plt>:
  401b70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #568]
  401b78:	add	x16, x16, #0x238
  401b7c:	br	x17

Disassembly of section .text:

0000000000401b80 <error@@Base-0x22a0>:
  401b80:	stp	x29, x30, [sp, #-288]!
  401b84:	mov	x29, sp
  401b88:	stp	x23, x24, [sp, #48]
  401b8c:	adrp	x24, 414000 <error@@Base+0x101e0>
  401b90:	add	x2, x24, #0x2c8
  401b94:	stp	x19, x20, [sp, #16]
  401b98:	mov	w20, w0
  401b9c:	mov	w0, #0x6                   	// #6
  401ba0:	stp	x21, x22, [sp, #32]
  401ba4:	mov	x21, x1
  401ba8:	mov	x1, x2
  401bac:	stp	x25, x26, [sp, #64]
  401bb0:	adrp	x23, 414000 <error@@Base+0x101e0>
  401bb4:	add	x23, x23, #0x2f8
  401bb8:	str	x2, [sp, #120]
  401bbc:	adrp	x25, 414000 <error@@Base+0x101e0>
  401bc0:	stp	wzr, wzr, [sp, #208]
  401bc4:	add	x25, x25, #0x1b8
  401bc8:	stp	xzr, xzr, [sp, #240]
  401bcc:	bl	401b60 <setlocale@plt>
  401bd0:	adrp	x1, 414000 <error@@Base+0x101e0>
  401bd4:	add	x1, x1, #0x2e0
  401bd8:	mov	x0, x23
  401bdc:	bl	401890 <bindtextdomain@plt>
  401be0:	adrp	x19, 414000 <error@@Base+0x101e0>
  401be4:	mov	x0, x23
  401be8:	add	x19, x19, #0x300
  401bec:	bl	4019c0 <textdomain@plt>
  401bf0:	adrp	x0, 428000 <error@@Base+0x241e0>
  401bf4:	mov	x1, x25
  401bf8:	ldr	x2, [x0, #1664]
  401bfc:	mov	x0, x19
  401c00:	bl	401a40 <freopen@plt>
  401c04:	stp	x27, x28, [sp, #80]
  401c08:	cbz	x0, 401e70 <wcrtomb@plt+0x300>
  401c0c:	stp	xzr, xzr, [sp, #272]
  401c10:	cmp	w20, #0x0
  401c14:	b.le	401d60 <wcrtomb@plt+0x1f0>
  401c18:	adrp	x22, 414000 <error@@Base+0x101e0>
  401c1c:	adrp	x26, 414000 <error@@Base+0x101e0>
  401c20:	add	x22, x22, #0x310
  401c24:	add	x26, x26, #0x320
  401c28:	mov	w24, #0x0                   	// #0
  401c2c:	adrp	x27, 414000 <error@@Base+0x101e0>
  401c30:	str	wzr, [sp, #96]
  401c34:	nop
  401c38:	ldr	x28, [x21, w24, sxtw #3]
  401c3c:	mov	x1, x22
  401c40:	sbfiz	x19, x24, #3, #32
  401c44:	mov	x0, x28
  401c48:	bl	4019f0 <strcmp@plt>
  401c4c:	cbnz	w0, 401e24 <wcrtomb@plt+0x2b4>
  401c50:	add	w0, w24, #0x1
  401c54:	cmp	w0, w20
  401c58:	b.ge	401da4 <wcrtomb@plt+0x234>  // b.tcont
  401c5c:	add	x0, x21, x19
  401c60:	add	w24, w24, #0x2
  401c64:	cmp	w24, w20
  401c68:	ldr	x28, [x0, #8]
  401c6c:	b.ge	401da4 <wcrtomb@plt+0x234>  // b.tcont
  401c70:	ldr	x19, [x0, #16]
  401c74:	ldrb	w0, [x19]
  401c78:	cmp	w0, #0x2d
  401c7c:	b.eq	401d58 <wcrtomb@plt+0x1e8>  // b.none
  401c80:	mov	x1, x25
  401c84:	mov	x0, x19
  401c88:	bl	401820 <fopen@plt>
  401c8c:	cbnz	x0, 402468 <wcrtomb@plt+0x8f8>
  401c90:	mov	x0, x28
  401c94:	bl	401740 <strlen@plt>
  401c98:	add	x0, x0, #0x9
  401c9c:	bl	4060d8 <error@@Base+0x22b8>
  401ca0:	mov	x2, x28
  401ca4:	mov	x1, x26
  401ca8:	mov	x28, x0
  401cac:	bl	4017a0 <sprintf@plt>
  401cb0:	cmn	w0, #0x1
  401cb4:	b.eq	401d6c <wcrtomb@plt+0x1fc>  // b.none
  401cb8:	add	x1, sp, #0x118
  401cbc:	mov	x2, x28
  401cc0:	add	x0, sp, #0x110
  401cc4:	bl	4018f0 <argz_add@plt>
  401cc8:	mov	w1, w0
  401ccc:	mov	x0, x28
  401cd0:	mov	w28, w1
  401cd4:	bl	401a20 <free@plt>
  401cd8:	mov	x0, x19
  401cdc:	bl	401740 <strlen@plt>
  401ce0:	add	x0, x0, #0xb
  401ce4:	bl	4060d8 <error@@Base+0x22b8>
  401ce8:	mov	x2, x19
  401cec:	add	x1, x27, #0x330
  401cf0:	mov	x19, x0
  401cf4:	bl	4017a0 <sprintf@plt>
  401cf8:	mov	x4, x19
  401cfc:	cmn	w0, #0x1
  401d00:	b.eq	401d9c <wcrtomb@plt+0x22c>  // b.none
  401d04:	cbnz	w28, 401d9c <wcrtomb@plt+0x22c>
  401d08:	add	x1, sp, #0x118
  401d0c:	mov	x2, x19
  401d10:	add	x0, sp, #0x110
  401d14:	bl	4018f0 <argz_add@plt>
  401d18:	mov	w1, w0
  401d1c:	mov	x0, x19
  401d20:	mov	w19, w1
  401d24:	bl	401a20 <free@plt>
  401d28:	cbnz	w19, 401da4 <wcrtomb@plt+0x234>
  401d2c:	add	x1, sp, #0x118
  401d30:	add	x0, sp, #0x110
  401d34:	adrp	x2, 414000 <error@@Base+0x101e0>
  401d38:	add	x2, x2, #0x340
  401d3c:	bl	4018f0 <argz_add@plt>
  401d40:	mov	w1, #0x1                   	// #1
  401d44:	str	w1, [sp, #96]
  401d48:	cbnz	w0, 401da4 <wcrtomb@plt+0x234>
  401d4c:	add	w24, w24, #0x1
  401d50:	cmp	w24, w20
  401d54:	b.lt	401c38 <wcrtomb@plt+0xc8>  // b.tstop
  401d58:	ldr	w0, [sp, #96]
  401d5c:	cbnz	w0, 402278 <wcrtomb@plt+0x708>
  401d60:	ldr	x0, [sp, #272]
  401d64:	bl	401a20 <free@plt>
  401d68:	b	401da4 <wcrtomb@plt+0x234>
  401d6c:	mov	x0, x28
  401d70:	bl	401a20 <free@plt>
  401d74:	mov	x0, x19
  401d78:	bl	401740 <strlen@plt>
  401d7c:	add	x0, x0, #0xb
  401d80:	bl	4060d8 <error@@Base+0x22b8>
  401d84:	mov	x2, x19
  401d88:	adrp	x1, 414000 <error@@Base+0x101e0>
  401d8c:	add	x1, x1, #0x330
  401d90:	str	x0, [sp, #96]
  401d94:	bl	4017a0 <sprintf@plt>
  401d98:	ldr	x4, [sp, #96]
  401d9c:	mov	x0, x4
  401da0:	bl	401a20 <free@plt>
  401da4:	adrp	x0, 428000 <error@@Base+0x241e0>
  401da8:	adrp	x22, 414000 <error@@Base+0x101e0>
  401dac:	adrp	x5, 414000 <error@@Base+0x101e0>
  401db0:	add	x28, x0, #0x250
  401db4:	add	x22, x22, #0x350
  401db8:	add	x27, x5, #0x8c8
  401dbc:	mov	w25, #0xffffffff            	// #-1
  401dc0:	mov	w19, #0x0                   	// #0
  401dc4:	stp	xzr, xzr, [sp, #96]
  401dc8:	str	xzr, [sp, #112]
  401dcc:	stp	wzr, w25, [sp, #128]
  401dd0:	str	wzr, [sp, #136]
  401dd4:	str	w25, [sp, #144]
  401dd8:	str	wzr, [sp, #152]
  401ddc:	str	xzr, [sp, #160]
  401de0:	mov	x3, x28
  401de4:	mov	x2, x22
  401de8:	mov	x1, x21
  401dec:	mov	w0, w20
  401df0:	mov	x4, #0x0                   	// #0
  401df4:	bl	4019d0 <getopt_long@plt>
  401df8:	mov	w24, w0
  401dfc:	cmn	w0, #0x1
  401e00:	b.eq	4022ec <wcrtomb@plt+0x77c>  // b.none
  401e04:	cmp	w0, #0x78
  401e08:	b.hi	401e6c <wcrtomb@plt+0x2fc>  // b.pmore
  401e0c:	ldrh	w0, [x27, w24, uxtw #1]
  401e10:	adr	x1, 401e1c <wcrtomb@plt+0x2ac>
  401e14:	add	x0, x1, w0, sxth #2
  401e18:	br	x0
  401e1c:	mov	w19, #0x1                   	// #1
  401e20:	b	401de0 <wcrtomb@plt+0x270>
  401e24:	mov	x2, x28
  401e28:	add	x1, sp, #0x118
  401e2c:	add	x0, sp, #0x110
  401e30:	bl	4018f0 <argz_add@plt>
  401e34:	b	401d48 <wcrtomb@plt+0x1d8>
  401e38:	adrp	x0, 428000 <error@@Base+0x241e0>
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	adrp	x1, 414000 <error@@Base+0x101e0>
  401e44:	add	x1, x1, #0x370
  401e48:	ldr	x19, [x0, #1640]
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	bl	401ac0 <dcgettext@plt>
  401e54:	mov	x1, x0
  401e58:	ldr	x3, [sp, #104]
  401e5c:	adrp	x2, 413000 <error@@Base+0xf1e0>
  401e60:	mov	x0, x19
  401e64:	add	x2, x2, #0xa8
  401e68:	bl	401b50 <fprintf@plt>
  401e6c:	bl	404338 <error@@Base+0x518>
  401e70:	mov	x0, x19
  401e74:	bl	404090 <error@@Base+0x270>
  401e78:	adrp	x26, 428000 <error@@Base+0x241e0>
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	str	w0, [sp, #136]
  401e84:	str	w0, [x26, #1680]
  401e88:	b	401de0 <wcrtomb@plt+0x270>
  401e8c:	str	wzr, [x28, #1024]
  401e90:	b	401de0 <wcrtomb@plt+0x270>
  401e94:	adrp	x24, 428000 <error@@Base+0x241e0>
  401e98:	add	x1, sp, #0x108
  401e9c:	mov	w2, #0x0                   	// #0
  401ea0:	str	xzr, [sp, #264]
  401ea4:	ldr	x0, [x24, #1648]
  401ea8:	bl	401730 <strtoul@plt>
  401eac:	ldr	x1, [sp, #264]
  401eb0:	cbz	x1, 401e6c <wcrtomb@plt+0x2fc>
  401eb4:	ldr	x2, [x24, #1648]
  401eb8:	cmp	x1, x2
  401ebc:	b.eq	401e6c <wcrtomb@plt+0x2fc>  // b.none
  401ec0:	ldrb	w1, [x1]
  401ec4:	cbnz	w1, 401e6c <wcrtomb@plt+0x2fc>
  401ec8:	str	w0, [sp, #144]
  401ecc:	cmp	w0, #0x0
  401ed0:	b.gt	401de0 <wcrtomb@plt+0x270>
  401ed4:	bl	404338 <error@@Base+0x518>
  401ed8:	adrp	x24, 428000 <error@@Base+0x241e0>
  401edc:	add	x1, sp, #0x110
  401ee0:	mov	w2, #0x0                   	// #0
  401ee4:	str	xzr, [sp, #272]
  401ee8:	ldr	x0, [x24, #1648]
  401eec:	bl	401730 <strtoul@plt>
  401ef0:	ldr	x1, [sp, #272]
  401ef4:	cbz	x1, 401e6c <wcrtomb@plt+0x2fc>
  401ef8:	ldr	x2, [x24, #1648]
  401efc:	cmp	x1, x2
  401f00:	b.eq	401e6c <wcrtomb@plt+0x2fc>  // b.none
  401f04:	ldrb	w1, [x1]
  401f08:	cbnz	w1, 401e6c <wcrtomb@plt+0x2fc>
  401f0c:	str	w0, [sp, #132]
  401f10:	cmp	w0, #0x0
  401f14:	b.gt	401de0 <wcrtomb@plt+0x270>
  401f18:	bl	404338 <error@@Base+0x518>
  401f1c:	ldr	x0, [sp, #104]
  401f20:	cbnz	x0, 401e38 <wcrtomb@plt+0x2c8>
  401f24:	adrp	x0, 428000 <error@@Base+0x241e0>
  401f28:	adrp	x2, 414000 <error@@Base+0x101e0>
  401f2c:	ldr	x1, [sp, #120]
  401f30:	add	x2, x2, #0x390
  401f34:	ldr	x0, [x0, #1648]
  401f38:	bl	403f90 <error@@Base+0x170>
  401f3c:	str	x0, [sp, #104]
  401f40:	b	401de0 <wcrtomb@plt+0x270>
  401f44:	mov	x0, #0x38                  	// #56
  401f48:	bl	4060d8 <error@@Base+0x22b8>
  401f4c:	adrp	x1, 428000 <error@@Base+0x241e0>
  401f50:	mov	x26, x0
  401f54:	add	x0, x1, #0x670
  401f58:	ldr	x2, [x1, #1648]
  401f5c:	stp	x0, x2, [sp, #168]
  401f60:	mov	x0, x2
  401f64:	bl	401740 <strlen@plt>
  401f68:	mov	x3, x0
  401f6c:	ldr	x2, [sp, #176]
  401f70:	mov	w1, w0
  401f74:	ldrb	w4, [x2]
  401f78:	cbz	w4, 401f8c <wcrtomb@plt+0x41c>
  401f7c:	add	x0, x2, w0, sxtw
  401f80:	ldurb	w0, [x0, #-1]
  401f84:	cmp	w0, #0xa
  401f88:	b.eq	401fb0 <wcrtomb@plt+0x440>  // b.none
  401f8c:	mov	x0, x2
  401f90:	adrp	x1, 413000 <error@@Base+0xf1e0>
  401f94:	ldr	x2, [sp, #120]
  401f98:	add	x1, x1, #0x388
  401f9c:	str	x3, [sp, #176]
  401fa0:	bl	403f90 <error@@Base+0x170>
  401fa4:	ldp	x2, x3, [sp, #168]
  401fa8:	str	x0, [x2]
  401fac:	add	w1, w3, #0x1
  401fb0:	ldr	x0, [sp, #168]
  401fb4:	sxtw	x1, w1
  401fb8:	stp	xzr, xzr, [x26, #24]
  401fbc:	cmp	w24, #0x65
  401fc0:	ldr	x0, [x0]
  401fc4:	stp	x0, x1, [x26, #8]
  401fc8:	str	xzr, [x26, #40]
  401fcc:	str	wzr, [x26, #48]
  401fd0:	b.eq	4024a4 <wcrtomb@plt+0x934>  // b.none
  401fd4:	ldr	x0, [sp, #160]
  401fd8:	str	x0, [x26]
  401fdc:	str	x26, [sp, #160]
  401fe0:	b	401de0 <wcrtomb@plt+0x270>
  401fe4:	bl	404380 <error@@Base+0x560>
  401fe8:	mov	w0, #0x0                   	// #0
  401fec:	bl	401760 <exit@plt>
  401ff0:	ldr	x0, [sp, #104]
  401ff4:	cbnz	x0, 401e38 <wcrtomb@plt+0x2c8>
  401ff8:	adrp	x0, 428000 <error@@Base+0x241e0>
  401ffc:	ldr	x0, [x0, #1648]
  402000:	str	x0, [sp, #104]
  402004:	b	401de0 <wcrtomb@plt+0x270>
  402008:	ldr	x0, [sp, #112]
  40200c:	cbnz	x0, 4035c8 <wcrtomb@plt+0x1a58>
  402010:	adrp	x0, 428000 <error@@Base+0x241e0>
  402014:	ldr	x0, [x0, #1648]
  402018:	str	x0, [sp, #112]
  40201c:	b	401de0 <wcrtomb@plt+0x270>
  402020:	adrp	x26, 428000 <error@@Base+0x241e0>
  402024:	mov	w0, #0x1                   	// #1
  402028:	str	w0, [x26, #1688]
  40202c:	b	401de0 <wcrtomb@plt+0x270>
  402030:	adrp	x26, 428000 <error@@Base+0x241e0>
  402034:	mov	w0, #0x1                   	// #1
  402038:	str	w0, [x26, #1684]
  40203c:	b	401de0 <wcrtomb@plt+0x270>
  402040:	mov	w0, #0x1                   	// #1
  402044:	str	w0, [sp, #152]
  402048:	b	401de0 <wcrtomb@plt+0x270>
  40204c:	mov	w0, #0x1                   	// #1
  402050:	str	w0, [sp, #136]
  402054:	b	401de0 <wcrtomb@plt+0x270>
  402058:	mov	x0, #0x18                  	// #24
  40205c:	bl	4060d8 <error@@Base+0x22b8>
  402060:	adrp	x1, 428000 <error@@Base+0x241e0>
  402064:	ldr	x2, [sp, #240]
  402068:	str	x0, [sp, #240]
  40206c:	ldr	x1, [x1, #1648]
  402070:	stp	x2, x1, [x0]
  402074:	mov	w1, #0x1                   	// #1
  402078:	str	w1, [x0, #16]
  40207c:	b	401de0 <wcrtomb@plt+0x270>
  402080:	mov	x0, #0x38                  	// #56
  402084:	bl	4060d8 <error@@Base+0x22b8>
  402088:	mov	x24, x0
  40208c:	adrp	x0, 428000 <error@@Base+0x241e0>
  402090:	ldr	x0, [x0, #1648]
  402094:	ldrb	w1, [x0]
  402098:	cmp	w1, #0x2a
  40209c:	b.eq	402470 <wcrtomb@plt+0x900>  // b.none
  4020a0:	bl	401740 <strlen@plt>
  4020a4:	add	x26, x0, #0x9
  4020a8:	mov	x0, x26
  4020ac:	bl	4060d8 <error@@Base+0x22b8>
  4020b0:	adrp	x2, 428000 <error@@Base+0x241e0>
  4020b4:	str	x0, [x24, #8]
  4020b8:	mov	x1, x26
  4020bc:	ldr	x3, [x2, #1648]
  4020c0:	adrp	x2, 414000 <error@@Base+0x101e0>
  4020c4:	add	x2, x2, #0x398
  4020c8:	bl	4017f0 <snprintf@plt>
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	str	w0, [x24, #48]
  4020d4:	ldr	w0, [sp, #128]
  4020d8:	sub	x1, x26, #0x1
  4020dc:	stp	x1, xzr, [x24, #16]
  4020e0:	add	w0, w0, #0x1
  4020e4:	str	w0, [sp, #128]
  4020e8:	ldr	x0, [sp, #96]
  4020ec:	str	x0, [x24]
  4020f0:	mov	x0, #0x100000000           	// #4294967296
  4020f4:	str	xzr, [x24, #32]
  4020f8:	str	x0, [x24, #40]
  4020fc:	str	x24, [sp, #96]
  402100:	b	401de0 <wcrtomb@plt+0x270>
  402104:	mov	x1, x23
  402108:	adrp	x2, 414000 <error@@Base+0x101e0>
  40210c:	adrp	x0, 414000 <error@@Base+0x101e0>
  402110:	add	x2, x2, #0x438
  402114:	add	x0, x0, #0x440
  402118:	bl	401b00 <printf@plt>
  40211c:	ldr	x0, [sp, #120]
  402120:	bl	4019a0 <puts@plt>
  402124:	mov	w2, #0x5                   	// #5
  402128:	adrp	x1, 414000 <error@@Base+0x101e0>
  40212c:	mov	x0, #0x0                   	// #0
  402130:	add	x1, x1, #0x460
  402134:	bl	401ac0 <dcgettext@plt>
  402138:	adrp	x1, 414000 <error@@Base+0x101e0>
  40213c:	add	x1, x1, #0x558
  402140:	bl	401b00 <printf@plt>
  402144:	mov	w0, #0x0                   	// #0
  402148:	bl	401760 <exit@plt>
  40214c:	adrp	x26, 428000 <error@@Base+0x241e0>
  402150:	add	x26, x26, #0x690
  402154:	ldr	x0, [x26, #16]
  402158:	cbz	x0, 4024c0 <wcrtomb@plt+0x950>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 414000 <error@@Base+0x101e0>
  402164:	mov	x0, #0x0                   	// #0
  402168:	add	x1, x1, #0x3d8
  40216c:	bl	401ac0 <dcgettext@plt>
  402170:	adrp	x1, 428000 <error@@Base+0x241e0>
  402174:	ldr	x1, [x1, #1648]
  402178:	bl	403e98 <error@@Base+0x78>
  40217c:	b	401de0 <wcrtomb@plt+0x270>
  402180:	adrp	x0, 428000 <error@@Base+0x241e0>
  402184:	adrp	x26, 428000 <error@@Base+0x241e0>
  402188:	ldr	x0, [x0, #1648]
  40218c:	str	x0, [x26, #1704]
  402190:	b	401de0 <wcrtomb@plt+0x270>
  402194:	str	wzr, [x28, #1032]
  402198:	b	401de0 <wcrtomb@plt+0x270>
  40219c:	str	wzr, [x28, #1028]
  4021a0:	b	401de0 <wcrtomb@plt+0x270>
  4021a4:	adrp	x1, 428000 <error@@Base+0x241e0>
  4021a8:	add	x0, x1, #0x670
  4021ac:	str	x0, [sp, #168]
  4021b0:	ldr	x0, [x1, #1648]
  4021b4:	bl	401740 <strlen@plt>
  4021b8:	mov	x24, x0
  4021bc:	ldr	x0, [sp, #96]
  4021c0:	cbz	x0, 402984 <wcrtomb@plt+0xe14>
  4021c4:	ldr	x0, [sp, #96]
  4021c8:	ldr	x26, [x0, #8]
  4021cc:	str	wzr, [x0, #44]
  4021d0:	cbz	x26, 402544 <wcrtomb@plt+0x9d4>
  4021d4:	mov	x0, x26
  4021d8:	mov	w1, #0xa                   	// #10
  4021dc:	bl	401930 <strrchr@plt>
  4021e0:	cbz	x0, 4021f4 <wcrtomb@plt+0x684>
  4021e4:	strb	wzr, [x0]
  4021e8:	ldr	x0, [sp, #96]
  4021ec:	ldr	x26, [x0, #8]
  4021f0:	cbz	x26, 402544 <wcrtomb@plt+0x9d4>
  4021f4:	ldr	x0, [sp, #168]
  4021f8:	adrp	x2, 413000 <error@@Base+0xf1e0>
  4021fc:	add	x2, x2, #0x388
  402200:	ldr	x1, [x0]
  402204:	mov	x0, x26
  402208:	add	x24, x1, x24
  40220c:	ldurb	w3, [x24, #-1]
  402210:	cmp	w3, #0xa
  402214:	ldr	x3, [sp, #120]
  402218:	csel	x2, x2, x3, ne  // ne = any
  40221c:	bl	403f90 <error@@Base+0x170>
  402220:	ldr	x24, [sp, #96]
  402224:	str	x0, [x24, #8]
  402228:	bl	401740 <strlen@plt>
  40222c:	str	x0, [x24, #16]
  402230:	b	401de0 <wcrtomb@plt+0x270>
  402234:	adrp	x24, 428000 <error@@Base+0x241e0>
  402238:	add	x1, sp, #0x118
  40223c:	mov	w2, #0x0                   	// #0
  402240:	str	xzr, [sp, #280]
  402244:	ldr	x0, [x24, #1648]
  402248:	bl	401730 <strtoul@plt>
  40224c:	mov	x25, x0
  402250:	ldr	x1, [sp, #280]
  402254:	cbz	x1, 401e6c <wcrtomb@plt+0x2fc>
  402258:	ldr	x0, [x24, #1648]
  40225c:	cmp	x1, x0
  402260:	b.eq	401e6c <wcrtomb@plt+0x2fc>  // b.none
  402264:	ldrb	w0, [x1]
  402268:	cbnz	w0, 401e6c <wcrtomb@plt+0x2fc>
  40226c:	cmp	w25, #0x0
  402270:	b.gt	401de0 <wcrtomb@plt+0x270>
  402274:	bl	404338 <error@@Base+0x518>
  402278:	ldp	x0, x1, [sp, #272]
  40227c:	mov	x26, #0x0                   	// #0
  402280:	bl	4019e0 <argz_count@plt>
  402284:	add	w19, w0, #0x1
  402288:	mov	x20, x0
  40228c:	sbfiz	x19, x19, #3, #32
  402290:	mov	x0, x19
  402294:	bl	4060d8 <error@@Base+0x22b8>
  402298:	mov	x21, x0
  40229c:	mov	x22, x0
  4022a0:	ldp	x0, x1, [sp, #272]
  4022a4:	cbz	x26, 4022dc <wcrtomb@plt+0x76c>
  4022a8:	add	x24, x0, x1
  4022ac:	cmp	x26, x24
  4022b0:	b.cs	4022e0 <wcrtomb@plt+0x770>  // b.hs, b.nlast
  4022b4:	mov	x0, x26
  4022b8:	bl	401740 <strlen@plt>
  4022bc:	add	x0, x0, #0x1
  4022c0:	add	x0, x26, x0
  4022c4:	cmp	x24, x0
  4022c8:	b.ls	4022e0 <wcrtomb@plt+0x770>  // b.plast
  4022cc:	mov	x26, x0
  4022d0:	bl	406300 <error@@Base+0x24e0>
  4022d4:	str	x0, [x22], #8
  4022d8:	b	4022a0 <wcrtomb@plt+0x730>
  4022dc:	cbnz	x1, 402550 <wcrtomb@plt+0x9e0>
  4022e0:	add	x19, x21, x19
  4022e4:	stur	xzr, [x19, #-8]
  4022e8:	b	401d60 <wcrtomb@plt+0x1f0>
  4022ec:	adrp	x22, 428000 <error@@Base+0x241e0>
  4022f0:	ldr	w0, [x22, #1656]
  4022f4:	cmp	w20, w0
  4022f8:	b.le	40234c <wcrtomb@plt+0x7dc>
  4022fc:	ldp	x26, x24, [sp, #104]
  402300:	adrp	x23, 414000 <error@@Base+0x101e0>
  402304:	add	x22, x22, #0x678
  402308:	add	x23, x23, #0x560
  40230c:	nop
  402310:	cbz	x24, 402460 <wcrtomb@plt+0x8f0>
  402314:	cbz	x26, 402458 <wcrtomb@plt+0x8e8>
  402318:	mov	x1, x23
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, #0x0                   	// #0
  402324:	bl	401ac0 <dcgettext@plt>
  402328:	ldrsw	x1, [x22]
  40232c:	ldr	x1, [x21, x1, lsl #3]
  402330:	bl	403e20 <error@@Base>
  402334:	ldr	w0, [x22]
  402338:	add	w0, w0, #0x1
  40233c:	str	w0, [x22]
  402340:	cmp	w0, w20
  402344:	b.lt	402310 <wcrtomb@plt+0x7a0>  // b.tstop
  402348:	stp	x26, x24, [sp, #104]
  40234c:	ldr	x0, [sp, #112]
  402350:	cbz	x0, 4031a0 <wcrtomb@plt+0x1630>
  402354:	ldr	x0, [sp, #104]
  402358:	cbz	x0, 4031b4 <wcrtomb@plt+0x1644>
  40235c:	cbnz	w19, 4025d0 <wcrtomb@plt+0xa60>
  402360:	ldr	w0, [sp, #136]
  402364:	cbz	w0, 402558 <wcrtomb@plt+0x9e8>
  402368:	ldr	x0, [sp, #104]
  40236c:	mov	x2, #0x0                   	// #0
  402370:	add	x4, sp, #0xe8
  402374:	add	x3, sp, #0xe0
  402378:	add	x1, sp, #0xd8
  40237c:	bl	404938 <error@@Base+0xb18>
  402380:	mov	x2, x0
  402384:	cbz	x0, 4031c8 <wcrtomb@plt+0x1658>
  402388:	ldr	w1, [sp, #216]
  40238c:	mov	w4, #0x0                   	// #0
  402390:	mov	x0, x2
  402394:	add	x2, sp, #0xdc
  402398:	str	w4, [sp, #184]
  40239c:	adrp	x23, 414000 <error@@Base+0x101e0>
  4023a0:	add	x23, x23, #0x638
  4023a4:	adrp	x26, 413000 <error@@Base+0xf1e0>
  4023a8:	bl	4051f0 <error@@Base+0x13d0>
  4023ac:	ldr	w24, [sp, #220]
  4023b0:	ldr	w4, [sp, #184]
  4023b4:	mov	x27, x0
  4023b8:	mov	x20, x0
  4023bc:	mov	x22, #0x0                   	// #0
  4023c0:	add	x0, x26, #0x2f8
  4023c4:	mov	w21, #0x0                   	// #0
  4023c8:	str	x0, [sp, #104]
  4023cc:	str	w25, [sp, #120]
  4023d0:	str	w24, [sp, #160]
  4023d4:	str	x27, [sp, #168]
  4023d8:	str	w19, [sp, #176]
  4023dc:	cmp	w24, w21
  4023e0:	b.le	40273c <wcrtomb@plt+0xbcc>
  4023e4:	cbnz	w4, 402604 <wcrtomb@plt+0xa94>
  4023e8:	ldr	x19, [x20]
  4023ec:	ldrb	w0, [x19]
  4023f0:	cmp	w0, #0x1f
  4023f4:	b.eq	4026e8 <wcrtomb@plt+0xb78>  // b.none
  4023f8:	cbz	x22, 4025f4 <wcrtomb@plt+0xa84>
  4023fc:	ldr	x0, [sp, #104]
  402400:	mov	x1, x19
  402404:	mov	x2, #0x7                   	// #7
  402408:	mov	x26, x22
  40240c:	bl	401880 <strncmp@plt>
  402410:	mov	w4, w0
  402414:	cbz	w0, 4025e8 <wcrtomb@plt+0xa78>
  402418:	mov	w4, #0x0                   	// #0
  40241c:	ldr	x0, [x26, #24]
  402420:	cbz	x0, 402444 <wcrtomb@plt+0x8d4>
  402424:	ldrb	w1, [x19]
  402428:	mov	w2, #0x2a                  	// #42
  40242c:	cmp	w1, #0x20
  402430:	sub	w0, w1, #0x9
  402434:	ccmp	w1, w2, #0x4, ne  // ne = any
  402438:	and	w0, w0, #0xff
  40243c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402440:	b.hi	402584 <wcrtomb@plt+0xa14>  // b.pmore
  402444:	add	w22, w21, #0x1
  402448:	mov	w21, w22
  40244c:	add	x20, x20, #0x28
  402450:	mov	x22, x26
  402454:	b	4023dc <wcrtomb@plt+0x86c>
  402458:	ldr	x26, [x21, w0, sxtw #3]
  40245c:	b	402334 <wcrtomb@plt+0x7c4>
  402460:	ldr	x24, [x21, w0, sxtw #3]
  402464:	b	402334 <wcrtomb@plt+0x7c4>
  402468:	bl	401800 <fclose@plt>
  40246c:	b	401d58 <wcrtomb@plt+0x1e8>
  402470:	bl	401740 <strlen@plt>
  402474:	add	x26, x0, #0x2
  402478:	mov	x0, x26
  40247c:	bl	4060d8 <error@@Base+0x22b8>
  402480:	adrp	x2, 428000 <error@@Base+0x241e0>
  402484:	str	x0, [x24, #8]
  402488:	mov	x1, x26
  40248c:	ldr	x3, [x2, #1648]
  402490:	adrp	x2, 414000 <error@@Base+0x101e0>
  402494:	add	x2, x2, #0x3a8
  402498:	bl	4017f0 <snprintf@plt>
  40249c:	str	wzr, [x24, #48]
  4024a0:	b	4020d4 <wcrtomb@plt+0x564>
  4024a4:	ldr	w0, [sp, #128]
  4024a8:	add	w0, w0, #0x1
  4024ac:	str	w0, [sp, #128]
  4024b0:	ldr	x0, [sp, #96]
  4024b4:	str	x0, [x26]
  4024b8:	str	x26, [sp, #96]
  4024bc:	b	401de0 <wcrtomb@plt+0x270>
  4024c0:	mov	x0, #0x40                  	// #64
  4024c4:	bl	4060d8 <error@@Base+0x22b8>
  4024c8:	adrp	x1, 428000 <error@@Base+0x241e0>
  4024cc:	mov	w2, #0xa                   	// #10
  4024d0:	str	x0, [x26, #16]
  4024d4:	ldr	x1, [x1, #1648]
  4024d8:	bl	412b38 <error@@Base+0xed18>
  4024dc:	cbz	w0, 401de0 <wcrtomb@plt+0x270>
  4024e0:	ldr	x1, [x26, #16]
  4024e4:	mov	x3, #0x0                   	// #0
  4024e8:	mov	x2, #0x0                   	// #0
  4024ec:	str	w0, [sp, #96]
  4024f0:	bl	412c50 <error@@Base+0xee30>
  4024f4:	sxtw	x19, w0
  4024f8:	mov	x0, x19
  4024fc:	bl	4060d8 <error@@Base+0x22b8>
  402500:	ldr	w4, [sp, #96]
  402504:	mov	x3, x19
  402508:	ldr	x1, [x26, #16]
  40250c:	mov	x2, x0
  402510:	mov	x19, x0
  402514:	mov	w0, w4
  402518:	bl	412c50 <error@@Base+0xee30>
  40251c:	mov	w2, #0x5                   	// #5
  402520:	adrp	x1, 414000 <error@@Base+0x101e0>
  402524:	mov	x0, #0x0                   	// #0
  402528:	add	x1, x1, #0x410
  40252c:	bl	401ac0 <dcgettext@plt>
  402530:	adrp	x1, 428000 <error@@Base+0x241e0>
  402534:	add	x1, x1, #0x670
  402538:	mov	x2, x19
  40253c:	ldr	x1, [x1]
  402540:	bl	403f18 <error@@Base+0xf8>
  402544:	adrp	x26, 414000 <error@@Base+0x101e0>
  402548:	add	x26, x26, #0x230
  40254c:	b	4021f4 <wcrtomb@plt+0x684>
  402550:	cbnz	x0, 4022cc <wcrtomb@plt+0x75c>
  402554:	b	4022e0 <wcrtomb@plt+0x770>
  402558:	ldr	x0, [sp, #104]
  40255c:	adrp	x2, 404000 <error@@Base+0x1e0>
  402560:	add	x2, x2, #0x100
  402564:	add	x4, sp, #0xe8
  402568:	add	x3, sp, #0xe0
  40256c:	add	x1, sp, #0xd8
  402570:	bl	404938 <error@@Base+0xb18>
  402574:	mov	x2, x0
  402578:	cbnz	x0, 402388 <wcrtomb@plt+0x818>
  40257c:	ldr	x0, [sp, #224]
  402580:	bl	404090 <error@@Base+0x270>
  402584:	mov	x0, #0x18                  	// #24
  402588:	str	w4, [sp, #184]
  40258c:	bl	4060d8 <error@@Base+0x22b8>
  402590:	mov	x19, x0
  402594:	add	w22, w21, #0x1
  402598:	ldr	x0, [x20]
  40259c:	stp	w22, wzr, [x19, #16]
  4025a0:	str	xzr, [x19]
  4025a4:	ldr	w1, [x20, #8]
  4025a8:	bl	404038 <error@@Base+0x218>
  4025ac:	str	x0, [x19, #8]
  4025b0:	ldr	x1, [x26, #32]
  4025b4:	ldr	w4, [sp, #184]
  4025b8:	cbz	x1, 4031e8 <wcrtomb@plt+0x1678>
  4025bc:	ldr	x0, [x26, #40]
  4025c0:	str	x19, [x0]
  4025c4:	str	w21, [x0, #20]
  4025c8:	str	x19, [x26, #40]
  4025cc:	b	402448 <wcrtomb@plt+0x8d8>
  4025d0:	ldr	x1, [sp, #104]
  4025d4:	adrp	x0, 414000 <error@@Base+0x101e0>
  4025d8:	add	x0, x0, #0x600
  4025dc:	bl	401b00 <printf@plt>
  4025e0:	b	402360 <wcrtomb@plt+0x7f0>
  4025e4:	mov	w4, #0x1                   	// #1
  4025e8:	ldr	x0, [x20, #40]
  4025ec:	str	x0, [x26, #24]
  4025f0:	b	40241c <wcrtomb@plt+0x8ac>
  4025f4:	add	w22, w21, #0x1
  4025f8:	mov	x26, #0x0                   	// #0
  4025fc:	mov	w4, #0x0                   	// #0
  402600:	b	402448 <wcrtomb@plt+0x8d8>
  402604:	ldr	w26, [x20, #8]
  402608:	cmp	w26, #0x0
  40260c:	b.le	4023e8 <wcrtomb@plt+0x878>
  402610:	mov	w19, #0x0                   	// #0
  402614:	ldr	x25, [x20]
  402618:	b	402628 <wcrtomb@plt+0xab8>
  40261c:	add	w19, w19, #0x1
  402620:	cmp	w19, w26
  402624:	b.ge	4023e8 <wcrtomb@plt+0x878>  // b.tcont
  402628:	add	x1, x25, w19, sxtw
  40262c:	mov	x0, x23
  402630:	mov	x2, #0x5                   	// #5
  402634:	bl	401880 <strncmp@plt>
  402638:	cbnz	w0, 40261c <wcrtomb@plt+0xaac>
  40263c:	add	w26, w19, #0x5
  402640:	sxtw	x1, w26
  402644:	add	x0, x25, w26, sxtw
  402648:	ldrb	w2, [x25, w26, sxtw]
  40264c:	cmp	w2, #0x20
  402650:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  402654:	b.ne	402680 <wcrtomb@plt+0xb10>  // b.any
  402658:	add	w1, w19, #0x6
  40265c:	sxtw	x1, w1
  402660:	ldrb	w2, [x25, x1]
  402664:	mov	w26, w1
  402668:	add	x0, x25, x1
  40266c:	add	x1, x1, #0x1
  402670:	cmp	w2, #0x20
  402674:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  402678:	b.eq	402660 <wcrtomb@plt+0xaf0>  // b.none
  40267c:	sxtw	x1, w26
  402680:	ldrb	w2, [x25, x1]
  402684:	cmp	w2, #0x2c
  402688:	sub	w1, w2, #0x9
  40268c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402690:	and	w1, w1, #0xff
  402694:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  402698:	b.ls	40297c <wcrtomb@plt+0xe0c>  // b.plast
  40269c:	add	w2, w26, #0x1
  4026a0:	sxtw	x2, w2
  4026a4:	nop
  4026a8:	ldrb	w4, [x25, x2]
  4026ac:	mov	w1, w2
  4026b0:	add	x2, x2, #0x1
  4026b4:	cmp	w4, #0x2c
  4026b8:	sub	w3, w4, #0x9
  4026bc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4026c0:	and	w3, w3, #0xff
  4026c4:	ccmp	w3, #0x1, #0x0, ne  // ne = any
  4026c8:	b.hi	4026a8 <wcrtomb@plt+0xb38>  // b.pmore
  4026cc:	sub	w1, w1, w26
  4026d0:	mov	w19, w26
  4026d4:	bl	404038 <error@@Base+0x218>
  4026d8:	ldr	w26, [x20, #8]
  4026dc:	str	x0, [x22, #8]
  4026e0:	ldr	x25, [x20]
  4026e4:	b	40261c <wcrtomb@plt+0xaac>
  4026e8:	mov	x0, #0x30                  	// #48
  4026ec:	bl	4060d8 <error@@Base+0x22b8>
  4026f0:	stp	x22, xzr, [x0]
  4026f4:	mov	x26, x0
  4026f8:	stp	w21, wzr, [x0, #16]
  4026fc:	stp	xzr, xzr, [x0, #24]
  402700:	str	xzr, [x0, #40]
  402704:	cbz	x22, 402718 <wcrtomb@plt+0xba8>
  402708:	ldr	x0, [x22, #40]
  40270c:	str	w21, [x22, #20]
  402710:	cbz	x0, 402718 <wcrtomb@plt+0xba8>
  402714:	str	w21, [x0, #20]
  402718:	ldr	x0, [sp, #104]
  40271c:	mov	x2, #0x7                   	// #7
  402720:	ldr	x19, [x20]
  402724:	mov	x1, x19
  402728:	bl	401880 <strncmp@plt>
  40272c:	cbz	w0, 4025e4 <wcrtomb@plt+0xa74>
  402730:	add	w22, w21, #0x1
  402734:	mov	w4, #0x1                   	// #1
  402738:	b	402448 <wcrtomb@plt+0x8d8>
  40273c:	ldr	w25, [sp, #120]
  402740:	str	x22, [sp, #120]
  402744:	ldr	w19, [sp, #176]
  402748:	cbz	x22, 402760 <wcrtomb@plt+0xbf0>
  40274c:	ldr	x0, [x22, #40]
  402750:	ldr	w2, [sp, #160]
  402754:	str	w2, [x22, #20]
  402758:	cbz	x0, 402760 <wcrtomb@plt+0xbf0>
  40275c:	str	w2, [x0, #20]
  402760:	ldr	w0, [sp, #136]
  402764:	cbz	w0, 402908 <wcrtomb@plt+0xd98>
  402768:	adrp	x0, 428000 <error@@Base+0x241e0>
  40276c:	str	x0, [sp, #104]
  402770:	ldr	x0, [sp, #104]
  402774:	ldr	w0, [x0, #1680]
  402778:	cbnz	w0, 403190 <wcrtomb@plt+0x1620>
  40277c:	ldr	x20, [sp, #112]
  402780:	mov	x0, x20
  402784:	bl	401740 <strlen@plt>
  402788:	mov	x2, x20
  40278c:	add	x0, x20, x0
  402790:	b	4027a4 <wcrtomb@plt+0xc34>
  402794:	ldurb	w1, [x0, #-1]
  402798:	cmp	w1, #0x2f
  40279c:	b.eq	4027ac <wcrtomb@plt+0xc3c>  // b.none
  4027a0:	sub	x0, x0, #0x1
  4027a4:	cmp	x0, x2
  4027a8:	b.hi	402794 <wcrtomb@plt+0xc24>  // b.pmore
  4027ac:	bl	406300 <error@@Base+0x24e0>
  4027b0:	mov	x20, x0
  4027b4:	bl	401740 <strlen@plt>
  4027b8:	mov	x24, x0
  4027bc:	cmp	w0, #0x3
  4027c0:	mov	w23, w0
  4027c4:	b.ls	402850 <wcrtomb@plt+0xce0>  // b.plast
  4027c8:	and	x21, x0, #0xffffffff
  4027cc:	adrp	x1, 414000 <error@@Base+0x101e0>
  4027d0:	sub	x22, x21, #0x3
  4027d4:	add	x1, x1, #0x1c0
  4027d8:	add	x22, x20, x22
  4027dc:	mov	x0, x22
  4027e0:	bl	4019f0 <strcmp@plt>
  4027e4:	cbz	w0, 4029b8 <wcrtomb@plt+0xe48>
  4027e8:	adrp	x1, 414000 <error@@Base+0x101e0>
  4027ec:	mov	x0, x22
  4027f0:	add	x1, x1, #0x1c8
  4027f4:	bl	4019f0 <strcmp@plt>
  4027f8:	cbz	w0, 4029b8 <wcrtomb@plt+0xe48>
  4027fc:	cmp	w24, #0x4
  402800:	b.eq	403204 <wcrtomb@plt+0x1694>  // b.none
  402804:	sub	x0, x21, #0x4
  402808:	adrp	x1, 414000 <error@@Base+0x101e0>
  40280c:	add	x0, x20, x0
  402810:	add	x1, x1, #0x1d0
  402814:	bl	4019f0 <strcmp@plt>
  402818:	cbnz	w0, 403204 <wcrtomb@plt+0x1694>
  40281c:	sub	w21, w24, #0x4
  402820:	mov	x23, x21
  402824:	strb	wzr, [x20, x21]
  402828:	cmp	w23, #0x5
  40282c:	b.ls	403098 <wcrtomb@plt+0x1528>  // b.plast
  402830:	sub	x0, x21, #0x5
  402834:	adrp	x1, 414000 <error@@Base+0x101e0>
  402838:	add	x0, x20, x0
  40283c:	add	x1, x1, #0x640
  402840:	bl	4019f0 <strcmp@plt>
  402844:	cbnz	w0, 4030a4 <wcrtomb@plt+0x1534>
  402848:	sub	w0, w23, #0x5
  40284c:	strb	wzr, [x20, x0]
  402850:	ldr	x0, [sp, #104]
  402854:	ldr	w0, [x0, #1680]
  402858:	cbnz	w0, 403188 <wcrtomb@plt+0x1618>
  40285c:	cbnz	w19, 403174 <wcrtomb@plt+0x1604>
  402860:	ldr	x0, [sp, #112]
  402864:	add	x3, sp, #0x118
  402868:	add	x1, sp, #0xd0
  40286c:	mov	x4, #0x0                   	// #0
  402870:	mov	x2, #0x0                   	// #0
  402874:	bl	404938 <error@@Base+0xb18>
  402878:	cbz	x0, 403240 <wcrtomb@plt+0x16d0>
  40287c:	ldr	w1, [sp, #208]
  402880:	add	x2, sp, #0xd4
  402884:	bl	4051f0 <error@@Base+0x13d0>
  402888:	ldr	w21, [sp, #136]
  40288c:	add	x3, sp, #0xf8
  402890:	ldr	w1, [sp, #212]
  402894:	add	x2, sp, #0xf0
  402898:	mov	w4, w21
  40289c:	bl	404a48 <error@@Base+0xc28>
  4028a0:	mov	w1, w0
  4028a4:	cbz	w21, 4029c8 <wcrtomb@plt+0xe58>
  4028a8:	ldr	w1, [sp, #220]
  4028ac:	mov	x2, x20
  4028b0:	mov	x0, x27
  4028b4:	bl	404d60 <error@@Base+0xf40>
  4028b8:	cbnz	w0, 4030c8 <wcrtomb@plt+0x1558>
  4028bc:	ldr	x0, [sp, #104]
  4028c0:	ldr	w20, [x0, #1680]
  4028c4:	cbnz	w20, 402d64 <wcrtomb@plt+0x11f4>
  4028c8:	ldr	x21, [sp, #96]
  4028cc:	cbz	x21, 4037bc <wcrtomb@plt+0x1c4c>
  4028d0:	ldr	x0, [x21, #24]
  4028d4:	cbz	x0, 402900 <wcrtomb@plt+0xd90>
  4028d8:	ldr	x0, [x21, #8]
  4028dc:	bl	404200 <error@@Base+0x3e0>
  4028e0:	mov	x2, x0
  4028e4:	ldr	w1, [sp, #220]
  4028e8:	mov	x22, x0
  4028ec:	mov	x0, x27
  4028f0:	bl	404d60 <error@@Base+0xf40>
  4028f4:	mov	w20, w0
  4028f8:	mov	x0, x22
  4028fc:	bl	401a20 <free@plt>
  402900:	ldr	x21, [x21]
  402904:	b	4028cc <wcrtomb@plt+0xd5c>
  402908:	adrp	x0, 428000 <error@@Base+0x241e0>
  40290c:	add	x26, x0, #0x690
  402910:	str	x0, [sp, #104]
  402914:	ldr	x0, [x26, #16]
  402918:	cbz	x0, 402770 <wcrtomb@plt+0xc00>
  40291c:	ldr	x20, [sp, #120]
  402920:	cbz	x20, 402770 <wcrtomb@plt+0xc00>
  402924:	ldr	x21, [x20, #32]
  402928:	cbnz	x21, 402938 <wcrtomb@plt+0xdc8>
  40292c:	b	402974 <wcrtomb@plt+0xe04>
  402930:	ldr	x21, [x21]
  402934:	cbz	x21, 402974 <wcrtomb@plt+0xe04>
  402938:	ldr	x1, [x21, #8]
  40293c:	mov	w4, #0x0                   	// #0
  402940:	ldr	x0, [x26, #16]
  402944:	mov	x3, #0x0                   	// #0
  402948:	mov	x2, #0x0                   	// #0
  40294c:	bl	412d30 <error@@Base+0xef10>
  402950:	cbnz	w0, 402930 <wcrtomb@plt+0xdc0>
  402954:	mov	x0, #0x18                  	// #24
  402958:	bl	4060d8 <error@@Base+0x22b8>
  40295c:	ldr	x1, [x21, #8]
  402960:	str	wzr, [x0, #16]
  402964:	ldr	x2, [sp, #240]
  402968:	stp	x2, x1, [x0]
  40296c:	str	x0, [sp, #240]
  402970:	b	402930 <wcrtomb@plt+0xdc0>
  402974:	ldr	x20, [x20]
  402978:	b	402920 <wcrtomb@plt+0xdb0>
  40297c:	mov	w1, w26
  402980:	b	4026cc <wcrtomb@plt+0xb5c>
  402984:	mov	x0, #0x38                  	// #56
  402988:	bl	4060d8 <error@@Base+0x22b8>
  40298c:	ldr	w1, [sp, #128]
  402990:	stp	xzr, xzr, [x0]
  402994:	add	w1, w1, #0x1
  402998:	stp	xzr, xzr, [x0, #16]
  40299c:	str	xzr, [x0, #32]
  4029a0:	str	x0, [sp, #96]
  4029a4:	str	w1, [sp, #128]
  4029a8:	mov	w1, #0x1                   	// #1
  4029ac:	str	w1, [x0, #40]
  4029b0:	str	w1, [x0, #48]
  4029b4:	b	4021c4 <wcrtomb@plt+0x654>
  4029b8:	sub	w21, w24, #0x3
  4029bc:	mov	x23, x21
  4029c0:	strb	wzr, [x20, x21]
  4029c4:	b	402828 <wcrtomb@plt+0xcb8>
  4029c8:	ldr	x2, [sp, #96]
  4029cc:	ldr	x0, [sp, #248]
  4029d0:	cbz	x2, 4035a0 <wcrtomb@plt+0x1a30>
  4029d4:	cbz	x0, 403544 <wcrtomb@plt+0x19d4>
  4029d8:	str	xzr, [sp, #256]
  4029dc:	add	x1, sp, #0x110
  4029e0:	str	xzr, [sp, #272]
  4029e4:	add	x4, sp, #0x108
  4029e8:	add	x3, sp, #0x100
  4029ec:	add	x2, sp, #0x118
  4029f0:	ldr	x0, [x0, #8]
  4029f4:	str	xzr, [sp, #264]
  4029f8:	str	xzr, [sp, #280]
  4029fc:	bl	403b78 <wcrtomb@plt+0x2008>
  402a00:	ldr	x1, [sp, #272]
  402a04:	cbz	x1, 402a28 <wcrtomb@plt+0xeb8>
  402a08:	ldrb	w0, [x1]
  402a0c:	cmp	w0, #0x2a
  402a10:	b.eq	4035bc <wcrtomb@plt+0x1a4c>  // b.none
  402a14:	ldr	x0, [sp, #96]
  402a18:	mov	x1, x20
  402a1c:	bl	404f98 <error@@Base+0x1178>
  402a20:	ldr	x0, [sp, #272]
  402a24:	bl	401a20 <free@plt>
  402a28:	ldr	x1, [sp, #256]
  402a2c:	cbz	x1, 402a40 <wcrtomb@plt+0xed0>
  402a30:	ldr	x0, [sp, #96]
  402a34:	bl	405120 <error@@Base+0x1300>
  402a38:	ldr	x0, [sp, #256]
  402a3c:	bl	401a20 <free@plt>
  402a40:	ldr	x0, [sp, #96]
  402a44:	mov	x1, x20
  402a48:	bl	404eb0 <error@@Base+0x1090>
  402a4c:	ldr	w0, [x28, #1032]
  402a50:	cbnz	w0, 403248 <wcrtomb@plt+0x16d8>
  402a54:	ldr	x0, [sp, #240]
  402a58:	cbz	x0, 403618 <wcrtomb@plt+0x1aa8>
  402a5c:	ldr	x0, [sp, #96]
  402a60:	cbz	x0, 403578 <wcrtomb@plt+0x1a08>
  402a64:	ldr	w0, [sp, #128]
  402a68:	cmp	w0, #0x0
  402a6c:	b.le	402a7c <wcrtomb@plt+0xf0c>
  402a70:	ldr	x0, [sp, #96]
  402a74:	ldr	x0, [x0, #24]
  402a78:	cbz	x0, 403644 <wcrtomb@plt+0x1ad4>
  402a7c:	adrp	x0, 428000 <error@@Base+0x241e0>
  402a80:	add	x26, x0, #0x690
  402a84:	ldr	x1, [sp, #120]
  402a88:	mov	w24, #0x1                   	// #1
  402a8c:	str	x1, [sp, #112]
  402a90:	str	w19, [sp, #132]
  402a94:	ldr	x0, [sp, #112]
  402a98:	cbz	x0, 402cc4 <wcrtomb@plt+0x1154>
  402a9c:	ldr	x0, [sp, #112]
  402aa0:	mov	w23, #0x28                  	// #40
  402aa4:	ldr	x20, [x0, #32]
  402aa8:	cbz	x20, 402b60 <wcrtomb@plt+0xff0>
  402aac:	nop
  402ab0:	ldp	w2, w19, [x20, #16]
  402ab4:	cmp	w19, w2
  402ab8:	b.le	402ae0 <wcrtomb@plt+0xf70>
  402abc:	smaddl	x0, w19, w23, x27
  402ac0:	sub	x0, x0, #0x20
  402ac4:	b	402ad8 <wcrtomb@plt+0xf68>
  402ac8:	sub	w19, w19, #0x1
  402acc:	sub	x0, x0, #0x28
  402ad0:	cmp	w19, w2
  402ad4:	b.eq	402ae0 <wcrtomb@plt+0xf70>  // b.none
  402ad8:	ldr	w1, [x0]
  402adc:	cbz	w1, 402ac8 <wcrtomb@plt+0xf58>
  402ae0:	ldr	x21, [sp, #240]
  402ae4:	str	w19, [x20, #20]
  402ae8:	cbz	x21, 402b58 <wcrtomb@plt+0xfe8>
  402aec:	ldr	x22, [x20, #8]
  402af0:	b	402afc <wcrtomb@plt+0xf8c>
  402af4:	ldr	x21, [x21]
  402af8:	cbz	x21, 402b58 <wcrtomb@plt+0xfe8>
  402afc:	ldr	x0, [x21, #8]
  402b00:	mov	x1, x22
  402b04:	bl	4019f0 <strcmp@plt>
  402b08:	cbnz	w0, 402af4 <wcrtomb@plt+0xf84>
  402b0c:	ldr	x22, [sp, #96]
  402b10:	add	x0, x27, #0x28
  402b14:	str	wzr, [x21, #16]
  402b18:	str	x0, [sp, #104]
  402b1c:	nop
  402b20:	ldr	x25, [x22, #24]
  402b24:	cbz	x25, 402b50 <wcrtomb@plt+0xfe0>
  402b28:	ldr	x21, [x22, #32]
  402b2c:	b	402b48 <wcrtomb@plt+0xfd8>
  402b30:	ldr	x1, [x20, #8]
  402b34:	ldr	x0, [x25, #8]
  402b38:	bl	4019f0 <strcmp@plt>
  402b3c:	cbz	w0, 402b70 <wcrtomb@plt+0x1000>
  402b40:	ldr	x25, [x25]
  402b44:	cbz	x25, 402b50 <wcrtomb@plt+0xfe0>
  402b48:	cmp	x21, x25
  402b4c:	b.ne	402b30 <wcrtomb@plt+0xfc0>  // b.any
  402b50:	ldr	x22, [x22]
  402b54:	cbnz	x22, 402b20 <wcrtomb@plt+0xfb0>
  402b58:	ldr	x20, [x20]
  402b5c:	cbnz	x20, 402ab0 <wcrtomb@plt+0xf40>
  402b60:	ldr	x0, [sp, #112]
  402b64:	ldr	x0, [x0]
  402b68:	str	x0, [sp, #112]
  402b6c:	b	402a94 <wcrtomb@plt+0xf24>
  402b70:	ldp	w9, w10, [x20, #16]
  402b74:	sub	w7, w10, #0x1
  402b78:	cmp	w10, w9
  402b7c:	b.lt	402c34 <wcrtomb@plt+0x10c4>  // b.tstop
  402b80:	smaddl	x8, w10, w23, x27
  402b84:	ldr	w11, [x26, #8]
  402b88:	sxtw	x7, w7
  402b8c:	sub	w13, w10, #0x2
  402b90:	sub	x8, x8, #0x28
  402b94:	add	x12, x27, #0x50
  402b98:	b	402bb0 <wcrtomb@plt+0x1040>
  402b9c:	sub	x7, x7, #0x1
  402ba0:	sub	x8, x8, #0x28
  402ba4:	add	w0, w7, #0x1
  402ba8:	cmp	w0, w9
  402bac:	b.lt	402c34 <wcrtomb@plt+0x10c4>  // b.tstop
  402bb0:	ldr	x2, [x8]
  402bb4:	mov	w16, w7
  402bb8:	mov	w15, w7
  402bbc:	ldrb	w5, [x2]
  402bc0:	cmp	w5, #0x2a
  402bc4:	b.ne	402b9c <wcrtomb@plt+0x102c>  // b.any
  402bc8:	ldp	x0, x1, [x22, #8]
  402bcc:	ldr	w3, [x8, #8]
  402bd0:	cmp	w1, w3
  402bd4:	csel	w14, w1, w3, le
  402bd8:	cmp	w14, #0x0
  402bdc:	b.le	402c50 <wcrtomb@plt+0x10e0>
  402be0:	mov	x4, #0x0                   	// #0
  402be4:	b	402c00 <wcrtomb@plt+0x1090>
  402be8:	cmp	w6, w5
  402bec:	b.ne	402c14 <wcrtomb@plt+0x10a4>  // b.any
  402bf0:	add	x4, x4, #0x1
  402bf4:	cmp	w14, w4
  402bf8:	b.le	402c50 <wcrtomb@plt+0x10e0>
  402bfc:	ldrb	w5, [x2, x4]
  402c00:	ldrb	w6, [x0, x4]
  402c04:	cmp	w6, #0x3a
  402c08:	b.ne	402be8 <wcrtomb@plt+0x1078>  // b.any
  402c0c:	cmp	w5, #0x3a
  402c10:	b.eq	402c50 <wcrtomb@plt+0x10e0>  // b.none
  402c14:	bl	403918 <wcrtomb@plt+0x1da8>
  402c18:	sub	x7, x7, #0x1
  402c1c:	cmp	w0, #0x0
  402c20:	add	w0, w7, #0x1
  402c24:	csel	w19, w19, w15, eq  // eq = none
  402c28:	sub	x8, x8, #0x28
  402c2c:	cmp	w0, w9
  402c30:	b.ge	402bb0 <wcrtomb@plt+0x1040>  // b.tcont
  402c34:	tbnz	w19, #31, 402b50 <wcrtomb@plt+0xfe0>
  402c38:	ldr	w3, [sp, #128]
  402c3c:	mov	x2, x27
  402c40:	mov	w1, w19
  402c44:	mov	x0, x22
  402c48:	bl	405328 <error@@Base+0x1508>
  402c4c:	b	402b50 <wcrtomb@plt+0xfe0>
  402c50:	ldr	w4, [x8, #36]
  402c54:	cbnz	w4, 402c14 <wcrtomb@plt+0x10a4>
  402c58:	cbnz	w11, 402cbc <wcrtomb@plt+0x114c>
  402c5c:	str	w24, [x8, #36]
  402c60:	add	w4, w16, #0x1
  402c64:	cmp	w10, w4
  402c68:	b.le	402cac <wcrtomb@plt+0x113c>
  402c6c:	sub	w4, w13, w16
  402c70:	add	x5, x7, x7, lsl #2
  402c74:	add	x4, x4, x7
  402c78:	ldr	x6, [sp, #104]
  402c7c:	add	x4, x4, x4, lsl #2
  402c80:	add	x4, x12, x4, lsl #3
  402c84:	add	x5, x6, x5, lsl #3
  402c88:	b	402c9c <wcrtomb@plt+0x112c>
  402c8c:	str	w24, [x5, #36]
  402c90:	add	x5, x5, #0x28
  402c94:	cmp	x4, x5
  402c98:	b.eq	402cac <wcrtomb@plt+0x113c>  // b.none
  402c9c:	ldr	x6, [x5]
  402ca0:	ldrb	w6, [x6]
  402ca4:	cmp	w6, #0x2a
  402ca8:	b.ne	402c8c <wcrtomb@plt+0x111c>  // b.any
  402cac:	ldrb	w4, [x2]
  402cb0:	cmp	w4, #0x2a
  402cb4:	b.eq	402c14 <wcrtomb@plt+0x10a4>  // b.none
  402cb8:	b	402b9c <wcrtomb@plt+0x102c>
  402cbc:	mov	w19, #0xffffffff            	// #-1
  402cc0:	b	402b50 <wcrtomb@plt+0xfe0>
  402cc4:	ldr	w19, [sp, #132]
  402cc8:	adrp	x20, 414000 <error@@Base+0x101e0>
  402ccc:	ldr	x21, [sp, #120]
  402cd0:	add	x20, x20, #0x6c0
  402cd4:	mov	x22, x0
  402cd8:	cbz	x21, 402cfc <wcrtomb@plt+0x118c>
  402cdc:	ldr	x0, [x21, #8]
  402ce0:	cbz	x0, 402cf4 <wcrtomb@plt+0x1184>
  402ce4:	mov	x1, x20
  402ce8:	bl	4019f0 <strcmp@plt>
  402cec:	cmp	w0, #0x0
  402cf0:	csel	x22, x22, x21, ne  // ne = any
  402cf4:	ldr	x21, [x21]
  402cf8:	b	402cd8 <wcrtomb@plt+0x1168>
  402cfc:	str	x22, [sp, #112]
  402d00:	cbz	x22, 402d90 <wcrtomb@plt+0x1220>
  402d04:	ldr	x25, [sp, #240]
  402d08:	mov	w20, #0x28                  	// #40
  402d0c:	mov	x22, #0xffffffffffffffb0    	// #-80
  402d10:	cbz	x25, 402d90 <wcrtomb@plt+0x1220>
  402d14:	ldr	w0, [x25, #16]
  402d18:	cbz	w0, 402d58 <wcrtomb@plt+0x11e8>
  402d1c:	ldr	w0, [x28, #1028]
  402d20:	cbnz	w0, 402db8 <wcrtomb@plt+0x1248>
  402d24:	ldr	x0, [sp, #112]
  402d28:	ldr	w21, [x0, #20]
  402d2c:	smaddl	x21, w21, w20, x27
  402d30:	ldr	w1, [x21, #32]
  402d34:	ldr	x0, [x21, #24]
  402d38:	add	w1, w1, #0x1
  402d3c:	str	w1, [x21, #32]
  402d40:	sbfiz	x1, x1, #3, #32
  402d44:	bl	406138 <error@@Base+0x2318>
  402d48:	str	x0, [x21, #24]
  402d4c:	ldr	w1, [x21, #32]
  402d50:	sub	w1, w1, #0x1
  402d54:	str	x25, [x0, w1, sxtw #3]
  402d58:	ldr	x25, [x25]
  402d5c:	b	402d10 <wcrtomb@plt+0x11a0>
  402d60:	cbnz	w20, 4030c8 <wcrtomb@plt+0x1558>
  402d64:	ldr	w0, [sp, #152]
  402d68:	cbnz	w0, 402d88 <wcrtomb@plt+0x1218>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 414000 <error@@Base+0x101e0>
  402d74:	mov	x0, #0x0                   	// #0
  402d78:	add	x1, x1, #0x6c8
  402d7c:	bl	401ac0 <dcgettext@plt>
  402d80:	ldr	x1, [sp, #112]
  402d84:	bl	403e98 <error@@Base+0x78>
  402d88:	adrp	x0, 428000 <error@@Base+0x241e0>
  402d8c:	add	x26, x0, #0x690
  402d90:	cbnz	w19, 403084 <wcrtomb@plt+0x1514>
  402d94:	ldr	w0, [x26, #4]
  402d98:	ldr	x19, [sp, #224]
  402d9c:	cbz	w0, 402de8 <wcrtomb@plt+0x1278>
  402da0:	adrp	x0, 414000 <error@@Base+0x101e0>
  402da4:	mov	x1, x19
  402da8:	add	x0, x0, #0x718
  402dac:	bl	401b00 <printf@plt>
  402db0:	mov	w0, #0x0                   	// #0
  402db4:	bl	401760 <exit@plt>
  402db8:	ldr	x0, [sp, #112]
  402dbc:	mov	x23, #0x0                   	// #0
  402dc0:	ldr	x24, [x0, #32]
  402dc4:	mov	x21, x24
  402dc8:	cbz	x21, 402d24 <wcrtomb@plt+0x11b4>
  402dcc:	ldr	x1, [x21, #8]
  402dd0:	ldr	x0, [x25, #8]
  402dd4:	bl	4054b8 <error@@Base+0x1698>
  402dd8:	tbnz	w0, #31, 4031f4 <wcrtomb@plt+0x1684>
  402ddc:	mov	x23, x21
  402de0:	ldr	x21, [x21]
  402de4:	b	402dc8 <wcrtomb@plt+0x1258>
  402de8:	ldr	x0, [sp, #232]
  402dec:	str	x0, [sp, #136]
  402df0:	ldr	w1, [sp, #220]
  402df4:	str	w1, [sp, #132]
  402df8:	cbz	x0, 403560 <wcrtomb@plt+0x19f0>
  402dfc:	mov	x2, x19
  402e00:	adrp	x1, 414000 <error@@Base+0x101e0>
  402e04:	add	x1, x1, #0x740
  402e08:	bl	403f90 <error@@Base+0x170>
  402e0c:	adrp	x1, 413000 <error@@Base+0xf1e0>
  402e10:	add	x1, x1, #0xe8
  402e14:	bl	401870 <popen@plt>
  402e18:	mov	x26, x0
  402e1c:	cbz	x26, 4035ac <wcrtomb@plt+0x1a3c>
  402e20:	ldr	x27, [sp, #168]
  402e24:	adrp	x1, 403000 <wcrtomb@plt+0x1490>
  402e28:	adrp	x0, 403000 <wcrtomb@plt+0x1490>
  402e2c:	add	x1, x1, #0xac0
  402e30:	add	x0, x0, #0xad8
  402e34:	mov	w25, #0x0                   	// #0
  402e38:	str	x26, [sp, #104]
  402e3c:	str	wzr, [sp, #120]
  402e40:	stp	x1, x0, [sp, #144]
  402e44:	ldr	w1, [sp, #120]
  402e48:	ldr	w0, [sp, #132]
  402e4c:	cmp	w0, w1
  402e50:	b.lt	403054 <wcrtomb@plt+0x14e4>  // b.tstop
  402e54:	ldr	x0, [x27, #16]
  402e58:	cbnz	x0, 402fcc <wcrtomb@plt+0x145c>
  402e5c:	ldr	x0, [x27, #24]
  402e60:	cbz	x0, 402fa0 <wcrtomb@plt+0x1430>
  402e64:	cbz	w25, 402e70 <wcrtomb@plt+0x1300>
  402e68:	ldr	w1, [x28, #1024]
  402e6c:	cbz	w1, 403054 <wcrtomb@plt+0x14e4>
  402e70:	ldrsw	x1, [x27, #32]
  402e74:	mov	x2, #0x8                   	// #8
  402e78:	ldr	x3, [sp, #144]
  402e7c:	bl	4017d0 <qsort@plt>
  402e80:	ldr	x0, [sp, #96]
  402e84:	cbz	x0, 40306c <wcrtomb@plt+0x14fc>
  402e88:	mov	w24, #0x0                   	// #0
  402e8c:	nop
  402e90:	ldr	x0, [x0]
  402e94:	add	w24, w24, #0x1
  402e98:	cbnz	x0, 402e90 <wcrtomb@plt+0x1320>
  402e9c:	sbfiz	x0, x24, #3, #32
  402ea0:	bl	4060d8 <error@@Base+0x22b8>
  402ea4:	mov	x2, x0
  402ea8:	sxtw	x1, w24
  402eac:	ldr	x0, [sp, #96]
  402eb0:	str	x2, [sp, #112]
  402eb4:	nop
  402eb8:	str	x0, [x2], #8
  402ebc:	ldr	x0, [x0]
  402ec0:	cbnz	x0, 402eb8 <wcrtomb@plt+0x1348>
  402ec4:	ldr	x0, [sp, #112]
  402ec8:	mov	x2, #0x8                   	// #8
  402ecc:	ldr	x3, [sp, #152]
  402ed0:	mov	x22, #0x0                   	// #0
  402ed4:	bl	4017d0 <qsort@plt>
  402ed8:	ldr	w1, [x27, #32]
  402edc:	cmp	w1, #0x0
  402ee0:	b.gt	402ef4 <wcrtomb@plt+0x1384>
  402ee4:	b	402f94 <wcrtomb@plt+0x1424>
  402ee8:	add	x22, x22, #0x1
  402eec:	cmp	w1, w22
  402ef0:	b.le	402f94 <wcrtomb@plt+0x1424>
  402ef4:	ldr	x0, [x27, #24]
  402ef8:	ldr	x19, [x0, x22, lsl #3]
  402efc:	ldr	w0, [x19, #16]
  402f00:	cbz	w0, 402ee8 <wcrtomb@plt+0x1378>
  402f04:	ldr	x20, [sp, #104]
  402f08:	mov	w0, #0xa                   	// #10
  402f0c:	mov	x21, #0x0                   	// #0
  402f10:	mov	x1, x20
  402f14:	bl	4017b0 <putc@plt>
  402f18:	ldr	x0, [x19, #8]
  402f1c:	mov	x1, x20
  402f20:	bl	401750 <fputs@plt>
  402f24:	mov	x1, x20
  402f28:	mov	w0, #0xa                   	// #10
  402f2c:	bl	4017b0 <putc@plt>
  402f30:	str	wzr, [x19, #16]
  402f34:	cbz	w24, 402f7c <wcrtomb@plt+0x140c>
  402f38:	ldr	x0, [sp, #112]
  402f3c:	ldr	x23, [x0, x21, lsl #3]
  402f40:	ldr	x26, [x23, #24]
  402f44:	cbz	x26, 402f70 <wcrtomb@plt+0x1400>
  402f48:	ldr	x20, [x23, #32]
  402f4c:	b	402f68 <wcrtomb@plt+0x13f8>
  402f50:	ldr	x1, [x19, #8]
  402f54:	ldr	x0, [x26, #8]
  402f58:	bl	4019f0 <strcmp@plt>
  402f5c:	cbz	w0, 402f84 <wcrtomb@plt+0x1414>
  402f60:	ldr	x26, [x26]
  402f64:	cbz	x26, 402f70 <wcrtomb@plt+0x1400>
  402f68:	cmp	x20, x26
  402f6c:	b.ne	402f50 <wcrtomb@plt+0x13e0>  // b.any
  402f70:	add	x21, x21, #0x1
  402f74:	cmp	w24, w21
  402f78:	b.gt	402f38 <wcrtomb@plt+0x13c8>
  402f7c:	ldr	w1, [x27, #32]
  402f80:	b	402ee8 <wcrtomb@plt+0x1378>
  402f84:	ldr	x0, [x23, #8]
  402f88:	ldr	x1, [sp, #104]
  402f8c:	bl	401750 <fputs@plt>
  402f90:	b	402f70 <wcrtomb@plt+0x1400>
  402f94:	ldr	x0, [sp, #112]
  402f98:	add	w25, w25, #0x1
  402f9c:	bl	401a20 <free@plt>
  402fa0:	ldr	w1, [sp, #120]
  402fa4:	ldr	w0, [sp, #132]
  402fa8:	cmp	w0, w1
  402fac:	b.le	402fb8 <wcrtomb@plt+0x1448>
  402fb0:	ldr	w0, [x27, #36]
  402fb4:	cbz	w0, 403024 <wcrtomb@plt+0x14b4>
  402fb8:	ldr	w0, [sp, #120]
  402fbc:	add	x27, x27, #0x28
  402fc0:	add	w0, w0, #0x1
  402fc4:	str	w0, [sp, #120]
  402fc8:	b	402e44 <wcrtomb@plt+0x12d4>
  402fcc:	ldr	w1, [sp, #128]
  402fd0:	cmp	w1, #0x0
  402fd4:	b.le	402e5c <wcrtomb@plt+0x12ec>
  402fd8:	add	w20, w1, w25
  402fdc:	mov	x19, #0x0                   	// #0
  402fe0:	b	402fe8 <wcrtomb@plt+0x1478>
  402fe4:	ldr	x0, [x27, #16]
  402fe8:	ldr	x0, [x0, x19]
  402fec:	cbz	x0, 402e5c <wcrtomb@plt+0x12ec>
  402ff0:	cbz	w25, 402ffc <wcrtomb@plt+0x148c>
  402ff4:	ldr	w1, [x28, #1024]
  402ff8:	cbz	w1, 40304c <wcrtomb@plt+0x14dc>
  402ffc:	ldr	x0, [x0, #8]
  403000:	add	w25, w25, #0x1
  403004:	ldr	x1, [sp, #104]
  403008:	add	x19, x19, #0x8
  40300c:	bl	401750 <fputs@plt>
  403010:	cmp	w25, w20
  403014:	b.ne	402fe4 <wcrtomb@plt+0x1474>  // b.any
  403018:	ldr	x0, [x27, #24]
  40301c:	cbnz	x0, 402e68 <wcrtomb@plt+0x12f8>
  403020:	b	402fa0 <wcrtomb@plt+0x1430>
  403024:	ldr	x19, [sp, #104]
  403028:	mov	x1, #0x1                   	// #1
  40302c:	ldrsw	x2, [x27, #8]
  403030:	ldr	x0, [x27]
  403034:	mov	x3, x19
  403038:	bl	401a60 <fwrite@plt>
  40303c:	mov	x1, x19
  403040:	mov	w0, #0xa                   	// #10
  403044:	bl	4017b0 <putc@plt>
  403048:	b	402fb8 <wcrtomb@plt+0x1448>
  40304c:	ldr	x0, [x27, #24]
  403050:	cbz	x0, 402fa0 <wcrtomb@plt+0x1430>
  403054:	ldr	x0, [sp, #136]
  403058:	ldr	x26, [sp, #104]
  40305c:	cbz	x0, 403554 <wcrtomb@plt+0x19e4>
  403060:	mov	x0, x26
  403064:	bl	401ad0 <pclose@plt>
  403068:	b	402db0 <wcrtomb@plt+0x1240>
  40306c:	mov	x0, #0x0                   	// #0
  403070:	bl	4060d8 <error@@Base+0x22b8>
  403074:	mov	w24, #0x0                   	// #0
  403078:	mov	x1, #0x0                   	// #0
  40307c:	str	x0, [sp, #112]
  403080:	b	402ec4 <wcrtomb@plt+0x1354>
  403084:	ldr	x1, [sp, #224]
  403088:	adrp	x0, 414000 <error@@Base+0x101e0>
  40308c:	add	x0, x0, #0x6f8
  403090:	bl	401b00 <printf@plt>
  403094:	b	402d94 <wcrtomb@plt+0x1224>
  403098:	cmp	w23, #0x5
  40309c:	b.ne	402850 <wcrtomb@plt+0xce0>  // b.any
  4030a0:	mov	x21, #0x5                   	// #5
  4030a4:	sub	x0, x21, #0x4
  4030a8:	adrp	x1, 414000 <error@@Base+0x101e0>
  4030ac:	add	x0, x20, x0
  4030b0:	add	x1, x1, #0x648
  4030b4:	bl	4019f0 <strcmp@plt>
  4030b8:	cbnz	w0, 402850 <wcrtomb@plt+0xce0>
  4030bc:	sub	w0, w23, #0x4
  4030c0:	strb	wzr, [x20, x0]
  4030c4:	b	402850 <wcrtomb@plt+0xce0>
  4030c8:	ldr	x0, [sp, #104]
  4030cc:	add	x26, x0, #0x690
  4030d0:	ldr	w0, [x26, #8]
  4030d4:	cbnz	w0, 402d90 <wcrtomb@plt+0x1220>
  4030d8:	ldr	x11, [sp, #120]
  4030dc:	sub	x9, x27, #0x48
  4030e0:	mov	w7, #0x28                  	// #40
  4030e4:	mov	x10, #0xfffffffffffffffc    	// #-4
  4030e8:	mov	w8, #0x1                   	// #1
  4030ec:	cbz	x11, 402d90 <wcrtomb@plt+0x1220>
  4030f0:	ldr	x6, [x11, #32]
  4030f4:	cbz	x6, 403160 <wcrtomb@plt+0x15f0>
  4030f8:	ldp	w5, w3, [x6, #16]
  4030fc:	cmp	w3, w5
  403100:	b.le	403168 <wcrtomb@plt+0x15f8>
  403104:	sub	w4, w3, #0x1
  403108:	smull	x1, w3, w7
  40310c:	sub	w2, w4, w5
  403110:	sub	x0, x1, #0x20
  403114:	add	x0, x27, x0
  403118:	umsubl	x2, w2, w7, x1
  40311c:	add	x2, x2, x9
  403120:	ldr	w1, [x0, #28]
  403124:	cbnz	w1, 403130 <wcrtomb@plt+0x15c0>
  403128:	ldr	w1, [x0]
  40312c:	cbnz	w1, 403158 <wcrtomb@plt+0x15e8>
  403130:	sub	x0, x0, #0x28
  403134:	cmp	x2, x0
  403138:	b.ne	403120 <wcrtomb@plt+0x15b0>  // b.any
  40313c:	smaddl	x0, w3, w7, x10
  403140:	add	x0, x27, x0
  403144:	b	40314c <wcrtomb@plt+0x15dc>
  403148:	sub	w4, w4, #0x1
  40314c:	str	w8, [x0], #-40
  403150:	cmp	w4, w5
  403154:	b.ge	403148 <wcrtomb@plt+0x15d8>  // b.tcont
  403158:	ldr	x6, [x6]
  40315c:	b	4030f4 <wcrtomb@plt+0x1584>
  403160:	ldr	x11, [x11]
  403164:	b	4030ec <wcrtomb@plt+0x157c>
  403168:	b.ne	403158 <wcrtomb@plt+0x15e8>  // b.any
  40316c:	sub	w4, w3, #0x1
  403170:	b	40313c <wcrtomb@plt+0x15cc>
  403174:	ldr	x1, [sp, #112]
  403178:	adrp	x0, 414000 <error@@Base+0x101e0>
  40317c:	add	x0, x0, #0x650
  403180:	bl	401b00 <printf@plt>
  403184:	b	402860 <wcrtomb@plt+0xcf0>
  403188:	mov	x0, #0x0                   	// #0
  40318c:	b	402888 <wcrtomb@plt+0xd18>
  403190:	ldr	x0, [sp, #112]
  403194:	bl	406300 <error@@Base+0x24e0>
  403198:	mov	x20, x0
  40319c:	b	402850 <wcrtomb@plt+0xce0>
  4031a0:	adrp	x1, 414000 <error@@Base+0x101e0>
  4031a4:	add	x1, x1, #0x588
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	bl	401ac0 <dcgettext@plt>
  4031b0:	bl	403f18 <error@@Base+0xf8>
  4031b4:	adrp	x1, 414000 <error@@Base+0x101e0>
  4031b8:	add	x1, x1, #0x5c8
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	bl	401ac0 <dcgettext@plt>
  4031c4:	bl	403f18 <error@@Base+0xf8>
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	adrp	x1, 414000 <error@@Base+0x101e0>
  4031d0:	add	x1, x1, #0x620
  4031d4:	bl	401ac0 <dcgettext@plt>
  4031d8:	ldr	x1, [sp, #224]
  4031dc:	bl	403e98 <error@@Base+0x78>
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	bl	401760 <exit@plt>
  4031e8:	str	x19, [x26, #32]
  4031ec:	str	x19, [x26, #40]
  4031f0:	b	402448 <wcrtomb@plt+0x8d8>
  4031f4:	cbz	x23, 4035fc <wcrtomb@plt+0x1a8c>
  4031f8:	ldr	w21, [x23, #20]
  4031fc:	smaddl	x21, w21, w20, x27
  403200:	b	402d30 <wcrtomb@plt+0x11c0>
  403204:	adrp	x1, 414000 <error@@Base+0x101e0>
  403208:	mov	x0, x22
  40320c:	add	x1, x1, #0x1d8
  403210:	bl	4019f0 <strcmp@plt>
  403214:	cbz	w0, 4029b8 <wcrtomb@plt+0xe48>
  403218:	cmp	w24, #0x5
  40321c:	b.ls	403098 <wcrtomb@plt+0x1528>  // b.plast
  403220:	sub	x0, x21, #0x5
  403224:	adrp	x1, 414000 <error@@Base+0x101e0>
  403228:	add	x0, x20, x0
  40322c:	add	x1, x1, #0x1e0
  403230:	bl	4019f0 <strcmp@plt>
  403234:	cbz	w0, 4037f4 <wcrtomb@plt+0x1c84>
  403238:	mov	w21, w23
  40323c:	b	402830 <wcrtomb@plt+0xcc0>
  403240:	ldr	x0, [sp, #280]
  403244:	bl	404090 <error@@Base+0x270>
  403248:	adrp	x0, 414000 <error@@Base+0x101e0>
  40324c:	add	x0, x0, #0x670
  403250:	bl	401b30 <getenv@plt>
  403254:	cbnz	x0, 402a54 <wcrtomb@plt+0xee4>
  403258:	ldr	w1, [sp, #132]
  40325c:	mov	w0, #0x31                  	// #49
  403260:	ldr	x23, [sp, #96]
  403264:	cmn	w1, #0x1
  403268:	csel	w0, w1, w0, ne  // ne = any
  40326c:	cmn	w25, #0x1
  403270:	str	w0, [sp, #176]
  403274:	mov	w0, #0x4f                  	// #79
  403278:	csel	w25, w25, w0, ne  // ne = any
  40327c:	str	w19, [sp, #188]
  403280:	str	x27, [sp, #192]
  403284:	sxtw	x0, w25
  403288:	str	x0, [sp, #136]
  40328c:	cbz	x23, 40360c <wcrtomb@plt+0x1a9c>
  403290:	stp	xzr, xzr, [sp, #256]
  403294:	add	x4, sp, #0x118
  403298:	add	x3, sp, #0x108
  40329c:	ldr	x0, [x23, #8]
  4032a0:	add	x2, sp, #0x110
  4032a4:	add	x1, sp, #0x100
  4032a8:	stp	xzr, xzr, [sp, #272]
  4032ac:	bl	403b78 <wcrtomb@plt+0x2008>
  4032b0:	ldr	x0, [x23, #8]
  4032b4:	bl	401a20 <free@plt>
  4032b8:	ldr	w0, [sp, #132]
  4032bc:	cmn	w0, #0x1
  4032c0:	ldr	w0, [sp, #144]
  4032c4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4032c8:	b.eq	403684 <wcrtomb@plt+0x1b14>  // b.none
  4032cc:	ldr	w22, [sp, #132]
  4032d0:	ldr	w20, [sp, #144]
  4032d4:	ldp	x25, x0, [sp, #256]
  4032d8:	str	x0, [sp, #160]
  4032dc:	cmp	x0, #0x0
  4032e0:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  4032e4:	b.eq	403450 <wcrtomb@plt+0x18e0>  // b.none
  4032e8:	ldp	x27, x21, [sp, #272]
  4032ec:	ldr	x1, [sp, #136]
  4032f0:	sub	x2, x1, w20, sxtw
  4032f4:	add	x0, x21, x1
  4032f8:	udiv	x0, x0, x2
  4032fc:	mul	x0, x0, x1
  403300:	add	x0, x1, x0, lsl #1
  403304:	bl	4060d8 <error@@Base+0x22b8>
  403308:	strb	wzr, [x0]
  40330c:	mov	x1, x25
  403310:	mov	x19, x0
  403314:	mov	x2, x27
  403318:	bl	401a80 <strncat@plt>
  40331c:	sub	w0, w22, #0x2
  403320:	cmp	x27, w0, sxtw
  403324:	b.ls	403774 <wcrtomb@plt+0x1c04>  // b.plast
  403328:	cmp	x21, #0x1
  40332c:	b.hi	40372c <wcrtomb@plt+0x1bbc>  // b.pmore
  403330:	sub	w0, w20, #0x1
  403334:	mov	x22, #0x0                   	// #0
  403338:	mov	x24, #0x0                   	// #0
  40333c:	str	w0, [sp, #184]
  403340:	str	x23, [sp, #200]
  403344:	cmp	x22, x21
  403348:	ccmp	x21, #0x2, #0x0, cc  // cc = lo, ul, last
  40334c:	b.ls	403430 <wcrtomb@plt+0x18c0>  // b.plast
  403350:	ldr	x0, [sp, #104]
  403354:	add	x23, x24, #0x1
  403358:	add	x20, x0, #0x690
  40335c:	ldr	x0, [sp, #160]
  403360:	ldrb	w25, [x0, x22]
  403364:	ldr	x0, [x20, #32]
  403368:	cmp	x23, x0
  40336c:	b.cs	403418 <wcrtomb@plt+0x18a8>  // b.hs, b.nlast
  403370:	cmp	w25, #0xa
  403374:	ldr	x26, [x20, #40]
  403378:	b.eq	403520 <wcrtomb@plt+0x19b0>  // b.none
  40337c:	mov	w23, #0xa                   	// #10
  403380:	cmp	w25, #0x8
  403384:	b.eq	403404 <wcrtomb@plt+0x1894>  // b.none
  403388:	cmp	w25, #0xd
  40338c:	b.eq	403460 <wcrtomb@plt+0x18f0>  // b.none
  403390:	and	x0, x27, #0xfffffffffffffff8
  403394:	cmp	w25, #0x9
  403398:	add	x0, x0, #0x8
  40339c:	csinc	x27, x0, x27, eq  // eq = none
  4033a0:	ldr	x0, [sp, #136]
  4033a4:	cmp	x0, x27
  4033a8:	b.cs	403408 <wcrtomb@plt+0x1898>  // b.hs, b.nlast
  4033ac:	mov	x20, x24
  4033b0:	cbz	x20, 4033d0 <wcrtomb@plt+0x1860>
  4033b4:	sub	x0, x20, #0x1
  4033b8:	ldrb	w1, [x26, x0]
  4033bc:	cmp	w1, #0x20
  4033c0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4033c4:	b.eq	403468 <wcrtomb@plt+0x18f8>  // b.none
  4033c8:	mov	x20, x0
  4033cc:	b	4033b0 <wcrtomb@plt+0x1840>
  4033d0:	cbnz	x24, 4033e4 <wcrtomb@plt+0x1874>
  4033d4:	add	x22, x22, #0x1
  4033d8:	mov	x24, #0x1                   	// #1
  4033dc:	strb	w25, [x26]
  4033e0:	b	403344 <wcrtomb@plt+0x17d4>
  4033e4:	mov	x27, #0x0                   	// #0
  4033e8:	strb	w23, [x26, x24]
  4033ec:	add	x2, x24, #0x1
  4033f0:	mov	x1, x26
  4033f4:	mov	x0, x19
  4033f8:	bl	401a80 <strncat@plt>
  4033fc:	mov	x24, x20
  403400:	b	403380 <wcrtomb@plt+0x1810>
  403404:	cbnz	x27, 403458 <wcrtomb@plt+0x18e8>
  403408:	add	x22, x22, #0x1
  40340c:	strb	w25, [x26, x24]
  403410:	add	x24, x24, #0x1
  403414:	b	403344 <wcrtomb@plt+0x17d4>
  403418:	ldr	x0, [x20, #40]
  40341c:	add	x1, x24, #0x2
  403420:	str	x23, [x20, #32]
  403424:	bl	406138 <error@@Base+0x2318>
  403428:	str	x0, [x20, #40]
  40342c:	b	403370 <wcrtomb@plt+0x1800>
  403430:	cmp	x21, #0x2
  403434:	ldr	x23, [sp, #200]
  403438:	b.ls	4036b8 <wcrtomb@plt+0x1b48>  // b.plast
  40343c:	cbnz	x24, 40365c <wcrtomb@plt+0x1aec>
  403440:	str	x19, [x23, #8]
  403444:	mov	x0, x19
  403448:	bl	401740 <strlen@plt>
  40344c:	str	x0, [x23, #16]
  403450:	ldr	x23, [x23]
  403454:	b	40328c <wcrtomb@plt+0x171c>
  403458:	sub	x27, x27, #0x1
  40345c:	b	4033a0 <wcrtomb@plt+0x1830>
  403460:	mov	x27, #0x0                   	// #0
  403464:	b	403408 <wcrtomb@plt+0x1898>
  403468:	mov	x1, x26
  40346c:	mov	x2, x20
  403470:	mov	x0, x19
  403474:	bl	401a80 <strncat@plt>
  403478:	mov	x0, x19
  40347c:	mov	w27, #0x0                   	// #0
  403480:	bl	401740 <strlen@plt>
  403484:	mov	w1, #0xa                   	// #10
  403488:	strh	w1, [x19, x0]
  40348c:	b	4034a4 <wcrtomb@plt+0x1934>
  403490:	mov	x0, x19
  403494:	add	w27, w27, #0x1
  403498:	bl	401740 <strlen@plt>
  40349c:	mov	w1, #0x20                  	// #32
  4034a0:	strh	w1, [x19, x0]
  4034a4:	ldr	w0, [sp, #184]
  4034a8:	cmp	w27, w0
  4034ac:	b.lt	403490 <wcrtomb@plt+0x1920>  // b.tstop
  4034b0:	sub	x24, x24, x20
  4034b4:	add	x1, x26, x20
  4034b8:	mov	x27, #0x0                   	// #0
  4034bc:	mov	x20, #0x0                   	// #0
  4034c0:	mov	x2, x24
  4034c4:	mov	x0, x26
  4034c8:	bl	401720 <memmove@plt>
  4034cc:	cmp	x24, x20
  4034d0:	b.eq	4033fc <wcrtomb@plt+0x188c>  // b.none
  4034d4:	ldrb	w1, [x26, x20]
  4034d8:	cmp	w1, #0x8
  4034dc:	b.eq	40350c <wcrtomb@plt+0x199c>  // b.none
  4034e0:	cmp	w1, #0xd
  4034e4:	b.eq	403500 <wcrtomb@plt+0x1990>  // b.none
  4034e8:	and	x0, x27, #0xfffffffffffffff8
  4034ec:	cmp	w1, #0x9
  4034f0:	add	x0, x0, #0x8
  4034f4:	add	x20, x20, #0x1
  4034f8:	csinc	x27, x0, x27, eq  // eq = none
  4034fc:	b	4034cc <wcrtomb@plt+0x195c>
  403500:	add	x20, x20, #0x1
  403504:	mov	x27, #0x0                   	// #0
  403508:	b	4034cc <wcrtomb@plt+0x195c>
  40350c:	cmp	x27, #0x0
  403510:	add	x20, x20, #0x1
  403514:	cset	x0, ne  // ne = any
  403518:	sub	x27, x27, x0
  40351c:	b	4034cc <wcrtomb@plt+0x195c>
  403520:	strb	w25, [x26, x24]
  403524:	mov	x2, x23
  403528:	mov	x1, x26
  40352c:	mov	x0, x19
  403530:	add	x22, x22, #0x1
  403534:	mov	x24, #0x0                   	// #0
  403538:	mov	x27, #0x0                   	// #0
  40353c:	bl	401a80 <strncat@plt>
  403540:	b	403344 <wcrtomb@plt+0x17d4>
  403544:	mov	x1, x20
  403548:	mov	x0, x2
  40354c:	bl	404f98 <error@@Base+0x1178>
  403550:	b	402a40 <wcrtomb@plt+0xed0>
  403554:	mov	x0, x26
  403558:	bl	401800 <fclose@plt>
  40355c:	b	402db0 <wcrtomb@plt+0x1240>
  403560:	mov	x0, x19
  403564:	adrp	x1, 413000 <error@@Base+0xf1e0>
  403568:	add	x1, x1, #0xe8
  40356c:	bl	401820 <fopen@plt>
  403570:	mov	x26, x0
  403574:	b	402e1c <wcrtomb@plt+0x12ac>
  403578:	ldr	w0, [sp, #152]
  40357c:	cbnz	w0, 402db0 <wcrtomb@plt+0x1240>
  403580:	mov	w2, #0x5                   	// #5
  403584:	adrp	x1, 414000 <error@@Base+0x101e0>
  403588:	mov	x0, #0x0                   	// #0
  40358c:	add	x1, x1, #0x6a0
  403590:	bl	401ac0 <dcgettext@plt>
  403594:	ldr	x1, [sp, #112]
  403598:	bl	403e98 <error@@Base+0x78>
  40359c:	b	402db0 <wcrtomb@plt+0x1240>
  4035a0:	str	x0, [sp, #96]
  4035a4:	str	w1, [sp, #128]
  4035a8:	b	402a40 <wcrtomb@plt+0xed0>
  4035ac:	mov	x0, x19
  4035b0:	bl	401770 <perror@plt>
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	bl	401760 <exit@plt>
  4035bc:	ldr	x0, [sp, #96]
  4035c0:	bl	404f98 <error@@Base+0x1178>
  4035c4:	b	402a20 <wcrtomb@plt+0xeb0>
  4035c8:	adrp	x0, 428000 <error@@Base+0x241e0>
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	adrp	x1, 414000 <error@@Base+0x101e0>
  4035d4:	add	x1, x1, #0x3b0
  4035d8:	ldr	x19, [x0, #1640]
  4035dc:	mov	x0, #0x0                   	// #0
  4035e0:	bl	401ac0 <dcgettext@plt>
  4035e4:	mov	x1, x0
  4035e8:	adrp	x2, 413000 <error@@Base+0xf1e0>
  4035ec:	add	x2, x2, #0xa8
  4035f0:	mov	x0, x19
  4035f4:	bl	401b50 <fprintf@plt>
  4035f8:	bl	404338 <error@@Base+0x518>
  4035fc:	ldr	w21, [x24, #16]
  403600:	smaddl	x21, w21, w20, x22
  403604:	add	x21, x27, x21
  403608:	b	402d30 <wcrtomb@plt+0x11c0>
  40360c:	ldr	w19, [sp, #188]
  403610:	ldr	x27, [sp, #192]
  403614:	b	402a54 <wcrtomb@plt+0xee4>
  403618:	ldr	x0, [sp, #104]
  40361c:	add	x26, x0, #0x690
  403620:	mov	x0, #0x18                  	// #24
  403624:	bl	4060d8 <error@@Base+0x22b8>
  403628:	str	x0, [sp, #240]
  40362c:	ldr	x1, [x26, #24]
  403630:	cbz	x1, 403678 <wcrtomb@plt+0x1b08>
  403634:	mov	w2, #0x1                   	// #1
  403638:	stp	xzr, x1, [x0]
  40363c:	str	w2, [x0, #16]
  403640:	b	402a5c <wcrtomb@plt+0xeec>
  403644:	ldr	x0, [sp, #96]
  403648:	ldr	x1, [sp, #240]
  40364c:	str	x1, [x0, #24]
  403650:	ldr	x0, [x0]
  403654:	cbnz	x0, 40364c <wcrtomb@plt+0x1adc>
  403658:	b	402a7c <wcrtomb@plt+0xf0c>
  40365c:	ldr	x0, [sp, #104]
  403660:	mov	x2, x24
  403664:	add	x1, x0, #0x690
  403668:	mov	x0, x19
  40366c:	ldr	x1, [x1, #40]
  403670:	bl	401a80 <strncat@plt>
  403674:	b	403440 <wcrtomb@plt+0x18d0>
  403678:	adrp	x1, 414000 <error@@Base+0x101e0>
  40367c:	add	x1, x1, #0x250
  403680:	b	403634 <wcrtomb@plt+0x1ac4>
  403684:	ldr	x20, [x23, #24]
  403688:	adrp	x21, 414000 <error@@Base+0x101e0>
  40368c:	add	x21, x21, #0x688
  403690:	cbz	x20, 4036e4 <wcrtomb@plt+0x1b74>
  403694:	ldr	x0, [x23, #32]
  403698:	cmp	x20, x0
  40369c:	b.eq	4036e4 <wcrtomb@plt+0x1b74>  // b.none
  4036a0:	ldr	x0, [x20, #8]
  4036a4:	mov	x1, x21
  4036a8:	bl	4019f0 <strcmp@plt>
  4036ac:	cbz	w0, 4036cc <wcrtomb@plt+0x1b5c>
  4036b0:	ldr	x20, [x20]
  4036b4:	b	403690 <wcrtomb@plt+0x1b20>
  4036b8:	mov	x0, x19
  4036bc:	bl	401740 <strlen@plt>
  4036c0:	mov	w1, #0xa                   	// #10
  4036c4:	strh	w1, [x19, x0]
  4036c8:	b	40343c <wcrtomb@plt+0x18cc>
  4036cc:	ldr	w0, [sp, #132]
  4036d0:	cmn	w0, #0x1
  4036d4:	b.eq	403708 <wcrtomb@plt+0x1b98>  // b.none
  4036d8:	ldr	w22, [sp, #176]
  4036dc:	mov	w20, #0x33                  	// #51
  4036e0:	b	4032d4 <wcrtomb@plt+0x1764>
  4036e4:	ldr	w0, [sp, #132]
  4036e8:	cmn	w0, #0x1
  4036ec:	b.ne	403720 <wcrtomb@plt+0x1bb0>  // b.any
  4036f0:	ldr	w0, [sp, #144]
  4036f4:	mov	w20, #0x23                  	// #35
  4036f8:	mov	w22, #0x21                  	// #33
  4036fc:	cmn	w0, #0x1
  403700:	csel	w20, w0, w20, ne  // ne = any
  403704:	b	4032d4 <wcrtomb@plt+0x1764>
  403708:	ldr	w0, [sp, #144]
  40370c:	mov	w20, #0x33                  	// #51
  403710:	mov	w22, #0x31                  	// #49
  403714:	cmn	w0, #0x1
  403718:	csel	w20, w0, w20, ne  // ne = any
  40371c:	b	4032d4 <wcrtomb@plt+0x1764>
  403720:	ldr	w22, [sp, #132]
  403724:	mov	w20, #0x23                  	// #35
  403728:	b	4032d4 <wcrtomb@plt+0x1764>
  40372c:	mov	x0, x19
  403730:	bl	401740 <strlen@plt>
  403734:	mov	w1, #0xa                   	// #10
  403738:	sub	w25, w22, #0x1
  40373c:	mov	w26, #0x0                   	// #0
  403740:	strh	w1, [x19, x0]
  403744:	b	40375c <wcrtomb@plt+0x1bec>
  403748:	mov	x0, x19
  40374c:	add	w26, w26, #0x1
  403750:	bl	401740 <strlen@plt>
  403754:	mov	w1, #0x20                  	// #32
  403758:	strh	w1, [x19, x0]
  40375c:	cmp	w26, w25
  403760:	b.lt	403748 <wcrtomb@plt+0x1bd8>  // b.tstop
  403764:	mov	w3, w25
  403768:	cmp	w22, #0x0
  40376c:	csel	x27, x3, xzr, gt
  403770:	b	403330 <wcrtomb@plt+0x17c0>
  403774:	mvn	x0, x27
  403778:	mov	x25, #0x0                   	// #0
  40377c:	add	x22, x0, w22, sxtw
  403780:	b	403794 <wcrtomb@plt+0x1c24>
  403784:	mov	x0, x19
  403788:	bl	401740 <strlen@plt>
  40378c:	mov	w1, #0x20                  	// #32
  403790:	strh	w1, [x19, x0]
  403794:	cmp	x25, x22
  403798:	add	x1, x25, x27
  40379c:	cset	w0, cs  // cs = hs, nlast
  4037a0:	cmp	x21, #0x2
  4037a4:	cset	w2, ls  // ls = plast
  4037a8:	add	x25, x25, #0x1
  4037ac:	orr	w0, w0, w2
  4037b0:	cbz	w0, 403784 <wcrtomb@plt+0x1c14>
  4037b4:	mov	x27, x1
  4037b8:	b	403330 <wcrtomb@plt+0x17c0>
  4037bc:	cbnz	w20, 4030c8 <wcrtomb@plt+0x1558>
  4037c0:	ldr	x21, [sp, #96]
  4037c4:	cbz	x21, 402d60 <wcrtomb@plt+0x11f0>
  4037c8:	ldr	x0, [x21, #24]
  4037cc:	cbz	x0, 4037d8 <wcrtomb@plt+0x1c68>
  4037d0:	ldr	x21, [x21]
  4037d4:	b	4037c4 <wcrtomb@plt+0x1c54>
  4037d8:	ldr	w1, [sp, #220]
  4037dc:	mov	x0, x27
  4037e0:	ldr	x2, [x21, #8]
  4037e4:	bl	404d60 <error@@Base+0xf40>
  4037e8:	mov	w20, w0
  4037ec:	ldr	x21, [x21]
  4037f0:	b	4037c4 <wcrtomb@plt+0x1c54>
  4037f4:	sub	w21, w24, #0x5
  4037f8:	mov	x23, x21
  4037fc:	strb	wzr, [x20, x21]
  403800:	b	402828 <wcrtomb@plt+0xcb8>
  403804:	bl	401970 <abort@plt>
  403808:	mov	x29, #0x0                   	// #0
  40380c:	mov	x30, #0x0                   	// #0
  403810:	mov	x5, x0
  403814:	ldr	x1, [sp]
  403818:	add	x2, sp, #0x8
  40381c:	mov	x6, sp
  403820:	movz	x0, #0x0, lsl #48
  403824:	movk	x0, #0x0, lsl #32
  403828:	movk	x0, #0x40, lsl #16
  40382c:	movk	x0, #0x1b80
  403830:	movz	x3, #0x0, lsl #48
  403834:	movk	x3, #0x0, lsl #32
  403838:	movk	x3, #0x41, lsl #16
  40383c:	movk	x3, #0x2ff0
  403840:	movz	x4, #0x0, lsl #48
  403844:	movk	x4, #0x0, lsl #32
  403848:	movk	x4, #0x41, lsl #16
  40384c:	movk	x4, #0x3070
  403850:	bl	4018a0 <__libc_start_main@plt>
  403854:	bl	401970 <abort@plt>
  403858:	adrp	x0, 427000 <error@@Base+0x231e0>
  40385c:	ldr	x0, [x0, #4064]
  403860:	cbz	x0, 403868 <wcrtomb@plt+0x1cf8>
  403864:	b	401940 <__gmon_start__@plt>
  403868:	ret
  40386c:	nop
  403870:	adrp	x0, 428000 <error@@Base+0x241e0>
  403874:	add	x0, x0, #0x668
  403878:	adrp	x1, 428000 <error@@Base+0x241e0>
  40387c:	add	x1, x1, #0x668
  403880:	cmp	x1, x0
  403884:	b.eq	40389c <wcrtomb@plt+0x1d2c>  // b.none
  403888:	adrp	x1, 413000 <error@@Base+0xf1e0>
  40388c:	ldr	x1, [x1, #144]
  403890:	cbz	x1, 40389c <wcrtomb@plt+0x1d2c>
  403894:	mov	x16, x1
  403898:	br	x16
  40389c:	ret
  4038a0:	adrp	x0, 428000 <error@@Base+0x241e0>
  4038a4:	add	x0, x0, #0x668
  4038a8:	adrp	x1, 428000 <error@@Base+0x241e0>
  4038ac:	add	x1, x1, #0x668
  4038b0:	sub	x1, x1, x0
  4038b4:	lsr	x2, x1, #63
  4038b8:	add	x1, x2, x1, asr #3
  4038bc:	cmp	xzr, x1, asr #1
  4038c0:	asr	x1, x1, #1
  4038c4:	b.eq	4038dc <wcrtomb@plt+0x1d6c>  // b.none
  4038c8:	adrp	x2, 413000 <error@@Base+0xf1e0>
  4038cc:	ldr	x2, [x2, #152]
  4038d0:	cbz	x2, 4038dc <wcrtomb@plt+0x1d6c>
  4038d4:	mov	x16, x2
  4038d8:	br	x16
  4038dc:	ret
  4038e0:	stp	x29, x30, [sp, #-32]!
  4038e4:	mov	x29, sp
  4038e8:	str	x19, [sp, #16]
  4038ec:	adrp	x19, 428000 <error@@Base+0x241e0>
  4038f0:	ldrb	w0, [x19, #1672]
  4038f4:	cbnz	w0, 403904 <wcrtomb@plt+0x1d94>
  4038f8:	bl	403870 <wcrtomb@plt+0x1d00>
  4038fc:	mov	w0, #0x1                   	// #1
  403900:	strb	w0, [x19, #1672]
  403904:	ldr	x19, [sp, #16]
  403908:	ldp	x29, x30, [sp], #32
  40390c:	ret
  403910:	b	4038a0 <wcrtomb@plt+0x1d30>
  403914:	nop
  403918:	cmp	w3, w1
  40391c:	csel	w5, w3, w1, le
  403920:	cmp	w5, #0x0
  403924:	b.le	403970 <wcrtomb@plt+0x1e00>
  403928:	mov	x1, #0x0                   	// #0
  40392c:	b	40394c <wcrtomb@plt+0x1ddc>
  403930:	cmp	w4, #0x3a
  403934:	b.eq	403970 <wcrtomb@plt+0x1e00>  // b.none
  403938:	cmp	w3, w4
  40393c:	b.cc	403968 <wcrtomb@plt+0x1df8>  // b.lo, b.ul, b.last
  403940:	b.hi	403970 <wcrtomb@plt+0x1e00>  // b.pmore
  403944:	cmp	w5, w1
  403948:	b.le	403970 <wcrtomb@plt+0x1e00>
  40394c:	ldrb	w3, [x0, x1]
  403950:	ldrb	w4, [x2, x1]
  403954:	add	x1, x1, #0x1
  403958:	cmp	w3, #0x3a
  40395c:	b.ne	403930 <wcrtomb@plt+0x1dc0>  // b.any
  403960:	cmp	w4, #0x3a
  403964:	b.eq	403944 <wcrtomb@plt+0x1dd4>  // b.none
  403968:	mov	w0, #0x1                   	// #1
  40396c:	ret
  403970:	mov	w0, #0x0                   	// #0
  403974:	ret
  403978:	stp	x29, x30, [sp, #-80]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	mov	x19, x2
  403988:	stp	x21, x22, [sp, #32]
  40398c:	stp	x23, x24, [sp, #48]
  403990:	and	w24, w1, #0xff
  403994:	mov	x23, x0
  403998:	mov	x0, x2
  40399c:	stp	x25, x26, [sp, #64]
  4039a0:	bl	401740 <strlen@plt>
  4039a4:	adrp	x1, 428000 <error@@Base+0x241e0>
  4039a8:	mov	x22, x0
  4039ac:	ldr	w0, [x1, #1680]
  4039b0:	cbnz	w0, 4039cc <wcrtomb@plt+0x1e5c>
  4039b4:	ldrb	w1, [x23]
  4039b8:	mov	x0, x23
  4039bc:	cmp	w1, #0x2f
  4039c0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4039c4:	b.ne	403a18 <wcrtomb@plt+0x1ea8>  // b.any
  4039c8:	cbnz	w1, 403ab0 <wcrtomb@plt+0x1f40>
  4039cc:	and	x25, x22, #0xffffffff
  4039d0:	mov	x1, x19
  4039d4:	mov	x2, x25
  4039d8:	mov	x0, x23
  4039dc:	bl	405ac0 <error@@Base+0x1ca0>
  4039e0:	mov	w26, w0
  4039e4:	cbz	w0, 403a3c <wcrtomb@plt+0x1ecc>
  4039e8:	mov	w26, #0x0                   	// #0
  4039ec:	mov	w0, w26
  4039f0:	ldp	x19, x20, [sp, #16]
  4039f4:	ldp	x21, x22, [sp, #32]
  4039f8:	ldp	x23, x24, [sp, #48]
  4039fc:	ldp	x25, x26, [sp, #64]
  403a00:	ldp	x29, x30, [sp], #80
  403a04:	ret
  403a08:	ldrb	w1, [x0, #1]!
  403a0c:	cmp	w1, #0x2f
  403a10:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403a14:	b.eq	4039c8 <wcrtomb@plt+0x1e58>  // b.none
  403a18:	cmp	w1, w24
  403a1c:	b.ne	403a08 <wcrtomb@plt+0x1e98>  // b.any
  403a20:	and	x25, x22, #0xffffffff
  403a24:	mov	x1, x19
  403a28:	mov	x2, x25
  403a2c:	mov	x0, x23
  403a30:	bl	405ac0 <error@@Base+0x1ca0>
  403a34:	mov	w26, w0
  403a38:	cbnz	w0, 4039e8 <wcrtomb@plt+0x1e78>
  403a3c:	adrp	x21, 414000 <error@@Base+0x101e0>
  403a40:	adrp	x20, 414000 <error@@Base+0x101e0>
  403a44:	add	x25, x23, x25
  403a48:	add	x21, x21, #0x9c0
  403a4c:	add	x20, x20, #0x2c8
  403a50:	mov	x19, #0x0                   	// #0
  403a54:	b	403a6c <wcrtomb@plt+0x1efc>
  403a58:	ldr	x20, [x21, #8]!
  403a5c:	mov	x0, x20
  403a60:	cbz	x20, 4039ec <wcrtomb@plt+0x1e7c>
  403a64:	bl	401740 <strlen@plt>
  403a68:	mov	x19, x0
  403a6c:	mov	w2, w19
  403a70:	mov	x1, x20
  403a74:	mov	x0, x25
  403a78:	add	w19, w22, w19
  403a7c:	bl	405ac0 <error@@Base+0x1ca0>
  403a80:	cbnz	w0, 403a58 <wcrtomb@plt+0x1ee8>
  403a84:	ldrb	w0, [x23, w19, uxtw]
  403a88:	cmp	w0, w24
  403a8c:	b.ne	403a58 <wcrtomb@plt+0x1ee8>  // b.any
  403a90:	mov	w26, #0x1                   	// #1
  403a94:	mov	w0, w26
  403a98:	ldp	x19, x20, [sp, #16]
  403a9c:	ldp	x21, x22, [sp, #32]
  403aa0:	ldp	x23, x24, [sp, #48]
  403aa4:	ldp	x25, x26, [sp, #64]
  403aa8:	ldp	x29, x30, [sp], #80
  403aac:	ret
  403ab0:	cmp	w24, w1
  403ab4:	b.eq	4039cc <wcrtomb@plt+0x1e5c>  // b.none
  403ab8:	add	x23, x0, #0x1
  403abc:	b	4039cc <wcrtomb@plt+0x1e5c>
  403ac0:	ldr	x0, [x0]
  403ac4:	ldr	x1, [x1]
  403ac8:	ldr	x0, [x0, #8]
  403acc:	ldr	x1, [x1, #8]
  403ad0:	b	4019f0 <strcmp@plt>
  403ad4:	nop
  403ad8:	stp	x29, x30, [sp, #-64]!
  403adc:	mov	x3, x1
  403ae0:	mov	w1, #0x3a                  	// #58
  403ae4:	mov	x29, sp
  403ae8:	ldr	x2, [x0]
  403aec:	stp	x21, x22, [sp, #32]
  403af0:	ldr	x0, [x3]
  403af4:	stp	x19, x20, [sp, #16]
  403af8:	ldr	x22, [x2, #8]
  403afc:	str	x23, [sp, #48]
  403b00:	ldr	x23, [x0, #8]
  403b04:	mov	x0, x22
  403b08:	bl	401a50 <strchr@plt>
  403b0c:	mov	x21, x0
  403b10:	mov	w1, #0x3a                  	// #58
  403b14:	mov	x0, x23
  403b18:	sub	w19, w21, w22
  403b1c:	bl	401a50 <strchr@plt>
  403b20:	mov	x20, x0
  403b24:	cbz	x21, 403b58 <wcrtomb@plt+0x1fe8>
  403b28:	sub	w0, w20, w23
  403b2c:	cbz	x20, 403b6c <wcrtomb@plt+0x1ffc>
  403b30:	cmp	w19, w0
  403b34:	mov	x1, x23
  403b38:	csel	w2, w19, w0, le
  403b3c:	mov	x0, x22
  403b40:	ldp	x19, x20, [sp, #16]
  403b44:	sxtw	x2, w2
  403b48:	ldp	x21, x22, [sp, #32]
  403b4c:	ldr	x23, [sp, #48]
  403b50:	ldp	x29, x30, [sp], #64
  403b54:	b	405ac0 <error@@Base+0x1ca0>
  403b58:	mov	x0, x22
  403b5c:	bl	401740 <strlen@plt>
  403b60:	mov	w19, w0
  403b64:	sub	w0, w20, w23
  403b68:	cbnz	x20, 403b30 <wcrtomb@plt+0x1fc0>
  403b6c:	mov	x0, x23
  403b70:	bl	401740 <strlen@plt>
  403b74:	b	403b30 <wcrtomb@plt+0x1fc0>
  403b78:	stp	x29, x30, [sp, #-80]!
  403b7c:	mov	x29, sp
  403b80:	stp	x19, x20, [sp, #16]
  403b84:	stp	x21, x22, [sp, #32]
  403b88:	mov	x21, x3
  403b8c:	mov	x22, x4
  403b90:	stp	x23, x24, [sp, #48]
  403b94:	mov	x23, x0
  403b98:	stp	x25, x26, [sp, #64]
  403b9c:	mov	x26, x1
  403ba0:	mov	x25, x2
  403ba4:	mov	w1, #0x2e                  	// #46
  403ba8:	bl	401a50 <strchr@plt>
  403bac:	mov	x20, x0
  403bb0:	cbnz	x0, 403bc4 <wcrtomb@plt+0x2054>
  403bb4:	b	403d2c <wcrtomb@plt+0x21bc>
  403bb8:	bl	401a50 <strchr@plt>
  403bbc:	mov	x20, x0
  403bc0:	cbz	x0, 403d2c <wcrtomb@plt+0x21bc>
  403bc4:	mov	x19, x20
  403bc8:	mov	w1, #0x2e                  	// #46
  403bcc:	ldrb	w0, [x19, #1]!
  403bd0:	sub	w2, w0, #0x9
  403bd4:	cmp	w0, #0x20
  403bd8:	and	w2, w2, #0xff
  403bdc:	mov	x0, x19
  403be0:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  403be4:	b.hi	403bb8 <wcrtomb@plt+0x2048>  // b.pmore
  403be8:	sub	x0, x20, x23
  403bec:	mov	w24, #0x20                  	// #32
  403bf0:	add	x1, x0, #0x1
  403bf4:	str	x1, [x25]
  403bf8:	add	x0, x0, #0x2
  403bfc:	bl	4060d8 <error@@Base+0x22b8>
  403c00:	strb	wzr, [x0]
  403c04:	ldr	x2, [x25]
  403c08:	mov	x1, x23
  403c0c:	str	x0, [x26]
  403c10:	bl	401a80 <strncat@plt>
  403c14:	mov	x0, x23
  403c18:	bl	401740 <strlen@plt>
  403c1c:	bl	4060d8 <error@@Base+0x22b8>
  403c20:	str	x0, [x21]
  403c24:	adrp	x23, 413000 <error@@Base+0xf1e0>
  403c28:	add	x23, x23, #0xa0
  403c2c:	ldrb	w20, [x20, #1]
  403c30:	strb	wzr, [x0]
  403c34:	nop
  403c38:	cbz	w20, 403c9c <wcrtomb@plt+0x212c>
  403c3c:	bl	401a00 <__ctype_b_loc@plt>
  403c40:	mov	x25, x0
  403c44:	ldr	x2, [x0]
  403c48:	b	403c50 <wcrtomb@plt+0x20e0>
  403c4c:	ldrb	w20, [x19, #1]!
  403c50:	ubfiz	x1, x20, #1, #8
  403c54:	ldrh	w1, [x2, x1]
  403c58:	tbnz	w1, #13, 403c4c <wcrtomb@plt+0x20dc>
  403c5c:	cbz	w20, 403c9c <wcrtomb@plt+0x212c>
  403c60:	mov	x0, x19
  403c64:	mov	w1, #0xa                   	// #10
  403c68:	bl	401a50 <strchr@plt>
  403c6c:	mov	x26, x0
  403c70:	cbz	x0, 403cd4 <wcrtomb@plt+0x2164>
  403c74:	sub	x20, x0, x19
  403c78:	mov	x1, x19
  403c7c:	add	x19, x0, #0x1
  403c80:	mov	x2, x20
  403c84:	ldr	x0, [x21]
  403c88:	bl	401a80 <strncat@plt>
  403c8c:	cmp	x20, #0x1
  403c90:	ldrb	w20, [x26, #1]
  403c94:	b.ls	403c38 <wcrtomb@plt+0x20c8>  // b.plast
  403c98:	cbnz	w20, 403cf8 <wcrtomb@plt+0x2188>
  403c9c:	ldr	x19, [x21]
  403ca0:	mov	x0, x19
  403ca4:	bl	401740 <strlen@plt>
  403ca8:	mov	w1, #0xa                   	// #10
  403cac:	strh	w1, [x19, x0]
  403cb0:	ldr	x0, [x21]
  403cb4:	bl	401740 <strlen@plt>
  403cb8:	str	x0, [x22]
  403cbc:	ldp	x19, x20, [sp, #16]
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	ldp	x23, x24, [sp, #48]
  403cc8:	ldp	x25, x26, [sp, #64]
  403ccc:	ldp	x29, x30, [sp], #80
  403cd0:	ret
  403cd4:	mov	x0, x19
  403cd8:	bl	401740 <strlen@plt>
  403cdc:	mov	x1, x19
  403ce0:	mov	x2, x0
  403ce4:	add	x19, x19, x0
  403ce8:	ldr	x0, [x21]
  403cec:	bl	401a80 <strncat@plt>
  403cf0:	ldrb	w20, [x19]
  403cf4:	b	403c38 <wcrtomb@plt+0x20c8>
  403cf8:	ldurb	w0, [x26, #-1]
  403cfc:	cmp	w0, #0x2e
  403d00:	b.eq	403d68 <wcrtomb@plt+0x21f8>  // b.none
  403d04:	ldr	x1, [x25]
  403d08:	ubfiz	x0, x0, #1, #8
  403d0c:	ldrh	w0, [x1, x0]
  403d10:	tbnz	w0, #13, 403c38 <wcrtomb@plt+0x20c8>
  403d14:	ldr	x20, [x21]
  403d18:	mov	x0, x20
  403d1c:	bl	401740 <strlen@plt>
  403d20:	strh	w24, [x20, x0]
  403d24:	ldrb	w20, [x26, #1]
  403d28:	b	403c38 <wcrtomb@plt+0x20c8>
  403d2c:	mov	x0, x23
  403d30:	bl	401740 <strlen@plt>
  403d34:	mov	x19, x0
  403d38:	cbz	x0, 403cbc <wcrtomb@plt+0x214c>
  403d3c:	mov	x0, x23
  403d40:	bl	401900 <strdup@plt>
  403d44:	str	x0, [x26]
  403d48:	add	x19, x19, #0x1
  403d4c:	str	x19, [x25]
  403d50:	ldp	x19, x20, [sp, #16]
  403d54:	ldp	x21, x22, [sp, #32]
  403d58:	ldp	x23, x24, [sp, #48]
  403d5c:	ldp	x25, x26, [sp, #64]
  403d60:	ldp	x29, x30, [sp], #80
  403d64:	ret
  403d68:	ldr	x20, [x21]
  403d6c:	mov	x0, x20
  403d70:	bl	401740 <strlen@plt>
  403d74:	add	x1, x20, x0
  403d78:	ldrh	w3, [x23]
  403d7c:	ldrb	w2, [x23, #2]
  403d80:	strh	w3, [x20, x0]
  403d84:	strb	w2, [x1, #2]
  403d88:	ldrb	w20, [x26, #1]
  403d8c:	b	403c38 <wcrtomb@plt+0x20c8>
  403d90:	stp	x29, x30, [sp, #-96]!
  403d94:	mov	x29, sp
  403d98:	stp	x19, x20, [sp, #16]
  403d9c:	adrp	x20, 428000 <error@@Base+0x241e0>
  403da0:	mov	x19, x2
  403da4:	str	x23, [sp, #48]
  403da8:	mov	x23, x0
  403dac:	ldr	x0, [x20, #1640]
  403db0:	stp	x21, x22, [sp, #32]
  403db4:	adrp	x21, 413000 <error@@Base+0xf1e0>
  403db8:	add	x21, x21, #0xb8
  403dbc:	mov	x22, x1
  403dc0:	adrp	x2, 413000 <error@@Base+0xf1e0>
  403dc4:	mov	x1, x21
  403dc8:	add	x2, x2, #0xa8
  403dcc:	bl	401b50 <fprintf@plt>
  403dd0:	cbz	x22, 403de4 <wcrtomb@plt+0x2274>
  403dd4:	ldr	x0, [x20, #1640]
  403dd8:	mov	x2, x22
  403ddc:	mov	x1, x21
  403de0:	bl	401b50 <fprintf@plt>
  403de4:	ldp	x6, x7, [x19]
  403de8:	mov	x1, x23
  403dec:	ldp	x4, x5, [x19, #16]
  403df0:	add	x2, sp, #0x40
  403df4:	ldr	x0, [x20, #1640]
  403df8:	stp	x6, x7, [sp, #64]
  403dfc:	stp	x4, x5, [sp, #80]
  403e00:	bl	401af0 <vfprintf@plt>
  403e04:	ldr	x1, [x20, #1640]
  403e08:	mov	w0, #0xa                   	// #10
  403e0c:	ldp	x19, x20, [sp, #16]
  403e10:	ldp	x21, x22, [sp, #32]
  403e14:	ldr	x23, [sp, #48]
  403e18:	ldp	x29, x30, [sp], #96
  403e1c:	b	4017b0 <putc@plt>

0000000000403e20 <error@@Base>:
  403e20:	stp	x29, x30, [sp, #-272]!
  403e24:	mov	w9, #0xffffffc8            	// #-56
  403e28:	mov	w8, #0xffffff80            	// #-128
  403e2c:	mov	x29, sp
  403e30:	add	x10, sp, #0xd0
  403e34:	add	x11, sp, #0x110
  403e38:	stp	x11, x11, [sp, #48]
  403e3c:	str	x10, [sp, #64]
  403e40:	stp	w9, w8, [sp, #72]
  403e44:	ldp	x10, x11, [sp, #48]
  403e48:	stp	x10, x11, [sp, #16]
  403e4c:	ldp	x8, x9, [sp, #64]
  403e50:	stp	x8, x9, [sp, #32]
  403e54:	str	q0, [sp, #80]
  403e58:	str	q1, [sp, #96]
  403e5c:	str	q2, [sp, #112]
  403e60:	str	q3, [sp, #128]
  403e64:	str	q4, [sp, #144]
  403e68:	str	q5, [sp, #160]
  403e6c:	str	q6, [sp, #176]
  403e70:	str	q7, [sp, #192]
  403e74:	stp	x1, x2, [sp, #216]
  403e78:	add	x2, sp, #0x10
  403e7c:	mov	x1, #0x0                   	// #0
  403e80:	stp	x3, x4, [sp, #232]
  403e84:	stp	x5, x6, [sp, #248]
  403e88:	str	x7, [sp, #264]
  403e8c:	bl	403d90 <wcrtomb@plt+0x2220>
  403e90:	ldp	x29, x30, [sp], #272
  403e94:	ret
  403e98:	stp	x29, x30, [sp, #-272]!
  403e9c:	mov	w9, #0xffffffc8            	// #-56
  403ea0:	mov	w8, #0xffffff80            	// #-128
  403ea4:	mov	x29, sp
  403ea8:	add	x11, sp, #0xd0
  403eac:	add	x10, sp, #0x110
  403eb0:	stp	x10, x10, [sp, #48]
  403eb4:	adrp	x10, 413000 <error@@Base+0xf1e0>
  403eb8:	str	x11, [sp, #64]
  403ebc:	stp	w9, w8, [sp, #72]
  403ec0:	ldp	x12, x13, [sp, #48]
  403ec4:	stp	x12, x13, [sp, #16]
  403ec8:	ldp	x8, x9, [sp, #64]
  403ecc:	stp	x8, x9, [sp, #32]
  403ed0:	str	q0, [sp, #80]
  403ed4:	str	q1, [sp, #96]
  403ed8:	str	q2, [sp, #112]
  403edc:	str	q3, [sp, #128]
  403ee0:	str	q4, [sp, #144]
  403ee4:	str	q5, [sp, #160]
  403ee8:	str	q6, [sp, #176]
  403eec:	str	q7, [sp, #192]
  403ef0:	stp	x1, x2, [sp, #216]
  403ef4:	add	x2, sp, #0x10
  403ef8:	add	x1, x10, #0xc0
  403efc:	stp	x3, x4, [sp, #232]
  403f00:	stp	x5, x6, [sp, #248]
  403f04:	str	x7, [sp, #264]
  403f08:	bl	403d90 <wcrtomb@plt+0x2220>
  403f0c:	ldp	x29, x30, [sp], #272
  403f10:	ret
  403f14:	nop
  403f18:	stp	x29, x30, [sp, #-272]!
  403f1c:	mov	w9, #0xffffffc8            	// #-56
  403f20:	mov	w8, #0xffffff80            	// #-128
  403f24:	mov	x29, sp
  403f28:	add	x10, sp, #0xd0
  403f2c:	add	x11, sp, #0x110
  403f30:	stp	x11, x11, [sp, #48]
  403f34:	str	x10, [sp, #64]
  403f38:	stp	w9, w8, [sp, #72]
  403f3c:	ldp	x10, x11, [sp, #48]
  403f40:	stp	x1, x2, [sp, #216]
  403f44:	add	x2, sp, #0x10
  403f48:	ldp	x8, x9, [sp, #64]
  403f4c:	mov	x1, #0x0                   	// #0
  403f50:	stp	x10, x11, [sp, #16]
  403f54:	stp	x8, x9, [sp, #32]
  403f58:	str	q0, [sp, #80]
  403f5c:	str	q1, [sp, #96]
  403f60:	str	q2, [sp, #112]
  403f64:	str	q3, [sp, #128]
  403f68:	str	q4, [sp, #144]
  403f6c:	str	q5, [sp, #160]
  403f70:	str	q6, [sp, #176]
  403f74:	str	q7, [sp, #192]
  403f78:	stp	x3, x4, [sp, #232]
  403f7c:	stp	x5, x6, [sp, #248]
  403f80:	str	x7, [sp, #264]
  403f84:	bl	403d90 <wcrtomb@plt+0x2220>
  403f88:	mov	w0, #0x1                   	// #1
  403f8c:	bl	401760 <exit@plt>
  403f90:	stp	x29, x30, [sp, #-80]!
  403f94:	mov	x29, sp
  403f98:	stp	x19, x20, [sp, #16]
  403f9c:	stp	x21, x22, [sp, #32]
  403fa0:	stp	x23, x24, [sp, #48]
  403fa4:	mov	x23, x2
  403fa8:	mov	x24, x1
  403fac:	stp	x25, x26, [sp, #64]
  403fb0:	mov	x25, x0
  403fb4:	bl	401740 <strlen@plt>
  403fb8:	mov	x21, x0
  403fbc:	mov	x0, x24
  403fc0:	bl	401740 <strlen@plt>
  403fc4:	mov	x19, x0
  403fc8:	mov	x0, x23
  403fcc:	bl	401740 <strlen@plt>
  403fd0:	add	w3, w19, w21
  403fd4:	sxtw	x26, w21
  403fd8:	add	w3, w3, w0
  403fdc:	mov	x22, x0
  403fe0:	add	w3, w3, #0x1
  403fe4:	add	x19, x26, w19, sxtw
  403fe8:	sxtw	x0, w3
  403fec:	bl	4060d8 <error@@Base+0x22b8>
  403ff0:	mov	x20, x0
  403ff4:	add	x19, x20, x19
  403ff8:	mov	x1, x25
  403ffc:	bl	401a70 <strcpy@plt>
  404000:	mov	x1, x24
  404004:	add	x0, x20, w21, sxtw
  404008:	bl	401a70 <strcpy@plt>
  40400c:	mov	x1, x23
  404010:	mov	x0, x19
  404014:	bl	401a70 <strcpy@plt>
  404018:	strb	wzr, [x19, w22, sxtw]
  40401c:	mov	x0, x20
  404020:	ldp	x19, x20, [sp, #16]
  404024:	ldp	x21, x22, [sp, #32]
  404028:	ldp	x23, x24, [sp, #48]
  40402c:	ldp	x25, x26, [sp, #64]
  404030:	ldp	x29, x30, [sp], #80
  404034:	ret
  404038:	stp	x29, x30, [sp, #-32]!
  40403c:	mov	x29, sp
  404040:	stp	x19, x20, [sp, #16]
  404044:	mov	x20, x0
  404048:	add	w0, w1, #0x1
  40404c:	mov	w19, w1
  404050:	sxtw	x0, w0
  404054:	bl	4060d8 <error@@Base+0x22b8>
  404058:	cmp	w19, #0x0
  40405c:	b.le	40407c <error@@Base+0x25c>
  404060:	mov	x2, #0x0                   	// #0
  404064:	nop
  404068:	ldrb	w3, [x20, x2]
  40406c:	strb	w3, [x0, x2]
  404070:	add	x2, x2, #0x1
  404074:	cmp	w19, w2
  404078:	b.gt	404068 <error@@Base+0x248>
  40407c:	strb	wzr, [x0, w19, sxtw]
  404080:	ldp	x19, x20, [sp, #16]
  404084:	ldp	x29, x30, [sp], #32
  404088:	ret
  40408c:	nop
  404090:	stp	x29, x30, [sp, #-32]!
  404094:	mov	x29, sp
  404098:	stp	x19, x20, [sp, #16]
  40409c:	mov	x20, x0
  4040a0:	bl	401b20 <__errno_location@plt>
  4040a4:	mov	x19, x0
  4040a8:	ldr	w0, [x0]
  4040ac:	cbnz	w0, 4040cc <error@@Base+0x2ac>
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4040b8:	mov	x0, #0x0                   	// #0
  4040bc:	add	x1, x1, #0xc8
  4040c0:	bl	401ac0 <dcgettext@plt>
  4040c4:	mov	x1, x20
  4040c8:	bl	403f18 <error@@Base+0xf8>
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4040d4:	mov	x0, #0x0                   	// #0
  4040d8:	add	x1, x1, #0xd8
  4040dc:	bl	401ac0 <dcgettext@plt>
  4040e0:	mov	x1, x0
  4040e4:	ldr	w0, [x19]
  4040e8:	mov	x19, x1
  4040ec:	bl	401910 <strerror@plt>
  4040f0:	mov	x1, x0
  4040f4:	mov	x2, x20
  4040f8:	mov	x0, x19
  4040fc:	bl	403f18 <error@@Base+0xf8>
  404100:	adrp	x1, 428000 <error@@Base+0x241e0>
  404104:	ldr	w1, [x1, #1684]
  404108:	cbz	w1, 404110 <error@@Base+0x2f0>
  40410c:	ret
  404110:	stp	x29, x30, [sp, #-48]!
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	mov	x20, x0
  404120:	bl	401860 <open@plt>
  404124:	mov	w19, w0
  404128:	tbz	w0, #31, 404148 <error@@Base+0x328>
  40412c:	stp	x21, x22, [sp, #32]
  404130:	bl	401b20 <__errno_location@plt>
  404134:	mov	x21, x0
  404138:	ldr	w0, [x0]
  40413c:	cmp	w0, #0x2
  404140:	b.eq	404158 <error@@Base+0x338>  // b.none
  404144:	ldp	x21, x22, [sp, #32]
  404148:	mov	w0, w19
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x29, x30, [sp], #48
  404154:	b	401920 <close@plt>
  404158:	bl	401910 <strerror@plt>
  40415c:	mov	x22, x0
  404160:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404164:	mov	x0, x20
  404168:	add	x1, x1, #0xe8
  40416c:	bl	401820 <fopen@plt>
  404170:	mov	x19, x0
  404174:	cbz	x0, 4041c8 <error@@Base+0x3a8>
  404178:	mov	w2, #0x5                   	// #5
  40417c:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404180:	mov	x0, #0x0                   	// #0
  404184:	add	x1, x1, #0xf0
  404188:	bl	401ac0 <dcgettext@plt>
  40418c:	mov	x1, x0
  404190:	adrp	x4, 413000 <error@@Base+0xf1e0>
  404194:	adrp	x3, 413000 <error@@Base+0xf1e0>
  404198:	add	x4, x4, #0x2f8
  40419c:	add	x3, x3, #0x300
  4041a0:	mov	w2, #0x1f                  	// #31
  4041a4:	mov	x0, x19
  4041a8:	bl	401b50 <fprintf@plt>
  4041ac:	mov	x0, x19
  4041b0:	bl	401800 <fclose@plt>
  4041b4:	tbnz	w0, #31, 4041f8 <error@@Base+0x3d8>
  4041b8:	ldp	x19, x20, [sp, #16]
  4041bc:	ldp	x21, x22, [sp, #32]
  4041c0:	ldp	x29, x30, [sp], #48
  4041c4:	ret
  4041c8:	mov	w2, #0x5                   	// #5
  4041cc:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4041d0:	add	x1, x1, #0x318
  4041d4:	bl	401ac0 <dcgettext@plt>
  4041d8:	mov	x19, x0
  4041dc:	ldr	w0, [x21]
  4041e0:	bl	401910 <strerror@plt>
  4041e4:	mov	x3, x0
  4041e8:	mov	x2, x22
  4041ec:	mov	x1, x20
  4041f0:	mov	x0, x19
  4041f4:	bl	403f18 <error@@Base+0xf8>
  4041f8:	mov	x0, x20
  4041fc:	bl	404090 <error@@Base+0x270>
  404200:	ldrb	w1, [x0]
  404204:	cmp	w1, #0x2a
  404208:	b.ne	404224 <error@@Base+0x404>  // b.any
  40420c:	ldrb	w1, [x0, #1]
  404210:	add	x0, x0, #0x1
  404214:	cmp	w1, #0x20
  404218:	b.ne	40422c <error@@Base+0x40c>  // b.any
  40421c:	nop
  404220:	ldrb	w1, [x0, #1]!
  404224:	cmp	w1, #0x20
  404228:	b.eq	404220 <error@@Base+0x400>  // b.none
  40422c:	cmp	w1, #0x3a
  404230:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404234:	b.eq	404258 <error@@Base+0x438>  // b.none
  404238:	mov	x1, x0
  40423c:	nop
  404240:	ldrb	w2, [x1, #1]!
  404244:	cmp	w2, #0x3a
  404248:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40424c:	b.ne	404240 <error@@Base+0x420>  // b.any
  404250:	sub	w1, w1, w0
  404254:	b	404038 <error@@Base+0x218>
  404258:	mov	w1, #0x0                   	// #0
  40425c:	b	404038 <error@@Base+0x218>
  404260:	ldrb	w1, [x0]
  404264:	cmp	w1, #0x2a
  404268:	b.ne	404284 <error@@Base+0x464>  // b.any
  40426c:	ldrb	w1, [x0, #1]
  404270:	add	x0, x0, #0x1
  404274:	cmp	w1, #0x20
  404278:	b.ne	4042a8 <error@@Base+0x488>  // b.any
  40427c:	nop
  404280:	ldrb	w1, [x0, #1]!
  404284:	cmp	w1, #0x20
  404288:	b.eq	404280 <error@@Base+0x460>  // b.none
  40428c:	cmp	w1, #0x0
  404290:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  404294:	b.eq	4042b4 <error@@Base+0x494>  // b.none
  404298:	mov	w2, w1
  40429c:	ldrb	w1, [x0, #1]!
  4042a0:	cmp	w2, #0x3a
  4042a4:	b.eq	4042d8 <error@@Base+0x4b8>  // b.none
  4042a8:	cmp	w1, #0x0
  4042ac:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  4042b0:	b.ne	404298 <error@@Base+0x478>  // b.any
  4042b4:	cmp	w1, #0x3a
  4042b8:	b.eq	40432c <error@@Base+0x50c>  // b.none
  4042bc:	ldrb	w1, [x0]
  4042c0:	cmp	w1, #0x28
  4042c4:	b.eq	4042e0 <error@@Base+0x4c0>  // b.none
  4042c8:	cmp	w1, #0x20
  4042cc:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4042d0:	b.ne	404300 <error@@Base+0x4e0>  // b.any
  4042d4:	ldrb	w1, [x0, #1]!
  4042d8:	cmp	w1, #0x28
  4042dc:	b.ne	4042c8 <error@@Base+0x4a8>  // b.any
  4042e0:	ldrb	w2, [x0, #1]
  4042e4:	add	x0, x0, #0x1
  4042e8:	mov	x1, x0
  4042ec:	cmp	w2, #0x0
  4042f0:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4042f4:	b.ne	40431c <error@@Base+0x4fc>  // b.any
  4042f8:	cmp	w2, #0x29
  4042fc:	b.eq	404324 <error@@Base+0x504>  // b.none
  404300:	adrp	x0, 413000 <error@@Base+0xf1e0>
  404304:	add	x0, x0, #0x350
  404308:	ret
  40430c:	ldrb	w2, [x1, #1]!
  404310:	cmp	w2, #0x0
  404314:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  404318:	b.eq	4042f8 <error@@Base+0x4d8>  // b.none
  40431c:	cmp	w2, #0x29
  404320:	b.ne	40430c <error@@Base+0x4ec>  // b.any
  404324:	sub	w1, w1, w0
  404328:	b	404038 <error@@Base+0x218>
  40432c:	ldrb	w1, [x0, #1]
  404330:	add	x0, x0, #0x1
  404334:	b	4042d8 <error@@Base+0x4b8>
  404338:	stp	x29, x30, [sp, #-32]!
  40433c:	adrp	x0, 428000 <error@@Base+0x241e0>
  404340:	mov	w2, #0x5                   	// #5
  404344:	mov	x29, sp
  404348:	adrp	x1, 413000 <error@@Base+0xf1e0>
  40434c:	add	x1, x1, #0x358
  404350:	str	x19, [sp, #16]
  404354:	ldr	x19, [x0, #1640]
  404358:	mov	x0, #0x0                   	// #0
  40435c:	bl	401ac0 <dcgettext@plt>
  404360:	mov	x1, x0
  404364:	adrp	x2, 413000 <error@@Base+0xf1e0>
  404368:	add	x2, x2, #0xa8
  40436c:	mov	x0, x19
  404370:	bl	401b50 <fprintf@plt>
  404374:	mov	w0, #0x1                   	// #1
  404378:	bl	401760 <exit@plt>
  40437c:	nop
  404380:	stp	x29, x30, [sp, #-32]!
  404384:	mov	w2, #0x5                   	// #5
  404388:	adrp	x1, 413000 <error@@Base+0xf1e0>
  40438c:	mov	x29, sp
  404390:	add	x1, x1, #0x390
  404394:	mov	x0, #0x0                   	// #0
  404398:	str	x19, [sp, #16]
  40439c:	bl	401ac0 <dcgettext@plt>
  4043a0:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4043a4:	add	x1, x1, #0xa8
  4043a8:	adrp	x19, 414000 <error@@Base+0x101e0>
  4043ac:	bl	401b00 <printf@plt>
  4043b0:	add	x19, x19, #0x2c8
  4043b4:	mov	x0, x19
  4043b8:	bl	4019a0 <puts@plt>
  4043bc:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4043c0:	add	x1, x1, #0x3c0
  4043c4:	mov	w2, #0x5                   	// #5
  4043c8:	mov	x0, #0x0                   	// #0
  4043cc:	bl	401ac0 <dcgettext@plt>
  4043d0:	bl	4019a0 <puts@plt>
  4043d4:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4043d8:	add	x1, x1, #0x408
  4043dc:	mov	w2, #0x5                   	// #5
  4043e0:	mov	x0, #0x0                   	// #0
  4043e4:	bl	401ac0 <dcgettext@plt>
  4043e8:	bl	4019a0 <puts@plt>
  4043ec:	mov	x0, x19
  4043f0:	bl	4019a0 <puts@plt>
  4043f4:	adrp	x1, 413000 <error@@Base+0xf1e0>
  4043f8:	add	x1, x1, #0x488
  4043fc:	mov	w2, #0x5                   	// #5
  404400:	mov	x0, #0x0                   	// #0
  404404:	bl	401ac0 <dcgettext@plt>
  404408:	bl	4019a0 <puts@plt>
  40440c:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404410:	add	x1, x1, #0x590
  404414:	mov	w2, #0x5                   	// #5
  404418:	mov	x0, #0x0                   	// #0
  40441c:	bl	401ac0 <dcgettext@plt>
  404420:	bl	4019a0 <puts@plt>
  404424:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404428:	add	x1, x1, #0x828
  40442c:	mov	w2, #0x5                   	// #5
  404430:	mov	x0, #0x0                   	// #0
  404434:	bl	401ac0 <dcgettext@plt>
  404438:	bl	4019a0 <puts@plt>
  40443c:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404440:	add	x1, x1, #0xa20
  404444:	mov	w2, #0x5                   	// #5
  404448:	mov	x0, #0x0                   	// #0
  40444c:	bl	401ac0 <dcgettext@plt>
  404450:	bl	4019a0 <puts@plt>
  404454:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404458:	add	x1, x1, #0xb80
  40445c:	mov	w2, #0x5                   	// #5
  404460:	mov	x0, #0x0                   	// #0
  404464:	bl	401ac0 <dcgettext@plt>
  404468:	bl	4019a0 <puts@plt>
  40446c:	adrp	x1, 413000 <error@@Base+0xf1e0>
  404470:	add	x1, x1, #0xce0
  404474:	mov	w2, #0x5                   	// #5
  404478:	mov	x0, #0x0                   	// #0
  40447c:	bl	401ac0 <dcgettext@plt>
  404480:	bl	4019a0 <puts@plt>
  404484:	adrp	x1, 414000 <error@@Base+0x101e0>
  404488:	add	x1, x1, #0x80
  40448c:	mov	w2, #0x5                   	// #5
  404490:	mov	x0, #0x0                   	// #0
  404494:	bl	401ac0 <dcgettext@plt>
  404498:	bl	4019a0 <puts@plt>
  40449c:	mov	x0, x19
  4044a0:	bl	4019a0 <puts@plt>
  4044a4:	mov	w2, #0x5                   	// #5
  4044a8:	adrp	x1, 414000 <error@@Base+0x101e0>
  4044ac:	mov	x0, #0x0                   	// #0
  4044b0:	add	x1, x1, #0x118
  4044b4:	bl	401ac0 <dcgettext@plt>
  4044b8:	ldr	x19, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	b	4019a0 <puts@plt>
  4044c4:	nop
  4044c8:	stp	x29, x30, [sp, #-112]!
  4044cc:	cmp	x2, #0x0
  4044d0:	mov	x29, sp
  4044d4:	add	x4, sp, #0x50
  4044d8:	stp	x19, x20, [sp, #16]
  4044dc:	csel	x20, x4, x2, eq  // eq = none
  4044e0:	stp	x21, x22, [sp, #32]
  4044e4:	adrp	x21, 414000 <error@@Base+0x101e0>
  4044e8:	add	x21, x21, #0x1b8
  4044ec:	stp	x23, x24, [sp, #48]
  4044f0:	mov	x22, x3
  4044f4:	mov	x23, x0
  4044f8:	str	x0, [x20]
  4044fc:	mov	x24, x1
  404500:	mov	x1, x21
  404504:	bl	401820 <fopen@plt>
  404508:	mov	x19, x0
  40450c:	cbz	x0, 404680 <error@@Base+0x860>
  404510:	mov	x3, x19
  404514:	add	x0, sp, #0x60
  404518:	mov	x2, #0x1                   	// #1
  40451c:	mov	x1, #0xd                   	// #13
  404520:	bl	401a10 <fread@plt>
  404524:	cmp	w0, #0x1
  404528:	b.eq	404590 <error@@Base+0x770>  // b.none
  40452c:	cbnz	w0, 40465c <error@@Base+0x83c>
  404530:	mov	x0, x19
  404534:	bl	401990 <feof@plt>
  404538:	cmp	x24, #0x0
  40453c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404540:	b.eq	40465c <error@@Base+0x83c>  // b.none
  404544:	mov	x0, x19
  404548:	bl	401800 <fclose@plt>
  40454c:	cbnz	w0, 4047a4 <error@@Base+0x984>
  404550:	mov	x0, x23
  404554:	bl	401790 <remove@plt>
  404558:	cbnz	w0, 4047a4 <error@@Base+0x984>
  40455c:	mov	x0, x23
  404560:	blr	x24
  404564:	ldr	x0, [x20]
  404568:	mov	x1, x21
  40456c:	bl	401820 <fopen@plt>
  404570:	mov	x19, x0
  404574:	cbz	x0, 4047a4 <error@@Base+0x984>
  404578:	add	x0, sp, #0x60
  40457c:	mov	x3, x19
  404580:	mov	x2, #0x1                   	// #1
  404584:	mov	x1, #0xd                   	// #13
  404588:	bl	401a10 <fread@plt>
  40458c:	cbz	w0, 4047a4 <error@@Base+0x984>
  404590:	ldrb	w2, [sp, #96]
  404594:	cmp	x22, #0x0
  404598:	add	x0, sp, #0x58
  40459c:	csel	x22, x0, x22, eq  // eq = none
  4045a0:	cmp	w2, #0x1f
  4045a4:	b.eq	4048d0 <error@@Base+0xab0>  // b.none
  4045a8:	cmp	w2, #0xfd
  4045ac:	b.eq	4047c0 <error@@Base+0x9a0>  // b.none
  4045b0:	cmp	w2, #0x42
  4045b4:	b.ne	40480c <error@@Base+0x9ec>  // b.any
  4045b8:	ldrb	w0, [sp, #97]
  4045bc:	cmp	w0, #0x5a
  4045c0:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  4045c4:	ldrb	w0, [sp, #98]
  4045c8:	cmp	w0, #0x68
  4045cc:	b.eq	404928 <error@@Base+0xb08>  // b.none
  4045d0:	cmp	w0, #0x30
  4045d4:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  4045d8:	adrp	x0, 414000 <error@@Base+0x101e0>
  4045dc:	add	x0, x0, #0x200
  4045e0:	str	x0, [x22]
  4045e4:	nop
  4045e8:	mov	x0, x19
  4045ec:	mov	w2, #0x0                   	// #0
  4045f0:	mov	x1, #0x0                   	// #0
  4045f4:	bl	401960 <fseek@plt>
  4045f8:	tbnz	w0, #31, 4047a4 <error@@Base+0x984>
  4045fc:	ldr	x0, [x22]
  404600:	cbz	x0, 404668 <error@@Base+0x848>
  404604:	adrp	x2, 414000 <error@@Base+0x101e0>
  404608:	adrp	x1, 414000 <error@@Base+0x101e0>
  40460c:	add	x2, x2, #0x2c8
  404610:	add	x1, x1, #0x218
  404614:	bl	403f90 <error@@Base+0x170>
  404618:	mov	x22, x0
  40461c:	mov	x0, x19
  404620:	bl	401800 <fclose@plt>
  404624:	tbnz	w0, #31, 4047a4 <error@@Base+0x984>
  404628:	adrp	x2, 428000 <error@@Base+0x241e0>
  40462c:	mov	x1, x21
  404630:	ldr	x0, [x20]
  404634:	ldr	x2, [x2, #1664]
  404638:	bl	401a40 <freopen@plt>
  40463c:	cbz	x0, 4047a4 <error@@Base+0x984>
  404640:	mov	x1, x21
  404644:	mov	x0, x22
  404648:	bl	401870 <popen@plt>
  40464c:	mov	x19, x0
  404650:	cbnz	x0, 404668 <error@@Base+0x848>
  404654:	str	x22, [x20]
  404658:	b	404668 <error@@Base+0x848>
  40465c:	bl	401b20 <__errno_location@plt>
  404660:	mov	x19, #0x0                   	// #0
  404664:	str	wzr, [x0]
  404668:	mov	x0, x19
  40466c:	ldp	x19, x20, [sp, #16]
  404670:	ldp	x21, x22, [sp, #32]
  404674:	ldp	x23, x24, [sp, #48]
  404678:	ldp	x29, x30, [sp], #112
  40467c:	ret
  404680:	str	x25, [sp, #64]
  404684:	adrp	x25, 414000 <error@@Base+0x101e0>
  404688:	add	x25, x25, #0x2c8
  40468c:	mov	x0, x23
  404690:	mov	x2, x25
  404694:	adrp	x1, 414000 <error@@Base+0x101e0>
  404698:	add	x1, x1, #0x1c0
  40469c:	bl	403f90 <error@@Base+0x170>
  4046a0:	str	x0, [x20]
  4046a4:	mov	x1, x21
  4046a8:	bl	401820 <fopen@plt>
  4046ac:	mov	x19, x0
  4046b0:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  4046b4:	ldr	x0, [x20]
  4046b8:	bl	401a20 <free@plt>
  4046bc:	mov	x2, x25
  4046c0:	mov	x0, x23
  4046c4:	adrp	x1, 414000 <error@@Base+0x101e0>
  4046c8:	add	x1, x1, #0x1c8
  4046cc:	bl	403f90 <error@@Base+0x170>
  4046d0:	str	x0, [x20]
  4046d4:	mov	x1, x21
  4046d8:	bl	401820 <fopen@plt>
  4046dc:	mov	x19, x0
  4046e0:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  4046e4:	ldr	x0, [x20]
  4046e8:	bl	401a20 <free@plt>
  4046ec:	mov	x2, x25
  4046f0:	mov	x0, x23
  4046f4:	adrp	x1, 414000 <error@@Base+0x101e0>
  4046f8:	add	x1, x1, #0x1d0
  4046fc:	bl	403f90 <error@@Base+0x170>
  404700:	str	x0, [x20]
  404704:	mov	x1, x21
  404708:	bl	401820 <fopen@plt>
  40470c:	mov	x19, x0
  404710:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  404714:	ldr	x0, [x20]
  404718:	bl	401a20 <free@plt>
  40471c:	mov	x2, x25
  404720:	mov	x0, x23
  404724:	adrp	x1, 414000 <error@@Base+0x101e0>
  404728:	add	x1, x1, #0x1d8
  40472c:	bl	403f90 <error@@Base+0x170>
  404730:	str	x0, [x20]
  404734:	mov	x1, x21
  404738:	bl	401820 <fopen@plt>
  40473c:	mov	x19, x0
  404740:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  404744:	ldr	x0, [x20]
  404748:	bl	401a20 <free@plt>
  40474c:	mov	x2, x25
  404750:	mov	x0, x23
  404754:	adrp	x1, 414000 <error@@Base+0x101e0>
  404758:	add	x1, x1, #0x1e0
  40475c:	bl	403f90 <error@@Base+0x170>
  404760:	str	x0, [x20]
  404764:	mov	x1, x21
  404768:	bl	401820 <fopen@plt>
  40476c:	mov	x19, x0
  404770:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  404774:	ldr	x0, [x20]
  404778:	bl	401a20 <free@plt>
  40477c:	str	x23, [x20]
  404780:	cbz	x24, 4047a0 <error@@Base+0x980>
  404784:	mov	x0, x23
  404788:	blr	x24
  40478c:	ldr	x0, [x20]
  404790:	mov	x1, x21
  404794:	bl	401820 <fopen@plt>
  404798:	mov	x19, x0
  40479c:	cbnz	x0, 4048c8 <error@@Base+0xaa8>
  4047a0:	ldr	x25, [sp, #64]
  4047a4:	mov	x19, #0x0                   	// #0
  4047a8:	mov	x0, x19
  4047ac:	ldp	x19, x20, [sp, #16]
  4047b0:	ldp	x21, x22, [sp, #32]
  4047b4:	ldp	x23, x24, [sp, #48]
  4047b8:	ldp	x29, x30, [sp], #112
  4047bc:	ret
  4047c0:	ldrb	w0, [sp, #97]
  4047c4:	cmp	w0, #0x37
  4047c8:	b.eq	4048ec <error@@Base+0xacc>  // b.none
  4047cc:	nop
  4047d0:	ldrb	w5, [sp, #106]
  4047d4:	ldrb	w1, [sp, #105]
  4047d8:	ldrb	w3, [sp, #107]
  4047dc:	ldrb	w4, [sp, #108]
  4047e0:	and	w0, w1, w5
  4047e4:	orr	w1, w1, w5
  4047e8:	and	w5, w3, w4
  4047ec:	orr	w3, w3, w4
  4047f0:	and	w0, w0, w5
  4047f4:	orr	w1, w1, w3
  4047f8:	cbnz	w1, 404854 <error@@Base+0xa34>
  4047fc:	adrp	x0, 414000 <error@@Base+0x101e0>
  404800:	add	x0, x0, #0x210
  404804:	str	x0, [x22]
  404808:	b	4045e8 <error@@Base+0x7c8>
  40480c:	cmp	w2, #0x4c
  404810:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404814:	ldrb	w0, [sp, #97]
  404818:	cmp	w0, #0x5a
  40481c:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404820:	ldrb	w0, [sp, #98]
  404824:	cmp	w0, #0x49
  404828:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  40482c:	ldrb	w0, [sp, #99]
  404830:	cmp	w0, #0x50
  404834:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404838:	ldrb	w0, [sp, #100]
  40483c:	cmp	w0, #0x1
  404840:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404844:	adrp	x0, 414000 <error@@Base+0x101e0>
  404848:	add	x0, x0, #0x208
  40484c:	str	x0, [x22]
  404850:	b	4045e8 <error@@Base+0x7c8>
  404854:	ldrb	w4, [sp, #101]
  404858:	ldrb	w3, [sp, #102]
  40485c:	ldrb	w1, [sp, #103]
  404860:	ldrb	w5, [sp, #104]
  404864:	and	w3, w4, w3
  404868:	and	w0, w0, w3
  40486c:	and	w1, w1, w5
  404870:	and	w0, w0, w1
  404874:	cmp	w0, #0xff
  404878:	b.eq	4047fc <error@@Base+0x9dc>  // b.none
  40487c:	cmp	w2, #0xff
  404880:	b.eq	40488c <error@@Base+0xa6c>  // b.none
  404884:	str	xzr, [x22]
  404888:	b	4045e8 <error@@Base+0x7c8>
  40488c:	ldrb	w0, [sp, #97]
  404890:	cmp	w0, #0x4c
  404894:	b.ne	404884 <error@@Base+0xa64>  // b.any
  404898:	ldrb	w0, [sp, #98]
  40489c:	cmp	w0, #0x5a
  4048a0:	b.ne	404884 <error@@Base+0xa64>  // b.any
  4048a4:	ldrb	w0, [sp, #99]
  4048a8:	cmp	w0, #0x4d
  4048ac:	b.ne	404884 <error@@Base+0xa64>  // b.any
  4048b0:	ldrb	w0, [sp, #100]
  4048b4:	cmp	w0, #0x41
  4048b8:	ccmp	w4, #0x0, #0x0, eq  // eq = none
  4048bc:	b.eq	4047fc <error@@Base+0x9dc>  // b.none
  4048c0:	str	xzr, [x22]
  4048c4:	b	4045e8 <error@@Base+0x7c8>
  4048c8:	ldr	x25, [sp, #64]
  4048cc:	b	404510 <error@@Base+0x6f0>
  4048d0:	ldrb	w0, [sp, #97]
  4048d4:	cmp	w0, #0x8b
  4048d8:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  4048dc:	adrp	x0, 414000 <error@@Base+0x101e0>
  4048e0:	add	x0, x0, #0x1e8
  4048e4:	str	x0, [x22]
  4048e8:	b	4045e8 <error@@Base+0x7c8>
  4048ec:	ldrb	w0, [sp, #98]
  4048f0:	cmp	w0, #0x7a
  4048f4:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  4048f8:	ldrb	w0, [sp, #99]
  4048fc:	cmp	w0, #0x58
  404900:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404904:	ldrb	w0, [sp, #100]
  404908:	cmp	w0, #0x5a
  40490c:	b.ne	4047d0 <error@@Base+0x9b0>  // b.any
  404910:	ldrb	w0, [sp, #101]
  404914:	cbnz	w0, 4047d0 <error@@Base+0x9b0>
  404918:	adrp	x0, 414000 <error@@Base+0x101e0>
  40491c:	add	x0, x0, #0x1f0
  404920:	str	x0, [x22]
  404924:	b	4045e8 <error@@Base+0x7c8>
  404928:	adrp	x0, 414000 <error@@Base+0x101e0>
  40492c:	add	x0, x0, #0x1f8
  404930:	str	x0, [x22]
  404934:	b	4045e8 <error@@Base+0x7c8>
  404938:	stp	x29, x30, [sp, #-64]!
  40493c:	mov	x29, sp
  404940:	stp	x19, x20, [sp, #16]
  404944:	mov	x20, x2
  404948:	mov	x19, x0
  40494c:	mov	x0, #0x2000                	// #8192
  404950:	stp	x21, x22, [sp, #32]
  404954:	mov	x22, x1
  404958:	stp	x23, x24, [sp, #48]
  40495c:	mov	x23, x3
  404960:	mov	x24, x4
  404964:	bl	4060d8 <error@@Base+0x22b8>
  404968:	mov	x21, x0
  40496c:	mov	x2, x23
  404970:	mov	x1, x20
  404974:	mov	x0, x19
  404978:	mov	x3, x24
  40497c:	mov	w20, #0x2000                	// #8192
  404980:	bl	4044c8 <error@@Base+0x6a8>
  404984:	mov	w19, #0x0                   	// #0
  404988:	mov	x23, x0
  40498c:	cbz	x0, 4049f4 <error@@Base+0xbd4>
  404990:	sub	w2, w20, w19
  404994:	mov	x3, x23
  404998:	add	x0, x21, w19, sxtw
  40499c:	mov	x1, #0x1                   	// #1
  4049a0:	sxtw	x2, w2
  4049a4:	bl	401a10 <fread@plt>
  4049a8:	cmp	w0, #0x0
  4049ac:	b.lt	4049f4 <error@@Base+0xbd4>  // b.tstop
  4049b0:	b.eq	404a10 <error@@Base+0xbf0>  // b.none
  4049b4:	add	w19, w19, w0
  4049b8:	cmp	w20, w19
  4049bc:	b.ne	404990 <error@@Base+0xb70>  // b.any
  4049c0:	add	w20, w20, #0x10, lsl #12
  4049c4:	mov	x0, x21
  4049c8:	sxtw	x1, w20
  4049cc:	bl	406138 <error@@Base+0x2318>
  4049d0:	sub	w2, w20, w19
  4049d4:	mov	x21, x0
  4049d8:	mov	x3, x23
  4049dc:	add	x0, x21, w19, sxtw
  4049e0:	sxtw	x2, w2
  4049e4:	mov	x1, #0x1                   	// #1
  4049e8:	bl	401a10 <fread@plt>
  4049ec:	cmp	w0, #0x0
  4049f0:	b.ge	4049b0 <error@@Base+0xb90>  // b.tcont
  4049f4:	mov	x21, #0x0                   	// #0
  4049f8:	mov	x0, x21
  4049fc:	ldp	x19, x20, [sp, #16]
  404a00:	ldp	x21, x22, [sp, #32]
  404a04:	ldp	x23, x24, [sp, #48]
  404a08:	ldp	x29, x30, [sp], #64
  404a0c:	ret
  404a10:	adrp	x0, 428000 <error@@Base+0x241e0>
  404a14:	ldr	x0, [x0, #1664]
  404a18:	cmp	x0, x23
  404a1c:	b.eq	404a28 <error@@Base+0xc08>  // b.none
  404a20:	mov	x0, x23
  404a24:	bl	401ad0 <pclose@plt>
  404a28:	str	w19, [x22]
  404a2c:	mov	x0, x21
  404a30:	ldp	x19, x20, [sp, #16]
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x23, x24, [sp, #48]
  404a3c:	ldp	x29, x30, [sp], #64
  404a40:	ret
  404a44:	nop
  404a48:	stp	x29, x30, [sp, #-160]!
  404a4c:	mov	x29, sp
  404a50:	stp	x21, x22, [sp, #32]
  404a54:	str	x2, [sp, #128]
  404a58:	str	x3, [sp, #152]
  404a5c:	ldr	x22, [x2]
  404a60:	cbnz	w4, 404a84 <error@@Base+0xc64>
  404a64:	ldr	x2, [x3]
  404a68:	cbz	x2, 404d04 <error@@Base+0xee4>
  404a6c:	str	wzr, [sp, #120]
  404a70:	cbz	x22, 404d28 <error@@Base+0xf08>
  404a74:	ldr	w0, [sp, #120]
  404a78:	ldp	x21, x22, [sp, #32]
  404a7c:	ldp	x29, x30, [sp], #160
  404a80:	ret
  404a84:	cmp	w1, #0x0
  404a88:	mov	w21, #0x0                   	// #0
  404a8c:	b.le	404d10 <error@@Base+0xef0>
  404a90:	stp	x23, x24, [sp, #48]
  404a94:	sub	w1, w1, #0x1
  404a98:	stp	x19, x20, [sp, #16]
  404a9c:	add	x20, x0, #0x28
  404aa0:	adrp	x24, 414000 <error@@Base+0x101e0>
  404aa4:	stp	x27, x28, [sp, #80]
  404aa8:	mov	x27, x0
  404aac:	mov	w0, #0x28                  	// #40
  404ab0:	add	x24, x24, #0x238
  404ab4:	mov	x23, x22
  404ab8:	umaddl	x20, w1, w0, x20
  404abc:	adrp	x28, 414000 <error@@Base+0x101e0>
  404ac0:	mov	x19, #0x0                   	// #0
  404ac4:	add	x2, x28, #0x2a0
  404ac8:	stp	x25, x26, [sp, #64]
  404acc:	stp	xzr, x2, [sp, #104]
  404ad0:	stp	wzr, wzr, [sp, #120]
  404ad4:	nop
  404ad8:	cbz	x22, 404ba4 <error@@Base+0xd84>
  404adc:	cbnz	w21, 404b50 <error@@Base+0xd30>
  404ae0:	ldr	w26, [x27, #8]
  404ae4:	mov	x0, x24
  404ae8:	ldr	x28, [x27]
  404aec:	sxtw	x25, w26
  404af0:	mov	x2, x25
  404af4:	mov	x1, x28
  404af8:	bl	401880 <strncmp@plt>
  404afc:	cmp	w0, #0x0
  404b00:	ccmp	w26, #0x14, #0x0, eq  // eq = none
  404b04:	b.eq	404c98 <error@@Base+0xe78>  // b.none
  404b08:	cbz	x19, 404b50 <error@@Base+0xd30>
  404b0c:	ldrb	w0, [x28]
  404b10:	mov	w1, #0x2a                  	// #42
  404b14:	subs	w0, w1, w0
  404b18:	b.ne	404b28 <error@@Base+0xd08>  // b.any
  404b1c:	ldrb	w5, [x28, #1]
  404b20:	mov	w0, #0x20                  	// #32
  404b24:	sub	w0, w0, w5
  404b28:	cmp	w0, #0x0
  404b2c:	ccmp	x28, x19, #0x0, eq  // eq = none
  404b30:	b.hi	404c10 <error@@Base+0xdf0>  // b.pmore
  404b34:	ldr	x0, [sp, #112]
  404b38:	mov	x2, x25
  404b3c:	mov	x1, x28
  404b40:	bl	401880 <strncmp@plt>
  404b44:	cmp	w0, #0x0
  404b48:	ccmp	w26, #0x12, #0x0, eq  // eq = none
  404b4c:	b.eq	404c10 <error@@Base+0xdf0>  // b.none
  404b50:	add	x27, x27, #0x28
  404b54:	cmp	x27, x20
  404b58:	b.ne	404ad8 <error@@Base+0xcb8>  // b.any
  404b5c:	cbnz	x19, 404d48 <error@@Base+0xf28>
  404b60:	cbz	w21, 404cb8 <error@@Base+0xe98>
  404b64:	ldr	x0, [sp, #152]
  404b68:	ldp	x19, x20, [sp, #16]
  404b6c:	ldr	x0, [x0]
  404b70:	cbz	x0, 404d18 <error@@Base+0xef8>
  404b74:	ldp	x25, x26, [sp, #64]
  404b78:	ldp	x27, x28, [sp, #80]
  404b7c:	nop
  404b80:	ldr	x1, [sp, #104]
  404b84:	stp	x23, x1, [x0, #24]
  404b88:	ldr	x0, [x0]
  404b8c:	cbnz	x0, 404b80 <error@@Base+0xd60>
  404b90:	ldr	w0, [sp, #120]
  404b94:	ldp	x21, x22, [sp, #32]
  404b98:	ldp	x23, x24, [sp, #48]
  404b9c:	ldp	x29, x30, [sp], #160
  404ba0:	ret
  404ba4:	ldr	x1, [x27]
  404ba8:	adrp	x0, 414000 <error@@Base+0x101e0>
  404bac:	mov	x2, #0x11                  	// #17
  404bb0:	add	x0, x0, #0x220
  404bb4:	bl	401880 <strncmp@plt>
  404bb8:	cbnz	w0, 404adc <error@@Base+0xcbc>
  404bbc:	mov	x0, #0x18                  	// #24
  404bc0:	bl	4060d8 <error@@Base+0x22b8>
  404bc4:	ldr	x2, [x27]
  404bc8:	mov	x23, x0
  404bcc:	ldr	w1, [x27, #8]
  404bd0:	add	x0, x2, #0x11
  404bd4:	sub	w1, w1, #0x11
  404bd8:	bl	404038 <error@@Base+0x218>
  404bdc:	ldr	x3, [sp, #128]
  404be0:	mov	w2, #0x1                   	// #1
  404be4:	ldr	w1, [sp, #124]
  404be8:	ldr	x4, [sp, #104]
  404bec:	cmp	w1, #0x0
  404bf0:	ldr	x1, [x3]
  404bf4:	stp	x1, x0, [x23]
  404bf8:	csel	x1, x4, x1, eq  // eq = none
  404bfc:	str	x23, [x3]
  404c00:	str	w2, [x23, #16]
  404c04:	str	x1, [sp, #104]
  404c08:	str	wzr, [sp, #124]
  404c0c:	b	404b50 <error@@Base+0xd30>
  404c10:	mov	x0, #0x38                  	// #56
  404c14:	bl	4060d8 <error@@Base+0x22b8>
  404c18:	ldr	w2, [sp, #120]
  404c1c:	mov	x4, x0
  404c20:	ldr	x1, [x27]
  404c24:	add	w2, w2, #0x1
  404c28:	mov	x0, x19
  404c2c:	str	w2, [sp, #120]
  404c30:	sub	w1, w1, w19
  404c34:	str	x4, [sp, #136]
  404c38:	bl	404038 <error@@Base+0x218>
  404c3c:	mov	x6, x0
  404c40:	ldr	x2, [sp, #152]
  404c44:	ldp	x3, x0, [sp, #104]
  404c48:	ldr	x4, [sp, #136]
  404c4c:	ldr	x1, [x27]
  404c50:	str	x1, [sp, #144]
  404c54:	ldr	w5, [x27, #8]
  404c58:	ldr	x7, [x2]
  404c5c:	sub	x19, x1, x19
  404c60:	str	x4, [x2]
  404c64:	sxtw	x2, w5
  404c68:	stp	x7, x6, [x4]
  404c6c:	stp	x19, x23, [x4, #16]
  404c70:	str	x3, [x4, #32]
  404c74:	str	wzr, [x4, #48]
  404c78:	str	w5, [sp, #136]
  404c7c:	bl	401880 <strncmp@plt>
  404c80:	cmp	w0, #0x0
  404c84:	ldr	w5, [sp, #136]
  404c88:	ldr	x1, [sp, #144]
  404c8c:	ccmp	w5, #0x12, #0x0, eq  // eq = none
  404c90:	csel	x19, x1, xzr, ne  // ne = any
  404c94:	b	404b50 <error@@Base+0xd30>
  404c98:	ldr	x0, [sp, #128]
  404c9c:	ldr	x0, [x0]
  404ca0:	cbz	x0, 404cd8 <error@@Base+0xeb8>
  404ca4:	cbnz	x19, 404d48 <error@@Base+0xf28>
  404ca8:	mov	w0, #0x1                   	// #1
  404cac:	str	w0, [sp, #124]
  404cb0:	ldr	x19, [x27, #40]
  404cb4:	b	404b50 <error@@Base+0xd30>
  404cb8:	ldr	w0, [sp, #120]
  404cbc:	ldp	x19, x20, [sp, #16]
  404cc0:	ldp	x21, x22, [sp, #32]
  404cc4:	ldp	x23, x24, [sp, #48]
  404cc8:	ldp	x25, x26, [sp, #64]
  404ccc:	ldp	x27, x28, [sp, #80]
  404cd0:	ldp	x29, x30, [sp], #160
  404cd4:	ret
  404cd8:	mov	x0, #0x18                  	// #24
  404cdc:	bl	4060d8 <error@@Base+0x22b8>
  404ce0:	ldr	x2, [sp, #128]
  404ce4:	mov	x23, x0
  404ce8:	adrp	x1, 414000 <error@@Base+0x101e0>
  404cec:	mov	w0, #0x1                   	// #1
  404cf0:	add	x1, x1, #0x250
  404cf4:	str	x23, [x2]
  404cf8:	stp	xzr, x1, [x23]
  404cfc:	str	w0, [x23, #16]
  404d00:	b	404ca4 <error@@Base+0xe84>
  404d04:	mov	w21, w4
  404d08:	cmp	w1, #0x0
  404d0c:	b.gt	404a90 <error@@Base+0xc70>
  404d10:	str	wzr, [sp, #120]
  404d14:	b	404a74 <error@@Base+0xc54>
  404d18:	ldp	x23, x24, [sp, #48]
  404d1c:	ldp	x25, x26, [sp, #64]
  404d20:	ldp	x27, x28, [sp, #80]
  404d24:	b	404a74 <error@@Base+0xc54>
  404d28:	stp	x23, x24, [sp, #48]
  404d2c:	cmp	w1, #0x0
  404d30:	mov	w21, #0x1                   	// #1
  404d34:	b.gt	404a94 <error@@Base+0xc74>
  404d38:	mov	x0, x2
  404d3c:	mov	x23, #0x0                   	// #0
  404d40:	str	xzr, [sp, #104]
  404d44:	b	404b80 <error@@Base+0xd60>
  404d48:	adrp	x1, 414000 <error@@Base+0x101e0>
  404d4c:	add	x1, x1, #0x260
  404d50:	mov	w2, #0x5                   	// #5
  404d54:	mov	x0, #0x0                   	// #0
  404d58:	bl	401ac0 <dcgettext@plt>
  404d5c:	bl	403f18 <error@@Base+0xf8>
  404d60:	stp	x29, x30, [sp, #-64]!
  404d64:	cmp	w1, #0x0
  404d68:	mov	x29, sp
  404d6c:	stp	x23, x24, [sp, #48]
  404d70:	b.le	404e98 <error@@Base+0x1078>
  404d74:	mov	x23, x2
  404d78:	mov	w24, #0x0                   	// #0
  404d7c:	stp	x19, x20, [sp, #16]
  404d80:	mov	x19, x0
  404d84:	mov	w20, #0x0                   	// #0
  404d88:	stp	x21, x22, [sp, #32]
  404d8c:	mov	w22, w1
  404d90:	mov	w21, #0x1                   	// #1
  404d94:	b	404dc0 <error@@Base+0xfa0>
  404d98:	cbz	w20, 404db0 <error@@Base+0xf90>
  404d9c:	cmp	w3, #0x20
  404da0:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  404da4:	b.ne	404db0 <error@@Base+0xf90>  // b.any
  404da8:	ldur	w0, [x19, #-4]
  404dac:	str	w0, [x19, #36]
  404db0:	add	w20, w20, #0x1
  404db4:	add	x19, x19, #0x28
  404db8:	cmp	w22, w20
  404dbc:	b.eq	404e68 <error@@Base+0x1048>  // b.none
  404dc0:	ldr	x0, [x19]
  404dc4:	ldrb	w3, [x0]
  404dc8:	cmp	w3, #0x2a
  404dcc:	b.ne	404d98 <error@@Base+0xf78>  // b.any
  404dd0:	ldrb	w3, [x0, #1]
  404dd4:	add	x0, x0, #0x1
  404dd8:	cmp	w3, #0x20
  404ddc:	b.ne	404dec <error@@Base+0xfcc>  // b.any
  404de0:	ldrb	w3, [x0, #1]!
  404de4:	cmp	w3, #0x20
  404de8:	b.eq	404de0 <error@@Base+0xfc0>  // b.none
  404dec:	cmp	w3, #0x3a
  404df0:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404df4:	mov	x3, x0
  404df8:	b.eq	404e10 <error@@Base+0xff0>  // b.none
  404dfc:	nop
  404e00:	ldrb	w4, [x3, #1]!
  404e04:	cmp	w4, #0x3a
  404e08:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404e0c:	b.ne	404e00 <error@@Base+0xfe0>  // b.any
  404e10:	ldrb	w1, [x3, #1]
  404e14:	cmp	w1, #0x3a
  404e18:	b.eq	404e80 <error@@Base+0x1060>  // b.none
  404e1c:	add	x3, x3, #0x1
  404e20:	cmp	w1, #0x20
  404e24:	b.ne	404e34 <error@@Base+0x1014>  // b.any
  404e28:	ldrb	w1, [x3, #1]!
  404e2c:	cmp	w1, #0x20
  404e30:	b.eq	404e28 <error@@Base+0x1008>  // b.none
  404e34:	cmp	w1, #0x28
  404e38:	b.ne	404db0 <error@@Base+0xf90>  // b.any
  404e3c:	add	x0, x3, #0x1
  404e40:	mov	x2, x23
  404e44:	mov	w1, #0x29                  	// #41
  404e48:	bl	403978 <wcrtomb@plt+0x1e08>
  404e4c:	cbz	w0, 404db0 <error@@Base+0xf90>
  404e50:	mov	w24, #0x1                   	// #1
  404e54:	str	w21, [x19, #36]
  404e58:	add	w20, w20, #0x1
  404e5c:	add	x19, x19, #0x28
  404e60:	cmp	w22, w20
  404e64:	b.ne	404dc0 <error@@Base+0xfa0>  // b.any
  404e68:	mov	w0, w24
  404e6c:	ldp	x19, x20, [sp, #16]
  404e70:	ldp	x21, x22, [sp, #32]
  404e74:	ldp	x23, x24, [sp, #48]
  404e78:	ldp	x29, x30, [sp], #64
  404e7c:	ret
  404e80:	mov	x2, x23
  404e84:	bl	403978 <wcrtomb@plt+0x1e08>
  404e88:	cbz	w0, 404db0 <error@@Base+0xf90>
  404e8c:	mov	w24, #0x1                   	// #1
  404e90:	str	w21, [x19, #36]
  404e94:	b	404e58 <error@@Base+0x1038>
  404e98:	mov	w24, #0x0                   	// #0
  404e9c:	mov	w0, w24
  404ea0:	ldp	x23, x24, [sp, #48]
  404ea4:	ldp	x29, x30, [sp], #64
  404ea8:	ret
  404eac:	nop
  404eb0:	cbz	x0, 404f94 <error@@Base+0x1174>
  404eb4:	stp	x29, x30, [sp, #-80]!
  404eb8:	mov	x29, sp
  404ebc:	stp	x19, x20, [sp, #16]
  404ec0:	mov	x19, x0
  404ec4:	stp	x21, x22, [sp, #32]
  404ec8:	adrp	x22, 414000 <error@@Base+0x101e0>
  404ecc:	mov	x21, x1
  404ed0:	add	x22, x22, #0x2b8
  404ed4:	stp	x23, x24, [sp, #48]
  404ed8:	adrp	x23, 414000 <error@@Base+0x101e0>
  404edc:	add	x23, x23, #0x2c0
  404ee0:	str	x25, [sp, #64]
  404ee4:	nop
  404ee8:	ldr	w1, [x19, #48]
  404eec:	mov	x0, x21
  404ef0:	cbz	w1, 404f74 <error@@Base+0x1154>
  404ef4:	bl	401740 <strlen@plt>
  404ef8:	add	x20, x0, #0x7
  404efc:	ldr	x0, [x19, #8]
  404f00:	mov	x1, x22
  404f04:	bl	401ab0 <strstr@plt>
  404f08:	mov	x2, x0
  404f0c:	mov	x25, x2
  404f10:	mov	x0, x20
  404f14:	cbz	x2, 404f7c <error@@Base+0x115c>
  404f18:	strb	wzr, [x25], #6
  404f1c:	bl	4060d8 <error@@Base+0x22b8>
  404f20:	mov	x24, x0
  404f24:	mov	x1, x20
  404f28:	mov	x3, x21
  404f2c:	mov	x2, x23
  404f30:	bl	4017f0 <snprintf@plt>
  404f34:	ldr	x0, [x19, #8]
  404f38:	mov	x2, x25
  404f3c:	mov	x1, x24
  404f40:	bl	403f90 <error@@Base+0x170>
  404f44:	mov	x20, x0
  404f48:	mov	x0, x24
  404f4c:	bl	401a20 <free@plt>
  404f50:	ldr	x0, [x19, #8]
  404f54:	cbz	x0, 404f5c <error@@Base+0x113c>
  404f58:	bl	401a20 <free@plt>
  404f5c:	str	x20, [x19, #8]
  404f60:	mov	x0, x20
  404f64:	bl	401740 <strlen@plt>
  404f68:	str	x0, [x19, #16]
  404f6c:	str	wzr, [x19, #40]
  404f70:	str	wzr, [x19, #48]
  404f74:	ldr	x19, [x19]
  404f78:	cbnz	x19, 404ee8 <error@@Base+0x10c8>
  404f7c:	ldp	x19, x20, [sp, #16]
  404f80:	ldp	x21, x22, [sp, #32]
  404f84:	ldp	x23, x24, [sp, #48]
  404f88:	ldr	x25, [sp, #64]
  404f8c:	ldp	x29, x30, [sp], #80
  404f90:	ret
  404f94:	ret
  404f98:	cbz	x0, 405118 <error@@Base+0x12f8>
  404f9c:	stp	x29, x30, [sp, #-80]!
  404fa0:	mov	x29, sp
  404fa4:	stp	x19, x20, [sp, #16]
  404fa8:	mov	x19, x0
  404fac:	stp	x21, x22, [sp, #32]
  404fb0:	adrp	x22, 413000 <error@@Base+0xf1e0>
  404fb4:	mov	x21, x1
  404fb8:	add	x22, x22, #0x388
  404fbc:	stp	x23, x24, [sp, #48]
  404fc0:	adrp	x23, 414000 <error@@Base+0x101e0>
  404fc4:	adrp	x24, 414000 <error@@Base+0x101e0>
  404fc8:	add	x23, x23, #0x2d0
  404fcc:	stp	x25, x26, [sp, #64]
  404fd0:	b	405018 <error@@Base+0x11f8>
  404fd4:	cmp	w26, #0xa
  404fd8:	add	x2, x24, #0x2c8
  404fdc:	csel	x2, x22, x2, ne  // ne = any
  404fe0:	mov	x0, x21
  404fe4:	bl	403f90 <error@@Base+0x170>
  404fe8:	mov	x20, x0
  404fec:	ldr	x0, [x19, #8]
  404ff0:	cbz	x0, 404ff8 <error@@Base+0x11d8>
  404ff4:	bl	401a20 <free@plt>
  404ff8:	str	x20, [x19, #8]
  404ffc:	mov	x0, x20
  405000:	bl	401740 <strlen@plt>
  405004:	str	x0, [x19, #16]
  405008:	str	wzr, [x19, #40]
  40500c:	str	wzr, [x19, #48]
  405010:	ldr	x19, [x19]
  405014:	cbz	x19, 4050f4 <error@@Base+0x12d4>
  405018:	ldr	w0, [x19, #40]
  40501c:	cbz	w0, 405010 <error@@Base+0x11f0>
  405020:	ldr	x1, [x19, #8]
  405024:	ldrb	w2, [x21]
  405028:	cbz	x1, 4050a4 <error@@Base+0x1284>
  40502c:	ldr	x0, [x19, #16]
  405030:	cmp	w2, #0x2a
  405034:	add	x0, x1, x0
  405038:	ldurb	w26, [x0, #-1]
  40503c:	b.eq	404fd4 <error@@Base+0x11b4>  // b.none
  405040:	mov	x0, x21
  405044:	bl	401740 <strlen@plt>
  405048:	lsl	x20, x0, #1
  40504c:	add	x20, x20, #0x9
  405050:	mov	x0, x20
  405054:	bl	4060d8 <error@@Base+0x22b8>
  405058:	mov	x1, x20
  40505c:	mov	x2, x23
  405060:	mov	x25, x0
  405064:	mov	x4, x21
  405068:	mov	x3, x21
  40506c:	bl	4017f0 <snprintf@plt>
  405070:	ldr	x1, [x19, #8]
  405074:	add	x0, x24, #0x2c8
  405078:	mov	x2, x0
  40507c:	cmp	x1, #0x0
  405080:	csel	x1, x0, x1, eq  // eq = none
  405084:	cmp	w26, #0xa
  405088:	b.ne	4050ec <error@@Base+0x12cc>  // b.any
  40508c:	mov	x0, x25
  405090:	bl	403f90 <error@@Base+0x170>
  405094:	mov	x20, x0
  405098:	mov	x0, x25
  40509c:	bl	401a20 <free@plt>
  4050a0:	b	404fec <error@@Base+0x11cc>
  4050a4:	cmp	w2, #0x2a
  4050a8:	b.eq	40510c <error@@Base+0x12ec>  // b.none
  4050ac:	mov	x0, x21
  4050b0:	bl	401740 <strlen@plt>
  4050b4:	lsl	x20, x0, #1
  4050b8:	add	x20, x20, #0x9
  4050bc:	mov	x0, x20
  4050c0:	bl	4060d8 <error@@Base+0x22b8>
  4050c4:	mov	x1, x20
  4050c8:	mov	x2, x23
  4050cc:	mov	x25, x0
  4050d0:	mov	x4, x21
  4050d4:	mov	x3, x21
  4050d8:	bl	4017f0 <snprintf@plt>
  4050dc:	ldr	x1, [x19, #8]
  4050e0:	mov	x2, x22
  4050e4:	cbnz	x1, 40508c <error@@Base+0x126c>
  4050e8:	add	x1, x24, #0x2c8
  4050ec:	mov	x2, x22
  4050f0:	b	40508c <error@@Base+0x126c>
  4050f4:	ldp	x19, x20, [sp, #16]
  4050f8:	ldp	x21, x22, [sp, #32]
  4050fc:	ldp	x23, x24, [sp, #48]
  405100:	ldp	x25, x26, [sp, #64]
  405104:	ldp	x29, x30, [sp], #80
  405108:	ret
  40510c:	add	x1, x24, #0x2c8
  405110:	mov	x2, x22
  405114:	b	404fe0 <error@@Base+0x11c0>
  405118:	ret
  40511c:	nop
  405120:	cbz	x0, 4051e8 <error@@Base+0x13c8>
  405124:	stp	x29, x30, [sp, #-64]!
  405128:	mov	x29, sp
  40512c:	stp	x19, x20, [sp, #16]
  405130:	mov	x19, x0
  405134:	stp	x21, x22, [sp, #32]
  405138:	adrp	x22, 414000 <error@@Base+0x101e0>
  40513c:	mov	x21, x1
  405140:	add	x22, x22, #0x2c8
  405144:	str	x23, [sp, #48]
  405148:	adrp	x23, 413000 <error@@Base+0xf1e0>
  40514c:	add	x23, x23, #0x388
  405150:	b	40519c <error@@Base+0x137c>
  405154:	ldurb	w1, [x1, #-1]
  405158:	cmp	x0, #0x0
  40515c:	csel	x0, x22, x0, eq  // eq = none
  405160:	cmp	w1, #0xa
  405164:	b.ne	4051cc <error@@Base+0x13ac>  // b.any
  405168:	mov	x1, x21
  40516c:	bl	403f90 <error@@Base+0x170>
  405170:	ldr	x1, [x19, #8]
  405174:	mov	x20, x0
  405178:	mov	x0, x1
  40517c:	cbz	x1, 405184 <error@@Base+0x1364>
  405180:	bl	401a20 <free@plt>
  405184:	str	x20, [x19, #8]
  405188:	mov	x0, x20
  40518c:	bl	401740 <strlen@plt>
  405190:	str	x0, [x19, #16]
  405194:	ldr	x19, [x19]
  405198:	cbz	x19, 4051d4 <error@@Base+0x13b4>
  40519c:	ldr	w1, [x19, #44]
  4051a0:	mov	x0, x21
  4051a4:	cbz	w1, 405194 <error@@Base+0x1374>
  4051a8:	bl	401740 <strlen@plt>
  4051ac:	add	x1, x21, x0
  4051b0:	cmp	x0, #0x1
  4051b4:	mov	x2, x22
  4051b8:	ldr	x0, [x19, #8]
  4051bc:	b.hi	405154 <error@@Base+0x1334>  // b.pmore
  4051c0:	mov	x2, x23
  4051c4:	cbnz	x0, 405168 <error@@Base+0x1348>
  4051c8:	mov	x0, x22
  4051cc:	mov	x2, x23
  4051d0:	b	405168 <error@@Base+0x1348>
  4051d4:	ldp	x19, x20, [sp, #16]
  4051d8:	ldp	x21, x22, [sp, #32]
  4051dc:	ldr	x23, [sp, #48]
  4051e0:	ldp	x29, x30, [sp], #64
  4051e4:	ret
  4051e8:	ret
  4051ec:	nop
  4051f0:	stp	x29, x30, [sp, #-80]!
  4051f4:	mov	x29, sp
  4051f8:	stp	x19, x20, [sp, #16]
  4051fc:	stp	x21, x22, [sp, #32]
  405200:	mov	w21, w1
  405204:	mov	x22, x0
  405208:	mov	x0, #0x5000                	// #20480
  40520c:	stp	x23, x24, [sp, #48]
  405210:	mov	x23, x2
  405214:	bl	4060d8 <error@@Base+0x22b8>
  405218:	cmp	w21, #0x0
  40521c:	b.le	405318 <error@@Base+0x14f8>
  405220:	sub	w24, w21, #0x1
  405224:	add	x1, x22, #0x1
  405228:	add	x24, x24, x1
  40522c:	mov	x19, x22
  405230:	mov	w20, #0x0                   	// #0
  405234:	mov	w3, #0x1                   	// #1
  405238:	stp	x25, x26, [sp, #64]
  40523c:	mov	w25, #0x1ff                 	// #511
  405240:	mov	w26, #0x28                  	// #40
  405244:	nop
  405248:	cbz	w3, 405288 <error@@Base+0x1468>
  40524c:	cmp	w25, w20
  405250:	b.eq	4052f8 <error@@Base+0x14d8>  // b.none
  405254:	smull	x1, w20, w26
  405258:	add	x3, x0, x1
  40525c:	sub	x2, x1, #0x28
  405260:	add	x4, x0, x2
  405264:	str	x19, [x0, x1]
  405268:	stp	xzr, xzr, [x3, #16]
  40526c:	str	xzr, [x3, #32]
  405270:	cbz	w20, 405284 <error@@Base+0x1464>
  405274:	ldr	x1, [x0, x2]
  405278:	sub	x1, x19, x1
  40527c:	sub	w1, w1, #0x1
  405280:	str	w1, [x4, #8]
  405284:	add	w20, w20, #0x1
  405288:	ldrb	w3, [x19], #1
  40528c:	cmp	w3, #0xa
  405290:	cset	w4, eq  // eq = none
  405294:	cmp	x24, x19
  405298:	mov	w3, w4
  40529c:	b.ne	405248 <error@@Base+0x1428>  // b.any
  4052a0:	mov	w2, #0x28                  	// #40
  4052a4:	smull	x2, w20, w2
  4052a8:	add	x1, x0, x2
  4052ac:	cbz	w20, 405310 <error@@Base+0x14f0>
  4052b0:	sub	x2, x2, #0x28
  4052b4:	add	x21, x22, w21, sxtw
  4052b8:	add	x3, x0, x2
  4052bc:	ldp	x25, x26, [sp, #64]
  4052c0:	ldr	x22, [x0, x2]
  4052c4:	sub	x21, x21, x22
  4052c8:	sub	w4, w21, w4
  4052cc:	str	w4, [x3, #8]
  4052d0:	ldp	x21, x22, [sp, #32]
  4052d4:	str	xzr, [x1]
  4052d8:	str	wzr, [x1, #8]
  4052dc:	stp	xzr, xzr, [x1, #16]
  4052e0:	str	xzr, [x1, #32]
  4052e4:	str	w20, [x23]
  4052e8:	ldp	x19, x20, [sp, #16]
  4052ec:	ldp	x23, x24, [sp, #48]
  4052f0:	ldp	x29, x30, [sp], #80
  4052f4:	ret
  4052f8:	add	w25, w25, #0x1
  4052fc:	lsl	w1, w25, #1
  405300:	sub	w25, w1, #0x1
  405304:	smull	x1, w1, w26
  405308:	bl	406138 <error@@Base+0x2318>
  40530c:	b	405254 <error@@Base+0x1434>
  405310:	ldp	x25, x26, [sp, #64]
  405314:	b	4052d0 <error@@Base+0x14b0>
  405318:	mov	x1, x0
  40531c:	mov	w20, #0x0                   	// #0
  405320:	b	4052d0 <error@@Base+0x14b0>
  405324:	nop
  405328:	stp	x29, x30, [sp, #-96]!
  40532c:	mov	w4, #0x28                  	// #40
  405330:	mov	x29, sp
  405334:	stp	x25, x26, [sp, #64]
  405338:	smaddl	x26, w1, w4, x2
  40533c:	stp	x23, x24, [sp, #48]
  405340:	mov	x23, x0
  405344:	ldr	x24, [x26, #16]
  405348:	stp	x19, x20, [sp, #16]
  40534c:	mov	w19, w3
  405350:	stp	x21, x22, [sp, #32]
  405354:	cbz	x24, 405448 <error@@Base+0x1628>
  405358:	cmp	w3, #0x0
  40535c:	b.le	40547c <error@@Base+0x165c>
  405360:	stp	x27, x28, [sp, #80]
  405364:	mov	x20, x24
  405368:	mov	w22, #0x0                   	// #0
  40536c:	b	4053b4 <error@@Base+0x1594>
  405370:	ldr	x27, [x23, #8]
  405374:	mov	x0, x27
  405378:	bl	401740 <strlen@plt>
  40537c:	ldr	x28, [x21, #8]
  405380:	mov	x21, x0
  405384:	mov	x0, x28
  405388:	bl	401740 <strlen@plt>
  40538c:	mov	x2, x28
  405390:	mov	w3, w0
  405394:	mov	w1, w21
  405398:	mov	x0, x27
  40539c:	bl	403918 <wcrtomb@plt+0x1da8>
  4053a0:	cbnz	w0, 4053e0 <error@@Base+0x15c0>
  4053a4:	add	w22, w22, #0x1
  4053a8:	add	x20, x20, #0x8
  4053ac:	cmp	w19, w22
  4053b0:	b.le	405428 <error@@Base+0x1608>
  4053b4:	ldr	x21, [x20]
  4053b8:	mov	x25, x20
  4053bc:	cbnz	x21, 405370 <error@@Base+0x1550>
  4053c0:	ldp	x27, x28, [sp, #80]
  4053c4:	ldp	x19, x20, [sp, #16]
  4053c8:	ldp	x21, x22, [sp, #32]
  4053cc:	str	x23, [x25]
  4053d0:	ldp	x23, x24, [sp, #48]
  4053d4:	ldp	x25, x26, [sp, #64]
  4053d8:	ldp	x29, x30, [sp], #96
  4053dc:	ret
  4053e0:	ldp	x27, x28, [sp, #80]
  4053e4:	sub	w1, w19, #0x1
  4053e8:	cmp	w1, w22
  4053ec:	b.le	4053c4 <error@@Base+0x15a4>
  4053f0:	sxtw	x1, w1
  4053f4:	sub	x2, x24, #0x8
  4053f8:	ldr	x0, [x2, x1, lsl #3]
  4053fc:	str	x0, [x24, x1, lsl #3]
  405400:	sub	x1, x1, #0x1
  405404:	cmp	w22, w1
  405408:	b.lt	4053f8 <error@@Base+0x15d8>  // b.tstop
  40540c:	ldp	x19, x20, [sp, #16]
  405410:	ldp	x21, x22, [sp, #32]
  405414:	str	x23, [x25]
  405418:	ldp	x23, x24, [sp, #48]
  40541c:	ldp	x25, x26, [sp, #64]
  405420:	ldp	x29, x30, [sp], #96
  405424:	ret
  405428:	ldp	x27, x28, [sp, #80]
  40542c:	cmp	w19, w22
  405430:	b.eq	405484 <error@@Base+0x1664>  // b.none
  405434:	ldr	x24, [x26, #16]
  405438:	ldr	x0, [x24, w22, sxtw #3]
  40543c:	add	x25, x24, w22, sxtw #3
  405440:	cbnz	x0, 4053e4 <error@@Base+0x15c4>
  405444:	b	4053c4 <error@@Base+0x15a4>
  405448:	sbfiz	x0, x3, #3, #32
  40544c:	bl	4060d8 <error@@Base+0x22b8>
  405450:	mov	x24, x0
  405454:	str	x24, [x26, #16]
  405458:	cmp	w19, #0x0
  40545c:	mov	x0, #0x0                   	// #0
  405460:	b.le	40547c <error@@Base+0x165c>
  405464:	stp	x27, x28, [sp, #80]
  405468:	str	xzr, [x24, x0, lsl #3]
  40546c:	add	x0, x0, #0x1
  405470:	cmp	w19, w0
  405474:	b.gt	405468 <error@@Base+0x1648>
  405478:	b	405364 <error@@Base+0x1544>
  40547c:	mov	w22, #0x0                   	// #0
  405480:	b	40542c <error@@Base+0x160c>
  405484:	stp	x27, x28, [sp, #80]
  405488:	bl	401970 <abort@plt>
  40548c:	nop
  405490:	stp	x29, x30, [sp, #-16]!
  405494:	adrp	x3, 414000 <error@@Base+0x101e0>
  405498:	adrp	x1, 414000 <error@@Base+0x101e0>
  40549c:	mov	x29, sp
  4054a0:	adrp	x0, 414000 <error@@Base+0x101e0>
  4054a4:	add	x3, x3, #0xa48
  4054a8:	add	x1, x1, #0x9f0
  4054ac:	add	x0, x0, #0xa00
  4054b0:	mov	w2, #0xb3                  	// #179
  4054b4:	bl	401b10 <__assert_fail@plt>
  4054b8:	cmp	x0, x1
  4054bc:	b.eq	405824 <error@@Base+0x1a04>  // b.none
  4054c0:	stp	x29, x30, [sp, #-192]!
  4054c4:	mov	x29, sp
  4054c8:	stp	x19, x20, [sp, #16]
  4054cc:	stp	x21, x22, [sp, #32]
  4054d0:	stp	x23, x24, [sp, #48]
  4054d4:	mov	x23, x0
  4054d8:	mov	x24, x1
  4054dc:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4054e0:	cmp	x0, #0x1
  4054e4:	b.ls	40565c <error@@Base+0x183c>  // b.plast
  4054e8:	strb	wzr, [sp, #64]
  4054ec:	mov	x19, x23
  4054f0:	stur	xzr, [sp, #68]
  4054f4:	add	x21, sp, #0x44
  4054f8:	ldrb	w0, [sp, #64]
  4054fc:	add	x22, sp, #0x84
  405500:	strb	wzr, [sp, #76]
  405504:	mov	w20, #0x1                   	// #1
  405508:	str	x23, [sp, #80]
  40550c:	strb	wzr, [sp, #128]
  405510:	stur	xzr, [sp, #132]
  405514:	strb	wzr, [sp, #140]
  405518:	str	x24, [sp, #144]
  40551c:	cbnz	w0, 4055fc <error@@Base+0x17dc>
  405520:	ldrb	w2, [x19]
  405524:	adrp	x1, 414000 <error@@Base+0x101e0>
  405528:	add	x1, x1, #0xf40
  40552c:	ubfx	x0, x2, #5, #3
  405530:	ldr	w0, [x1, x0, lsl #2]
  405534:	lsr	w0, w0, w2
  405538:	tbz	w0, #0, 405770 <error@@Base+0x1950>
  40553c:	mov	x0, #0x1                   	// #1
  405540:	str	x0, [sp, #88]
  405544:	ldrb	w1, [x19]
  405548:	strb	w0, [sp, #76]
  40554c:	mov	w19, w1
  405550:	strb	w0, [sp, #96]
  405554:	str	w1, [sp, #100]
  405558:	cbz	w19, 4058d8 <error@@Base+0x1ab8>
  40555c:	ldrb	w0, [sp, #140]
  405560:	cbnz	w0, 405748 <error@@Base+0x1928>
  405564:	ldrb	w0, [sp, #128]
  405568:	ldr	x19, [sp, #144]
  40556c:	cbnz	w0, 4056e8 <error@@Base+0x18c8>
  405570:	ldrb	w2, [x19]
  405574:	adrp	x1, 414000 <error@@Base+0x101e0>
  405578:	add	x1, x1, #0xf40
  40557c:	ubfx	x0, x2, #5, #3
  405580:	ldr	w0, [x1, x0, lsl #2]
  405584:	lsr	w0, w0, w2
  405588:	tbz	w0, #0, 4056d8 <error@@Base+0x18b8>
  40558c:	mov	x0, #0x1                   	// #1
  405590:	str	x0, [sp, #152]
  405594:	ldrb	w1, [x19]
  405598:	strb	w0, [sp, #140]
  40559c:	mov	w23, w1
  4055a0:	strb	w0, [sp, #160]
  4055a4:	str	w1, [sp, #164]
  4055a8:	cbz	w23, 405860 <error@@Base+0x1a40>
  4055ac:	ldrb	w0, [sp, #96]
  4055b0:	cbz	w0, 405840 <error@@Base+0x1a20>
  4055b4:	ldr	w0, [sp, #100]
  4055b8:	bl	401b40 <towlower@plt>
  4055bc:	mov	w19, w0
  4055c0:	mov	w0, w23
  4055c4:	bl	401b40 <towlower@plt>
  4055c8:	sub	w0, w19, w0
  4055cc:	cbnz	w0, 4056c4 <error@@Base+0x18a4>
  4055d0:	ldp	x19, x1, [sp, #80]
  4055d4:	strb	wzr, [sp, #76]
  4055d8:	ldr	x0, [sp, #144]
  4055dc:	strb	wzr, [sp, #140]
  4055e0:	add	x19, x19, x1
  4055e4:	str	x19, [sp, #80]
  4055e8:	ldr	x1, [sp, #152]
  4055ec:	add	x0, x0, x1
  4055f0:	str	x0, [sp, #144]
  4055f4:	ldrb	w0, [sp, #64]
  4055f8:	cbz	w0, 405520 <error@@Base+0x1700>
  4055fc:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405600:	mov	x1, x0
  405604:	mov	x0, x19
  405608:	bl	4060a0 <error@@Base+0x2280>
  40560c:	mov	x2, x0
  405610:	add	x0, sp, #0x40
  405614:	mov	x1, x19
  405618:	add	x3, sp, #0x44
  40561c:	add	x0, x0, #0x24
  405620:	bl	406380 <error@@Base+0x2560>
  405624:	str	x0, [sp, #88]
  405628:	cmn	x0, #0x1
  40562c:	b.eq	405784 <error@@Base+0x1964>  // b.none
  405630:	cmn	x0, #0x2
  405634:	b.eq	4057ac <error@@Base+0x198c>  // b.none
  405638:	cbz	x0, 4057dc <error@@Base+0x19bc>
  40563c:	ldr	w19, [sp, #100]
  405640:	add	x0, sp, #0x44
  405644:	strb	w20, [sp, #96]
  405648:	bl	401980 <mbsinit@plt>
  40564c:	cbz	w0, 405654 <error@@Base+0x1834>
  405650:	strb	wzr, [sp, #64]
  405654:	strb	w20, [sp, #76]
  405658:	b	405558 <error@@Base+0x1738>
  40565c:	bl	401a00 <__ctype_b_loc@plt>
  405660:	mov	x20, #0x0                   	// #0
  405664:	ldr	x21, [x0]
  405668:	ldrb	w22, [x23, x20]
  40566c:	mov	x19, x22
  405670:	ubfiz	x0, x22, #1, #8
  405674:	ldrh	w0, [x21, x0]
  405678:	tbz	w0, #8, 40568c <error@@Base+0x186c>
  40567c:	bl	4017e0 <__ctype_tolower_loc@plt>
  405680:	ldr	x0, [x0]
  405684:	ldr	w19, [x0, x22, lsl #2]
  405688:	and	w19, w19, #0xff
  40568c:	ldrb	w22, [x24, x20]
  405690:	mov	x2, x22
  405694:	ubfiz	x0, x22, #1, #8
  405698:	ldrh	w0, [x21, x0]
  40569c:	tbz	w0, #8, 4056b0 <error@@Base+0x1890>
  4056a0:	bl	4017e0 <__ctype_tolower_loc@plt>
  4056a4:	ldr	x0, [x0]
  4056a8:	ldr	w2, [x0, x22, lsl #2]
  4056ac:	and	w2, w2, #0xff
  4056b0:	cbz	w19, 405858 <error@@Base+0x1a38>
  4056b4:	add	x20, x20, #0x1
  4056b8:	cmp	w19, w2
  4056bc:	b.eq	405668 <error@@Base+0x1848>  // b.none
  4056c0:	sub	w0, w19, w2
  4056c4:	ldp	x19, x20, [sp, #16]
  4056c8:	ldp	x21, x22, [sp, #32]
  4056cc:	ldp	x23, x24, [sp, #48]
  4056d0:	ldp	x29, x30, [sp], #192
  4056d4:	ret
  4056d8:	mov	x0, x22
  4056dc:	bl	401980 <mbsinit@plt>
  4056e0:	cbz	w0, 405a58 <error@@Base+0x1c38>
  4056e4:	strb	w20, [sp, #128]
  4056e8:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4056ec:	mov	x1, x0
  4056f0:	mov	x0, x19
  4056f4:	bl	4060a0 <error@@Base+0x2280>
  4056f8:	mov	x2, x0
  4056fc:	add	x0, sp, #0x80
  405700:	mov	x1, x19
  405704:	add	x3, sp, #0x84
  405708:	add	x0, x0, #0x24
  40570c:	bl	406380 <error@@Base+0x2560>
  405710:	str	x0, [sp, #152]
  405714:	cmn	x0, #0x1
  405718:	b.eq	405798 <error@@Base+0x1978>  // b.none
  40571c:	cmn	x0, #0x2
  405720:	b.eq	4057c4 <error@@Base+0x19a4>  // b.none
  405724:	cbz	x0, 4057fc <error@@Base+0x19dc>
  405728:	ldr	w23, [sp, #164]
  40572c:	add	x0, sp, #0x84
  405730:	strb	w20, [sp, #160]
  405734:	bl	401980 <mbsinit@plt>
  405738:	cbz	w0, 405740 <error@@Base+0x1920>
  40573c:	strb	wzr, [sp, #128]
  405740:	strb	w20, [sp, #140]
  405744:	b	4055a8 <error@@Base+0x1788>
  405748:	ldrb	w0, [sp, #160]
  40574c:	cbnz	w0, 40581c <error@@Base+0x19fc>
  405750:	ldrb	w0, [sp, #96]
  405754:	cbnz	w0, 4058c0 <error@@Base+0x1aa0>
  405758:	ldp	x0, x2, [sp, #80]
  40575c:	ldp	x1, x3, [sp, #144]
  405760:	cmp	x2, x3
  405764:	b.ne	40582c <error@@Base+0x1a0c>  // b.any
  405768:	bl	4019b0 <memcmp@plt>
  40576c:	b	4055cc <error@@Base+0x17ac>
  405770:	mov	x0, x21
  405774:	bl	401980 <mbsinit@plt>
  405778:	cbz	w0, 405a58 <error@@Base+0x1c38>
  40577c:	strb	w20, [sp, #64]
  405780:	b	4055fc <error@@Base+0x17dc>
  405784:	mov	x0, #0x1                   	// #1
  405788:	strb	w0, [sp, #76]
  40578c:	str	x0, [sp, #88]
  405790:	strb	wzr, [sp, #96]
  405794:	b	40555c <error@@Base+0x173c>
  405798:	mov	x0, #0x1                   	// #1
  40579c:	strb	w0, [sp, #140]
  4057a0:	str	x0, [sp, #152]
  4057a4:	strb	wzr, [sp, #160]
  4057a8:	b	405750 <error@@Base+0x1930>
  4057ac:	ldr	x0, [sp, #80]
  4057b0:	bl	401740 <strlen@plt>
  4057b4:	strb	w20, [sp, #76]
  4057b8:	str	x0, [sp, #88]
  4057bc:	strb	wzr, [sp, #96]
  4057c0:	b	40555c <error@@Base+0x173c>
  4057c4:	ldr	x0, [sp, #144]
  4057c8:	bl	401740 <strlen@plt>
  4057cc:	strb	w20, [sp, #140]
  4057d0:	str	x0, [sp, #152]
  4057d4:	strb	wzr, [sp, #160]
  4057d8:	b	405750 <error@@Base+0x1930>
  4057dc:	ldr	x0, [sp, #80]
  4057e0:	mov	x1, #0x1                   	// #1
  4057e4:	str	x1, [sp, #88]
  4057e8:	ldrb	w0, [x0]
  4057ec:	cbnz	w0, 405a78 <error@@Base+0x1c58>
  4057f0:	ldr	w19, [sp, #100]
  4057f4:	cbz	w19, 405640 <error@@Base+0x1820>
  4057f8:	bl	405490 <error@@Base+0x1670>
  4057fc:	ldr	x0, [sp, #144]
  405800:	mov	x1, #0x1                   	// #1
  405804:	str	x1, [sp, #152]
  405808:	ldrb	w0, [x0]
  40580c:	cbnz	w0, 405a78 <error@@Base+0x1c58>
  405810:	ldr	w23, [sp, #164]
  405814:	cbz	w23, 40572c <error@@Base+0x190c>
  405818:	bl	405490 <error@@Base+0x1670>
  40581c:	ldr	w23, [sp, #164]
  405820:	b	4055a8 <error@@Base+0x1788>
  405824:	mov	w0, #0x0                   	// #0
  405828:	ret
  40582c:	b.cs	4059a4 <error@@Base+0x1b84>  // b.hs, b.nlast
  405830:	bl	4019b0 <memcmp@plt>
  405834:	cmp	w0, #0x0
  405838:	b.le	4058c0 <error@@Base+0x1aa0>
  40583c:	nop
  405840:	mov	w0, #0x1                   	// #1
  405844:	ldp	x19, x20, [sp, #16]
  405848:	ldp	x21, x22, [sp, #32]
  40584c:	ldp	x23, x24, [sp, #48]
  405850:	ldp	x29, x30, [sp], #192
  405854:	ret
  405858:	mov	w19, #0x0                   	// #0
  40585c:	b	4056c0 <error@@Base+0x18a0>
  405860:	ldrb	w0, [sp, #76]
  405864:	cbz	w0, 4058e0 <error@@Base+0x1ac0>
  405868:	ldrb	w0, [sp, #96]
  40586c:	cbz	w0, 405840 <error@@Base+0x1a20>
  405870:	ldr	w19, [sp, #100]
  405874:	nop
  405878:	cbnz	w19, 405840 <error@@Base+0x1a20>
  40587c:	ldrb	w0, [sp, #140]
  405880:	cbnz	w0, 405a24 <error@@Base+0x1c04>
  405884:	ldrb	w0, [sp, #128]
  405888:	add	x20, sp, #0x80
  40588c:	ldr	x19, [sp, #144]
  405890:	cbnz	w0, 4059d0 <error@@Base+0x1bb0>
  405894:	ldrb	w1, [x19]
  405898:	adrp	x0, 414000 <error@@Base+0x101e0>
  40589c:	add	x0, x0, #0xf40
  4058a0:	ubfx	x2, x1, #5, #3
  4058a4:	ldr	w0, [x0, x2, lsl #2]
  4058a8:	lsr	w0, w0, w1
  4058ac:	tbz	w0, #0, 4059b8 <error@@Base+0x1b98>
  4058b0:	mov	x0, #0x1                   	// #1
  4058b4:	str	x0, [sp, #152]
  4058b8:	ldrb	w23, [x19]
  4058bc:	cbz	w23, 405a1c <error@@Base+0x1bfc>
  4058c0:	mov	w0, #0xffffffff            	// #-1
  4058c4:	ldp	x19, x20, [sp, #16]
  4058c8:	ldp	x21, x22, [sp, #32]
  4058cc:	ldp	x23, x24, [sp, #48]
  4058d0:	ldp	x29, x30, [sp], #192
  4058d4:	ret
  4058d8:	ldrb	w0, [sp, #76]
  4058dc:	cbnz	w0, 40587c <error@@Base+0x1a5c>
  4058e0:	ldrb	w0, [sp, #64]
  4058e4:	add	x20, sp, #0x40
  4058e8:	ldr	x19, [sp, #80]
  4058ec:	cbnz	w0, 405924 <error@@Base+0x1b04>
  4058f0:	ldrb	w1, [x19]
  4058f4:	adrp	x0, 414000 <error@@Base+0x101e0>
  4058f8:	add	x0, x0, #0xf40
  4058fc:	ubfx	x2, x1, #5, #3
  405900:	ldr	w0, [x0, x2, lsl #2]
  405904:	lsr	w0, w0, w1
  405908:	tbnz	w0, #0, 405984 <error@@Base+0x1b64>
  40590c:	add	x20, sp, #0x40
  405910:	add	x0, x20, #0x4
  405914:	bl	401980 <mbsinit@plt>
  405918:	cbz	w0, 405a58 <error@@Base+0x1c38>
  40591c:	mov	w0, #0x1                   	// #1
  405920:	strb	w0, [sp, #64]
  405924:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405928:	mov	x1, x0
  40592c:	mov	x0, x19
  405930:	bl	4060a0 <error@@Base+0x2280>
  405934:	mov	x1, x19
  405938:	mov	x2, x0
  40593c:	add	x3, x20, #0x4
  405940:	add	x0, x20, #0x24
  405944:	bl	406380 <error@@Base+0x2560>
  405948:	str	x0, [sp, #88]
  40594c:	cmn	x0, #0x1
  405950:	b.eq	405840 <error@@Base+0x1a20>  // b.none
  405954:	cmn	x0, #0x2
  405958:	b.eq	405840 <error@@Base+0x1a20>  // b.none
  40595c:	cbz	x0, 405a38 <error@@Base+0x1c18>
  405960:	ldr	w19, [sp, #100]
  405964:	add	x0, x20, #0x4
  405968:	mov	w20, #0x1                   	// #1
  40596c:	strb	w20, [sp, #96]
  405970:	bl	401980 <mbsinit@plt>
  405974:	cbz	w0, 40597c <error@@Base+0x1b5c>
  405978:	strb	wzr, [sp, #64]
  40597c:	strb	w20, [sp, #76]
  405980:	b	405878 <error@@Base+0x1a58>
  405984:	mov	x0, #0x1                   	// #1
  405988:	str	x0, [sp, #88]
  40598c:	ldrb	w1, [x19]
  405990:	strb	w0, [sp, #76]
  405994:	mov	w19, w1
  405998:	strb	w0, [sp, #96]
  40599c:	str	w1, [sp, #100]
  4059a0:	b	405878 <error@@Base+0x1a58>
  4059a4:	mov	x2, x3
  4059a8:	bl	4019b0 <memcmp@plt>
  4059ac:	tbnz	w0, #31, 4058c0 <error@@Base+0x1aa0>
  4059b0:	mov	w0, #0x1                   	// #1
  4059b4:	b	405844 <error@@Base+0x1a24>
  4059b8:	add	x20, sp, #0x80
  4059bc:	add	x0, sp, #0x84
  4059c0:	bl	401980 <mbsinit@plt>
  4059c4:	cbz	w0, 405a58 <error@@Base+0x1c38>
  4059c8:	mov	w0, #0x1                   	// #1
  4059cc:	strb	w0, [sp, #128]
  4059d0:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4059d4:	mov	x1, x0
  4059d8:	mov	x0, x19
  4059dc:	bl	4060a0 <error@@Base+0x2280>
  4059e0:	mov	x1, x19
  4059e4:	mov	x2, x0
  4059e8:	add	x3, x20, #0x4
  4059ec:	add	x0, x20, #0x24
  4059f0:	bl	406380 <error@@Base+0x2560>
  4059f4:	cmn	x0, #0x3
  4059f8:	b.hi	4058c0 <error@@Base+0x1aa0>  // b.pmore
  4059fc:	cbnz	x0, 405a2c <error@@Base+0x1c0c>
  405a00:	ldr	x0, [sp, #144]
  405a04:	mov	x1, #0x1                   	// #1
  405a08:	str	x1, [sp, #152]
  405a0c:	ldrb	w0, [x0]
  405a10:	cbnz	w0, 405a78 <error@@Base+0x1c58>
  405a14:	ldr	w23, [sp, #164]
  405a18:	cbnz	w23, 4057f8 <error@@Base+0x19d8>
  405a1c:	mov	w0, #0x0                   	// #0
  405a20:	b	4056c4 <error@@Base+0x18a4>
  405a24:	ldrb	w0, [sp, #160]
  405a28:	cbz	w0, 4058c0 <error@@Base+0x1aa0>
  405a2c:	ldr	w23, [sp, #164]
  405a30:	cbnz	w23, 4058c0 <error@@Base+0x1aa0>
  405a34:	b	405a1c <error@@Base+0x1bfc>
  405a38:	ldr	x0, [sp, #80]
  405a3c:	mov	x1, #0x1                   	// #1
  405a40:	str	x1, [sp, #88]
  405a44:	ldrb	w0, [x0]
  405a48:	cbnz	w0, 405a78 <error@@Base+0x1c58>
  405a4c:	ldr	w19, [sp, #100]
  405a50:	cbz	w19, 405964 <error@@Base+0x1b44>
  405a54:	bl	405490 <error@@Base+0x1670>
  405a58:	adrp	x3, 414000 <error@@Base+0x101e0>
  405a5c:	adrp	x1, 414000 <error@@Base+0x101e0>
  405a60:	adrp	x0, 414000 <error@@Base+0x101e0>
  405a64:	add	x3, x3, #0xa48
  405a68:	add	x1, x1, #0x9f0
  405a6c:	add	x0, x0, #0xa18
  405a70:	mov	w2, #0x96                  	// #150
  405a74:	bl	401b10 <__assert_fail@plt>
  405a78:	adrp	x3, 414000 <error@@Base+0x101e0>
  405a7c:	adrp	x1, 414000 <error@@Base+0x101e0>
  405a80:	adrp	x0, 414000 <error@@Base+0x101e0>
  405a84:	add	x3, x3, #0xa48
  405a88:	add	x1, x1, #0x9f0
  405a8c:	add	x0, x0, #0xa30
  405a90:	mov	w2, #0xb2                  	// #178
  405a94:	bl	401b10 <__assert_fail@plt>
  405a98:	stp	x29, x30, [sp, #-16]!
  405a9c:	adrp	x3, 414000 <error@@Base+0x101e0>
  405aa0:	adrp	x1, 414000 <error@@Base+0x101e0>
  405aa4:	mov	x29, sp
  405aa8:	adrp	x0, 414000 <error@@Base+0x101e0>
  405aac:	add	x3, x3, #0xa60
  405ab0:	add	x1, x1, #0x9f0
  405ab4:	add	x0, x0, #0xa00
  405ab8:	mov	w2, #0xb3                  	// #179
  405abc:	bl	401b10 <__assert_fail@plt>
  405ac0:	cmp	x2, #0x0
  405ac4:	ccmp	x0, x1, #0x4, ne  // ne = any
  405ac8:	b.ne	405ad4 <error@@Base+0x1cb4>  // b.any
  405acc:	mov	w0, #0x0                   	// #0
  405ad0:	ret
  405ad4:	stp	x29, x30, [sp, #-208]!
  405ad8:	mov	x29, sp
  405adc:	stp	x19, x20, [sp, #16]
  405ae0:	mov	x20, x2
  405ae4:	stp	x21, x22, [sp, #32]
  405ae8:	stp	x23, x24, [sp, #48]
  405aec:	mov	x24, x0
  405af0:	str	x25, [sp, #64]
  405af4:	mov	x25, x1
  405af8:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405afc:	cmp	x0, #0x1
  405b00:	b.ls	405d30 <error@@Base+0x1f10>  // b.plast
  405b04:	strb	wzr, [sp, #80]
  405b08:	mov	x19, x24
  405b0c:	stur	xzr, [sp, #84]
  405b10:	add	x22, sp, #0x54
  405b14:	ldrb	w0, [sp, #80]
  405b18:	add	x23, sp, #0x94
  405b1c:	strb	wzr, [sp, #92]
  405b20:	mov	w21, #0x1                   	// #1
  405b24:	str	x24, [sp, #96]
  405b28:	strb	wzr, [sp, #144]
  405b2c:	stur	xzr, [sp, #148]
  405b30:	strb	wzr, [sp, #156]
  405b34:	str	x25, [sp, #160]
  405b38:	cbnz	w0, 405c24 <error@@Base+0x1e04>
  405b3c:	nop
  405b40:	ldrb	w2, [x19]
  405b44:	adrp	x1, 414000 <error@@Base+0x101e0>
  405b48:	add	x1, x1, #0xf40
  405b4c:	ubfx	x0, x2, #5, #3
  405b50:	ldr	w0, [x1, x0, lsl #2]
  405b54:	lsr	w0, w0, w2
  405b58:	tbz	w0, #0, 405d1c <error@@Base+0x1efc>
  405b5c:	mov	x0, #0x1                   	// #1
  405b60:	str	x0, [sp, #104]
  405b64:	ldrb	w1, [x19]
  405b68:	strb	w0, [sp, #92]
  405b6c:	mov	w19, w1
  405b70:	strb	w0, [sp, #112]
  405b74:	str	w1, [sp, #116]
  405b78:	cbz	w19, 405e78 <error@@Base+0x2058>
  405b7c:	ldrb	w0, [sp, #156]
  405b80:	cbnz	w0, 405cf4 <error@@Base+0x1ed4>
  405b84:	ldrb	w0, [sp, #144]
  405b88:	ldr	x19, [sp, #160]
  405b8c:	cbnz	w0, 405c94 <error@@Base+0x1e74>
  405b90:	ldrb	w2, [x19]
  405b94:	adrp	x1, 414000 <error@@Base+0x101e0>
  405b98:	add	x1, x1, #0xf40
  405b9c:	ubfx	x0, x2, #5, #3
  405ba0:	ldr	w0, [x1, x0, lsl #2]
  405ba4:	lsr	w0, w0, w2
  405ba8:	tbz	w0, #0, 405c84 <error@@Base+0x1e64>
  405bac:	mov	x0, #0x1                   	// #1
  405bb0:	str	x0, [sp, #168]
  405bb4:	ldrb	w1, [x19]
  405bb8:	strb	w0, [sp, #156]
  405bbc:	mov	w24, w1
  405bc0:	strb	w0, [sp, #176]
  405bc4:	str	w1, [sp, #180]
  405bc8:	cbz	w24, 406000 <error@@Base+0x21e0>
  405bcc:	ldrb	w0, [sp, #112]
  405bd0:	cbz	w0, 405e70 <error@@Base+0x2050>
  405bd4:	ldr	w0, [sp, #116]
  405bd8:	bl	401b40 <towlower@plt>
  405bdc:	mov	w19, w0
  405be0:	mov	w0, w24
  405be4:	bl	401b40 <towlower@plt>
  405be8:	sub	w0, w19, w0
  405bec:	cbnz	w0, 405da8 <error@@Base+0x1f88>
  405bf0:	subs	x20, x20, #0x1
  405bf4:	b.eq	405f80 <error@@Base+0x2160>  // b.none
  405bf8:	ldp	x19, x1, [sp, #96]
  405bfc:	strb	wzr, [sp, #92]
  405c00:	ldr	x0, [sp, #160]
  405c04:	strb	wzr, [sp, #156]
  405c08:	add	x19, x19, x1
  405c0c:	str	x19, [sp, #96]
  405c10:	ldr	x1, [sp, #168]
  405c14:	add	x0, x0, x1
  405c18:	str	x0, [sp, #160]
  405c1c:	ldrb	w0, [sp, #80]
  405c20:	cbz	w0, 405b40 <error@@Base+0x1d20>
  405c24:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405c28:	mov	x1, x0
  405c2c:	mov	x0, x19
  405c30:	bl	4060a0 <error@@Base+0x2280>
  405c34:	mov	x2, x0
  405c38:	add	x0, sp, #0x50
  405c3c:	mov	x1, x19
  405c40:	add	x3, sp, #0x54
  405c44:	add	x0, x0, #0x24
  405c48:	bl	406380 <error@@Base+0x2560>
  405c4c:	str	x0, [sp, #104]
  405c50:	cmn	x0, #0x1
  405c54:	b.eq	405dc0 <error@@Base+0x1fa0>  // b.none
  405c58:	cmn	x0, #0x2
  405c5c:	b.eq	405de8 <error@@Base+0x1fc8>  // b.none
  405c60:	cbz	x0, 405e18 <error@@Base+0x1ff8>
  405c64:	ldr	w19, [sp, #116]
  405c68:	add	x0, sp, #0x54
  405c6c:	strb	w21, [sp, #112]
  405c70:	bl	401980 <mbsinit@plt>
  405c74:	cbz	w0, 405c7c <error@@Base+0x1e5c>
  405c78:	strb	wzr, [sp, #80]
  405c7c:	strb	w21, [sp, #92]
  405c80:	b	405b78 <error@@Base+0x1d58>
  405c84:	mov	x0, x23
  405c88:	bl	401980 <mbsinit@plt>
  405c8c:	cbz	w0, 406060 <error@@Base+0x2240>
  405c90:	strb	w21, [sp, #144]
  405c94:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405c98:	mov	x1, x0
  405c9c:	mov	x0, x19
  405ca0:	bl	4060a0 <error@@Base+0x2280>
  405ca4:	mov	x2, x0
  405ca8:	add	x0, sp, #0x90
  405cac:	mov	x1, x19
  405cb0:	add	x3, sp, #0x94
  405cb4:	add	x0, x0, #0x24
  405cb8:	bl	406380 <error@@Base+0x2560>
  405cbc:	str	x0, [sp, #168]
  405cc0:	cmn	x0, #0x1
  405cc4:	b.eq	405dd4 <error@@Base+0x1fb4>  // b.none
  405cc8:	cmn	x0, #0x2
  405ccc:	b.eq	405e00 <error@@Base+0x1fe0>  // b.none
  405cd0:	cbz	x0, 405e38 <error@@Base+0x2018>
  405cd4:	ldr	w24, [sp, #180]
  405cd8:	add	x0, sp, #0x94
  405cdc:	strb	w21, [sp, #176]
  405ce0:	bl	401980 <mbsinit@plt>
  405ce4:	cbz	w0, 405cec <error@@Base+0x1ecc>
  405ce8:	strb	wzr, [sp, #144]
  405cec:	strb	w21, [sp, #156]
  405cf0:	b	405bc8 <error@@Base+0x1da8>
  405cf4:	ldrb	w0, [sp, #176]
  405cf8:	cbnz	w0, 405e58 <error@@Base+0x2038>
  405cfc:	ldrb	w0, [sp, #112]
  405d00:	cbnz	w0, 405f10 <error@@Base+0x20f0>
  405d04:	ldp	x0, x2, [sp, #96]
  405d08:	ldp	x1, x3, [sp, #160]
  405d0c:	cmp	x2, x3
  405d10:	b.ne	405e60 <error@@Base+0x2040>  // b.any
  405d14:	bl	4019b0 <memcmp@plt>
  405d18:	b	405bec <error@@Base+0x1dcc>
  405d1c:	mov	x0, x22
  405d20:	bl	401980 <mbsinit@plt>
  405d24:	cbz	w0, 406060 <error@@Base+0x2240>
  405d28:	strb	w21, [sp, #80]
  405d2c:	b	405c24 <error@@Base+0x1e04>
  405d30:	bl	401a00 <__ctype_b_loc@plt>
  405d34:	sub	x20, x20, #0x1
  405d38:	mov	x21, #0x0                   	// #0
  405d3c:	ldr	x22, [x0]
  405d40:	b	405d54 <error@@Base+0x1f34>
  405d44:	cmp	w19, #0x0
  405d48:	add	x21, x21, #0x1
  405d4c:	ccmp	w19, w2, #0x0, ne  // ne = any
  405d50:	b.ne	405da4 <error@@Base+0x1f84>  // b.any
  405d54:	ldrb	w23, [x24, x21]
  405d58:	mov	x19, x23
  405d5c:	ubfiz	x0, x23, #1, #8
  405d60:	ldrh	w0, [x22, x0]
  405d64:	tbz	w0, #8, 405d78 <error@@Base+0x1f58>
  405d68:	bl	4017e0 <__ctype_tolower_loc@plt>
  405d6c:	ldr	x0, [x0]
  405d70:	ldr	w19, [x0, x23, lsl #2]
  405d74:	and	w19, w19, #0xff
  405d78:	ldrb	w23, [x25, x21]
  405d7c:	mov	x2, x23
  405d80:	ubfiz	x0, x23, #1, #8
  405d84:	ldrh	w0, [x22, x0]
  405d88:	tbz	w0, #8, 405d9c <error@@Base+0x1f7c>
  405d8c:	bl	4017e0 <__ctype_tolower_loc@plt>
  405d90:	ldr	x0, [x0]
  405d94:	ldr	w0, [x0, x23, lsl #2]
  405d98:	and	w2, w0, #0xff
  405d9c:	cmp	x21, x20
  405da0:	b.ne	405d44 <error@@Base+0x1f24>  // b.any
  405da4:	sub	w0, w19, w2
  405da8:	ldp	x19, x20, [sp, #16]
  405dac:	ldp	x21, x22, [sp, #32]
  405db0:	ldp	x23, x24, [sp, #48]
  405db4:	ldr	x25, [sp, #64]
  405db8:	ldp	x29, x30, [sp], #208
  405dbc:	ret
  405dc0:	mov	x0, #0x1                   	// #1
  405dc4:	strb	w0, [sp, #92]
  405dc8:	str	x0, [sp, #104]
  405dcc:	strb	wzr, [sp, #112]
  405dd0:	b	405b7c <error@@Base+0x1d5c>
  405dd4:	mov	x0, #0x1                   	// #1
  405dd8:	strb	w0, [sp, #156]
  405ddc:	str	x0, [sp, #168]
  405de0:	strb	wzr, [sp, #176]
  405de4:	b	405cfc <error@@Base+0x1edc>
  405de8:	ldr	x0, [sp, #96]
  405dec:	bl	401740 <strlen@plt>
  405df0:	strb	w21, [sp, #92]
  405df4:	str	x0, [sp, #104]
  405df8:	strb	wzr, [sp, #112]
  405dfc:	b	405b7c <error@@Base+0x1d5c>
  405e00:	ldr	x0, [sp, #160]
  405e04:	bl	401740 <strlen@plt>
  405e08:	strb	w21, [sp, #156]
  405e0c:	str	x0, [sp, #168]
  405e10:	strb	wzr, [sp, #176]
  405e14:	b	405cfc <error@@Base+0x1edc>
  405e18:	ldr	x0, [sp, #96]
  405e1c:	mov	x1, #0x1                   	// #1
  405e20:	str	x1, [sp, #104]
  405e24:	ldrb	w0, [x0]
  405e28:	cbnz	w0, 406080 <error@@Base+0x2260>
  405e2c:	ldr	w19, [sp, #116]
  405e30:	cbz	w19, 405c68 <error@@Base+0x1e48>
  405e34:	bl	405a98 <error@@Base+0x1c78>
  405e38:	ldr	x0, [sp, #160]
  405e3c:	mov	x1, #0x1                   	// #1
  405e40:	str	x1, [sp, #168]
  405e44:	ldrb	w0, [x0]
  405e48:	cbnz	w0, 406080 <error@@Base+0x2260>
  405e4c:	ldr	w24, [sp, #180]
  405e50:	cbz	w24, 405cd8 <error@@Base+0x1eb8>
  405e54:	bl	405a98 <error@@Base+0x1c78>
  405e58:	ldr	w24, [sp, #180]
  405e5c:	b	405bc8 <error@@Base+0x1da8>
  405e60:	b.cs	406018 <error@@Base+0x21f8>  // b.hs, b.nlast
  405e64:	bl	4019b0 <memcmp@plt>
  405e68:	cmp	w0, #0x0
  405e6c:	b.le	405f10 <error@@Base+0x20f0>
  405e70:	mov	w0, #0x1                   	// #1
  405e74:	b	405da8 <error@@Base+0x1f88>
  405e78:	ldrb	w0, [sp, #92]
  405e7c:	cbnz	w0, 405ecc <error@@Base+0x20ac>
  405e80:	ldrb	w0, [sp, #80]
  405e84:	add	x20, sp, #0x50
  405e88:	ldr	x19, [sp, #96]
  405e8c:	cbnz	w0, 405fa0 <error@@Base+0x2180>
  405e90:	ldrb	w1, [x19]
  405e94:	adrp	x0, 414000 <error@@Base+0x101e0>
  405e98:	add	x0, x0, #0xf40
  405e9c:	ubfx	x2, x1, #5, #3
  405ea0:	ldr	w0, [x0, x2, lsl #2]
  405ea4:	lsr	w0, w0, w1
  405ea8:	tbz	w0, #0, 405f88 <error@@Base+0x2168>
  405eac:	mov	x0, #0x1                   	// #1
  405eb0:	str	x0, [sp, #104]
  405eb4:	ldrb	w1, [x19]
  405eb8:	strb	w0, [sp, #92]
  405ebc:	mov	w19, w1
  405ec0:	strb	w0, [sp, #112]
  405ec4:	str	w1, [sp, #116]
  405ec8:	cbnz	w19, 405e70 <error@@Base+0x2050>
  405ecc:	ldrb	w0, [sp, #156]
  405ed0:	cbnz	w0, 40602c <error@@Base+0x220c>
  405ed4:	ldrb	w0, [sp, #144]
  405ed8:	add	x20, sp, #0x90
  405edc:	ldr	x19, [sp, #160]
  405ee0:	cbnz	w0, 405f30 <error@@Base+0x2110>
  405ee4:	ldrb	w1, [x19]
  405ee8:	adrp	x0, 414000 <error@@Base+0x101e0>
  405eec:	add	x0, x0, #0xf40
  405ef0:	ubfx	x2, x1, #5, #3
  405ef4:	ldr	w0, [x0, x2, lsl #2]
  405ef8:	lsr	w0, w0, w1
  405efc:	tbz	w0, #0, 405f18 <error@@Base+0x20f8>
  405f00:	mov	x0, #0x1                   	// #1
  405f04:	str	x0, [sp, #168]
  405f08:	ldrb	w24, [x19]
  405f0c:	cbz	w24, 405f80 <error@@Base+0x2160>
  405f10:	mov	w0, #0xffffffff            	// #-1
  405f14:	b	405da8 <error@@Base+0x1f88>
  405f18:	add	x20, sp, #0x90
  405f1c:	add	x0, sp, #0x94
  405f20:	bl	401980 <mbsinit@plt>
  405f24:	cbz	w0, 406060 <error@@Base+0x2240>
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	strb	w0, [sp, #144]
  405f30:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405f34:	mov	x1, x0
  405f38:	mov	x0, x19
  405f3c:	bl	4060a0 <error@@Base+0x2280>
  405f40:	mov	x1, x19
  405f44:	mov	x2, x0
  405f48:	add	x3, x20, #0x4
  405f4c:	add	x0, x20, #0x24
  405f50:	bl	406380 <error@@Base+0x2560>
  405f54:	cmn	x0, #0x3
  405f58:	b.hi	405f10 <error@@Base+0x20f0>  // b.pmore
  405f5c:	cbnz	x0, 406034 <error@@Base+0x2214>
  405f60:	ldr	x0, [sp, #160]
  405f64:	mov	x1, #0x1                   	// #1
  405f68:	str	x1, [sp, #168]
  405f6c:	ldrb	w0, [x0]
  405f70:	cbnz	w0, 406080 <error@@Base+0x2260>
  405f74:	ldr	w24, [sp, #180]
  405f78:	cbnz	w24, 405e34 <error@@Base+0x2014>
  405f7c:	nop
  405f80:	mov	w0, #0x0                   	// #0
  405f84:	b	405da8 <error@@Base+0x1f88>
  405f88:	add	x20, sp, #0x50
  405f8c:	add	x0, x20, #0x4
  405f90:	bl	401980 <mbsinit@plt>
  405f94:	cbz	w0, 406060 <error@@Base+0x2240>
  405f98:	mov	w0, #0x1                   	// #1
  405f9c:	strb	w0, [sp, #80]
  405fa0:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405fa4:	mov	x1, x0
  405fa8:	mov	x0, x19
  405fac:	bl	4060a0 <error@@Base+0x2280>
  405fb0:	mov	x1, x19
  405fb4:	mov	x2, x0
  405fb8:	add	x3, x20, #0x4
  405fbc:	add	x0, x20, #0x24
  405fc0:	bl	406380 <error@@Base+0x2560>
  405fc4:	str	x0, [sp, #104]
  405fc8:	cmn	x0, #0x1
  405fcc:	b.eq	405e70 <error@@Base+0x2050>  // b.none
  405fd0:	cmn	x0, #0x2
  405fd4:	b.eq	405e70 <error@@Base+0x2050>  // b.none
  405fd8:	cbz	x0, 406040 <error@@Base+0x2220>
  405fdc:	ldr	w19, [sp, #116]
  405fe0:	add	x0, x20, #0x4
  405fe4:	mov	w20, #0x1                   	// #1
  405fe8:	strb	w20, [sp, #112]
  405fec:	bl	401980 <mbsinit@plt>
  405ff0:	cbz	w0, 405ff8 <error@@Base+0x21d8>
  405ff4:	strb	wzr, [sp, #80]
  405ff8:	strb	w20, [sp, #92]
  405ffc:	b	405ec8 <error@@Base+0x20a8>
  406000:	ldrb	w0, [sp, #92]
  406004:	cbz	w0, 405e80 <error@@Base+0x2060>
  406008:	ldrb	w0, [sp, #112]
  40600c:	cbz	w0, 405e70 <error@@Base+0x2050>
  406010:	ldr	w19, [sp, #116]
  406014:	b	405ec8 <error@@Base+0x20a8>
  406018:	mov	x2, x3
  40601c:	bl	4019b0 <memcmp@plt>
  406020:	tbnz	w0, #31, 405f10 <error@@Base+0x20f0>
  406024:	mov	w0, #0x1                   	// #1
  406028:	b	405da8 <error@@Base+0x1f88>
  40602c:	ldrb	w0, [sp, #176]
  406030:	cbz	w0, 405f10 <error@@Base+0x20f0>
  406034:	ldr	w24, [sp, #180]
  406038:	cbnz	w24, 405f10 <error@@Base+0x20f0>
  40603c:	b	405f80 <error@@Base+0x2160>
  406040:	ldr	x0, [sp, #96]
  406044:	mov	x1, #0x1                   	// #1
  406048:	str	x1, [sp, #104]
  40604c:	ldrb	w0, [x0]
  406050:	cbnz	w0, 406080 <error@@Base+0x2260>
  406054:	ldr	w19, [sp, #116]
  406058:	cbz	w19, 405fe0 <error@@Base+0x21c0>
  40605c:	bl	405a98 <error@@Base+0x1c78>
  406060:	adrp	x3, 414000 <error@@Base+0x101e0>
  406064:	adrp	x1, 414000 <error@@Base+0x101e0>
  406068:	adrp	x0, 414000 <error@@Base+0x101e0>
  40606c:	add	x3, x3, #0xa60
  406070:	add	x1, x1, #0x9f0
  406074:	add	x0, x0, #0xa18
  406078:	mov	w2, #0x96                  	// #150
  40607c:	bl	401b10 <__assert_fail@plt>
  406080:	adrp	x3, 414000 <error@@Base+0x101e0>
  406084:	adrp	x1, 414000 <error@@Base+0x101e0>
  406088:	adrp	x0, 414000 <error@@Base+0x101e0>
  40608c:	add	x3, x3, #0xa60
  406090:	add	x1, x1, #0x9f0
  406094:	add	x0, x0, #0xa30
  406098:	mov	w2, #0xb2                  	// #178
  40609c:	bl	401b10 <__assert_fail@plt>
  4060a0:	stp	x29, x30, [sp, #-32]!
  4060a4:	mov	x2, x1
  4060a8:	mov	x29, sp
  4060ac:	stp	x19, x20, [sp, #16]
  4060b0:	mov	x19, x0
  4060b4:	mov	x20, x1
  4060b8:	mov	w1, #0x0                   	// #0
  4060bc:	bl	401a90 <memchr@plt>
  4060c0:	sub	x19, x0, x19
  4060c4:	cmp	x0, #0x0
  4060c8:	csinc	x0, x20, x19, eq  // eq = none
  4060cc:	ldp	x19, x20, [sp, #16]
  4060d0:	ldp	x29, x30, [sp], #32
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-32]!
  4060dc:	mov	x29, sp
  4060e0:	str	x19, [sp, #16]
  4060e4:	mov	x19, x0
  4060e8:	bl	401840 <malloc@plt>
  4060ec:	cmp	x0, #0x0
  4060f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4060f4:	b.ne	406104 <error@@Base+0x22e4>  // b.any
  4060f8:	ldr	x19, [sp, #16]
  4060fc:	ldp	x29, x30, [sp], #32
  406100:	ret
  406104:	bl	406338 <error@@Base+0x2518>
  406108:	umulh	x2, x0, x1
  40610c:	mul	x0, x0, x1
  406110:	cmp	x2, #0x0
  406114:	cset	x1, ne  // ne = any
  406118:	tbnz	x0, #63, 406124 <error@@Base+0x2304>
  40611c:	cbnz	x1, 406124 <error@@Base+0x2304>
  406120:	b	4060d8 <error@@Base+0x22b8>
  406124:	stp	x29, x30, [sp, #-16]!
  406128:	mov	x29, sp
  40612c:	bl	406338 <error@@Base+0x2518>
  406130:	b	4060d8 <error@@Base+0x22b8>
  406134:	nop
  406138:	stp	x29, x30, [sp, #-32]!
  40613c:	cmp	x1, #0x0
  406140:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406144:	mov	x29, sp
  406148:	b.ne	406170 <error@@Base+0x2350>  // b.any
  40614c:	str	x19, [sp, #16]
  406150:	mov	x19, x1
  406154:	bl	4018d0 <realloc@plt>
  406158:	cmp	x0, #0x0
  40615c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406160:	b.ne	406180 <error@@Base+0x2360>  // b.any
  406164:	ldr	x19, [sp, #16]
  406168:	ldp	x29, x30, [sp], #32
  40616c:	ret
  406170:	bl	401a20 <free@plt>
  406174:	mov	x0, #0x0                   	// #0
  406178:	ldp	x29, x30, [sp], #32
  40617c:	ret
  406180:	bl	406338 <error@@Base+0x2518>
  406184:	nop
  406188:	umulh	x3, x1, x2
  40618c:	mul	x1, x1, x2
  406190:	cmp	x3, #0x0
  406194:	cset	x2, ne  // ne = any
  406198:	tbnz	x1, #63, 4061a4 <error@@Base+0x2384>
  40619c:	cbnz	x2, 4061a4 <error@@Base+0x2384>
  4061a0:	b	406138 <error@@Base+0x2318>
  4061a4:	stp	x29, x30, [sp, #-16]!
  4061a8:	mov	x29, sp
  4061ac:	bl	406338 <error@@Base+0x2518>
  4061b0:	mov	x4, x1
  4061b4:	ldr	x3, [x1]
  4061b8:	cbz	x0, 4061e4 <error@@Base+0x23c4>
  4061bc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4061c0:	movk	x1, #0x5554
  4061c4:	udiv	x1, x1, x2
  4061c8:	cmp	x1, x3
  4061cc:	b.ls	406200 <error@@Base+0x23e0>  // b.plast
  4061d0:	add	x1, x3, #0x1
  4061d4:	add	x3, x1, x3, lsr #1
  4061d8:	mul	x1, x3, x2
  4061dc:	str	x3, [x4]
  4061e0:	b	406138 <error@@Base+0x2318>
  4061e4:	cbz	x3, 40620c <error@@Base+0x23ec>
  4061e8:	umulh	x5, x3, x2
  4061ec:	mul	x1, x3, x2
  4061f0:	cmp	x5, #0x0
  4061f4:	cset	x2, ne  // ne = any
  4061f8:	tbnz	x1, #63, 406200 <error@@Base+0x23e0>
  4061fc:	cbz	x2, 4061dc <error@@Base+0x23bc>
  406200:	stp	x29, x30, [sp, #-16]!
  406204:	mov	x29, sp
  406208:	bl	406338 <error@@Base+0x2518>
  40620c:	mov	x3, #0x80                  	// #128
  406210:	cmp	x2, x3
  406214:	udiv	x3, x3, x2
  406218:	cinc	x3, x3, hi  // hi = pmore
  40621c:	b	4061e8 <error@@Base+0x23c8>
  406220:	mov	x2, x1
  406224:	ldr	x1, [x1]
  406228:	cbz	x0, 40624c <error@@Base+0x242c>
  40622c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  406230:	movk	x3, #0x5553
  406234:	cmp	x1, x3
  406238:	b.hi	406264 <error@@Base+0x2444>  // b.pmore
  40623c:	add	x3, x1, #0x1
  406240:	add	x1, x3, x1, lsr #1
  406244:	str	x1, [x2]
  406248:	b	406138 <error@@Base+0x2318>
  40624c:	cmp	x1, #0x0
  406250:	cbnz	x1, 406260 <error@@Base+0x2440>
  406254:	mov	x1, #0x80                  	// #128
  406258:	str	x1, [x2]
  40625c:	b	406138 <error@@Base+0x2318>
  406260:	b.ge	406244 <error@@Base+0x2424>  // b.tcont
  406264:	stp	x29, x30, [sp, #-16]!
  406268:	mov	x29, sp
  40626c:	bl	406338 <error@@Base+0x2518>
  406270:	stp	x29, x30, [sp, #-32]!
  406274:	mov	x29, sp
  406278:	str	x19, [sp, #16]
  40627c:	mov	x19, x0
  406280:	bl	4060d8 <error@@Base+0x22b8>
  406284:	mov	x2, x19
  406288:	mov	w1, #0x0                   	// #0
  40628c:	ldr	x19, [sp, #16]
  406290:	ldp	x29, x30, [sp], #32
  406294:	b	4018b0 <memset@plt>
  406298:	umulh	x4, x0, x1
  40629c:	stp	x29, x30, [sp, #-16]!
  4062a0:	mul	x2, x0, x1
  4062a4:	cmp	x4, #0x0
  4062a8:	mov	x29, sp
  4062ac:	cset	x3, ne  // ne = any
  4062b0:	tbnz	x2, #63, 4062c8 <error@@Base+0x24a8>
  4062b4:	cbnz	x3, 4062c8 <error@@Base+0x24a8>
  4062b8:	bl	4018c0 <calloc@plt>
  4062bc:	cbz	x0, 4062c8 <error@@Base+0x24a8>
  4062c0:	ldp	x29, x30, [sp], #16
  4062c4:	ret
  4062c8:	bl	406338 <error@@Base+0x2518>
  4062cc:	nop
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	mov	x29, sp
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	mov	x19, x1
  4062e0:	mov	x20, x0
  4062e4:	mov	x0, x1
  4062e8:	bl	4060d8 <error@@Base+0x22b8>
  4062ec:	mov	x2, x19
  4062f0:	mov	x1, x20
  4062f4:	ldp	x19, x20, [sp, #16]
  4062f8:	ldp	x29, x30, [sp], #32
  4062fc:	b	401710 <memcpy@plt>
  406300:	stp	x29, x30, [sp, #-32]!
  406304:	mov	x29, sp
  406308:	stp	x19, x20, [sp, #16]
  40630c:	mov	x20, x0
  406310:	bl	401740 <strlen@plt>
  406314:	add	x19, x0, #0x1
  406318:	mov	x0, x19
  40631c:	bl	4060d8 <error@@Base+0x22b8>
  406320:	mov	x2, x19
  406324:	mov	x1, x20
  406328:	ldp	x19, x20, [sp, #16]
  40632c:	ldp	x29, x30, [sp], #32
  406330:	b	401710 <memcpy@plt>
  406334:	nop
  406338:	stp	x29, x30, [sp, #-32]!
  40633c:	adrp	x0, 428000 <error@@Base+0x241e0>
  406340:	mov	w2, #0x5                   	// #5
  406344:	mov	x29, sp
  406348:	str	x19, [sp, #16]
  40634c:	adrp	x1, 414000 <error@@Base+0x101e0>
  406350:	ldr	w19, [x0, #1632]
  406354:	add	x1, x1, #0xa78
  406358:	mov	x0, #0x0                   	// #0
  40635c:	bl	401ac0 <dcgettext@plt>
  406360:	adrp	x2, 414000 <error@@Base+0x101e0>
  406364:	mov	x3, x0
  406368:	add	x2, x2, #0x328
  40636c:	mov	w0, w19
  406370:	mov	w1, #0x0                   	// #0
  406374:	bl	403e20 <error@@Base>
  406378:	bl	401970 <abort@plt>
  40637c:	nop
  406380:	stp	x29, x30, [sp, #-64]!
  406384:	cmp	x0, #0x0
  406388:	add	x4, sp, #0x3c
  40638c:	mov	x29, sp
  406390:	stp	x19, x20, [sp, #16]
  406394:	csel	x19, x4, x0, eq  // eq = none
  406398:	mov	x20, x2
  40639c:	mov	x0, x19
  4063a0:	str	x21, [sp, #32]
  4063a4:	mov	x21, x1
  4063a8:	bl	401700 <mbrtowc@plt>
  4063ac:	cmp	x20, #0x0
  4063b0:	mov	x20, x0
  4063b4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4063b8:	b.hi	4063d0 <error@@Base+0x25b0>  // b.pmore
  4063bc:	mov	x0, x20
  4063c0:	ldp	x19, x20, [sp, #16]
  4063c4:	ldr	x21, [sp, #32]
  4063c8:	ldp	x29, x30, [sp], #64
  4063cc:	ret
  4063d0:	mov	w0, #0x0                   	// #0
  4063d4:	bl	412ed0 <error@@Base+0xf0b0>
  4063d8:	tst	w0, #0xff
  4063dc:	b.ne	4063bc <error@@Base+0x259c>  // b.any
  4063e0:	ldrb	w0, [x21]
  4063e4:	mov	x20, #0x1                   	// #1
  4063e8:	str	w0, [x19]
  4063ec:	mov	x0, x20
  4063f0:	ldp	x19, x20, [sp, #16]
  4063f4:	ldr	x21, [sp, #32]
  4063f8:	ldp	x29, x30, [sp], #64
  4063fc:	ret
  406400:	cmp	x0, #0x0
  406404:	mov	x3, x0
  406408:	cset	w0, eq  // eq = none
  40640c:	cmp	x1, #0x0
  406410:	csinc	w0, w0, wzr, ne  // ne = any
  406414:	cbnz	w0, 406454 <error@@Base+0x2634>
  406418:	ldr	x4, [x1, #8]
  40641c:	ldr	x2, [x3, #8]
  406420:	cmp	x2, x4
  406424:	b.eq	406444 <error@@Base+0x2624>  // b.none
  406428:	ret
  40642c:	ldr	x4, [x1, #16]
  406430:	ldr	x5, [x3, #16]
  406434:	ldr	x4, [x4, x2, lsl #3]
  406438:	ldr	x5, [x5, x2, lsl #3]
  40643c:	cmp	x5, x4
  406440:	b.ne	406428 <error@@Base+0x2608>  // b.any
  406444:	subs	x2, x2, #0x1
  406448:	b.pl	40642c <error@@Base+0x260c>  // b.nfrst
  40644c:	mov	w0, #0x1                   	// #1
  406450:	ret
  406454:	mov	w0, #0x0                   	// #0
  406458:	ret
  40645c:	nop
  406460:	mov	x3, x0
  406464:	ldr	x0, [x1, #72]
  406468:	ldr	x4, [x1, #104]
  40646c:	cmp	x4, x0
  406470:	b.le	406514 <error@@Base+0x26f4>
  406474:	ldr	x5, [x1, #8]
  406478:	ldr	w6, [x1, #144]
  40647c:	ldrb	w4, [x5, x0]
  406480:	cmp	w6, #0x1
  406484:	strb	w4, [x3]
  406488:	b.le	4064a8 <error@@Base+0x2688>
  40648c:	ldr	x6, [x1, #48]
  406490:	cmp	x0, x6
  406494:	b.eq	4064a8 <error@@Base+0x2688>  // b.none
  406498:	ldr	x6, [x1, #16]
  40649c:	ldr	w6, [x6, x0, lsl #2]
  4064a0:	cmn	w6, #0x1
  4064a4:	b.eq	4064ec <error@@Base+0x26cc>  // b.none
  4064a8:	cmp	w4, #0x5c
  4064ac:	b.eq	4064d8 <error@@Base+0x26b8>  // b.none
  4064b0:	cmp	w4, #0x5b
  4064b4:	b.eq	406524 <error@@Base+0x2704>  // b.none
  4064b8:	cmp	w4, #0x5d
  4064bc:	b.eq	406570 <error@@Base+0x2750>  // b.none
  4064c0:	cmp	w4, #0x5e
  4064c4:	b.ne	4064fc <error@@Base+0x26dc>  // b.any
  4064c8:	mov	w1, #0x19                  	// #25
  4064cc:	mov	w0, #0x1                   	// #1
  4064d0:	strb	w1, [x3, #8]
  4064d4:	ret
  4064d8:	tbz	w2, #0, 4064ec <error@@Base+0x26cc>
  4064dc:	ldr	x4, [x1, #88]
  4064e0:	add	x2, x0, #0x1
  4064e4:	cmp	x2, x4
  4064e8:	b.lt	406580 <error@@Base+0x2760>  // b.tstop
  4064ec:	mov	w1, #0x1                   	// #1
  4064f0:	mov	w0, #0x1                   	// #1
  4064f4:	strb	w1, [x3, #8]
  4064f8:	ret
  4064fc:	cmp	w4, #0x2d
  406500:	b.ne	4064ec <error@@Base+0x26cc>  // b.any
  406504:	mov	w1, #0x16                  	// #22
  406508:	mov	w0, #0x1                   	// #1
  40650c:	strb	w1, [x3, #8]
  406510:	ret
  406514:	mov	w1, #0x2                   	// #2
  406518:	mov	w0, #0x0                   	// #0
  40651c:	strb	w1, [x3, #8]
  406520:	ret
  406524:	ldr	x1, [x1, #88]
  406528:	add	x4, x0, #0x1
  40652c:	cmp	x4, x1
  406530:	b.ge	406558 <error@@Base+0x2738>  // b.tcont
  406534:	add	x0, x5, x0
  406538:	ldrb	w0, [x0, #1]
  40653c:	strb	w0, [x3]
  406540:	cmp	w0, #0x3a
  406544:	b.eq	4065bc <error@@Base+0x279c>  // b.none
  406548:	cmp	w0, #0x3d
  40654c:	b.eq	4065ac <error@@Base+0x278c>  // b.none
  406550:	cmp	w0, #0x2e
  406554:	b.eq	40659c <error@@Base+0x277c>  // b.none
  406558:	mov	w1, #0x1                   	// #1
  40655c:	mov	w2, #0x5b                  	// #91
  406560:	mov	w0, #0x1                   	// #1
  406564:	strb	w2, [x3]
  406568:	strb	w1, [x3, #8]
  40656c:	ret
  406570:	mov	w1, #0x15                  	// #21
  406574:	mov	w0, #0x1                   	// #1
  406578:	strb	w1, [x3, #8]
  40657c:	ret
  406580:	str	x2, [x1, #72]
  406584:	mov	w0, #0x1                   	// #1
  406588:	mov	w1, #0x1                   	// #1
  40658c:	ldrb	w2, [x5, x2]
  406590:	strb	w2, [x3]
  406594:	strb	w1, [x3, #8]
  406598:	ret
  40659c:	mov	w1, #0x1a                  	// #26
  4065a0:	mov	w0, #0x2                   	// #2
  4065a4:	strb	w1, [x3, #8]
  4065a8:	ret
  4065ac:	mov	w1, #0x1c                  	// #28
  4065b0:	mov	w0, #0x2                   	// #2
  4065b4:	strb	w1, [x3, #8]
  4065b8:	ret
  4065bc:	tbz	w2, #2, 406558 <error@@Base+0x2738>
  4065c0:	mov	w1, #0x1e                  	// #30
  4065c4:	mov	w0, #0x2                   	// #2
  4065c8:	strb	w1, [x3, #8]
  4065cc:	ret
  4065d0:	ldrb	w2, [x1, #48]
  4065d4:	cmp	w2, #0x11
  4065d8:	b.eq	4065e4 <error@@Base+0x27c4>  // b.none
  4065dc:	mov	w0, #0x0                   	// #0
  4065e0:	ret
  4065e4:	ldr	x2, [x1, #40]
  4065e8:	cmp	x0, x2
  4065ec:	b.ne	4065dc <error@@Base+0x27bc>  // b.any
  4065f0:	ldrb	w0, [x1, #50]
  4065f4:	orr	w0, w0, #0x8
  4065f8:	strb	w0, [x1, #50]
  4065fc:	mov	w0, #0x0                   	// #0
  406600:	ret
  406604:	nop
  406608:	stp	x29, x30, [sp, #-144]!
  40660c:	mov	x12, x0
  406610:	add	x9, x3, x3, lsl #1
  406614:	mov	x29, sp
  406618:	stp	x23, x24, [sp, #48]
  40661c:	ldr	x24, [x0, #152]
  406620:	stp	x21, x22, [sp, #32]
  406624:	stp	x25, x26, [sp, #64]
  406628:	mov	w26, w1
  40662c:	ldr	x0, [x24, #48]
  406630:	add	x22, x0, x9, lsl #3
  406634:	ldr	x0, [x22, #8]
  406638:	cmp	x0, #0x0
  40663c:	b.le	4067f8 <error@@Base+0x29d8>
  406640:	mov	x1, #0x1                   	// #1
  406644:	add	x23, x4, x4, lsl #2
  406648:	lsl	x1, x1, x2
  40664c:	str	x1, [sp, #120]
  406650:	mvn	w1, w1
  406654:	mov	x13, x3
  406658:	and	w1, w1, #0xffff
  40665c:	str	w1, [sp, #132]
  406660:	lsl	x1, x23, #3
  406664:	mov	x25, x4
  406668:	and	w23, w26, #0x1
  40666c:	stp	x19, x20, [sp, #16]
  406670:	mov	x19, #0x0                   	// #0
  406674:	stp	x27, x28, [sp, #80]
  406678:	mov	x27, x2
  40667c:	str	x1, [sp, #136]
  406680:	and	w1, w26, #0x2
  406684:	str	w1, [sp, #128]
  406688:	b	4066a0 <error@@Base+0x2880>
  40668c:	cmp	w5, #0x4
  406690:	b.eq	40672c <error@@Base+0x290c>  // b.none
  406694:	add	x19, x19, #0x1
  406698:	cmp	x0, x19
  40669c:	b.le	4067f0 <error@@Base+0x29d0>
  4066a0:	ldr	x5, [x22, #16]
  4066a4:	ldr	x7, [x24]
  4066a8:	ldr	x21, [x5, x19, lsl #3]
  4066ac:	lsl	x6, x21, #4
  4066b0:	add	x5, x7, x6
  4066b4:	ldrb	w5, [x5, #8]
  4066b8:	cmp	w5, #0x8
  4066bc:	b.eq	4066fc <error@@Base+0x28dc>  // b.none
  4066c0:	cmp	w5, #0x9
  4066c4:	b.ne	40668c <error@@Base+0x286c>  // b.any
  4066c8:	ldr	w1, [sp, #128]
  4066cc:	cbz	w1, 406694 <error@@Base+0x2874>
  4066d0:	ldr	x1, [x7, x6]
  4066d4:	cmp	x1, x27
  4066d8:	b.ne	406694 <error@@Base+0x2874>  // b.any
  4066dc:	mov	w0, #0x0                   	// #0
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x21, x22, [sp, #32]
  4066e8:	ldp	x23, x24, [sp, #48]
  4066ec:	ldp	x25, x26, [sp, #64]
  4066f0:	ldp	x27, x28, [sp, #80]
  4066f4:	ldp	x29, x30, [sp], #144
  4066f8:	ret
  4066fc:	cbz	w23, 406694 <error@@Base+0x2874>
  406700:	ldr	x1, [x7, x6]
  406704:	cmp	x1, x27
  406708:	b.ne	406694 <error@@Base+0x2874>  // b.any
  40670c:	mov	w0, #0xffffffff            	// #-1
  406710:	ldp	x19, x20, [sp, #16]
  406714:	ldp	x21, x22, [sp, #32]
  406718:	ldp	x23, x24, [sp, #48]
  40671c:	ldp	x25, x26, [sp, #64]
  406720:	ldp	x27, x28, [sp, #80]
  406724:	ldp	x29, x30, [sp], #144
  406728:	ret
  40672c:	cmn	x25, #0x1
  406730:	b.eq	406694 <error@@Base+0x2874>  // b.none
  406734:	ldr	x0, [sp, #136]
  406738:	add	x28, x21, x21, lsl #1
  40673c:	ldr	x20, [x12, #216]
  406740:	lsl	x28, x28, #3
  406744:	add	x20, x20, x0
  406748:	ldr	x5, [x20]
  40674c:	mov	x4, x25
  406750:	mov	x2, x27
  406754:	mov	w1, w26
  406758:	mov	x0, x12
  40675c:	cmp	x5, x21
  406760:	b.ne	4067d0 <error@@Base+0x29b0>  // b.any
  406764:	cmp	x27, #0x3f
  406768:	b.gt	40677c <error@@Base+0x295c>
  40676c:	ldr	x5, [sp, #120]
  406770:	ldrh	w3, [x20, #34]
  406774:	tst	x3, x5
  406778:	b.eq	4067d0 <error@@Base+0x29b0>  // b.none
  40677c:	ldr	x3, [x24, #40]
  406780:	add	x3, x3, x28
  406784:	ldr	x3, [x3, #16]
  406788:	ldr	x3, [x3]
  40678c:	cmp	x13, x3
  406790:	b.eq	406810 <error@@Base+0x29f0>  // b.none
  406794:	stp	x12, x13, [sp, #104]
  406798:	bl	406608 <error@@Base+0x27e8>
  40679c:	cmn	w0, #0x1
  4067a0:	ldp	x12, x13, [sp, #104]
  4067a4:	b.eq	40670c <error@@Base+0x28ec>  // b.none
  4067a8:	cbnz	w0, 4067b4 <error@@Base+0x2994>
  4067ac:	ldr	w0, [sp, #128]
  4067b0:	cbnz	w0, 4066dc <error@@Base+0x28bc>
  4067b4:	cmp	x27, #0x3f
  4067b8:	b.gt	4067d0 <error@@Base+0x29b0>
  4067bc:	ldrh	w0, [x20, #34]
  4067c0:	ldr	w1, [sp, #132]
  4067c4:	and	w0, w1, w0
  4067c8:	strh	w0, [x20, #34]
  4067cc:	nop
  4067d0:	ldrb	w0, [x20, #32]
  4067d4:	add	x20, x20, #0x28
  4067d8:	cbnz	w0, 406748 <error@@Base+0x2928>
  4067dc:	ldr	x0, [x22, #8]
  4067e0:	add	x19, x19, #0x1
  4067e4:	cmp	x0, x19
  4067e8:	b.gt	4066a0 <error@@Base+0x2880>
  4067ec:	nop
  4067f0:	ldp	x19, x20, [sp, #16]
  4067f4:	ldp	x27, x28, [sp, #80]
  4067f8:	asr	w0, w26, #1
  4067fc:	ldp	x21, x22, [sp, #32]
  406800:	ldp	x23, x24, [sp, #48]
  406804:	ldp	x25, x26, [sp, #64]
  406808:	ldp	x29, x30, [sp], #144
  40680c:	ret
  406810:	sbfx	x0, x26, #0, #1
  406814:	ldp	x19, x20, [sp, #16]
  406818:	ldp	x21, x22, [sp, #32]
  40681c:	ldp	x23, x24, [sp, #48]
  406820:	ldp	x25, x26, [sp, #64]
  406824:	ldp	x27, x28, [sp, #80]
  406828:	ldp	x29, x30, [sp], #144
  40682c:	ret
  406830:	mov	x7, x0
  406834:	add	x1, x1, x1, lsl #2
  406838:	ldr	x0, [x0, #216]
  40683c:	mov	x6, x4
  406840:	add	x1, x0, x1, lsl #3
  406844:	ldr	x0, [x1, #16]
  406848:	cmp	x0, x4
  40684c:	b.gt	406894 <error@@Base+0x2a74>
  406850:	ldr	x4, [x1, #24]
  406854:	cmp	x4, x6
  406858:	b.lt	40688c <error@@Base+0x2a6c>  // b.tstop
  40685c:	cmp	x0, x6
  406860:	cset	w1, eq  // eq = none
  406864:	cmp	x4, x6
  406868:	b.eq	40687c <error@@Base+0x2a5c>  // b.none
  40686c:	cmp	x0, x6
  406870:	mov	w0, #0x0                   	// #0
  406874:	b.eq	406880 <error@@Base+0x2a60>  // b.none
  406878:	ret
  40687c:	orr	w1, w1, #0x2
  406880:	mov	x4, x5
  406884:	mov	x0, x7
  406888:	b	406608 <error@@Base+0x27e8>
  40688c:	mov	w0, #0x1                   	// #1
  406890:	ret
  406894:	mov	w0, #0xffffffff            	// #-1
  406898:	ret
  40689c:	nop
  4068a0:	stp	x29, x30, [sp, #-48]!
  4068a4:	mov	x29, sp
  4068a8:	stp	x19, x20, [sp, #16]
  4068ac:	mov	x20, x2
  4068b0:	str	x21, [sp, #32]
  4068b4:	mov	x21, x1
  4068b8:	mov	x19, x0
  4068bc:	ldr	x0, [x0, #8]
  4068c0:	cbnz	x0, 4068b8 <error@@Base+0x2a98>
  4068c4:	ldr	x0, [x19, #16]
  4068c8:	cbnz	x0, 4068b8 <error@@Base+0x2a98>
  4068cc:	mov	x1, x19
  4068d0:	mov	x0, x20
  4068d4:	blr	x21
  4068d8:	cbnz	w0, 40690c <error@@Base+0x2aec>
  4068dc:	nop
  4068e0:	ldr	x3, [x19]
  4068e4:	cbz	x3, 40690c <error@@Base+0x2aec>
  4068e8:	ldr	x0, [x3, #16]
  4068ec:	cmp	x0, #0x0
  4068f0:	ccmp	x0, x19, #0x4, ne  // ne = any
  4068f4:	mov	x19, x3
  4068f8:	b.ne	4068b8 <error@@Base+0x2a98>  // b.any
  4068fc:	mov	x1, x19
  406900:	mov	x0, x20
  406904:	blr	x21
  406908:	cbz	w0, 4068e0 <error@@Base+0x2ac0>
  40690c:	ldp	x19, x20, [sp, #16]
  406910:	ldr	x21, [sp, #32]
  406914:	ldp	x29, x30, [sp], #48
  406918:	ret
  40691c:	nop
  406920:	stp	x29, x30, [sp, #-48]!
  406924:	mov	x29, sp
  406928:	stp	x19, x20, [sp, #16]
  40692c:	mov	x19, x0
  406930:	mov	x20, x2
  406934:	str	x21, [sp, #32]
  406938:	mov	x0, x20
  40693c:	mov	x21, x1
  406940:	mov	x1, x19
  406944:	blr	x21
  406948:	cbnz	w0, 40696c <error@@Base+0x2b4c>
  40694c:	nop
  406950:	ldr	x3, [x19, #8]
  406954:	cbz	x3, 40697c <error@@Base+0x2b5c>
  406958:	mov	x19, x3
  40695c:	mov	x1, x19
  406960:	mov	x0, x20
  406964:	blr	x21
  406968:	cbz	w0, 406950 <error@@Base+0x2b30>
  40696c:	ldp	x19, x20, [sp, #16]
  406970:	ldr	x21, [sp, #32]
  406974:	ldp	x29, x30, [sp], #48
  406978:	ret
  40697c:	ldr	x4, [x19, #16]
  406980:	cmp	x4, #0x0
  406984:	ccmp	x4, x3, #0x4, ne  // ne = any
  406988:	b.ne	4069b0 <error@@Base+0x2b90>  // b.any
  40698c:	nop
  406990:	ldr	x4, [x19]
  406994:	mov	x3, x19
  406998:	mov	x19, x4
  40699c:	cbz	x4, 40696c <error@@Base+0x2b4c>
  4069a0:	ldr	x4, [x19, #16]
  4069a4:	cmp	x4, #0x0
  4069a8:	ccmp	x4, x3, #0x4, ne  // ne = any
  4069ac:	b.eq	406990 <error@@Base+0x2b70>  // b.none
  4069b0:	mov	x3, x4
  4069b4:	mov	x19, x3
  4069b8:	b	40695c <error@@Base+0x2b3c>
  4069bc:	nop
  4069c0:	stp	x29, x30, [sp, #-32]!
  4069c4:	mov	x29, sp
  4069c8:	stp	x19, x20, [sp, #16]
  4069cc:	mov	x19, x0
  4069d0:	ldr	w0, [x0, #144]
  4069d4:	mov	x20, x1
  4069d8:	cmp	w0, #0x1
  4069dc:	b.le	406a1c <error@@Base+0x2bfc>
  4069e0:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  4069e4:	cmp	x1, x0
  4069e8:	b.hi	406a50 <error@@Base+0x2c30>  // b.pmore
  4069ec:	ldr	x0, [x19, #16]
  4069f0:	lsl	x1, x1, #2
  4069f4:	bl	4018d0 <realloc@plt>
  4069f8:	mov	x1, x0
  4069fc:	cbz	x0, 406a50 <error@@Base+0x2c30>
  406a00:	ldr	x0, [x19, #24]
  406a04:	str	x1, [x19, #16]
  406a08:	cbz	x0, 406a1c <error@@Base+0x2bfc>
  406a0c:	lsl	x1, x20, #3
  406a10:	bl	4018d0 <realloc@plt>
  406a14:	cbz	x0, 406a50 <error@@Base+0x2c30>
  406a18:	str	x0, [x19, #24]
  406a1c:	ldrb	w0, [x19, #139]
  406a20:	cbnz	w0, 406a38 <error@@Base+0x2c18>
  406a24:	str	x20, [x19, #64]
  406a28:	mov	w0, #0x0                   	// #0
  406a2c:	ldp	x19, x20, [sp, #16]
  406a30:	ldp	x29, x30, [sp], #32
  406a34:	ret
  406a38:	ldr	x0, [x19, #8]
  406a3c:	mov	x1, x20
  406a40:	bl	4018d0 <realloc@plt>
  406a44:	cbz	x0, 406a50 <error@@Base+0x2c30>
  406a48:	str	x0, [x19, #8]
  406a4c:	b	406a24 <error@@Base+0x2c04>
  406a50:	mov	w0, #0xc                   	// #12
  406a54:	ldp	x19, x20, [sp, #16]
  406a58:	ldp	x29, x30, [sp], #32
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	mov	x29, sp
  406a68:	stp	x19, x20, [sp, #16]
  406a6c:	mov	x19, x0
  406a70:	mov	x20, x1
  406a74:	ldr	x0, [x0]
  406a78:	ldp	x2, x1, [x19, #8]
  406a7c:	cmp	x0, x2
  406a80:	b.eq	406aa0 <error@@Base+0x2c80>  // b.none
  406a84:	add	x0, x2, #0x1
  406a88:	str	x0, [x19, #8]
  406a8c:	mov	w0, #0x1                   	// #1
  406a90:	str	x20, [x1, x2, lsl #3]
  406a94:	ldp	x19, x20, [sp, #16]
  406a98:	ldp	x29, x30, [sp], #32
  406a9c:	ret
  406aa0:	add	x2, x2, #0x1
  406aa4:	mov	x0, x1
  406aa8:	lsl	x1, x2, #1
  406aac:	str	x1, [x19]
  406ab0:	lsl	x1, x2, #4
  406ab4:	bl	4018d0 <realloc@plt>
  406ab8:	mov	x1, x0
  406abc:	cbz	x0, 406acc <error@@Base+0x2cac>
  406ac0:	str	x0, [x19, #16]
  406ac4:	ldr	x2, [x19, #8]
  406ac8:	b	406a84 <error@@Base+0x2c64>
  406acc:	mov	w0, #0x0                   	// #0
  406ad0:	b	406a94 <error@@Base+0x2c74>
  406ad4:	nop
  406ad8:	stp	x29, x30, [sp, #-48]!
  406adc:	mov	x29, sp
  406ae0:	ldr	x2, [x0]
  406ae4:	stp	x19, x20, [sp, #16]
  406ae8:	mov	x19, x0
  406aec:	mov	x20, x1
  406af0:	cbz	x2, 406b1c <error@@Base+0x2cfc>
  406af4:	ldp	x1, x0, [x0, #8]
  406af8:	cbnz	x1, 406b54 <error@@Base+0x2d34>
  406afc:	str	x20, [x0]
  406b00:	mov	w0, #0x1                   	// #1
  406b04:	ldr	x1, [x19, #8]
  406b08:	add	x1, x1, #0x1
  406b0c:	str	x1, [x19, #8]
  406b10:	ldp	x19, x20, [sp, #16]
  406b14:	ldp	x29, x30, [sp], #48
  406b18:	ret
  406b1c:	str	x21, [sp, #32]
  406b20:	mov	x21, #0x1                   	// #1
  406b24:	stp	x21, x21, [x19]
  406b28:	mov	x0, #0x8                   	// #8
  406b2c:	bl	401840 <malloc@plt>
  406b30:	str	x0, [x19, #16]
  406b34:	mov	x1, x0
  406b38:	cbz	x0, 406bd0 <error@@Base+0x2db0>
  406b3c:	mov	w0, w21
  406b40:	ldr	x21, [sp, #32]
  406b44:	str	x20, [x1]
  406b48:	ldp	x19, x20, [sp, #16]
  406b4c:	ldp	x29, x30, [sp], #48
  406b50:	ret
  406b54:	cmp	x2, x1
  406b58:	b.eq	406be0 <error@@Base+0x2dc0>  // b.none
  406b5c:	ldr	x3, [x0]
  406b60:	lsl	x2, x1, #3
  406b64:	cmp	x3, x20
  406b68:	b.le	406ba4 <error@@Base+0x2d84>
  406b6c:	cmp	x1, #0x0
  406b70:	b.le	406b8c <error@@Base+0x2d6c>
  406b74:	add	x2, x0, x2
  406b78:	ldur	x1, [x2, #-8]
  406b7c:	str	x1, [x2], #-8
  406b80:	cmp	x2, x0
  406b84:	b.ne	406b78 <error@@Base+0x2d58>  // b.any
  406b88:	mov	x2, #0x0                   	// #0
  406b8c:	str	x20, [x0, x2]
  406b90:	mov	w0, #0x1                   	// #1
  406b94:	ldr	x1, [x19, #8]
  406b98:	add	x1, x1, #0x1
  406b9c:	str	x1, [x19, #8]
  406ba0:	b	406b10 <error@@Base+0x2cf0>
  406ba4:	add	x1, x0, x2
  406ba8:	ldur	x1, [x1, #-8]
  406bac:	cmp	x20, x1
  406bb0:	b.ge	406b8c <error@@Base+0x2d6c>  // b.tcont
  406bb4:	sub	x3, x0, #0x8
  406bb8:	str	x1, [x0, x2]
  406bbc:	sub	x2, x2, #0x8
  406bc0:	ldr	x1, [x3, x2]
  406bc4:	cmp	x1, x20
  406bc8:	b.gt	406bb8 <error@@Base+0x2d98>
  406bcc:	b	406b8c <error@@Base+0x2d6c>
  406bd0:	mov	w0, #0x0                   	// #0
  406bd4:	ldr	x21, [sp, #32]
  406bd8:	stp	xzr, xzr, [x19]
  406bdc:	b	406b10 <error@@Base+0x2cf0>
  406be0:	lsl	x2, x1, #1
  406be4:	str	x2, [x19]
  406be8:	lsl	x1, x1, #4
  406bec:	bl	4018d0 <realloc@plt>
  406bf0:	cbz	x0, 406c00 <error@@Base+0x2de0>
  406bf4:	str	x0, [x19, #16]
  406bf8:	ldr	x1, [x19, #8]
  406bfc:	b	406b5c <error@@Base+0x2d3c>
  406c00:	mov	w0, #0x0                   	// #0
  406c04:	b	406b10 <error@@Base+0x2cf0>
  406c08:	stp	x29, x30, [sp, #-64]!
  406c0c:	mov	x29, sp
  406c10:	stp	x19, x20, [sp, #16]
  406c14:	mov	x20, x1
  406c18:	ldr	x19, [x1, #16]
  406c1c:	str	x23, [sp, #48]
  406c20:	mov	x23, x1
  406c24:	stp	x21, x22, [sp, #32]
  406c28:	mov	x22, x2
  406c2c:	mov	x21, x0
  406c30:	lsl	x0, x19, #3
  406c34:	str	x2, [x23], #32
  406c38:	str	x19, [x1, #32]
  406c3c:	str	xzr, [x23, #8]
  406c40:	bl	401840 <malloc@plt>
  406c44:	str	x0, [x23, #16]
  406c48:	cbz	x0, 406c94 <error@@Base+0x2e74>
  406c4c:	cmp	x19, #0x0
  406c50:	mov	x19, #0x0                   	// #0
  406c54:	b.gt	406c68 <error@@Base+0x2e48>
  406c58:	b	406cac <error@@Base+0x2e8c>
  406c5c:	ldr	x1, [x20, #16]
  406c60:	cmp	x1, x19
  406c64:	b.le	406cac <error@@Base+0x2e8c>
  406c68:	ldr	x1, [x20, #24]
  406c6c:	ldr	x3, [x21]
  406c70:	ldr	x1, [x1, x19, lsl #3]
  406c74:	add	x19, x19, #0x1
  406c78:	add	x3, x3, x1, lsl #4
  406c7c:	ldrb	w3, [x3, #8]
  406c80:	tbnz	w3, #3, 406c5c <error@@Base+0x2e3c>
  406c84:	mov	x0, x23
  406c88:	bl	406a60 <error@@Base+0x2c40>
  406c8c:	tst	w0, #0xff
  406c90:	b.ne	406c5c <error@@Base+0x2e3c>  // b.any
  406c94:	mov	w0, #0xc                   	// #12
  406c98:	ldp	x19, x20, [sp, #16]
  406c9c:	ldp	x21, x22, [sp, #32]
  406ca0:	ldr	x23, [sp, #48]
  406ca4:	ldp	x29, x30, [sp], #64
  406ca8:	ret
  406cac:	ldr	x19, [x21, #136]
  406cb0:	ldr	x21, [x21, #64]
  406cb4:	and	x22, x22, x19
  406cb8:	add	x22, x22, x22, lsl #1
  406cbc:	lsl	x19, x22, #3
  406cc0:	add	x22, x21, x19
  406cc4:	ldr	x2, [x21, x19]
  406cc8:	ldp	x0, x3, [x22, #8]
  406ccc:	add	x1, x2, #0x1
  406cd0:	cmp	x0, x2
  406cd4:	b.le	406cf8 <error@@Base+0x2ed8>
  406cd8:	str	x1, [x21, x19]
  406cdc:	mov	w0, #0x0                   	// #0
  406ce0:	str	x20, [x3, x2, lsl #3]
  406ce4:	ldp	x19, x20, [sp, #16]
  406ce8:	ldp	x21, x22, [sp, #32]
  406cec:	ldr	x23, [sp, #48]
  406cf0:	ldp	x29, x30, [sp], #64
  406cf4:	ret
  406cf8:	mov	x0, x3
  406cfc:	lsl	x23, x1, #1
  406d00:	lsl	x1, x1, #4
  406d04:	bl	4018d0 <realloc@plt>
  406d08:	mov	x3, x0
  406d0c:	cbz	x0, 406c94 <error@@Base+0x2e74>
  406d10:	ldr	x2, [x21, x19]
  406d14:	stp	x23, x0, [x22, #8]
  406d18:	add	x1, x2, #0x1
  406d1c:	b	406cd8 <error@@Base+0x2eb8>
  406d20:	stp	x29, x30, [sp, #-48]!
  406d24:	mov	x29, sp
  406d28:	stp	x19, x20, [sp, #16]
  406d2c:	mov	x20, x0
  406d30:	ldr	x19, [x0, #48]
  406d34:	str	x21, [sp, #32]
  406d38:	ldr	x21, [x0, #64]
  406d3c:	ldr	x0, [x0, #88]
  406d40:	cmp	x21, x0
  406d44:	csel	x21, x21, x0, le
  406d48:	cmp	x21, x19
  406d4c:	b.le	406da8 <error@@Base+0x2f88>
  406d50:	bl	4018e0 <__ctype_toupper_loc@plt>
  406d54:	nop
  406d58:	ldr	x1, [x20]
  406d5c:	ldr	x3, [x20, #40]
  406d60:	add	x1, x1, x19
  406d64:	ldr	x2, [x20, #120]
  406d68:	ldrb	w1, [x1, x3]
  406d6c:	cbnz	x2, 406da0 <error@@Base+0x2f80>
  406d70:	ldr	x3, [x0]
  406d74:	ldr	x2, [x20, #8]
  406d78:	ldr	w1, [x3, x1, lsl #2]
  406d7c:	strb	w1, [x2, x19]
  406d80:	add	x19, x19, #0x1
  406d84:	cmp	x21, x19
  406d88:	b.ne	406d58 <error@@Base+0x2f38>  // b.any
  406d8c:	stp	x21, x21, [x20, #48]
  406d90:	ldp	x19, x20, [sp, #16]
  406d94:	ldr	x21, [sp, #32]
  406d98:	ldp	x29, x30, [sp], #48
  406d9c:	ret
  406da0:	ldrb	w1, [x2, x1]
  406da4:	b	406d70 <error@@Base+0x2f50>
  406da8:	mov	x21, x19
  406dac:	stp	x21, x21, [x20, #48]
  406db0:	ldp	x19, x20, [sp, #16]
  406db4:	ldr	x21, [sp, #32]
  406db8:	ldp	x29, x30, [sp], #48
  406dbc:	ret
  406dc0:	stp	x29, x30, [sp, #-144]!
  406dc4:	mov	x29, sp
  406dc8:	stp	x19, x20, [sp, #16]
  406dcc:	mov	x19, x0
  406dd0:	stp	x23, x24, [sp, #48]
  406dd4:	ldr	x24, [x0, #64]
  406dd8:	ldr	x0, [x0, #88]
  406ddc:	ldr	x20, [x19, #48]
  406de0:	cmp	x24, x0
  406de4:	csel	x24, x24, x0, le
  406de8:	cmp	x24, x20
  406dec:	b.le	406e8c <error@@Base+0x306c>
  406df0:	stp	x21, x22, [sp, #32]
  406df4:	add	x22, x19, #0x20
  406df8:	mov	w21, #0xffffffff            	// #-1
  406dfc:	nop
  406e00:	ldr	x4, [x19, #120]
  406e04:	sub	x2, x24, x20
  406e08:	ldr	x23, [x19, #32]
  406e0c:	cbnz	x4, 406ee8 <error@@Base+0x30c8>
  406e10:	ldr	x0, [x19, #40]
  406e14:	ldr	x1, [x19]
  406e18:	add	x0, x20, x0
  406e1c:	add	x1, x1, x0
  406e20:	mov	x3, x22
  406e24:	add	x0, sp, #0x4c
  406e28:	bl	406380 <error@@Base+0x2560>
  406e2c:	sub	x1, x0, #0x1
  406e30:	cmn	x1, #0x3
  406e34:	b.hi	406ea0 <error@@Base+0x3080>  // b.pmore
  406e38:	cmn	x0, #0x2
  406e3c:	b.eq	406f64 <error@@Base+0x3144>  // b.none
  406e40:	ldr	x1, [x19, #16]
  406e44:	add	x0, x20, x0
  406e48:	ldr	w3, [sp, #76]
  406e4c:	add	x4, x20, #0x1
  406e50:	lsl	x2, x20, #2
  406e54:	cmp	x4, x0
  406e58:	str	w3, [x1, x20, lsl #2]
  406e5c:	b.ge	406ee0 <error@@Base+0x30c0>  // b.tcont
  406e60:	add	x3, x2, #0x4
  406e64:	add	x2, x1, x0, lsl #2
  406e68:	add	x1, x1, x3
  406e6c:	nop
  406e70:	str	w21, [x1], #4
  406e74:	cmp	x2, x1
  406e78:	b.ne	406e70 <error@@Base+0x3050>  // b.any
  406e7c:	mov	x20, x0
  406e80:	cmp	x20, x24
  406e84:	b.lt	406e00 <error@@Base+0x2fe0>  // b.tstop
  406e88:	ldp	x21, x22, [sp, #32]
  406e8c:	ldp	x23, x24, [sp, #48]
  406e90:	stp	x20, x20, [x19, #48]
  406e94:	ldp	x19, x20, [sp, #16]
  406e98:	ldp	x29, x30, [sp], #144
  406e9c:	ret
  406ea0:	ldr	x0, [x19]
  406ea4:	ldr	x2, [x19, #40]
  406ea8:	add	x0, x0, x20
  406eac:	ldr	x1, [x19, #120]
  406eb0:	ldrb	w3, [x0, x2]
  406eb4:	str	w3, [sp, #76]
  406eb8:	cbnz	x1, 406f90 <error@@Base+0x3170>
  406ebc:	ldr	x1, [x19, #16]
  406ec0:	str	x23, [x19, #32]
  406ec4:	add	x4, x20, #0x1
  406ec8:	mov	x0, #0x1                   	// #1
  406ecc:	add	x0, x20, x0
  406ed0:	lsl	x2, x20, #2
  406ed4:	str	w3, [x1, x20, lsl #2]
  406ed8:	cmp	x4, x0
  406edc:	b.lt	406e60 <error@@Base+0x3040>  // b.tstop
  406ee0:	mov	x20, x4
  406ee4:	b	406e80 <error@@Base+0x3060>
  406ee8:	ldr	w0, [x19, #144]
  406eec:	cmp	w0, #0x0
  406ef0:	b.le	406f5c <error@@Base+0x313c>
  406ef4:	cmp	x2, #0x0
  406ef8:	b.le	406f5c <error@@Base+0x313c>
  406efc:	mov	x1, #0x1                   	// #1
  406f00:	b	406f14 <error@@Base+0x30f4>
  406f04:	cmp	x2, x1
  406f08:	b.eq	406f5c <error@@Base+0x313c>  // b.none
  406f0c:	ldr	x4, [x19, #120]
  406f10:	mov	x1, x7
  406f14:	ldr	x0, [x19]
  406f18:	add	x3, sp, #0x50
  406f1c:	add	x5, x3, x1
  406f20:	add	x7, x1, #0x1
  406f24:	ldr	x3, [x19, #40]
  406f28:	add	x0, x0, x20
  406f2c:	add	x0, x0, x1
  406f30:	add	x0, x0, x3
  406f34:	ldr	x3, [x19, #8]
  406f38:	ldurb	w6, [x0, #-1]
  406f3c:	add	x0, x3, x20
  406f40:	add	x0, x0, x1
  406f44:	ldrb	w3, [x4, x6]
  406f48:	sturb	w3, [x0, #-1]
  406f4c:	sturb	w3, [x5, #-1]
  406f50:	ldr	w0, [x19, #144]
  406f54:	cmp	w0, w1
  406f58:	b.gt	406f04 <error@@Base+0x30e4>
  406f5c:	add	x1, sp, #0x50
  406f60:	b	406e20 <error@@Base+0x3000>
  406f64:	ldr	x1, [x19, #64]
  406f68:	ldr	x0, [x19, #88]
  406f6c:	cmp	x1, x0
  406f70:	b.ge	406ea0 <error@@Base+0x3080>  // b.tcont
  406f74:	ldp	x21, x22, [sp, #32]
  406f78:	str	x23, [x19, #32]
  406f7c:	ldp	x23, x24, [sp, #48]
  406f80:	stp	x20, x20, [x19, #48]
  406f84:	ldp	x19, x20, [sp, #16]
  406f88:	ldp	x29, x30, [sp], #144
  406f8c:	ret
  406f90:	and	x3, x3, #0xff
  406f94:	ldrb	w3, [x1, x3]
  406f98:	str	w3, [sp, #76]
  406f9c:	b	406ebc <error@@Base+0x309c>
  406fa0:	stp	x29, x30, [sp, #-192]!
  406fa4:	mov	x29, sp
  406fa8:	stp	x19, x20, [sp, #16]
  406fac:	mov	x19, x0
  406fb0:	stp	x21, x22, [sp, #32]
  406fb4:	ldrb	w1, [x0, #138]
  406fb8:	ldr	x21, [x0, #64]
  406fbc:	ldr	x0, [x0, #88]
  406fc0:	ldr	x20, [x19, #48]
  406fc4:	cmp	x21, x0
  406fc8:	csel	x21, x21, x0, le
  406fcc:	cbnz	w1, 406fd8 <error@@Base+0x31b8>
  406fd0:	ldr	x0, [x19, #120]
  406fd4:	cbz	x0, 407128 <error@@Base+0x3308>
  406fd8:	ldr	x22, [x19, #56]
  406fdc:	cmp	x21, x20
  406fe0:	b.le	407110 <error@@Base+0x32f0>
  406fe4:	stp	x23, x24, [sp, #48]
  406fe8:	add	x24, x19, #0x20
  406fec:	add	x0, sp, #0x74
  406ff0:	stp	x25, x26, [sp, #64]
  406ff4:	sub	x26, x21, x20
  406ff8:	stp	x27, x28, [sp, #80]
  406ffc:	str	x0, [sp, #104]
  407000:	ldr	x2, [x19, #120]
  407004:	ldr	x0, [x19, #32]
  407008:	str	x0, [sp, #120]
  40700c:	cbnz	x2, 407308 <error@@Base+0x34e8>
  407010:	ldr	x0, [x19, #40]
  407014:	ldr	x25, [x19]
  407018:	add	x0, x22, x0
  40701c:	add	x25, x25, x0
  407020:	ldr	x0, [sp, #104]
  407024:	mov	x3, x24
  407028:	mov	x2, x26
  40702c:	mov	x1, x25
  407030:	bl	406380 <error@@Base+0x2560>
  407034:	sub	x28, x0, #0x1
  407038:	mov	x23, x0
  40703c:	cmn	x28, #0x4
  407040:	b.hi	40739c <error@@Base+0x357c>  // b.pmore
  407044:	ldr	w27, [sp, #116]
  407048:	mov	x26, x20
  40704c:	mov	w0, w27
  407050:	bl	401ae0 <towupper@plt>
  407054:	mov	w24, w0
  407058:	cmp	w27, w0
  40705c:	b.eq	407374 <error@@Base+0x3554>  // b.none
  407060:	add	x3, sp, #0x80
  407064:	add	x2, sp, #0x78
  407068:	mov	x0, x3
  40706c:	mov	w1, w24
  407070:	str	x3, [sp, #104]
  407074:	bl	401b70 <wcrtomb@plt>
  407078:	mov	x27, x0
  40707c:	cmp	x23, x0
  407080:	ldr	x3, [sp, #104]
  407084:	b.ne	407438 <error@@Base+0x3618>  // b.any
  407088:	ldr	x0, [x19, #8]
  40708c:	mov	x1, x3
  407090:	mov	x2, x23
  407094:	add	x0, x0, x20
  407098:	bl	401710 <memcpy@plt>
  40709c:	ldrb	w0, [x19, #140]
  4070a0:	cbnz	w0, 407410 <error@@Base+0x35f0>
  4070a4:	add	x0, x23, x22
  4070a8:	ldr	x1, [x19, #16]
  4070ac:	add	x20, x20, #0x1
  4070b0:	add	x23, x23, x26
  4070b4:	mov	x22, x0
  4070b8:	cmp	x20, x23
  4070bc:	lsl	x0, x26, #2
  4070c0:	str	w24, [x1, x26, lsl #2]
  4070c4:	b.ge	40738c <error@@Base+0x356c>  // b.tcont
  4070c8:	add	x0, x0, #0x4
  4070cc:	add	x2, x1, x23, lsl #2
  4070d0:	add	x0, x1, x0
  4070d4:	mov	w1, #0xffffffff            	// #-1
  4070d8:	str	w1, [x0], #4
  4070dc:	cmp	x2, x0
  4070e0:	b.ne	4070d8 <error@@Base+0x32b8>  // b.any
  4070e4:	mov	x20, x23
  4070e8:	ldp	x23, x24, [sp, #48]
  4070ec:	ldp	x25, x26, [sp, #64]
  4070f0:	ldp	x27, x28, [sp, #80]
  4070f4:	b	406fdc <error@@Base+0x31bc>
  4070f8:	ldr	x0, [sp, #120]
  4070fc:	ldp	x23, x24, [sp, #48]
  407100:	ldp	x25, x26, [sp, #64]
  407104:	ldp	x27, x28, [sp, #80]
  407108:	str	x0, [x19, #32]
  40710c:	nop
  407110:	mov	w0, #0x0                   	// #0
  407114:	stp	x20, x22, [x19, #48]
  407118:	ldp	x19, x20, [sp, #16]
  40711c:	ldp	x21, x22, [sp, #32]
  407120:	ldp	x29, x30, [sp], #192
  407124:	ret
  407128:	ldrb	w0, [x19, #140]
  40712c:	cbnz	w0, 406fd8 <error@@Base+0x31b8>
  407130:	cmp	x20, x21
  407134:	b.ge	407244 <error@@Base+0x3424>  // b.tcont
  407138:	stp	x23, x24, [sp, #48]
  40713c:	add	x24, x19, #0x20
  407140:	mov	w23, #0xffffffff            	// #-1
  407144:	stp	x25, x26, [sp, #64]
  407148:	stp	x27, x28, [sp, #80]
  40714c:	nop
  407150:	mov	x25, x20
  407154:	ldr	x27, [x19]
  407158:	ldr	x22, [x19, #40]
  40715c:	add	x0, x27, x22
  407160:	ldrb	w26, [x0, x20]
  407164:	tbnz	w26, #7, 407174 <error@@Base+0x3354>
  407168:	mov	x0, x24
  40716c:	bl	401980 <mbsinit@plt>
  407170:	cbnz	w0, 407270 <error@@Base+0x3450>
  407174:	ldr	x4, [x19, #32]
  407178:	add	x22, x22, x20
  40717c:	sub	x26, x21, x20
  407180:	add	x1, x27, x22
  407184:	mov	x2, x26
  407188:	mov	x3, x24
  40718c:	add	x0, sp, #0x74
  407190:	str	x4, [sp, #120]
  407194:	bl	406380 <error@@Base+0x2560>
  407198:	mov	x22, x0
  40719c:	add	x0, sp, #0x74
  4071a0:	str	x0, [sp, #104]
  4071a4:	sub	x0, x22, #0x1
  4071a8:	cmn	x0, #0x4
  4071ac:	b.hi	407298 <error@@Base+0x3478>  // b.pmore
  4071b0:	ldr	w28, [sp, #116]
  4071b4:	mov	w0, w28
  4071b8:	bl	401ae0 <towupper@plt>
  4071bc:	mov	w27, w0
  4071c0:	cmp	w28, w0
  4071c4:	b.eq	407250 <error@@Base+0x3430>  // b.none
  4071c8:	mov	w1, w0
  4071cc:	add	x2, sp, #0x78
  4071d0:	add	x0, sp, #0x80
  4071d4:	bl	401b70 <wcrtomb@plt>
  4071d8:	cmp	x22, x0
  4071dc:	b.ne	40736c <error@@Base+0x354c>  // b.any
  4071e0:	ldr	x0, [x19, #8]
  4071e4:	mov	x2, x22
  4071e8:	add	x1, sp, #0x80
  4071ec:	add	x0, x0, x20
  4071f0:	bl	401710 <memcpy@plt>
  4071f4:	ldr	x1, [x19, #16]
  4071f8:	add	x20, x20, #0x1
  4071fc:	add	x22, x22, x25
  407200:	lsl	x0, x25, #2
  407204:	cmp	x20, x22
  407208:	str	w27, [x1, x25, lsl #2]
  40720c:	b.ge	407230 <error@@Base+0x3410>  // b.tcont
  407210:	add	x2, x0, #0x4
  407214:	add	x0, x1, x22, lsl #2
  407218:	add	x1, x1, x2
  40721c:	nop
  407220:	str	w23, [x1], #4
  407224:	cmp	x0, x1
  407228:	b.ne	407220 <error@@Base+0x3400>  // b.any
  40722c:	mov	x20, x22
  407230:	cmp	x20, x21
  407234:	b.lt	407150 <error@@Base+0x3330>  // b.tstop
  407238:	ldp	x23, x24, [sp, #48]
  40723c:	ldp	x25, x26, [sp, #64]
  407240:	ldp	x27, x28, [sp, #80]
  407244:	mov	w0, #0x0                   	// #0
  407248:	stp	x20, x20, [x19, #48]
  40724c:	b	407118 <error@@Base+0x32f8>
  407250:	ldp	x3, x0, [x19]
  407254:	mov	x2, x22
  407258:	ldr	x1, [x19, #40]
  40725c:	add	x1, x20, x1
  407260:	add	x1, x3, x1
  407264:	add	x0, x0, x20
  407268:	bl	401710 <memcpy@plt>
  40726c:	b	4071f4 <error@@Base+0x33d4>
  407270:	bl	4018e0 <__ctype_toupper_loc@plt>
  407274:	ldr	x0, [x0]
  407278:	ldr	x1, [x19, #8]
  40727c:	ldr	w0, [x0, x26, lsl #2]
  407280:	strb	w0, [x1, x20]
  407284:	ldp	x1, x0, [x19, #8]
  407288:	ldrb	w1, [x1, x20]
  40728c:	str	w1, [x0, x20, lsl #2]
  407290:	add	x20, x20, #0x1
  407294:	b	407230 <error@@Base+0x3410>
  407298:	cmn	x0, #0x3
  40729c:	b.eq	4072d4 <error@@Base+0x34b4>  // b.none
  4072a0:	ldp	x0, x1, [x19]
  4072a4:	cmn	x22, #0x1
  4072a8:	ldr	x2, [x19, #40]
  4072ac:	add	x0, x0, x20
  4072b0:	ldrb	w0, [x0, x2]
  4072b4:	strb	w0, [x1, x20]
  4072b8:	add	x20, x20, #0x1
  4072bc:	ldr	x1, [x19, #16]
  4072c0:	str	w0, [x1, x25, lsl #2]
  4072c4:	b.ne	407230 <error@@Base+0x3410>  // b.any
  4072c8:	ldr	x0, [sp, #120]
  4072cc:	str	x0, [x19, #32]
  4072d0:	b	407230 <error@@Base+0x3410>
  4072d4:	ldr	x1, [x19, #64]
  4072d8:	ldr	x0, [x19, #88]
  4072dc:	cmp	x1, x0
  4072e0:	b.lt	407524 <error@@Base+0x3704>  // b.tstop
  4072e4:	ldp	x0, x1, [x19]
  4072e8:	ldr	x2, [x19, #40]
  4072ec:	add	x0, x0, x20
  4072f0:	ldrb	w0, [x0, x2]
  4072f4:	strb	w0, [x1, x20]
  4072f8:	add	x20, x20, #0x1
  4072fc:	ldr	x1, [x19, #16]
  407300:	str	w0, [x1, x25, lsl #2]
  407304:	b	407230 <error@@Base+0x3410>
  407308:	ldr	w7, [x19, #144]
  40730c:	cmp	w7, #0x0
  407310:	b.le	407568 <error@@Base+0x3748>
  407314:	cmp	x26, #0x0
  407318:	b.le	407568 <error@@Base+0x3748>
  40731c:	ldr	x1, [x19, #40]
  407320:	add	x3, sp, #0x80
  407324:	ldr	x6, [x19]
  407328:	add	x1, x22, x1
  40732c:	sub	x1, x1, #0x1
  407330:	mov	x0, #0x1                   	// #1
  407334:	add	x6, x6, x1
  407338:	b	407348 <error@@Base+0x3528>
  40733c:	cmp	x26, x0
  407340:	mov	x0, x4
  407344:	b.eq	407364 <error@@Base+0x3544>  // b.none
  407348:	ldrb	w5, [x6, x0]
  40734c:	add	x1, x3, x0
  407350:	cmp	w7, w0
  407354:	add	x4, x0, #0x1
  407358:	ldrb	w5, [x2, x5]
  40735c:	sturb	w5, [x1, #-1]
  407360:	b.gt	40733c <error@@Base+0x351c>
  407364:	mov	x25, x3
  407368:	b	407020 <error@@Base+0x3200>
  40736c:	mov	x22, x20
  407370:	b	407000 <error@@Base+0x31e0>
  407374:	ldr	x0, [x19, #8]
  407378:	mov	x1, x25
  40737c:	mov	x2, x23
  407380:	add	x0, x0, x20
  407384:	bl	401710 <memcpy@plt>
  407388:	b	40709c <error@@Base+0x327c>
  40738c:	ldp	x23, x24, [sp, #48]
  407390:	ldp	x25, x26, [sp, #64]
  407394:	ldp	x27, x28, [sp, #80]
  407398:	b	406fdc <error@@Base+0x31bc>
  40739c:	cmn	x28, #0x3
  4073a0:	b.ne	4073b4 <error@@Base+0x3594>  // b.any
  4073a4:	ldr	x1, [x19, #64]
  4073a8:	ldr	x0, [x19, #88]
  4073ac:	cmp	x1, x0
  4073b0:	b.lt	4070f8 <error@@Base+0x32d8>  // b.tstop
  4073b4:	ldr	x0, [x19]
  4073b8:	ldr	x2, [x19, #40]
  4073bc:	add	x0, x0, x22
  4073c0:	ldr	x1, [x19, #120]
  4073c4:	ldrb	w0, [x0, x2]
  4073c8:	cbnz	x1, 407580 <error@@Base+0x3760>
  4073cc:	ldr	x1, [x19, #8]
  4073d0:	mov	x2, x20
  4073d4:	strb	w0, [x1, x20]
  4073d8:	ldrb	w1, [x19, #140]
  4073dc:	cbnz	w1, 407574 <error@@Base+0x3754>
  4073e0:	ldr	x1, [x19, #16]
  4073e4:	add	x22, x22, #0x1
  4073e8:	add	x20, x20, #0x1
  4073ec:	cmn	x23, #0x1
  4073f0:	str	w0, [x1, x2, lsl #2]
  4073f4:	b.ne	40738c <error@@Base+0x356c>  // b.any
  4073f8:	ldr	x0, [sp, #120]
  4073fc:	ldp	x23, x24, [sp, #48]
  407400:	ldp	x25, x26, [sp, #64]
  407404:	ldp	x27, x28, [sp, #80]
  407408:	str	x0, [x19, #32]
  40740c:	b	406fdc <error@@Base+0x31bc>
  407410:	ldr	x1, [x19, #24]
  407414:	neg	x2, x22, lsl #3
  407418:	add	x2, x2, x20, lsl #3
  40741c:	add	x0, x23, x22
  407420:	add	x1, x1, x2
  407424:	str	x22, [x1, x22, lsl #3]
  407428:	add	x22, x22, #0x1
  40742c:	cmp	x0, x22
  407430:	b.ne	407424 <error@@Base+0x3604>  // b.any
  407434:	b	4070a8 <error@@Base+0x3288>
  407438:	cmn	x0, #0x1
  40743c:	b.eq	407374 <error@@Base+0x3554>  // b.none
  407440:	add	x25, x0, x20
  407444:	ldr	x0, [x19, #64]
  407448:	cmp	x25, x0
  40744c:	b.hi	4070f8 <error@@Base+0x32d8>  // b.pmore
  407450:	ldr	x1, [x19, #24]
  407454:	cbz	x1, 40753c <error@@Base+0x371c>
  407458:	ldrb	w0, [x19, #140]
  40745c:	cbnz	w0, 407484 <error@@Base+0x3664>
  407460:	cbz	x20, 40747c <error@@Base+0x365c>
  407464:	ldr	x1, [x19, #24]
  407468:	mov	x0, #0x0                   	// #0
  40746c:	str	x0, [x1, x0, lsl #3]
  407470:	add	x0, x0, #0x1
  407474:	cmp	x0, x20
  407478:	b.ne	40746c <error@@Base+0x364c>  // b.any
  40747c:	mov	w0, #0x1                   	// #1
  407480:	strb	w0, [x19, #140]
  407484:	ldr	x0, [x19, #8]
  407488:	mov	x1, x3
  40748c:	mov	x2, x27
  407490:	add	x0, x0, x20
  407494:	bl	401710 <memcpy@plt>
  407498:	ldp	x2, x1, [x19, #16]
  40749c:	str	w24, [x2, x20, lsl #2]
  4074a0:	cmp	x27, #0x1
  4074a4:	mov	x0, #0x1                   	// #1
  4074a8:	mov	w4, #0xffffffff            	// #-1
  4074ac:	str	x22, [x1, x20, lsl #3]
  4074b0:	add	x2, x2, x20, lsl #2
  4074b4:	add	x1, x1, x20, lsl #3
  4074b8:	b.ls	4074dc <error@@Base+0x36bc>  // b.plast
  4074bc:	cmp	x0, x23
  4074c0:	csel	x3, x28, x0, cs  // cs = hs, nlast
  4074c4:	add	x3, x3, x22
  4074c8:	str	x3, [x1, x0, lsl #3]
  4074cc:	str	w4, [x2, x0, lsl #2]
  4074d0:	add	x0, x0, #0x1
  4074d4:	cmp	x27, x0
  4074d8:	b.ne	4074bc <error@@Base+0x369c>  // b.any
  4074dc:	ldp	x0, x1, [x19, #88]
  4074e0:	sub	x27, x27, x23
  4074e4:	add	x0, x27, x0
  4074e8:	str	x0, [x19, #88]
  4074ec:	cmp	x22, x1
  4074f0:	b.ge	407500 <error@@Base+0x36e0>  // b.tcont
  4074f4:	ldr	x1, [x19, #104]
  4074f8:	add	x27, x1, x27
  4074fc:	str	x27, [x19, #104]
  407500:	ldr	x21, [x19, #64]
  407504:	mov	x20, x25
  407508:	add	x22, x23, x22
  40750c:	cmp	x21, x0
  407510:	csel	x21, x21, x0, le
  407514:	ldp	x23, x24, [sp, #48]
  407518:	ldp	x25, x26, [sp, #64]
  40751c:	ldp	x27, x28, [sp, #80]
  407520:	b	406fdc <error@@Base+0x31bc>
  407524:	ldr	x0, [sp, #120]
  407528:	ldp	x23, x24, [sp, #48]
  40752c:	ldp	x25, x26, [sp, #64]
  407530:	ldp	x27, x28, [sp, #80]
  407534:	str	x0, [x19, #32]
  407538:	b	407244 <error@@Base+0x3424>
  40753c:	lsl	x0, x0, #3
  407540:	str	x3, [sp, #104]
  407544:	bl	401840 <malloc@plt>
  407548:	str	x0, [x19, #24]
  40754c:	ldr	x3, [sp, #104]
  407550:	cbnz	x0, 407458 <error@@Base+0x3638>
  407554:	mov	w0, #0xc                   	// #12
  407558:	ldp	x23, x24, [sp, #48]
  40755c:	ldp	x25, x26, [sp, #64]
  407560:	ldp	x27, x28, [sp, #80]
  407564:	b	407118 <error@@Base+0x32f8>
  407568:	add	x3, sp, #0x80
  40756c:	mov	x25, x3
  407570:	b	407020 <error@@Base+0x3200>
  407574:	ldr	x1, [x19, #24]
  407578:	str	x22, [x1, x20, lsl #3]
  40757c:	b	4073e0 <error@@Base+0x35c0>
  407580:	and	x0, x0, #0xff
  407584:	ldrb	w0, [x1, x0]
  407588:	b	4073cc <error@@Base+0x35ac>
  40758c:	nop
  407590:	stp	x29, x30, [sp, #-32]!
  407594:	mov	x3, #0xffffffffffffffe     	// #1152921504606846974
  407598:	mov	x29, sp
  40759c:	ldr	x2, [x0, #64]
  4075a0:	stp	x19, x20, [sp, #16]
  4075a4:	cmp	x2, x3
  4075a8:	b.hi	4076bc <error@@Base+0x389c>  // b.pmore
  4075ac:	ldr	x3, [x0, #88]
  4075b0:	lsl	x2, x2, #1
  4075b4:	sxtw	x1, w1
  4075b8:	mov	x19, x0
  4075bc:	cmp	x2, x3
  4075c0:	csel	x2, x2, x3, le
  4075c4:	cmp	x2, x1
  4075c8:	csel	x1, x2, x1, ge  // ge = tcont
  4075cc:	bl	4069c0 <error@@Base+0x2ba0>
  4075d0:	mov	w20, w0
  4075d4:	cbnz	w0, 407624 <error@@Base+0x3804>
  4075d8:	ldr	x0, [x19, #184]
  4075dc:	cbz	x0, 4075f8 <error@@Base+0x37d8>
  4075e0:	ldr	x1, [x19, #64]
  4075e4:	add	x1, x1, #0x1
  4075e8:	lsl	x1, x1, #3
  4075ec:	bl	4018d0 <realloc@plt>
  4075f0:	cbz	x0, 4076bc <error@@Base+0x389c>
  4075f4:	str	x0, [x19, #184]
  4075f8:	ldrb	w0, [x19, #136]
  4075fc:	ldr	w1, [x19, #144]
  407600:	cmp	w1, #0x1
  407604:	cbz	w0, 407634 <error@@Base+0x3814>
  407608:	mov	x0, x19
  40760c:	b.le	4076a8 <error@@Base+0x3888>
  407610:	ldp	x19, x20, [sp, #16]
  407614:	ldp	x29, x30, [sp], #32
  407618:	b	406fa0 <error@@Base+0x3180>
  40761c:	mov	x5, x1
  407620:	stp	x5, x5, [x19, #48]
  407624:	mov	w0, w20
  407628:	ldp	x19, x20, [sp, #16]
  40762c:	ldp	x29, x30, [sp], #32
  407630:	ret
  407634:	b.gt	407690 <error@@Base+0x3870>
  407638:	ldr	x0, [x19, #120]
  40763c:	cbz	x0, 407624 <error@@Base+0x3804>
  407640:	ldr	x5, [x19, #64]
  407644:	ldr	x2, [x19, #88]
  407648:	ldr	x1, [x19, #48]
  40764c:	cmp	x5, x2
  407650:	csel	x5, x5, x2, le
  407654:	cmp	x5, x1
  407658:	b.gt	407664 <error@@Base+0x3844>
  40765c:	b	40761c <error@@Base+0x37fc>
  407660:	ldr	x0, [x19, #120]
  407664:	ldp	x2, x3, [x19]
  407668:	ldr	x4, [x19, #40]
  40766c:	add	x2, x2, x1
  407670:	ldrb	w2, [x2, x4]
  407674:	ldrb	w0, [x0, x2]
  407678:	strb	w0, [x3, x1]
  40767c:	add	x1, x1, #0x1
  407680:	cmp	x5, x1
  407684:	b.ne	407660 <error@@Base+0x3840>  // b.any
  407688:	stp	x5, x5, [x19, #48]
  40768c:	b	407624 <error@@Base+0x3804>
  407690:	mov	x0, x19
  407694:	bl	406dc0 <error@@Base+0x2fa0>
  407698:	mov	w0, w20
  40769c:	ldp	x19, x20, [sp, #16]
  4076a0:	ldp	x29, x30, [sp], #32
  4076a4:	ret
  4076a8:	bl	406d20 <error@@Base+0x2f00>
  4076ac:	mov	w0, w20
  4076b0:	ldp	x19, x20, [sp, #16]
  4076b4:	ldp	x29, x30, [sp], #32
  4076b8:	ret
  4076bc:	mov	w20, #0xc                   	// #12
  4076c0:	mov	w0, w20
  4076c4:	ldp	x19, x20, [sp, #16]
  4076c8:	ldp	x29, x30, [sp], #32
  4076cc:	ret
  4076d0:	stp	x29, x30, [sp, #-48]!
  4076d4:	mov	x29, sp
  4076d8:	stp	x19, x20, [sp, #16]
  4076dc:	mov	x19, x0
  4076e0:	mov	x20, x1
  4076e4:	ldr	x0, [x0, #64]
  4076e8:	str	x21, [sp, #32]
  4076ec:	ldr	x21, [x19, #192]
  4076f0:	cmp	x0, x1
  4076f4:	b.gt	407730 <error@@Base+0x3910>
  4076f8:	ldr	x1, [x19, #88]
  4076fc:	cmp	x0, x1
  407700:	b.ge	407730 <error@@Base+0x3910>  // b.tcont
  407704:	add	w1, w20, #0x1
  407708:	mov	x0, x19
  40770c:	bl	407590 <error@@Base+0x3770>
  407710:	cbnz	w0, 407720 <error@@Base+0x3900>
  407714:	cmp	x21, x20
  407718:	mov	w0, #0x0                   	// #0
  40771c:	b.lt	40775c <error@@Base+0x393c>  // b.tstop
  407720:	ldp	x19, x20, [sp, #16]
  407724:	ldr	x21, [sp, #32]
  407728:	ldp	x29, x30, [sp], #48
  40772c:	ret
  407730:	ldr	x0, [x19, #48]
  407734:	cmp	x0, x20
  407738:	b.gt	407714 <error@@Base+0x38f4>
  40773c:	ldr	x1, [x19, #88]
  407740:	cmp	x0, x1
  407744:	b.ge	407714 <error@@Base+0x38f4>  // b.tcont
  407748:	add	w1, w20, #0x1
  40774c:	mov	x0, x19
  407750:	bl	407590 <error@@Base+0x3770>
  407754:	cbz	w0, 407714 <error@@Base+0x38f4>
  407758:	b	407720 <error@@Base+0x3900>
  40775c:	ldr	x0, [x19, #184]
  407760:	add	x3, x21, #0x1
  407764:	sub	x2, x20, x21
  407768:	mov	w1, #0x0                   	// #0
  40776c:	lsl	x2, x2, #3
  407770:	add	x0, x0, x3, lsl #3
  407774:	bl	4018b0 <memset@plt>
  407778:	str	x20, [x19, #192]
  40777c:	mov	w0, #0x0                   	// #0
  407780:	ldp	x19, x20, [sp, #16]
  407784:	ldr	x21, [sp, #32]
  407788:	ldp	x29, x30, [sp], #48
  40778c:	ret
  407790:	stp	x29, x30, [sp, #-32]!
  407794:	mov	x29, sp
  407798:	str	x19, [sp, #16]
  40779c:	mov	x19, x0
  4077a0:	ldr	x0, [x0]
  4077a4:	bl	401a20 <free@plt>
  4077a8:	ldr	x0, [x19, #8]
  4077ac:	bl	401a20 <free@plt>
  4077b0:	ldr	x0, [x19, #16]
  4077b4:	bl	401a20 <free@plt>
  4077b8:	ldr	x0, [x19, #24]
  4077bc:	bl	401a20 <free@plt>
  4077c0:	mov	x0, x19
  4077c4:	ldr	x19, [sp, #16]
  4077c8:	ldp	x29, x30, [sp], #32
  4077cc:	b	401a20 <free@plt>
  4077d0:	ldr	w1, [x0, #8]
  4077d4:	and	w1, w1, #0x7ffff
  4077d8:	and	w1, w1, #0xfffc00ff
  4077dc:	cmp	w1, #0x6
  4077e0:	b.eq	4077f0 <error@@Base+0x39d0>  // b.none
  4077e4:	cmp	w1, #0x3
  4077e8:	b.eq	4077f8 <error@@Base+0x39d8>  // b.none
  4077ec:	ret
  4077f0:	ldr	x0, [x0]
  4077f4:	b	407790 <error@@Base+0x3970>
  4077f8:	ldr	x0, [x0]
  4077fc:	b	401a20 <free@plt>
  407800:	stp	x29, x30, [sp, #-16]!
  407804:	add	x0, x1, #0x28
  407808:	mov	x29, sp
  40780c:	bl	4077d0 <error@@Base+0x39b0>
  407810:	mov	w0, #0x0                   	// #0
  407814:	ldp	x29, x30, [sp], #16
  407818:	ret
  40781c:	nop
  407820:	stp	x29, x30, [sp, #-96]!
  407824:	mov	x29, sp
  407828:	stp	x21, x22, [sp, #32]
  40782c:	ldp	x21, x4, [x0, #8]
  407830:	stp	x19, x20, [sp, #16]
  407834:	mov	x19, x0
  407838:	stp	x23, x24, [sp, #48]
  40783c:	mov	x20, x2
  407840:	mov	x24, x1
  407844:	stp	x25, x26, [sp, #64]
  407848:	and	w25, w2, #0xff
  40784c:	cmp	x4, x21
  407850:	b.cs	4078fc <error@@Base+0x3adc>  // b.hs, b.nlast
  407854:	ldr	x22, [x0, #24]
  407858:	ldr	x21, [x0, #40]
  40785c:	lsl	x3, x4, #4
  407860:	ldr	x5, [x19]
  407864:	and	w1, w20, #0xfffc00ff
  407868:	cmp	w25, #0x6
  40786c:	add	x2, x5, x3
  407870:	cset	w0, eq  // eq = none
  407874:	str	x24, [x5, x3]
  407878:	cmp	w25, #0x5
  40787c:	str	x20, [x2, #8]
  407880:	str	w1, [x2, #8]
  407884:	b.ne	407894 <error@@Base+0x3a74>  // b.any
  407888:	ldr	w0, [x19, #180]
  40788c:	cmp	w0, #0x1
  407890:	cset	w0, gt
  407894:	ldrb	w1, [x2, #10]
  407898:	mov	x3, #0xffffffffffffffff    	// #-1
  40789c:	bfi	w1, w0, #4, #1
  4078a0:	strb	w1, [x2, #10]
  4078a4:	str	x3, [x22, x4, lsl #3]
  4078a8:	ldr	x0, [x19, #16]
  4078ac:	add	x0, x0, x0, lsl #1
  4078b0:	add	x0, x21, x0, lsl #3
  4078b4:	stp	xzr, xzr, [x0]
  4078b8:	str	xzr, [x0, #16]
  4078bc:	ldr	x0, [x19, #16]
  4078c0:	ldr	x1, [x19, #48]
  4078c4:	add	x0, x0, x0, lsl #1
  4078c8:	add	x0, x1, x0, lsl #3
  4078cc:	stp	xzr, xzr, [x0]
  4078d0:	str	xzr, [x0, #16]
  4078d4:	ldr	x1, [x19, #16]
  4078d8:	mov	x0, x1
  4078dc:	add	x1, x1, #0x1
  4078e0:	str	x1, [x19, #16]
  4078e4:	ldp	x19, x20, [sp, #16]
  4078e8:	ldp	x21, x22, [sp, #32]
  4078ec:	ldp	x23, x24, [sp, #48]
  4078f0:	ldp	x25, x26, [sp, #64]
  4078f4:	ldp	x29, x30, [sp], #96
  4078f8:	ret
  4078fc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407900:	lsl	x23, x21, #1
  407904:	movk	x0, #0xaaa, lsl #48
  407908:	cmp	x0, x21, lsl #1
  40790c:	b.cc	4079a8 <error@@Base+0x3b88>  // b.lo, b.ul, b.last
  407910:	ldr	x0, [x19]
  407914:	lsl	x1, x21, #5
  407918:	bl	4018d0 <realloc@plt>
  40791c:	mov	x1, x0
  407920:	cbz	x0, 4079a8 <error@@Base+0x3b88>
  407924:	ldr	x0, [x19, #24]
  407928:	str	x27, [sp, #80]
  40792c:	str	x1, [x19]
  407930:	lsl	x26, x21, #4
  407934:	mov	x1, x26
  407938:	add	x21, x23, x21
  40793c:	bl	4018d0 <realloc@plt>
  407940:	mov	x22, x0
  407944:	ldr	x0, [x19, #32]
  407948:	mov	x1, x26
  40794c:	lsl	x21, x21, #4
  407950:	bl	4018d0 <realloc@plt>
  407954:	mov	x26, x0
  407958:	ldr	x0, [x19, #40]
  40795c:	mov	x1, x21
  407960:	bl	4018d0 <realloc@plt>
  407964:	mov	x1, x21
  407968:	mov	x21, x0
  40796c:	ldr	x0, [x19, #48]
  407970:	bl	4018d0 <realloc@plt>
  407974:	mov	x27, x0
  407978:	cmp	x22, #0x0
  40797c:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  407980:	b.eq	4079b0 <error@@Base+0x3b90>  // b.none
  407984:	cmp	x21, #0x0
  407988:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40798c:	b.eq	4079b0 <error@@Base+0x3b90>  // b.none
  407990:	str	x23, [x19, #8]
  407994:	stp	x22, x26, [x19, #24]
  407998:	stp	x21, x0, [x19, #40]
  40799c:	ldr	x4, [x19, #16]
  4079a0:	ldr	x27, [sp, #80]
  4079a4:	b	40785c <error@@Base+0x3a3c>
  4079a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4079ac:	b	4078e4 <error@@Base+0x3ac4>
  4079b0:	mov	x0, x22
  4079b4:	bl	401a20 <free@plt>
  4079b8:	mov	x0, x26
  4079bc:	bl	401a20 <free@plt>
  4079c0:	mov	x0, x21
  4079c4:	bl	401a20 <free@plt>
  4079c8:	mov	x0, x27
  4079cc:	bl	401a20 <free@plt>
  4079d0:	mov	x0, #0xffffffffffffffff    	// #-1
  4079d4:	ldr	x27, [sp, #80]
  4079d8:	b	4078e4 <error@@Base+0x3ac4>
  4079dc:	nop
  4079e0:	stp	x29, x30, [sp, #-48]!
  4079e4:	mov	x29, sp
  4079e8:	stp	x19, x20, [sp, #16]
  4079ec:	mov	x20, x1
  4079f0:	mov	x19, x0
  4079f4:	stp	x21, x22, [sp, #32]
  4079f8:	lsl	x21, x1, #4
  4079fc:	mov	w22, w2
  407a00:	ldr	x1, [x0]
  407a04:	add	x1, x1, x21
  407a08:	ldp	x2, x3, [x1]
  407a0c:	mov	x1, x2
  407a10:	mov	x2, x3
  407a14:	bl	407820 <error@@Base+0x3a00>
  407a18:	cmn	x0, #0x1
  407a1c:	b.eq	407a64 <error@@Base+0x3c44>  // b.none
  407a20:	ldr	x3, [x19]
  407a24:	and	w1, w22, #0x3ff
  407a28:	add	x21, x3, x21
  407a2c:	add	x3, x3, x0, lsl #4
  407a30:	ldr	w4, [x3, #8]
  407a34:	bfi	w4, w1, #8, #10
  407a38:	str	w4, [x3, #8]
  407a3c:	and	w4, w4, #0xfff800ff
  407a40:	ldr	w2, [x21, #8]
  407a44:	ldr	x5, [x19, #32]
  407a48:	ubfx	x2, x2, #8, #10
  407a4c:	orr	w2, w2, w1
  407a50:	lsl	w2, w2, #8
  407a54:	orr	w2, w2, #0x40000
  407a58:	orr	w2, w2, w4
  407a5c:	str	w2, [x3, #8]
  407a60:	str	x20, [x5, x0, lsl #3]
  407a64:	ldp	x19, x20, [sp, #16]
  407a68:	ldp	x21, x22, [sp, #32]
  407a6c:	ldp	x29, x30, [sp], #48
  407a70:	ret
  407a74:	nop
  407a78:	stp	x29, x30, [sp, #-80]!
  407a7c:	mov	x29, sp
  407a80:	stp	x19, x20, [sp, #16]
  407a84:	mov	x20, x0
  407a88:	mov	x19, x2
  407a8c:	stp	x21, x22, [sp, #32]
  407a90:	mov	x21, x1
  407a94:	stp	x23, x24, [sp, #48]
  407a98:	mov	x24, x3
  407a9c:	mov	w23, w4
  407aa0:	stp	x25, x26, [sp, #64]
  407aa4:	mov	x22, x19
  407aa8:	ldr	x4, [x20]
  407aac:	ldr	x0, [x20, #40]
  407ab0:	add	x3, x4, x21, lsl #4
  407ab4:	ldrb	w1, [x3, #8]
  407ab8:	cmp	w1, #0x4
  407abc:	b.eq	407c34 <error@@Base+0x3e14>  // b.none
  407ac0:	add	x25, x21, x21, lsl #1
  407ac4:	lsl	x25, x25, #3
  407ac8:	add	x2, x0, x25
  407acc:	ldr	x1, [x2, #8]
  407ad0:	cbz	x1, 407ce8 <error@@Base+0x3ec8>
  407ad4:	ldr	x2, [x2, #16]
  407ad8:	add	x22, x19, x19, lsl #1
  407adc:	cmp	x1, #0x1
  407ae0:	lsl	x22, x22, #3
  407ae4:	add	x0, x0, x22
  407ae8:	ldr	x26, [x2]
  407aec:	b.eq	407bc4 <error@@Base+0x3da4>  // b.none
  407af0:	ldr	x3, [x20, #16]
  407af4:	sub	x1, x3, #0x1
  407af8:	add	x2, x4, x1, lsl #4
  407afc:	ldrb	w5, [x2, #10]
  407b00:	str	xzr, [x0, #8]
  407b04:	tst	x5, #0x4
  407b08:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407b0c:	b.le	407c94 <error@@Base+0x3e74>
  407b10:	add	x3, x4, x3, lsl #4
  407b14:	sub	x3, x3, x2
  407b18:	sub	x3, x3, #0x20
  407b1c:	ldr	x5, [x20, #32]
  407b20:	b	407b3c <error@@Base+0x3d1c>
  407b24:	add	x2, x2, x3
  407b28:	sub	x1, x1, #0x1
  407b2c:	ldrb	w4, [x2, #10]
  407b30:	tst	x4, #0x4
  407b34:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407b38:	b.le	407c94 <error@@Base+0x3e74>
  407b3c:	ldr	x4, [x5, x1, lsl #3]
  407b40:	cmp	x4, x26
  407b44:	b.ne	407b24 <error@@Base+0x3d04>  // b.any
  407b48:	ldr	w4, [x2, #8]
  407b4c:	ubfx	x4, x4, #8, #10
  407b50:	cmp	w23, w4
  407b54:	b.ne	407b24 <error@@Base+0x3d04>  // b.any
  407b58:	bl	406ad8 <error@@Base+0x2cb8>
  407b5c:	tst	w0, #0xff
  407b60:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407b64:	ldr	x1, [x20, #40]
  407b68:	mov	w2, w23
  407b6c:	mov	x0, x20
  407b70:	add	x25, x1, x25
  407b74:	ldr	x1, [x25, #16]
  407b78:	ldr	x21, [x1, #8]
  407b7c:	mov	x1, x21
  407b80:	bl	4079e0 <error@@Base+0x3bc0>
  407b84:	mov	x19, x0
  407b88:	cmn	x0, #0x1
  407b8c:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407b90:	mov	x1, x0
  407b94:	ldr	x0, [x20, #40]
  407b98:	add	x0, x0, x22
  407b9c:	bl	406ad8 <error@@Base+0x2cb8>
  407ba0:	tst	w0, #0xff
  407ba4:	b.ne	407aa4 <error@@Base+0x3c84>  // b.any
  407ba8:	mov	w0, #0xc                   	// #12
  407bac:	ldp	x19, x20, [sp, #16]
  407bb0:	ldp	x21, x22, [sp, #32]
  407bb4:	ldp	x23, x24, [sp, #48]
  407bb8:	ldp	x25, x26, [sp, #64]
  407bbc:	ldp	x29, x30, [sp], #80
  407bc0:	ret
  407bc4:	str	xzr, [x0, #8]
  407bc8:	cmp	x21, x24
  407bcc:	ccmp	x21, x19, #0x4, eq  // eq = none
  407bd0:	b.ne	407cfc <error@@Base+0x3edc>  // b.any
  407bd4:	ldr	w2, [x3, #8]
  407bd8:	mov	x1, x26
  407bdc:	mov	x0, x20
  407be0:	ubfx	x2, x2, #8, #10
  407be4:	orr	w23, w23, w2
  407be8:	mov	w2, w23
  407bec:	bl	4079e0 <error@@Base+0x3bc0>
  407bf0:	mov	x19, x0
  407bf4:	cmn	x0, #0x1
  407bf8:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407bfc:	mov	x1, x0
  407c00:	ldr	x0, [x20, #40]
  407c04:	add	x0, x0, x22
  407c08:	bl	406ad8 <error@@Base+0x2cb8>
  407c0c:	tst	w0, #0xff
  407c10:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407c14:	ldr	x4, [x20]
  407c18:	mov	x21, x26
  407c1c:	mov	x22, x19
  407c20:	ldr	x0, [x20, #40]
  407c24:	add	x3, x4, x21, lsl #4
  407c28:	ldrb	w1, [x3, #8]
  407c2c:	cmp	w1, #0x4
  407c30:	b.ne	407ac0 <error@@Base+0x3ca0>  // b.any
  407c34:	add	x19, x19, x19, lsl #1
  407c38:	lsl	x26, x21, #3
  407c3c:	ldr	x3, [x20, #24]
  407c40:	lsl	x25, x19, #3
  407c44:	add	x1, x0, x25
  407c48:	mov	w2, w23
  407c4c:	mov	x0, x20
  407c50:	ldr	x21, [x3, x21, lsl #3]
  407c54:	str	xzr, [x1, #8]
  407c58:	mov	x1, x21
  407c5c:	bl	4079e0 <error@@Base+0x3bc0>
  407c60:	mov	x19, x0
  407c64:	cmn	x0, #0x1
  407c68:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407c6c:	ldr	x2, [x20, #24]
  407c70:	mov	x1, x0
  407c74:	ldr	x0, [x20, #40]
  407c78:	ldr	x3, [x2, x26]
  407c7c:	str	x3, [x2, x22, lsl #3]
  407c80:	add	x0, x0, x25
  407c84:	bl	406ad8 <error@@Base+0x2cb8>
  407c88:	tst	w0, #0xff
  407c8c:	b.ne	407aa4 <error@@Base+0x3c84>  // b.any
  407c90:	b	407ba8 <error@@Base+0x3d88>
  407c94:	mov	w2, w23
  407c98:	mov	x1, x26
  407c9c:	mov	x0, x20
  407ca0:	bl	4079e0 <error@@Base+0x3bc0>
  407ca4:	mov	x19, x0
  407ca8:	cmn	x0, #0x1
  407cac:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407cb0:	ldr	x0, [x20, #40]
  407cb4:	mov	x1, x19
  407cb8:	add	x0, x0, x22
  407cbc:	bl	406ad8 <error@@Base+0x2cb8>
  407cc0:	tst	w0, #0xff
  407cc4:	b.eq	407ba8 <error@@Base+0x3d88>  // b.none
  407cc8:	mov	x2, x19
  407ccc:	mov	x1, x26
  407cd0:	mov	w4, w23
  407cd4:	mov	x3, x24
  407cd8:	mov	x0, x20
  407cdc:	bl	407a78 <error@@Base+0x3c58>
  407ce0:	cbz	w0, 407b64 <error@@Base+0x3d44>
  407ce4:	b	407bac <error@@Base+0x3d8c>
  407ce8:	ldr	x1, [x20, #24]
  407cec:	mov	w0, #0x0                   	// #0
  407cf0:	ldr	x2, [x1, x21, lsl #3]
  407cf4:	str	x2, [x1, x19, lsl #3]
  407cf8:	b	407bac <error@@Base+0x3d8c>
  407cfc:	mov	x1, x26
  407d00:	bl	406ad8 <error@@Base+0x2cb8>
  407d04:	tst	w0, #0xff
  407d08:	mov	w0, #0x0                   	// #0
  407d0c:	b.ne	407bac <error@@Base+0x3d8c>  // b.any
  407d10:	b	407ba8 <error@@Base+0x3d88>
  407d14:	nop
  407d18:	stp	x29, x30, [sp, #-32]!
  407d1c:	mov	x29, sp
  407d20:	str	x19, [sp, #16]
  407d24:	mov	x19, x0
  407d28:	ldr	x0, [x0, #48]
  407d2c:	bl	401a20 <free@plt>
  407d30:	ldr	x0, [x19, #72]
  407d34:	bl	401a20 <free@plt>
  407d38:	ldr	x0, [x19, #80]
  407d3c:	add	x1, x19, #0x8
  407d40:	cmp	x0, x1
  407d44:	b.eq	407d58 <error@@Base+0x3f38>  // b.none
  407d48:	ldr	x0, [x0, #16]
  407d4c:	bl	401a20 <free@plt>
  407d50:	ldr	x0, [x19, #80]
  407d54:	bl	401a20 <free@plt>
  407d58:	ldr	x0, [x19, #24]
  407d5c:	bl	401a20 <free@plt>
  407d60:	ldr	x0, [x19, #96]
  407d64:	bl	401a20 <free@plt>
  407d68:	ldr	x0, [x19, #88]
  407d6c:	bl	401a20 <free@plt>
  407d70:	mov	x0, x19
  407d74:	ldr	x19, [sp, #16]
  407d78:	ldp	x29, x30, [sp], #32
  407d7c:	b	401a20 <free@plt>
  407d80:	stp	x29, x30, [sp, #-32]!
  407d84:	mov	x29, sp
  407d88:	str	x19, [sp, #16]
  407d8c:	mov	x19, x0
  407d90:	ldr	x0, [x0, #16]
  407d94:	bl	401a20 <free@plt>
  407d98:	ldr	x0, [x19, #24]
  407d9c:	bl	401a20 <free@plt>
  407da0:	ldrb	w0, [x19, #139]
  407da4:	cbnz	w0, 407db4 <error@@Base+0x3f94>
  407da8:	ldr	x19, [sp, #16]
  407dac:	ldp	x29, x30, [sp], #32
  407db0:	ret
  407db4:	ldr	x0, [x19, #8]
  407db8:	ldr	x19, [sp, #16]
  407dbc:	ldp	x29, x30, [sp], #32
  407dc0:	b	401a20 <free@plt>
  407dc4:	nop
  407dc8:	stp	x29, x30, [sp, #-64]!
  407dcc:	mov	x29, sp
  407dd0:	stp	x21, x22, [sp, #32]
  407dd4:	mov	x21, x0
  407dd8:	ldr	x0, [x0]
  407ddc:	stp	x19, x20, [sp, #16]
  407de0:	str	x23, [sp, #48]
  407de4:	cbz	x0, 407e14 <error@@Base+0x3ff4>
  407de8:	ldr	x1, [x21, #16]
  407dec:	cbz	x1, 407e14 <error@@Base+0x3ff4>
  407df0:	mov	x19, #0x0                   	// #0
  407df4:	b	407dfc <error@@Base+0x3fdc>
  407df8:	ldr	x0, [x21]
  407dfc:	add	x0, x0, x19, lsl #4
  407e00:	bl	4077d0 <error@@Base+0x39b0>
  407e04:	add	x19, x19, #0x1
  407e08:	ldr	x0, [x21, #16]
  407e0c:	cmp	x0, x19
  407e10:	b.hi	407df8 <error@@Base+0x3fd8>  // b.pmore
  407e14:	ldr	x0, [x21, #24]
  407e18:	mov	x19, #0x0                   	// #0
  407e1c:	mov	x20, #0x0                   	// #0
  407e20:	bl	401a20 <free@plt>
  407e24:	ldr	x0, [x21, #16]
  407e28:	cbz	x0, 407e80 <error@@Base+0x4060>
  407e2c:	nop
  407e30:	ldr	x0, [x21, #48]
  407e34:	add	x20, x20, #0x1
  407e38:	add	x1, x0, x19
  407e3c:	cbz	x0, 407e48 <error@@Base+0x4028>
  407e40:	ldr	x0, [x1, #16]
  407e44:	bl	401a20 <free@plt>
  407e48:	ldr	x0, [x21, #56]
  407e4c:	add	x1, x0, x19
  407e50:	cbz	x0, 407e5c <error@@Base+0x403c>
  407e54:	ldr	x0, [x1, #16]
  407e58:	bl	401a20 <free@plt>
  407e5c:	ldr	x0, [x21, #40]
  407e60:	add	x1, x0, x19
  407e64:	add	x19, x19, #0x18
  407e68:	cbz	x0, 407e74 <error@@Base+0x4054>
  407e6c:	ldr	x0, [x1, #16]
  407e70:	bl	401a20 <free@plt>
  407e74:	ldr	x0, [x21, #16]
  407e78:	cmp	x0, x20
  407e7c:	b.hi	407e30 <error@@Base+0x4010>  // b.pmore
  407e80:	ldr	x0, [x21, #40]
  407e84:	mov	x22, #0x0                   	// #0
  407e88:	mov	x23, #0x0                   	// #0
  407e8c:	bl	401a20 <free@plt>
  407e90:	ldr	x0, [x21, #48]
  407e94:	bl	401a20 <free@plt>
  407e98:	ldr	x0, [x21, #56]
  407e9c:	bl	401a20 <free@plt>
  407ea0:	ldr	x0, [x21]
  407ea4:	bl	401a20 <free@plt>
  407ea8:	ldr	x0, [x21, #64]
  407eac:	cbz	x0, 407f0c <error@@Base+0x40ec>
  407eb0:	ldr	x1, [x0, x22]
  407eb4:	add	x20, x0, x22
  407eb8:	mov	x19, #0x0                   	// #0
  407ebc:	cmp	x1, #0x0
  407ec0:	b.le	407ee4 <error@@Base+0x40c4>
  407ec4:	nop
  407ec8:	ldr	x1, [x20, #16]
  407ecc:	ldr	x0, [x1, x19, lsl #3]
  407ed0:	add	x19, x19, #0x1
  407ed4:	bl	407d18 <error@@Base+0x3ef8>
  407ed8:	ldr	x1, [x20]
  407edc:	cmp	x1, x19
  407ee0:	b.gt	407ec8 <error@@Base+0x40a8>
  407ee4:	ldr	x0, [x20, #16]
  407ee8:	add	x23, x23, #0x1
  407eec:	add	x22, x22, #0x18
  407ef0:	bl	401a20 <free@plt>
  407ef4:	ldr	x0, [x21, #136]
  407ef8:	cmp	x0, x23
  407efc:	b.cc	407f08 <error@@Base+0x40e8>  // b.lo, b.ul, b.last
  407f00:	ldr	x0, [x21, #64]
  407f04:	b	407eb0 <error@@Base+0x4090>
  407f08:	ldr	x0, [x21, #64]
  407f0c:	bl	401a20 <free@plt>
  407f10:	ldr	x0, [x21, #120]
  407f14:	adrp	x1, 414000 <error@@Base+0x101e0>
  407f18:	add	x1, x1, #0xca8
  407f1c:	cmp	x0, x1
  407f20:	b.eq	407f28 <error@@Base+0x4108>  // b.none
  407f24:	bl	401a20 <free@plt>
  407f28:	ldr	x0, [x21, #224]
  407f2c:	bl	401a20 <free@plt>
  407f30:	mov	x0, x21
  407f34:	ldp	x19, x20, [sp, #16]
  407f38:	ldp	x21, x22, [sp, #32]
  407f3c:	ldr	x23, [sp, #48]
  407f40:	ldp	x29, x30, [sp], #64
  407f44:	b	401a20 <free@plt>
  407f48:	stp	x29, x30, [sp, #-64]!
  407f4c:	mov	x29, sp
  407f50:	str	x23, [sp, #48]
  407f54:	mov	x23, x0
  407f58:	ldr	x0, [x0, #232]
  407f5c:	cmp	x0, #0x0
  407f60:	b.le	407ff0 <error@@Base+0x41d0>
  407f64:	stp	x19, x20, [sp, #16]
  407f68:	stp	x21, x22, [sp, #32]
  407f6c:	mov	x22, #0x0                   	// #0
  407f70:	ldr	x0, [x23, #248]
  407f74:	ldr	x21, [x0, x22, lsl #3]
  407f78:	ldr	x0, [x21, #32]
  407f7c:	cmp	x0, #0x0
  407f80:	b.le	407fb0 <error@@Base+0x4190>
  407f84:	mov	x19, #0x0                   	// #0
  407f88:	ldr	x1, [x21, #40]
  407f8c:	ldr	x20, [x1, x19, lsl #3]
  407f90:	add	x19, x19, #0x1
  407f94:	ldr	x0, [x20, #32]
  407f98:	bl	401a20 <free@plt>
  407f9c:	mov	x0, x20
  407fa0:	bl	401a20 <free@plt>
  407fa4:	ldr	x1, [x21, #32]
  407fa8:	cmp	x1, x19
  407fac:	b.gt	407f88 <error@@Base+0x4168>
  407fb0:	ldr	x0, [x21, #40]
  407fb4:	bl	401a20 <free@plt>
  407fb8:	ldr	x0, [x21, #16]
  407fbc:	cbz	x0, 407fd0 <error@@Base+0x41b0>
  407fc0:	ldr	x0, [x0, #16]
  407fc4:	bl	401a20 <free@plt>
  407fc8:	ldr	x0, [x21, #16]
  407fcc:	bl	401a20 <free@plt>
  407fd0:	mov	x0, x21
  407fd4:	bl	401a20 <free@plt>
  407fd8:	ldr	x0, [x23, #232]
  407fdc:	add	x22, x22, #0x1
  407fe0:	cmp	x0, x22
  407fe4:	b.gt	407f70 <error@@Base+0x4150>
  407fe8:	ldp	x19, x20, [sp, #16]
  407fec:	ldp	x21, x22, [sp, #32]
  407ff0:	str	xzr, [x23, #200]
  407ff4:	str	xzr, [x23, #232]
  407ff8:	ldr	x23, [sp, #48]
  407ffc:	ldp	x29, x30, [sp], #64
  408000:	ret
  408004:	nop
  408008:	ldr	x3, [x0, #48]
  40800c:	add	x1, x1, #0x1
  408010:	cmp	x1, x3
  408014:	b.ge	408044 <error@@Base+0x4224>  // b.tcont
  408018:	ldr	x4, [x0, #16]
  40801c:	mov	w0, #0x1                   	// #1
  408020:	b	408030 <error@@Base+0x4210>
  408024:	add	w0, w0, #0x1
  408028:	cmp	x1, x3
  40802c:	b.eq	408040 <error@@Base+0x4220>  // b.none
  408030:	ldr	w2, [x4, x1, lsl #2]
  408034:	add	x1, x1, #0x1
  408038:	cmn	w2, #0x1
  40803c:	b.eq	408024 <error@@Base+0x4204>  // b.none
  408040:	ret
  408044:	mov	w0, #0x1                   	// #1
  408048:	ret
  40804c:	nop
  408050:	cmp	x0, #0x0
  408054:	b.le	4080a0 <error@@Base+0x4280>
  408058:	sub	x3, x0, #0x1
  40805c:	mov	x0, #0x0                   	// #0
  408060:	ldr	x5, [x1]
  408064:	b	40807c <error@@Base+0x425c>
  408068:	lsr	x1, x1, #1
  40806c:	ldr	x4, [x5, x1, lsl #3]
  408070:	cmp	x4, x2
  408074:	b.lt	408098 <error@@Base+0x4278>  // b.tstop
  408078:	mov	x3, x1
  40807c:	add	x1, x3, x0
  408080:	cmp	x3, x0
  408084:	b.hi	408068 <error@@Base+0x4248>  // b.pmore
  408088:	ldr	x1, [x5, x0, lsl #3]
  40808c:	cmp	x2, x1
  408090:	csinc	x0, xzr, x0, ne  // ne = any
  408094:	ret
  408098:	add	x0, x1, #0x1
  40809c:	b	40807c <error@@Base+0x425c>
  4080a0:	mov	x0, #0x0                   	// #0
  4080a4:	ret
  4080a8:	stp	x29, x30, [sp, #-64]!
  4080ac:	mov	x29, sp
  4080b0:	stp	x19, x20, [sp, #16]
  4080b4:	mov	x20, x1
  4080b8:	mov	x19, x2
  4080bc:	stp	x21, x22, [sp, #32]
  4080c0:	mov	x21, x0
  4080c4:	mov	w22, w4
  4080c8:	stp	x23, x24, [sp, #48]
  4080cc:	mov	x23, x3
  4080d0:	add	x24, x1, #0x10
  4080d4:	ldr	x0, [x20, #8]
  4080d8:	mov	x2, x19
  4080dc:	mov	x1, x24
  4080e0:	bl	408050 <error@@Base+0x4230>
  4080e4:	mov	x3, x0
  4080e8:	lsl	x2, x19, #4
  4080ec:	mov	x1, x19
  4080f0:	mov	x0, x20
  4080f4:	cbnz	x3, 4081b8 <error@@Base+0x4398>
  4080f8:	ldr	x3, [x21]
  4080fc:	add	x4, x3, x2
  408100:	ldrb	w4, [x4, #8]
  408104:	cmp	w4, w22
  408108:	b.ne	408118 <error@@Base+0x42f8>  // b.any
  40810c:	ldr	x2, [x3, x2]
  408110:	cmp	x2, x23
  408114:	b.eq	408180 <error@@Base+0x4360>  // b.none
  408118:	bl	406ad8 <error@@Base+0x2cb8>
  40811c:	add	x19, x19, x19, lsl #1
  408120:	tst	w0, #0xff
  408124:	b.eq	4081a0 <error@@Base+0x4380>  // b.none
  408128:	ldr	x2, [x21, #40]
  40812c:	lsl	x19, x19, #3
  408130:	add	x2, x2, x19
  408134:	ldr	x0, [x2, #8]
  408138:	cmp	x0, #0x2
  40813c:	cbz	x0, 4081b8 <error@@Base+0x4398>
  408140:	ldr	x2, [x2, #16]
  408144:	b.eq	408150 <error@@Base+0x4330>  // b.none
  408148:	ldr	x19, [x2]
  40814c:	b	4080d4 <error@@Base+0x42b4>
  408150:	ldr	x2, [x2, #8]
  408154:	mov	w4, w22
  408158:	mov	x3, x23
  40815c:	mov	x1, x20
  408160:	mov	x0, x21
  408164:	bl	4080a8 <error@@Base+0x4288>
  408168:	cbnz	w0, 4081a4 <error@@Base+0x4384>
  40816c:	ldr	x0, [x21, #40]
  408170:	add	x19, x0, x19
  408174:	ldr	x2, [x19, #16]
  408178:	ldr	x19, [x2]
  40817c:	b	4080d4 <error@@Base+0x42b4>
  408180:	cmp	w22, #0x9
  408184:	b.ne	4081b8 <error@@Base+0x4398>  // b.any
  408188:	mov	x1, x19
  40818c:	mov	x0, x20
  408190:	bl	406ad8 <error@@Base+0x2cb8>
  408194:	tst	w0, #0xff
  408198:	b.ne	4081b8 <error@@Base+0x4398>  // b.any
  40819c:	nop
  4081a0:	mov	w0, #0xc                   	// #12
  4081a4:	ldp	x19, x20, [sp, #16]
  4081a8:	ldp	x21, x22, [sp, #32]
  4081ac:	ldp	x23, x24, [sp, #48]
  4081b0:	ldp	x29, x30, [sp], #64
  4081b4:	ret
  4081b8:	mov	w0, #0x0                   	// #0
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	ldp	x21, x22, [sp, #32]
  4081c4:	ldp	x23, x24, [sp, #48]
  4081c8:	ldp	x29, x30, [sp], #64
  4081cc:	ret
  4081d0:	ldr	x3, [x0]
  4081d4:	cmp	x2, x3
  4081d8:	b.ge	408200 <error@@Base+0x43e0>  // b.tcont
  4081dc:	ldr	x3, [x1]
  4081e0:	add	x4, x3, #0x8
  4081e4:	nop
  4081e8:	ldr	x1, [x4, x2, lsl #3]
  4081ec:	str	x1, [x3, x2, lsl #3]
  4081f0:	add	x2, x2, #0x1
  4081f4:	ldr	x1, [x0]
  4081f8:	cmp	x2, x1
  4081fc:	b.lt	4081e8 <error@@Base+0x43c8>  // b.tstop
  408200:	ret
  408204:	nop
  408208:	ldrb	w2, [x1, #48]
  40820c:	cmp	w2, #0x4
  408210:	b.eq	40827c <error@@Base+0x445c>  // b.none
  408214:	cmp	w2, #0x11
  408218:	b.eq	408224 <error@@Base+0x4404>  // b.none
  40821c:	mov	w0, #0x0                   	// #0
  408220:	ret
  408224:	ldr	x2, [x1, #8]
  408228:	cbz	x2, 40821c <error@@Base+0x43fc>
  40822c:	ldrb	w3, [x2, #48]
  408230:	cmp	w3, #0x11
  408234:	b.ne	40821c <error@@Base+0x43fc>  // b.any
  408238:	ldr	x3, [x2, #8]
  40823c:	ldr	x2, [x2, #40]
  408240:	str	x3, [x1, #8]
  408244:	cbz	x3, 40824c <error@@Base+0x442c>
  408248:	str	x1, [x3]
  40824c:	ldr	x3, [x1, #40]
  408250:	cmp	x2, #0x3f
  408254:	ldr	x1, [x0, #224]
  408258:	ldr	x3, [x1, x3, lsl #3]
  40825c:	str	x3, [x1, x2, lsl #3]
  408260:	b.gt	40821c <error@@Base+0x43fc>
  408264:	ldr	x3, [x0, #160]
  408268:	mov	x1, #0x1                   	// #1
  40826c:	lsl	x1, x1, x2
  408270:	bic	x1, x3, x1
  408274:	str	x1, [x0, #160]
  408278:	b	40821c <error@@Base+0x43fc>
  40827c:	ldr	x4, [x0, #224]
  408280:	cbz	x4, 40821c <error@@Base+0x43fc>
  408284:	ldrsw	x5, [x1, #40]
  408288:	mov	w2, #0x1                   	// #1
  40828c:	ldr	x3, [x0, #160]
  408290:	ldr	x4, [x4, x5, lsl #3]
  408294:	str	x4, [x1, #40]
  408298:	lsl	w1, w2, w4
  40829c:	sxtw	x1, w1
  4082a0:	orr	x1, x3, x1
  4082a4:	str	x1, [x0, #160]
  4082a8:	mov	w0, #0x0                   	// #0
  4082ac:	ret
  4082b0:	ldrb	w0, [x1, #48]
  4082b4:	ldr	x2, [x1, #8]
  4082b8:	cmp	w0, #0xb
  4082bc:	b.eq	4082ec <error@@Base+0x44cc>  // b.none
  4082c0:	cmp	w0, #0x10
  4082c4:	b.eq	4082f8 <error@@Base+0x44d8>  // b.none
  4082c8:	cbz	x2, 4082d4 <error@@Base+0x44b4>
  4082cc:	ldr	x0, [x1, #32]
  4082d0:	str	x0, [x2, #32]
  4082d4:	ldr	x0, [x1, #16]
  4082d8:	cbz	x0, 4082e4 <error@@Base+0x44c4>
  4082dc:	ldr	x1, [x1, #32]
  4082e0:	str	x1, [x0, #32]
  4082e4:	mov	w0, #0x0                   	// #0
  4082e8:	ret
  4082ec:	mov	w0, #0x0                   	// #0
  4082f0:	str	x1, [x2, #32]
  4082f4:	ret
  4082f8:	ldr	x0, [x1, #16]
  4082fc:	ldr	x3, [x0, #24]
  408300:	str	x3, [x2, #32]
  408304:	ldr	x1, [x1, #32]
  408308:	str	x1, [x0, #32]
  40830c:	mov	w0, #0x0                   	// #0
  408310:	ret
  408314:	nop
  408318:	stp	x29, x30, [sp, #-64]!
  40831c:	mov	x10, x0
  408320:	mov	x15, x4
  408324:	mov	x29, sp
  408328:	ldr	x12, [x0, #200]
  40832c:	mov	x18, x5
  408330:	mov	x11, #0x0                   	// #0
  408334:	stp	x19, x20, [sp, #16]
  408338:	mov	x9, x12
  40833c:	mov	x20, x2
  408340:	mov	x19, x6
  408344:	stp	x21, x22, [sp, #32]
  408348:	mov	x21, x1
  40834c:	mov	x22, x3
  408350:	stp	x23, x24, [sp, #48]
  408354:	ldr	x23, [x0, #152]
  408358:	b	40837c <error@@Base+0x455c>
  40835c:	asr	x7, x7, #1
  408360:	ldr	x0, [x10, #216]
  408364:	add	x8, x7, x7, lsl #2
  408368:	add	x8, x0, x8, lsl #3
  40836c:	ldr	x0, [x8, #8]
  408370:	cmp	x0, x15
  408374:	b.lt	40848c <error@@Base+0x466c>  // b.tstop
  408378:	mov	x9, x7
  40837c:	add	x7, x9, x11
  408380:	cmp	x9, x11
  408384:	b.gt	40835c <error@@Base+0x453c>
  408388:	cmp	x12, x11
  40838c:	b.le	4084b4 <error@@Base+0x4694>
  408390:	ldr	x1, [x10, #216]
  408394:	add	x0, x11, x11, lsl #2
  408398:	add	x0, x1, x0, lsl #3
  40839c:	ldr	x0, [x0, #8]
  4083a0:	cmp	x15, x0
  4083a4:	csinv	x11, x11, xzr, eq  // eq = none
  4083a8:	mov	x9, x12
  4083ac:	mov	x14, #0x0                   	// #0
  4083b0:	b	4083d4 <error@@Base+0x45b4>
  4083b4:	asr	x7, x7, #1
  4083b8:	ldr	x0, [x10, #216]
  4083bc:	add	x8, x7, x7, lsl #2
  4083c0:	add	x8, x0, x8, lsl #3
  4083c4:	ldr	x0, [x8, #8]
  4083c8:	cmp	x0, x19
  4083cc:	b.lt	408494 <error@@Base+0x4674>  // b.tstop
  4083d0:	mov	x9, x7
  4083d4:	add	x7, x9, x14
  4083d8:	cmp	x9, x14
  4083dc:	b.gt	4083b4 <error@@Base+0x4594>
  4083e0:	cmp	x12, x14
  4083e4:	b.le	4084bc <error@@Base+0x469c>
  4083e8:	ldr	x1, [x10, #216]
  4083ec:	add	x0, x14, x14, lsl #2
  4083f0:	add	x0, x1, x0, lsl #3
  4083f4:	ldr	x0, [x0, #8]
  4083f8:	cmp	x19, x0
  4083fc:	csinv	x14, x14, xzr, eq  // eq = none
  408400:	ldr	x0, [x21]
  408404:	cmp	x0, #0x0
  408408:	b.le	4084ac <error@@Base+0x468c>
  40840c:	mov	x24, #0x0                   	// #0
  408410:	ldr	x0, [x20]
  408414:	mov	x5, x11
  408418:	ldr	x7, [x10, #216]
  40841c:	mov	x4, x15
  408420:	ldr	x1, [x0, x24, lsl #3]
  408424:	mov	x3, x22
  408428:	ldr	x6, [x23]
  40842c:	mov	x0, x10
  408430:	add	x2, x1, x1, lsl #2
  408434:	ldr	x2, [x7, x2, lsl #3]
  408438:	lsl	x2, x2, #4
  40843c:	ldr	x8, [x6, x2]
  408440:	mov	x2, x8
  408444:	bl	406830 <error@@Base+0x2a10>
  408448:	mov	x2, x8
  40844c:	ldr	x1, [x20]
  408450:	mov	w8, w0
  408454:	mov	x5, x14
  408458:	mov	x4, x19
  40845c:	mov	x3, x18
  408460:	mov	x0, x10
  408464:	ldr	x1, [x1, x24, lsl #3]
  408468:	bl	406830 <error@@Base+0x2a10>
  40846c:	cmp	w8, w0
  408470:	b.eq	40849c <error@@Base+0x467c>  // b.none
  408474:	mov	w0, #0x1                   	// #1
  408478:	ldp	x19, x20, [sp, #16]
  40847c:	ldp	x21, x22, [sp, #32]
  408480:	ldp	x23, x24, [sp, #48]
  408484:	ldp	x29, x30, [sp], #64
  408488:	ret
  40848c:	add	x11, x7, #0x1
  408490:	b	40837c <error@@Base+0x455c>
  408494:	add	x14, x7, #0x1
  408498:	b	4083d4 <error@@Base+0x45b4>
  40849c:	ldr	x0, [x21]
  4084a0:	add	x24, x24, #0x1
  4084a4:	cmp	x24, x0
  4084a8:	b.lt	408410 <error@@Base+0x45f0>  // b.tstop
  4084ac:	mov	w0, #0x0                   	// #0
  4084b0:	b	408478 <error@@Base+0x4658>
  4084b4:	mov	x11, #0xffffffffffffffff    	// #-1
  4084b8:	b	4083a8 <error@@Base+0x4588>
  4084bc:	mov	x14, #0xffffffffffffffff    	// #-1
  4084c0:	b	408400 <error@@Base+0x45e0>
  4084c4:	nop
  4084c8:	stp	x29, x30, [sp, #-64]!
  4084cc:	mov	x29, sp
  4084d0:	ldr	w5, [x1]
  4084d4:	stp	x19, x20, [sp, #16]
  4084d8:	mov	x20, x2
  4084dc:	mov	x19, x3
  4084e0:	stp	x21, x22, [sp, #32]
  4084e4:	cmp	w5, #0xf
  4084e8:	mov	x21, x1
  4084ec:	mov	x22, x0
  4084f0:	b.eq	408568 <error@@Base+0x4748>  // b.none
  4084f4:	mov	x6, #0x8                   	// #8
  4084f8:	mov	w0, #0x40                  	// #64
  4084fc:	add	w1, w5, #0x1
  408500:	smaddl	x0, w5, w0, x6
  408504:	ldr	x6, [x22]
  408508:	sbfiz	x5, x5, #6, #32
  40850c:	str	w1, [x21]
  408510:	add	x1, x6, x5
  408514:	add	x5, x5, #0x20
  408518:	add	x0, x6, x0
  40851c:	add	x5, x6, x5
  408520:	mov	x3, #0xffffffffffffffff    	// #-1
  408524:	stp	xzr, x20, [x1, #8]
  408528:	str	x19, [x1, #24]
  40852c:	ldp	x6, x7, [x4]
  408530:	stp	x6, x7, [x1, #48]
  408534:	ldrb	w2, [x5, #26]
  408538:	and	w2, w2, #0xfffffff3
  40853c:	strb	w2, [x5, #26]
  408540:	stp	xzr, xzr, [x1, #32]
  408544:	str	x3, [x1, #64]
  408548:	cbz	x20, 408550 <error@@Base+0x4730>
  40854c:	str	x0, [x20]
  408550:	cbz	x19, 408558 <error@@Base+0x4738>
  408554:	str	x0, [x19]
  408558:	ldp	x19, x20, [sp, #16]
  40855c:	ldp	x21, x22, [sp, #32]
  408560:	ldp	x29, x30, [sp], #64
  408564:	ret
  408568:	mov	x0, #0x3c8                 	// #968
  40856c:	str	x4, [sp, #56]
  408570:	bl	401840 <malloc@plt>
  408574:	mov	x6, x0
  408578:	cbz	x0, 40859c <error@@Base+0x477c>
  40857c:	ldr	x2, [x22]
  408580:	mov	x0, #0x8                   	// #8
  408584:	mov	w1, #0x1                   	// #1
  408588:	mov	w5, #0x0                   	// #0
  40858c:	str	x2, [x6]
  408590:	str	x6, [x22]
  408594:	ldr	x4, [sp, #56]
  408598:	b	408508 <error@@Base+0x46e8>
  40859c:	mov	x0, #0x0                   	// #0
  4085a0:	b	408558 <error@@Base+0x4738>
  4085a4:	nop
  4085a8:	stp	x29, x30, [sp, #-80]!
  4085ac:	mov	x29, sp
  4085b0:	stp	x19, x20, [sp, #16]
  4085b4:	mov	x19, x0
  4085b8:	stp	x21, x22, [sp, #32]
  4085bc:	add	x21, x1, #0x70
  4085c0:	add	x22, x1, #0x80
  4085c4:	ldr	x20, [x0]
  4085c8:	str	x23, [sp, #48]
  4085cc:	add	x23, sp, #0x48
  4085d0:	b	4085dc <error@@Base+0x47bc>
  4085d4:	mov	x19, x0
  4085d8:	add	x23, x20, #0x8
  4085dc:	add	x4, x19, #0x28
  4085e0:	mov	x1, x22
  4085e4:	mov	x0, x21
  4085e8:	mov	x3, #0x0                   	// #0
  4085ec:	mov	x2, #0x0                   	// #0
  4085f0:	bl	4084c8 <error@@Base+0x46a8>
  4085f4:	str	x0, [x23]
  4085f8:	cbz	x0, 408640 <error@@Base+0x4820>
  4085fc:	str	x20, [x0]
  408600:	ldr	x20, [x23]
  408604:	ldrb	w0, [x20, #50]
  408608:	orr	w0, w0, #0x4
  40860c:	strb	w0, [x20, #50]
  408610:	ldr	x0, [x19, #8]
  408614:	cbnz	x0, 4085d4 <error@@Base+0x47b4>
  408618:	ldr	x2, [x19, #16]
  40861c:	cmp	x2, #0x0
  408620:	ccmp	x2, x0, #0x4, ne  // ne = any
  408624:	b.ne	408654 <error@@Base+0x4834>  // b.any
  408628:	ldr	x2, [x19]
  40862c:	mov	x0, x19
  408630:	ldr	x20, [x20]
  408634:	mov	x19, x2
  408638:	cbnz	x2, 408618 <error@@Base+0x47f8>
  40863c:	ldr	x0, [sp, #72]
  408640:	ldp	x19, x20, [sp, #16]
  408644:	ldp	x21, x22, [sp, #32]
  408648:	ldr	x23, [sp, #48]
  40864c:	ldp	x29, x30, [sp], #80
  408650:	ret
  408654:	mov	x19, x2
  408658:	add	x23, x20, #0x10
  40865c:	b	4085dc <error@@Base+0x47bc>
  408660:	stp	x29, x30, [sp, #-112]!
  408664:	mov	x29, sp
  408668:	stp	x23, x24, [sp, #48]
  40866c:	mov	x24, x0
  408670:	ldrb	w0, [x1, #56]
  408674:	stp	x19, x20, [sp, #16]
  408678:	stp	x21, x22, [sp, #32]
  40867c:	mov	x21, x2
  408680:	stp	x25, x26, [sp, #64]
  408684:	ldr	x20, [x1]
  408688:	ldr	x19, [x2, #8]
  40868c:	str	x27, [sp, #80]
  408690:	tbz	w0, #4, 40880c <error@@Base+0x49ec>
  408694:	cbz	x19, 4087b0 <error@@Base+0x4990>
  408698:	ldr	x0, [x2, #40]
  40869c:	cmp	x0, #0x3f
  4086a0:	b.gt	408790 <error@@Base+0x4970>
  4086a4:	ldr	x1, [x20, #160]
  4086a8:	lsr	x0, x1, x0
  4086ac:	tbz	w0, #0, 408790 <error@@Base+0x4970>
  4086b0:	mov	w5, #0x8                   	// #8
  4086b4:	add	x26, x20, #0x70
  4086b8:	add	x27, sp, #0x60
  4086bc:	add	x20, x20, #0x80
  4086c0:	mov	x1, x20
  4086c4:	mov	x4, x27
  4086c8:	mov	x3, #0x0                   	// #0
  4086cc:	mov	x2, #0x0                   	// #0
  4086d0:	mov	x0, x26
  4086d4:	strb	w5, [sp, #104]
  4086d8:	bl	4084c8 <error@@Base+0x46a8>
  4086dc:	mov	x22, x0
  4086e0:	mov	w5, #0x9                   	// #9
  4086e4:	mov	x4, x27
  4086e8:	mov	x1, x20
  4086ec:	mov	x0, x26
  4086f0:	mov	x3, #0x0                   	// #0
  4086f4:	mov	x2, #0x0                   	// #0
  4086f8:	strb	w5, [sp, #104]
  4086fc:	bl	4084c8 <error@@Base+0x46a8>
  408700:	mov	x23, x0
  408704:	mov	w5, #0x10                  	// #16
  408708:	mov	x2, x19
  40870c:	mov	x4, x27
  408710:	mov	x3, x23
  408714:	mov	x1, x20
  408718:	mov	x0, x26
  40871c:	strb	w5, [sp, #104]
  408720:	bl	4084c8 <error@@Base+0x46a8>
  408724:	mov	x25, x0
  408728:	mov	w5, #0x10                  	// #16
  40872c:	mov	x4, x27
  408730:	mov	x1, x20
  408734:	mov	x0, x26
  408738:	mov	x3, x25
  40873c:	mov	x2, x22
  408740:	strb	w5, [sp, #104]
  408744:	bl	4084c8 <error@@Base+0x46a8>
  408748:	cmp	x0, #0x0
  40874c:	mov	x19, x0
  408750:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  408754:	b.eq	40886c <error@@Base+0x4a4c>  // b.none
  408758:	cmp	x22, #0x0
  40875c:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  408760:	b.eq	40886c <error@@Base+0x4a4c>  // b.none
  408764:	ldr	x0, [x21, #40]
  408768:	str	x0, [x23, #40]
  40876c:	str	x0, [x22, #40]
  408770:	ldrb	w0, [x21, #50]
  408774:	ldrb	w1, [x23, #50]
  408778:	ubfx	x0, x0, #3, #1
  40877c:	bfi	w1, w0, #3, #1
  408780:	strb	w1, [x23, #50]
  408784:	ldrb	w1, [x22, #50]
  408788:	bfi	w1, w0, #3, #1
  40878c:	strb	w1, [x22, #50]
  408790:	mov	x0, x19
  408794:	ldp	x19, x20, [sp, #16]
  408798:	ldp	x21, x22, [sp, #32]
  40879c:	ldp	x23, x24, [sp, #48]
  4087a0:	ldp	x25, x26, [sp, #64]
  4087a4:	ldr	x27, [sp, #80]
  4087a8:	ldp	x29, x30, [sp], #112
  4087ac:	ret
  4087b0:	mov	w5, #0x8                   	// #8
  4087b4:	add	x26, x20, #0x70
  4087b8:	add	x27, sp, #0x60
  4087bc:	add	x20, x20, #0x80
  4087c0:	mov	x1, x20
  4087c4:	mov	x4, x27
  4087c8:	mov	x3, #0x0                   	// #0
  4087cc:	mov	x2, #0x0                   	// #0
  4087d0:	mov	x0, x26
  4087d4:	strb	w5, [sp, #104]
  4087d8:	bl	4084c8 <error@@Base+0x46a8>
  4087dc:	mov	x22, x0
  4087e0:	mov	w5, #0x9                   	// #9
  4087e4:	mov	x4, x27
  4087e8:	mov	x1, x20
  4087ec:	mov	x0, x26
  4087f0:	mov	x3, #0x0                   	// #0
  4087f4:	mov	x2, #0x0                   	// #0
  4087f8:	strb	w5, [sp, #104]
  4087fc:	bl	4084c8 <error@@Base+0x46a8>
  408800:	mov	x25, x0
  408804:	mov	x23, x0
  408808:	b	408728 <error@@Base+0x4908>
  40880c:	mov	w5, #0x8                   	// #8
  408810:	add	x26, x20, #0x70
  408814:	add	x27, sp, #0x60
  408818:	add	x20, x20, #0x80
  40881c:	mov	x1, x20
  408820:	mov	x4, x27
  408824:	mov	x3, #0x0                   	// #0
  408828:	mov	x2, #0x0                   	// #0
  40882c:	mov	x0, x26
  408830:	strb	w5, [sp, #104]
  408834:	bl	4084c8 <error@@Base+0x46a8>
  408838:	mov	x22, x0
  40883c:	mov	w5, #0x9                   	// #9
  408840:	mov	x4, x27
  408844:	mov	x1, x20
  408848:	mov	x0, x26
  40884c:	mov	x3, #0x0                   	// #0
  408850:	mov	x2, #0x0                   	// #0
  408854:	strb	w5, [sp, #104]
  408858:	bl	4084c8 <error@@Base+0x46a8>
  40885c:	mov	x23, x0
  408860:	mov	x25, x0
  408864:	cbnz	x19, 408704 <error@@Base+0x48e4>
  408868:	b	408728 <error@@Base+0x4908>
  40886c:	mov	w0, #0xc                   	// #12
  408870:	str	w0, [x24]
  408874:	mov	x19, #0x0                   	// #0
  408878:	mov	x0, x19
  40887c:	ldp	x19, x20, [sp, #16]
  408880:	ldp	x21, x22, [sp, #32]
  408884:	ldp	x23, x24, [sp, #48]
  408888:	ldp	x25, x26, [sp, #64]
  40888c:	ldr	x27, [sp, #80]
  408890:	ldp	x29, x30, [sp], #112
  408894:	ret
  408898:	stp	x29, x30, [sp, #-48]!
  40889c:	mov	x29, sp
  4088a0:	ldr	x2, [x1, #8]
  4088a4:	stp	x19, x20, [sp, #16]
  4088a8:	mov	x19, x1
  4088ac:	str	wzr, [sp, #44]
  4088b0:	mov	x20, x0
  4088b4:	cbz	x2, 4088c4 <error@@Base+0x4aa4>
  4088b8:	ldrb	w0, [x2, #48]
  4088bc:	cmp	w0, #0x11
  4088c0:	b.eq	4088e8 <error@@Base+0x4ac8>  // b.none
  4088c4:	ldr	x2, [x19, #16]
  4088c8:	cbz	x2, 4088d8 <error@@Base+0x4ab8>
  4088cc:	ldrb	w0, [x2, #48]
  4088d0:	cmp	w0, #0x11
  4088d4:	b.eq	408904 <error@@Base+0x4ae4>  // b.none
  4088d8:	ldr	w0, [sp, #44]
  4088dc:	ldp	x19, x20, [sp, #16]
  4088e0:	ldp	x29, x30, [sp], #48
  4088e4:	ret
  4088e8:	mov	x1, x20
  4088ec:	add	x0, sp, #0x2c
  4088f0:	bl	408660 <error@@Base+0x4840>
  4088f4:	str	x0, [x19, #8]
  4088f8:	cbz	x0, 4088c4 <error@@Base+0x4aa4>
  4088fc:	str	x19, [x0]
  408900:	b	4088c4 <error@@Base+0x4aa4>
  408904:	mov	x1, x20
  408908:	add	x0, sp, #0x2c
  40890c:	bl	408660 <error@@Base+0x4840>
  408910:	str	x0, [x19, #16]
  408914:	cbz	x0, 4088d8 <error@@Base+0x4ab8>
  408918:	str	x19, [x0]
  40891c:	b	4088d8 <error@@Base+0x4ab8>
  408920:	stp	x29, x30, [sp, #-96]!
  408924:	mov	x29, sp
  408928:	stp	x21, x22, [sp, #32]
  40892c:	mov	x22, x2
  408930:	ldr	x2, [x1]
  408934:	ldr	x21, [x0, #152]
  408938:	cmp	x2, #0x0
  40893c:	b.le	4089f4 <error@@Base+0x4bd4>
  408940:	stp	x19, x20, [sp, #16]
  408944:	mov	x19, #0x0                   	// #0
  408948:	stp	x23, x24, [sp, #48]
  40894c:	mov	x24, x0
  408950:	mov	x23, x3
  408954:	stp	x25, x26, [sp, #64]
  408958:	mov	x25, x1
  40895c:	b	408968 <error@@Base+0x4b48>
  408960:	cmp	x19, x2
  408964:	b.ge	4089e8 <error@@Base+0x4bc8>  // b.tcont
  408968:	ldr	x4, [x22]
  40896c:	ldr	x5, [x21]
  408970:	ldr	x20, [x4, x19, lsl #3]
  408974:	add	x19, x19, #0x1
  408978:	lsl	x4, x20, #4
  40897c:	add	x6, x5, x4
  408980:	ldrb	w6, [x6, #8]
  408984:	cmp	w6, #0x8
  408988:	b.ne	408960 <error@@Base+0x4b40>  // b.any
  40898c:	ldr	x3, [x5, x4]
  408990:	cmp	x3, #0x3f
  408994:	b.gt	408960 <error@@Base+0x4b40>
  408998:	ldr	x4, [x21, #160]
  40899c:	lsr	x3, x4, x3
  4089a0:	tbz	w3, #0, 408960 <error@@Base+0x4b40>
  4089a4:	ldp	x26, x0, [x24, #232]
  4089a8:	str	x27, [sp, #80]
  4089ac:	ldr	x27, [x24, #248]
  4089b0:	cmp	x26, x0
  4089b4:	b.eq	408a1c <error@@Base+0x4bfc>  // b.none
  4089b8:	mov	x1, #0x30                  	// #48
  4089bc:	mov	x0, #0x1                   	// #1
  4089c0:	bl	4018c0 <calloc@plt>
  4089c4:	str	x0, [x27, x26, lsl #3]
  4089c8:	add	x1, x26, #0x1
  4089cc:	cbz	x0, 408a04 <error@@Base+0x4be4>
  4089d0:	ldr	x27, [sp, #80]
  4089d4:	str	x1, [x24, #232]
  4089d8:	stp	x23, x20, [x0]
  4089dc:	ldr	x2, [x25]
  4089e0:	cmp	x19, x2
  4089e4:	b.lt	408968 <error@@Base+0x4b48>  // b.tstop
  4089e8:	ldp	x19, x20, [sp, #16]
  4089ec:	ldp	x23, x24, [sp, #48]
  4089f0:	ldp	x25, x26, [sp, #64]
  4089f4:	mov	w0, #0x0                   	// #0
  4089f8:	ldp	x21, x22, [sp, #32]
  4089fc:	ldp	x29, x30, [sp], #96
  408a00:	ret
  408a04:	mov	w0, #0xc                   	// #12
  408a08:	ldp	x19, x20, [sp, #16]
  408a0c:	ldp	x23, x24, [sp, #48]
  408a10:	ldp	x25, x26, [sp, #64]
  408a14:	ldr	x27, [sp, #80]
  408a18:	b	4089f8 <error@@Base+0x4bd8>
  408a1c:	mov	x0, x27
  408a20:	lsl	x1, x26, #4
  408a24:	bl	4018d0 <realloc@plt>
  408a28:	mov	x27, x0
  408a2c:	lsl	x0, x26, #1
  408a30:	cbz	x27, 408a04 <error@@Base+0x4be4>
  408a34:	stp	x0, x27, [x24, #240]
  408a38:	ldr	x26, [x24, #232]
  408a3c:	b	4089b8 <error@@Base+0x4b98>
  408a40:	cbz	x1, 408bd4 <error@@Base+0x4db4>
  408a44:	stp	x29, x30, [sp, #-48]!
  408a48:	mov	x29, sp
  408a4c:	stp	x19, x20, [sp, #16]
  408a50:	ldr	x19, [x1, #8]
  408a54:	stp	x21, x22, [sp, #32]
  408a58:	mov	x21, x1
  408a5c:	cbz	x19, 408b44 <error@@Base+0x4d24>
  408a60:	ldp	x2, x1, [x0]
  408a64:	mov	x20, x0
  408a68:	add	x0, x1, x19, lsl #1
  408a6c:	cmp	x2, x0
  408a70:	b.lt	408b8c <error@@Base+0x4d6c>  // b.tstop
  408a74:	cbz	x1, 408bb8 <error@@Base+0x4d98>
  408a78:	subs	x2, x19, #0x1
  408a7c:	sub	x3, x1, #0x1
  408a80:	add	x19, x1, x19, lsl #1
  408a84:	ccmp	x3, #0x0, #0x1, pl  // pl = nfrst
  408a88:	b.lt	408ad8 <error@@Base+0x4cb8>  // b.tstop
  408a8c:	ldr	x0, [x20, #16]
  408a90:	ldr	x1, [x21, #16]
  408a94:	b	408ab4 <error@@Base+0x4c94>
  408a98:	b.ge	408b58 <error@@Base+0x4d38>  // b.tcont
  408a9c:	sub	x19, x19, #0x1
  408aa0:	sub	x2, x2, #0x1
  408aa4:	str	x4, [x0, x19, lsl #3]
  408aa8:	cmp	x2, #0x0
  408aac:	ccmp	x3, #0x0, #0x1, ge  // ge = tcont
  408ab0:	b.lt	408ad8 <error@@Base+0x4cb8>  // b.tstop
  408ab4:	ldr	x5, [x0, x3, lsl #3]
  408ab8:	ldr	x4, [x1, x2, lsl #3]
  408abc:	cmp	x5, x4
  408ac0:	b.ne	408a98 <error@@Base+0x4c78>  // b.any
  408ac4:	sub	x2, x2, #0x1
  408ac8:	sub	x3, x3, #0x1
  408acc:	cmp	x2, #0x0
  408ad0:	ccmp	x3, #0x0, #0x1, ge  // ge = tcont
  408ad4:	b.ge	408ab4 <error@@Base+0x4c94>  // b.tcont
  408ad8:	tbnz	x2, #63, 408af8 <error@@Base+0x4cd8>
  408adc:	ldr	x0, [x20, #16]
  408ae0:	add	x2, x2, #0x1
  408ae4:	ldr	x1, [x21, #16]
  408ae8:	sub	x19, x19, x2
  408aec:	lsl	x2, x2, #3
  408af0:	add	x0, x0, x19, lsl #3
  408af4:	bl	401710 <memcpy@plt>
  408af8:	ldr	x3, [x20, #8]
  408afc:	ldr	x2, [x21, #8]
  408b00:	add	x2, x3, x2, lsl #1
  408b04:	sub	x5, x2, #0x1
  408b08:	subs	x2, x2, x19
  408b0c:	b.eq	408b44 <error@@Base+0x4d24>  // b.none
  408b10:	ldr	x0, [x20, #16]
  408b14:	sub	x1, x3, #0x1
  408b18:	add	x3, x3, x2
  408b1c:	str	x3, [x20, #8]
  408b20:	ldr	x4, [x0, x5, lsl #3]
  408b24:	add	x6, x1, x2
  408b28:	ldr	x3, [x0, x1, lsl #3]
  408b2c:	cmp	x4, x3
  408b30:	b.le	408b60 <error@@Base+0x4d40>
  408b34:	str	x4, [x0, x6, lsl #3]
  408b38:	sub	x5, x5, #0x1
  408b3c:	subs	x2, x2, #0x1
  408b40:	b.ne	408b20 <error@@Base+0x4d00>  // b.any
  408b44:	mov	w0, #0x0                   	// #0
  408b48:	ldp	x19, x20, [sp, #16]
  408b4c:	ldp	x21, x22, [sp, #32]
  408b50:	ldp	x29, x30, [sp], #48
  408b54:	ret
  408b58:	sub	x3, x3, #0x1
  408b5c:	b	408aa8 <error@@Base+0x4c88>
  408b60:	str	x3, [x0, x6, lsl #3]
  408b64:	subs	x1, x1, #0x1
  408b68:	b.pl	408b20 <error@@Base+0x4d00>  // b.nfrst
  408b6c:	add	x1, x0, x19, lsl #3
  408b70:	lsl	x2, x2, #3
  408b74:	bl	401710 <memcpy@plt>
  408b78:	mov	w0, #0x0                   	// #0
  408b7c:	ldp	x19, x20, [sp, #16]
  408b80:	ldp	x21, x22, [sp, #32]
  408b84:	ldp	x29, x30, [sp], #48
  408b88:	ret
  408b8c:	ldr	x0, [x20, #16]
  408b90:	add	x19, x19, x2
  408b94:	lsl	x22, x19, #1
  408b98:	lsl	x1, x19, #4
  408b9c:	bl	4018d0 <realloc@plt>
  408ba0:	cbz	x0, 408bdc <error@@Base+0x4dbc>
  408ba4:	ldr	x1, [x20, #8]
  408ba8:	ldr	x19, [x21, #8]
  408bac:	str	x22, [x20]
  408bb0:	str	x0, [x20, #16]
  408bb4:	cbnz	x1, 408a78 <error@@Base+0x4c58>
  408bb8:	ldr	x1, [x21, #16]
  408bbc:	str	x19, [x20, #8]
  408bc0:	ldr	x0, [x20, #16]
  408bc4:	ldr	x2, [x21, #8]
  408bc8:	lsl	x2, x2, #3
  408bcc:	bl	401710 <memcpy@plt>
  408bd0:	b	408b44 <error@@Base+0x4d24>
  408bd4:	mov	w0, #0x0                   	// #0
  408bd8:	ret
  408bdc:	mov	w0, #0xc                   	// #12
  408be0:	b	408b48 <error@@Base+0x4d28>
  408be4:	nop
  408be8:	stp	x29, x30, [sp, #-144]!
  408bec:	mov	x29, sp
  408bf0:	stp	x19, x20, [sp, #16]
  408bf4:	add	x20, x2, x2, lsl #1
  408bf8:	mov	x19, x1
  408bfc:	stp	x23, x24, [sp, #48]
  408c00:	lsl	x20, x20, #3
  408c04:	and	w24, w3, #0xff
  408c08:	ldr	x23, [x1, #40]
  408c0c:	stp	x21, x22, [sp, #32]
  408c10:	mov	x22, x0
  408c14:	add	x23, x23, x20
  408c18:	mov	x21, x2
  408c1c:	ldr	x0, [x23, #8]
  408c20:	add	x0, x0, #0x1
  408c24:	stp	x0, xzr, [sp, #96]
  408c28:	lsl	x0, x0, #3
  408c2c:	bl	401840 <malloc@plt>
  408c30:	str	x0, [sp, #112]
  408c34:	cbz	x0, 408e24 <error@@Base+0x5004>
  408c38:	ldr	x2, [x19]
  408c3c:	stp	x25, x26, [sp, #64]
  408c40:	lsl	x25, x21, #4
  408c44:	ldr	x0, [x19, #48]
  408c48:	add	x1, x2, x25
  408c4c:	mov	x3, #0xffffffffffffffff    	// #-1
  408c50:	add	x0, x0, x20
  408c54:	ldr	w4, [x1, #8]
  408c58:	str	x3, [x0, #8]
  408c5c:	tst	w4, #0x3ff00
  408c60:	b.ne	408dac <error@@Base+0x4f8c>  // b.any
  408c64:	ldrb	w0, [x1, #8]
  408c68:	tbz	w0, #3, 408df0 <error@@Base+0x4fd0>
  408c6c:	ldr	x1, [x19, #40]
  408c70:	add	x0, x1, x20
  408c74:	ldr	x2, [x0, #8]
  408c78:	cmp	x2, #0x0
  408c7c:	b.le	408df0 <error@@Base+0x4fd0>
  408c80:	mov	w23, #0x0                   	// #0
  408c84:	mov	x26, #0x0                   	// #0
  408c88:	str	x27, [sp, #80]
  408c8c:	nop
  408c90:	ldr	x0, [x0, #16]
  408c94:	add	x27, sp, #0x78
  408c98:	ldr	x3, [x19, #48]
  408c9c:	ldr	x2, [x0, x26, lsl #3]
  408ca0:	add	x25, x2, x2, lsl #1
  408ca4:	lsl	x25, x25, #3
  408ca8:	add	x3, x3, x25
  408cac:	ldr	x0, [x3, #8]
  408cb0:	cmn	x0, #0x1
  408cb4:	b.eq	408da4 <error@@Base+0x4f84>  // b.none
  408cb8:	cbz	x0, 408d70 <error@@Base+0x4f50>
  408cbc:	ldp	x0, x1, [x3]
  408cc0:	stp	x0, x1, [sp, #120]
  408cc4:	ldr	x0, [x3, #16]
  408cc8:	str	x0, [sp, #136]
  408ccc:	mov	x1, x27
  408cd0:	add	x0, sp, #0x60
  408cd4:	bl	408a40 <error@@Base+0x4c20>
  408cd8:	cbnz	w0, 408d88 <error@@Base+0x4f68>
  408cdc:	ldr	x0, [x19, #48]
  408ce0:	add	x25, x0, x25
  408ce4:	ldr	x0, [x25, #8]
  408ce8:	cbz	x0, 408d60 <error@@Base+0x4f40>
  408cec:	ldr	x1, [x19, #40]
  408cf0:	add	x0, x1, x20
  408cf4:	add	x26, x26, #0x1
  408cf8:	ldr	x2, [x0, #8]
  408cfc:	cmp	x2, x26
  408d00:	b.gt	408c90 <error@@Base+0x4e70>
  408d04:	mov	x1, x21
  408d08:	add	x0, sp, #0x60
  408d0c:	bl	406ad8 <error@@Base+0x2cb8>
  408d10:	tst	w0, #0xff
  408d14:	b.eq	408e44 <error@@Base+0x5024>  // b.none
  408d18:	ldr	x0, [x19, #48]
  408d1c:	eor	w24, w24, #0x1
  408d20:	tst	w23, w24
  408d24:	add	x1, x0, x20
  408d28:	b.eq	408e54 <error@@Base+0x5034>  // b.none
  408d2c:	ldr	x27, [sp, #80]
  408d30:	str	xzr, [x1, #8]
  408d34:	ldp	x2, x3, [sp, #96]
  408d38:	mov	w0, #0x0                   	// #0
  408d3c:	ldr	x1, [sp, #112]
  408d40:	stp	x2, x3, [x22]
  408d44:	ldp	x25, x26, [sp, #64]
  408d48:	str	x1, [x22, #16]
  408d4c:	ldp	x19, x20, [sp, #16]
  408d50:	ldp	x21, x22, [sp, #32]
  408d54:	ldp	x23, x24, [sp, #48]
  408d58:	ldp	x29, x30, [sp], #144
  408d5c:	ret
  408d60:	ldr	x0, [sp, #136]
  408d64:	mov	w23, #0x1                   	// #1
  408d68:	bl	401a20 <free@plt>
  408d6c:	b	408cec <error@@Base+0x4ecc>
  408d70:	add	x27, sp, #0x78
  408d74:	mov	x1, x19
  408d78:	mov	x0, x27
  408d7c:	mov	w3, #0x0                   	// #0
  408d80:	bl	408be8 <error@@Base+0x4dc8>
  408d84:	cbz	w0, 408ccc <error@@Base+0x4eac>
  408d88:	ldp	x19, x20, [sp, #16]
  408d8c:	ldp	x21, x22, [sp, #32]
  408d90:	ldp	x23, x24, [sp, #48]
  408d94:	ldp	x25, x26, [sp, #64]
  408d98:	ldr	x27, [sp, #80]
  408d9c:	ldp	x29, x30, [sp], #144
  408da0:	ret
  408da4:	mov	w23, #0x1                   	// #1
  408da8:	b	408cf0 <error@@Base+0x4ed0>
  408dac:	ldr	x0, [x23, #8]
  408db0:	cbz	x0, 408df0 <error@@Base+0x4fd0>
  408db4:	ldr	x0, [x23, #16]
  408db8:	ldr	x0, [x0]
  408dbc:	add	x2, x2, x0, lsl #4
  408dc0:	ldrb	w0, [x2, #10]
  408dc4:	tbnz	w0, #2, 408c64 <error@@Base+0x4e44>
  408dc8:	ubfx	x4, x4, #8, #10
  408dcc:	mov	x3, x21
  408dd0:	mov	x2, x21
  408dd4:	mov	x1, x21
  408dd8:	mov	x0, x19
  408ddc:	bl	407a78 <error@@Base+0x3c58>
  408de0:	cbnz	w0, 408e3c <error@@Base+0x501c>
  408de4:	ldr	x1, [x19]
  408de8:	add	x1, x1, x25
  408dec:	b	408c64 <error@@Base+0x4e44>
  408df0:	mov	x1, x21
  408df4:	add	x0, sp, #0x60
  408df8:	bl	406ad8 <error@@Base+0x2cb8>
  408dfc:	tst	w0, #0xff
  408e00:	b.eq	408e20 <error@@Base+0x5000>  // b.none
  408e04:	ldr	x0, [x19, #48]
  408e08:	add	x20, x0, x20
  408e0c:	ldp	x0, x1, [sp, #96]
  408e10:	stp	x0, x1, [x20]
  408e14:	ldr	x0, [sp, #112]
  408e18:	str	x0, [x20, #16]
  408e1c:	b	408d34 <error@@Base+0x4f14>
  408e20:	ldp	x25, x26, [sp, #64]
  408e24:	mov	w0, #0xc                   	// #12
  408e28:	ldp	x19, x20, [sp, #16]
  408e2c:	ldp	x21, x22, [sp, #32]
  408e30:	ldp	x23, x24, [sp, #48]
  408e34:	ldp	x29, x30, [sp], #144
  408e38:	ret
  408e3c:	ldp	x25, x26, [sp, #64]
  408e40:	b	408d4c <error@@Base+0x4f2c>
  408e44:	mov	w0, #0xc                   	// #12
  408e48:	ldp	x25, x26, [sp, #64]
  408e4c:	ldr	x27, [sp, #80]
  408e50:	b	408e28 <error@@Base+0x5008>
  408e54:	ldr	x27, [sp, #80]
  408e58:	b	408e08 <error@@Base+0x4fe8>
  408e5c:	nop
  408e60:	stp	x29, x30, [sp, #-96]!
  408e64:	mov	x29, sp
  408e68:	stp	x21, x22, [sp, #32]
  408e6c:	ldr	x21, [x1, #8]
  408e70:	stp	x19, x20, [sp, #16]
  408e74:	mov	x20, x2
  408e78:	mov	w19, w3
  408e7c:	stp	x23, x24, [sp, #48]
  408e80:	mov	x24, x1
  408e84:	mov	x23, x0
  408e88:	lsl	x0, x21, #3
  408e8c:	stp	x21, xzr, [sp, #72]
  408e90:	bl	401840 <malloc@plt>
  408e94:	str	x0, [sp, #88]
  408e98:	cbz	x0, 408fa0 <error@@Base+0x5180>
  408e9c:	cmp	x21, #0x0
  408ea0:	b.le	408f3c <error@@Base+0x511c>
  408ea4:	mov	x22, #0x0                   	// #0
  408ea8:	ldr	x1, [x24, #16]
  408eac:	ldr	x0, [x23, #48]
  408eb0:	ldr	x2, [x1, x22, lsl #3]
  408eb4:	add	x1, x2, x2, lsl #1
  408eb8:	add	x1, x0, x1, lsl #3
  408ebc:	ldr	x10, [x1, #8]
  408ec0:	cmp	x10, #0x0
  408ec4:	b.le	408f70 <error@@Base+0x5150>
  408ec8:	mov	x5, #0x0                   	// #0
  408ecc:	ldr	x9, [x23]
  408ed0:	ldr	x4, [x1, #16]
  408ed4:	b	408ee0 <error@@Base+0x50c0>
  408ed8:	cmp	x10, x5
  408edc:	b.eq	408f70 <error@@Base+0x5150>  // b.none
  408ee0:	ldr	x7, [x4, x5, lsl #3]
  408ee4:	add	x5, x5, #0x1
  408ee8:	lsl	x6, x7, #4
  408eec:	add	x8, x9, x6
  408ef0:	ldrb	w8, [x8, #8]
  408ef4:	cmp	w19, w8
  408ef8:	b.ne	408ed8 <error@@Base+0x50b8>  // b.any
  408efc:	ldr	x6, [x9, x6]
  408f00:	cmp	x20, x6
  408f04:	b.ne	408ed8 <error@@Base+0x50b8>  // b.any
  408f08:	cmn	x7, #0x1
  408f0c:	b.eq	408f70 <error@@Base+0x5150>  // b.none
  408f10:	mov	w4, w19
  408f14:	mov	x3, x20
  408f18:	add	x1, sp, #0x48
  408f1c:	mov	x0, x23
  408f20:	bl	4080a8 <error@@Base+0x4288>
  408f24:	mov	w21, w0
  408f28:	cbnz	w0, 408f80 <error@@Base+0x5160>
  408f2c:	ldr	x0, [x24, #8]
  408f30:	add	x22, x22, #0x1
  408f34:	cmp	x0, x22
  408f38:	b.gt	408ea8 <error@@Base+0x5088>
  408f3c:	ldr	x0, [x24, #16]
  408f40:	mov	w21, #0x0                   	// #0
  408f44:	bl	401a20 <free@plt>
  408f48:	ldp	x0, x1, [sp, #72]
  408f4c:	stp	x0, x1, [x24]
  408f50:	ldr	x0, [sp, #88]
  408f54:	str	x0, [x24, #16]
  408f58:	mov	w0, w21
  408f5c:	ldp	x19, x20, [sp, #16]
  408f60:	ldp	x21, x22, [sp, #32]
  408f64:	ldp	x23, x24, [sp, #48]
  408f68:	ldp	x29, x30, [sp], #96
  408f6c:	ret
  408f70:	add	x0, sp, #0x48
  408f74:	bl	408a40 <error@@Base+0x4c20>
  408f78:	mov	w21, w0
  408f7c:	cbz	w0, 408f2c <error@@Base+0x510c>
  408f80:	ldr	x0, [sp, #88]
  408f84:	bl	401a20 <free@plt>
  408f88:	mov	w0, w21
  408f8c:	ldp	x19, x20, [sp, #16]
  408f90:	ldp	x21, x22, [sp, #32]
  408f94:	ldp	x23, x24, [sp, #48]
  408f98:	ldp	x29, x30, [sp], #96
  408f9c:	ret
  408fa0:	mov	w21, #0xc                   	// #12
  408fa4:	mov	w0, w21
  408fa8:	ldp	x19, x20, [sp, #16]
  408fac:	ldp	x21, x22, [sp, #32]
  408fb0:	ldp	x23, x24, [sp, #48]
  408fb4:	ldp	x29, x30, [sp], #96
  408fb8:	ret
  408fbc:	nop
  408fc0:	stp	x29, x30, [sp, #-48]!
  408fc4:	mov	x29, sp
  408fc8:	stp	x19, x20, [sp, #16]
  408fcc:	mov	x19, x0
  408fd0:	ldr	x2, [x1, #8]
  408fd4:	str	x2, [x0, #8]
  408fd8:	cmp	x2, #0x0
  408fdc:	b.le	409020 <error@@Base+0x5200>
  408fe0:	str	x21, [sp, #32]
  408fe4:	lsl	x20, x2, #3
  408fe8:	str	x2, [x19]
  408fec:	mov	x0, x20
  408ff0:	mov	x21, x1
  408ff4:	bl	401840 <malloc@plt>
  408ff8:	str	x0, [x19, #16]
  408ffc:	cbz	x0, 409038 <error@@Base+0x5218>
  409000:	ldr	x1, [x21, #16]
  409004:	mov	x2, x20
  409008:	bl	401710 <memcpy@plt>
  40900c:	ldr	x21, [sp, #32]
  409010:	mov	w0, #0x0                   	// #0
  409014:	ldp	x19, x20, [sp, #16]
  409018:	ldp	x29, x30, [sp], #48
  40901c:	ret
  409020:	stp	xzr, xzr, [x19]
  409024:	mov	w0, #0x0                   	// #0
  409028:	str	xzr, [x19, #16]
  40902c:	ldp	x19, x20, [sp, #16]
  409030:	ldp	x29, x30, [sp], #48
  409034:	ret
  409038:	mov	w0, #0xc                   	// #12
  40903c:	ldr	x21, [sp, #32]
  409040:	stp	xzr, xzr, [x19]
  409044:	b	409014 <error@@Base+0x51f4>
  409048:	stp	x29, x30, [sp, #-64]!
  40904c:	mov	x29, sp
  409050:	str	x21, [sp, #24]
  409054:	mov	x21, x0
  409058:	cbz	x1, 40907c <error@@Base+0x525c>
  40905c:	stp	x22, x23, [sp, #32]
  409060:	cmp	x2, #0x0
  409064:	ldr	x22, [x1, #8]
  409068:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  40906c:	b.gt	4090a4 <error@@Base+0x5284>
  409070:	cmp	x22, #0x0
  409074:	b.gt	4090b4 <error@@Base+0x5294>
  409078:	ldp	x22, x23, [sp, #32]
  40907c:	cbz	x2, 40908c <error@@Base+0x526c>
  409080:	ldr	x0, [x2, #8]
  409084:	cmp	x0, #0x0
  409088:	b.gt	4090c8 <error@@Base+0x52a8>
  40908c:	mov	w0, #0x0                   	// #0
  409090:	stp	xzr, xzr, [x21]
  409094:	str	xzr, [x21, #16]
  409098:	ldr	x21, [sp, #24]
  40909c:	ldp	x29, x30, [sp], #64
  4090a0:	ret
  4090a4:	ldr	x23, [x2, #8]
  4090a8:	str	x2, [sp, #48]
  4090ac:	cmp	x23, #0x0
  4090b0:	b.gt	4090dc <error@@Base+0x52bc>
  4090b4:	mov	x0, x21
  4090b8:	ldr	x21, [sp, #24]
  4090bc:	ldp	x22, x23, [sp, #32]
  4090c0:	ldp	x29, x30, [sp], #64
  4090c4:	b	408fc0 <error@@Base+0x51a0>
  4090c8:	mov	x0, x21
  4090cc:	mov	x1, x2
  4090d0:	ldr	x21, [sp, #24]
  4090d4:	ldp	x29, x30, [sp], #64
  4090d8:	b	408fc0 <error@@Base+0x51a0>
  4090dc:	add	x0, x22, x23
  4090e0:	str	x0, [x21]
  4090e4:	str	x1, [sp, #56]
  4090e8:	lsl	x0, x0, #3
  4090ec:	bl	401840 <malloc@plt>
  4090f0:	str	x0, [x21, #16]
  4090f4:	ldp	x2, x1, [sp, #48]
  4090f8:	cbz	x0, 4091b4 <error@@Base+0x5394>
  4090fc:	sub	x7, x0, #0x8
  409100:	mov	x3, #0x0                   	// #0
  409104:	mov	x4, #0x0                   	// #0
  409108:	ldr	x1, [x1, #16]
  40910c:	ldr	x6, [x2, #16]
  409110:	str	x19, [sp, #16]
  409114:	mov	x19, #0x0                   	// #0
  409118:	b	409138 <error@@Base+0x5318>
  40911c:	cinc	x3, x3, eq  // eq = none
  409120:	add	x4, x4, #0x1
  409124:	str	x2, [x7, x19, lsl #3]
  409128:	cmp	x22, x4
  40912c:	b.le	409158 <error@@Base+0x5338>
  409130:	cmp	x23, x3
  409134:	b.le	409198 <error@@Base+0x5378>
  409138:	ldr	x2, [x1, x4, lsl #3]
  40913c:	add	x19, x19, #0x1
  409140:	ldr	x5, [x6, x3, lsl #3]
  409144:	cmp	x2, x5
  409148:	b.le	40911c <error@@Base+0x52fc>
  40914c:	add	x3, x3, #0x1
  409150:	str	x5, [x7, x19, lsl #3]
  409154:	b	409128 <error@@Base+0x5308>
  409158:	cmp	x23, x3
  40915c:	b.gt	40917c <error@@Base+0x535c>
  409160:	ldp	x22, x23, [sp, #32]
  409164:	str	x19, [x21, #8]
  409168:	mov	w0, #0x0                   	// #0
  40916c:	ldr	x19, [sp, #16]
  409170:	ldr	x21, [sp, #24]
  409174:	ldp	x29, x30, [sp], #64
  409178:	ret
  40917c:	sub	x2, x23, x3
  409180:	add	x0, x0, x19, lsl #3
  409184:	add	x1, x6, x3, lsl #3
  409188:	add	x19, x19, x2
  40918c:	lsl	x2, x2, #3
  409190:	bl	401710 <memcpy@plt>
  409194:	b	409160 <error@@Base+0x5340>
  409198:	sub	x2, x22, x4
  40919c:	add	x1, x1, x4, lsl #3
  4091a0:	add	x0, x0, x19, lsl #3
  4091a4:	add	x19, x19, x2
  4091a8:	lsl	x2, x2, #3
  4091ac:	bl	401710 <memcpy@plt>
  4091b0:	b	409160 <error@@Base+0x5340>
  4091b4:	mov	w0, #0xc                   	// #12
  4091b8:	ldp	x22, x23, [sp, #32]
  4091bc:	b	409098 <error@@Base+0x5278>
  4091c0:	stp	x29, x30, [sp, #-112]!
  4091c4:	mov	x29, sp
  4091c8:	stp	x25, x26, [sp, #64]
  4091cc:	mov	x25, x2
  4091d0:	ldr	x2, [x2, #8]
  4091d4:	stp	x27, x28, [sp, #80]
  4091d8:	str	x0, [sp, #104]
  4091dc:	cbz	x2, 409474 <error@@Base+0x5654>
  4091e0:	stp	x19, x20, [sp, #16]
  4091e4:	cmp	x2, #0x0
  4091e8:	mov	w20, w3
  4091ec:	stp	x21, x22, [sp, #32]
  4091f0:	add	x26, x2, w3, uxtw
  4091f4:	mov	x22, x1
  4091f8:	b.le	409218 <error@@Base+0x53f8>
  4091fc:	ldr	x0, [x25, #16]
  409200:	add	x2, x0, x2, lsl #3
  409204:	nop
  409208:	ldr	x1, [x0], #8
  40920c:	add	x26, x26, x1
  409210:	cmp	x2, x0
  409214:	b.ne	409208 <error@@Base+0x53e8>  // b.any
  409218:	ldr	x0, [x22, #136]
  40921c:	ldr	x1, [x22, #64]
  409220:	and	x0, x26, x0
  409224:	add	x0, x0, x0, lsl #1
  409228:	lsl	x0, x0, #3
  40922c:	add	x2, x1, x0
  409230:	ldr	x10, [x1, x0]
  409234:	cmp	x10, #0x0
  409238:	b.le	4092a4 <error@@Base+0x5484>
  40923c:	mov	x6, #0x0                   	// #0
  409240:	ldr	x11, [x2, #16]
  409244:	b	409250 <error@@Base+0x5430>
  409248:	cmp	x6, x10
  40924c:	b.eq	4092a4 <error@@Base+0x5484>  // b.none
  409250:	ldr	x27, [x11, x6, lsl #3]
  409254:	add	x6, x6, #0x1
  409258:	ldr	x0, [x27]
  40925c:	cmp	x0, x26
  409260:	b.ne	409248 <error@@Base+0x5428>  // b.any
  409264:	ldrb	w0, [x27, #104]
  409268:	and	w0, w0, #0xf
  40926c:	cmp	w0, w20
  409270:	b.ne	409248 <error@@Base+0x5428>  // b.any
  409274:	ldr	x0, [x27, #80]
  409278:	mov	x1, x25
  40927c:	bl	406400 <error@@Base+0x25e0>
  409280:	tst	w0, #0xff
  409284:	b.eq	409248 <error@@Base+0x5428>  // b.none
  409288:	ldp	x19, x20, [sp, #16]
  40928c:	ldp	x21, x22, [sp, #32]
  409290:	mov	x0, x27
  409294:	ldp	x25, x26, [sp, #64]
  409298:	ldp	x27, x28, [sp, #80]
  40929c:	ldp	x29, x30, [sp], #112
  4092a0:	ret
  4092a4:	mov	x1, #0x1                   	// #1
  4092a8:	mov	x0, #0x70                  	// #112
  4092ac:	bl	4018c0 <calloc@plt>
  4092b0:	mov	x27, x0
  4092b4:	cbz	x0, 4093e8 <error@@Base+0x55c8>
  4092b8:	add	x21, x0, #0x8
  4092bc:	mov	x1, x25
  4092c0:	mov	x0, x21
  4092c4:	bl	408fc0 <error@@Base+0x51a0>
  4092c8:	cbnz	w0, 4094a0 <error@@Base+0x5680>
  4092cc:	ldrb	w0, [x27, #104]
  4092d0:	ldr	x2, [x25, #8]
  4092d4:	str	x21, [x27, #80]
  4092d8:	bfxil	w0, w20, #0, #4
  4092dc:	strb	w0, [x27, #104]
  4092e0:	cmp	x2, #0x0
  4092e4:	b.le	4093c8 <error@@Base+0x55a8>
  4092e8:	and	w0, w20, #0x4
  4092ec:	stp	x23, x24, [sp, #48]
  4092f0:	add	x24, x27, #0x18
  4092f4:	add	x23, x27, #0x10
  4092f8:	str	w0, [sp, #100]
  4092fc:	and	w0, w20, #0x2
  409300:	and	w20, w20, #0x1
  409304:	mov	x6, #0x0                   	// #0
  409308:	mov	x28, #0x0                   	// #0
  40930c:	str	w0, [sp, #96]
  409310:	ldr	x1, [x25, #16]
  409314:	ldr	x0, [x22]
  409318:	ldr	x3, [x1, x28, lsl #3]
  40931c:	add	x3, x0, x3, lsl #4
  409320:	ldr	w19, [x3, #8]
  409324:	ldrb	w4, [x3, #8]
  409328:	ubfx	x19, x19, #8, #10
  40932c:	cmp	w19, #0x0
  409330:	ccmp	w4, #0x1, #0x0, eq  // eq = none
  409334:	b.eq	4093b8 <error@@Base+0x5598>  // b.none
  409338:	ldrb	w5, [x3, #10]
  40933c:	cmp	w4, #0x2
  409340:	ldrb	w0, [x27, #104]
  409344:	ubfx	x5, x5, #4, #1
  409348:	mov	w3, w0
  40934c:	ubfx	x0, x0, #5, #1
  409350:	orr	w0, w0, w5
  409354:	bfi	w3, w0, #5, #1
  409358:	strb	w3, [x27, #104]
  40935c:	b.eq	409468 <error@@Base+0x5648>  // b.none
  409360:	cmp	w4, #0x4
  409364:	b.eq	409404 <error@@Base+0x55e4>  // b.none
  409368:	cbz	w19, 4093b8 <error@@Base+0x5598>
  40936c:	ldr	x0, [x27, #80]
  409370:	cmp	x21, x0
  409374:	b.eq	409410 <error@@Base+0x55f0>  // b.none
  409378:	tbz	w19, #0, 409440 <error@@Base+0x5620>
  40937c:	cbz	w20, 409388 <error@@Base+0x5568>
  409380:	tbz	w19, #1, 409448 <error@@Base+0x5628>
  409384:	nop
  409388:	subs	x2, x28, x6
  40938c:	b.mi	4093b0 <error@@Base+0x5590>  // b.first
  409390:	ldr	x0, [x27, #16]
  409394:	cmp	x2, x0
  409398:	b.ge	4093b0 <error@@Base+0x5590>  // b.tcont
  40939c:	sub	x0, x0, #0x1
  4093a0:	str	x0, [x27, #16]
  4093a4:	mov	x1, x24
  4093a8:	mov	x0, x23
  4093ac:	bl	4081d0 <error@@Base+0x43b0>
  4093b0:	ldr	x2, [x25, #8]
  4093b4:	add	x6, x6, #0x1
  4093b8:	add	x28, x28, #0x1
  4093bc:	cmp	x28, x2
  4093c0:	b.lt	409310 <error@@Base+0x54f0>  // b.tstop
  4093c4:	ldp	x23, x24, [sp, #48]
  4093c8:	mov	x2, x26
  4093cc:	mov	x0, x22
  4093d0:	mov	x1, x27
  4093d4:	bl	406c08 <error@@Base+0x2de8>
  4093d8:	cbz	w0, 409288 <error@@Base+0x5468>
  4093dc:	mov	x0, x27
  4093e0:	bl	407d18 <error@@Base+0x3ef8>
  4093e4:	nop
  4093e8:	ldr	x1, [sp, #104]
  4093ec:	mov	w0, #0xc                   	// #12
  4093f0:	mov	x27, #0x0                   	// #0
  4093f4:	ldp	x19, x20, [sp, #16]
  4093f8:	ldp	x21, x22, [sp, #32]
  4093fc:	str	w0, [x1]
  409400:	b	409290 <error@@Base+0x5470>
  409404:	orr	w3, w3, #0x40
  409408:	strb	w3, [x27, #104]
  40940c:	b	409368 <error@@Base+0x5548>
  409410:	mov	x0, #0x18                  	// #24
  409414:	bl	401840 <malloc@plt>
  409418:	str	x0, [x27, #80]
  40941c:	cbz	x0, 409490 <error@@Base+0x5670>
  409420:	mov	x1, x25
  409424:	bl	408fc0 <error@@Base+0x51a0>
  409428:	cbnz	w0, 4094ac <error@@Base+0x568c>
  40942c:	ldrb	w0, [x27, #104]
  409430:	mov	x6, #0x0                   	// #0
  409434:	orr	w0, w0, #0xffffff80
  409438:	strb	w0, [x27, #104]
  40943c:	tbnz	w19, #0, 40937c <error@@Base+0x555c>
  409440:	tbz	w19, #1, 409448 <error@@Base+0x5628>
  409444:	cbnz	w20, 409388 <error@@Base+0x5568>
  409448:	tbz	w19, #4, 409454 <error@@Base+0x5634>
  40944c:	ldr	w0, [sp, #96]
  409450:	cbz	w0, 409388 <error@@Base+0x5568>
  409454:	tbz	w19, #6, 409460 <error@@Base+0x5640>
  409458:	ldr	w0, [sp, #100]
  40945c:	cbz	w0, 409388 <error@@Base+0x5568>
  409460:	ldr	x2, [x25, #8]
  409464:	b	4093b8 <error@@Base+0x5598>
  409468:	orr	w3, w3, #0x10
  40946c:	strb	w3, [x27, #104]
  409470:	b	409368 <error@@Base+0x5548>
  409474:	str	wzr, [x0]
  409478:	mov	x27, #0x0                   	// #0
  40947c:	mov	x0, x27
  409480:	ldp	x25, x26, [sp, #64]
  409484:	ldp	x27, x28, [sp, #80]
  409488:	ldp	x29, x30, [sp], #112
  40948c:	ret
  409490:	mov	x0, x27
  409494:	bl	407d18 <error@@Base+0x3ef8>
  409498:	ldp	x23, x24, [sp, #48]
  40949c:	b	4093e8 <error@@Base+0x55c8>
  4094a0:	mov	x0, x27
  4094a4:	bl	401a20 <free@plt>
  4094a8:	b	4093e8 <error@@Base+0x55c8>
  4094ac:	ldp	x23, x24, [sp, #48]
  4094b0:	b	4093e8 <error@@Base+0x55c8>
  4094b4:	nop
  4094b8:	stp	x29, x30, [sp, #-64]!
  4094bc:	mov	x29, sp
  4094c0:	stp	x19, x20, [sp, #16]
  4094c4:	ldr	x20, [x2, #8]
  4094c8:	stp	x21, x22, [sp, #32]
  4094cc:	mov	x22, x0
  4094d0:	cbz	x20, 4096b0 <error@@Base+0x5890>
  4094d4:	stp	x23, x24, [sp, #48]
  4094d8:	mov	x21, x1
  4094dc:	mov	x23, x2
  4094e0:	cmp	x20, #0x0
  4094e4:	b.le	409500 <error@@Base+0x56e0>
  4094e8:	ldr	x3, [x2, #16]
  4094ec:	add	x1, x3, x20, lsl #3
  4094f0:	ldr	x0, [x3], #8
  4094f4:	add	x20, x20, x0
  4094f8:	cmp	x1, x3
  4094fc:	b.ne	4094f0 <error@@Base+0x56d0>  // b.any
  409500:	ldr	x0, [x21, #136]
  409504:	ldr	x1, [x21, #64]
  409508:	and	x0, x20, x0
  40950c:	add	x0, x0, x0, lsl #1
  409510:	lsl	x0, x0, #3
  409514:	add	x2, x1, x0
  409518:	ldr	x7, [x1, x0]
  40951c:	cmp	x7, #0x0
  409520:	b.le	409560 <error@@Base+0x5740>
  409524:	ldr	x8, [x2, #16]
  409528:	mov	x6, #0x0                   	// #0
  40952c:	nop
  409530:	ldr	x19, [x8, x6, lsl #3]
  409534:	mov	x1, x23
  409538:	add	x6, x6, #0x1
  40953c:	add	x0, x19, #0x8
  409540:	ldr	x3, [x19]
  409544:	cmp	x3, x20
  409548:	b.ne	409558 <error@@Base+0x5738>  // b.any
  40954c:	bl	406400 <error@@Base+0x25e0>
  409550:	tst	w0, #0xff
  409554:	b.ne	409658 <error@@Base+0x5838>  // b.any
  409558:	cmp	x6, x7
  40955c:	b.ne	409530 <error@@Base+0x5710>  // b.any
  409560:	mov	x1, #0x1                   	// #1
  409564:	mov	x0, #0x70                  	// #112
  409568:	bl	4018c0 <calloc@plt>
  40956c:	mov	x19, x0
  409570:	cbz	x0, 40969c <error@@Base+0x587c>
  409574:	add	x24, x0, #0x8
  409578:	mov	x1, x23
  40957c:	mov	x0, x24
  409580:	bl	408fc0 <error@@Base+0x51a0>
  409584:	cbnz	w0, 409694 <error@@Base+0x5874>
  409588:	ldr	x6, [x23, #8]
  40958c:	str	x24, [x19, #80]
  409590:	cmp	x6, #0x0
  409594:	b.le	409644 <error@@Base+0x5824>
  409598:	ldr	x0, [x23, #16]
  40959c:	ldr	x7, [x21]
  4095a0:	add	x6, x0, x6, lsl #3
  4095a4:	b	4095ec <error@@Base+0x57cc>
  4095a8:	ldrb	w3, [x19, #104]
  4095ac:	cmp	w4, #0x2
  4095b0:	ldrb	w5, [x2, #10]
  4095b4:	mov	w1, w3
  4095b8:	ubfx	x3, x3, #5, #1
  4095bc:	ubfx	x5, x5, #4, #1
  4095c0:	orr	w3, w3, w5
  4095c4:	bfi	w1, w3, #5, #1
  4095c8:	strb	w1, [x19, #104]
  4095cc:	b.eq	409670 <error@@Base+0x5850>  // b.none
  4095d0:	cmp	w4, #0x4
  4095d4:	b.ne	40967c <error@@Base+0x585c>  // b.any
  4095d8:	orr	w1, w1, #0x40
  4095dc:	strb	w1, [x19, #104]
  4095e0:	add	x0, x0, #0x8
  4095e4:	cmp	x6, x0
  4095e8:	b.eq	409644 <error@@Base+0x5824>  // b.none
  4095ec:	ldr	x2, [x0]
  4095f0:	add	x2, x7, x2, lsl #4
  4095f4:	ldrb	w4, [x2, #8]
  4095f8:	cmp	w4, #0x1
  4095fc:	b.ne	4095a8 <error@@Base+0x5788>  // b.any
  409600:	ldr	w1, [x2, #8]
  409604:	tst	w1, #0x3ff00
  409608:	b.eq	4095e0 <error@@Base+0x57c0>  // b.none
  40960c:	ldrb	w1, [x19, #104]
  409610:	ldrb	w2, [x2, #10]
  409614:	mov	w3, w1
  409618:	ubfx	x1, x1, #5, #1
  40961c:	ubfx	x2, x2, #4, #1
  409620:	orr	w1, w1, w2
  409624:	bfi	w3, w1, #5, #1
  409628:	strb	w3, [x19, #104]
  40962c:	ldrb	w1, [x19, #104]
  409630:	add	x0, x0, #0x8
  409634:	cmp	x6, x0
  409638:	orr	w1, w1, #0xffffff80
  40963c:	strb	w1, [x19, #104]
  409640:	b.ne	4095ec <error@@Base+0x57cc>  // b.any
  409644:	mov	x2, x20
  409648:	mov	x0, x21
  40964c:	mov	x1, x19
  409650:	bl	406c08 <error@@Base+0x2de8>
  409654:	cbnz	w0, 4096cc <error@@Base+0x58ac>
  409658:	ldp	x23, x24, [sp, #48]
  40965c:	mov	x0, x19
  409660:	ldp	x19, x20, [sp, #16]
  409664:	ldp	x21, x22, [sp, #32]
  409668:	ldp	x29, x30, [sp], #64
  40966c:	ret
  409670:	orr	w1, w1, #0x10
  409674:	strb	w1, [x19, #104]
  409678:	b	4095e0 <error@@Base+0x57c0>
  40967c:	cmp	w4, #0xc
  409680:	b.eq	40962c <error@@Base+0x580c>  // b.none
  409684:	ldr	w1, [x2, #8]
  409688:	tst	w1, #0x3ff00
  40968c:	b.eq	4095e0 <error@@Base+0x57c0>  // b.none
  409690:	b	40962c <error@@Base+0x580c>
  409694:	mov	x0, x19
  409698:	bl	401a20 <free@plt>
  40969c:	mov	w0, #0xc                   	// #12
  4096a0:	mov	x19, #0x0                   	// #0
  4096a4:	ldp	x23, x24, [sp, #48]
  4096a8:	str	w0, [x22]
  4096ac:	b	40965c <error@@Base+0x583c>
  4096b0:	str	wzr, [x0]
  4096b4:	mov	x19, #0x0                   	// #0
  4096b8:	mov	x0, x19
  4096bc:	ldp	x19, x20, [sp, #16]
  4096c0:	ldp	x21, x22, [sp, #32]
  4096c4:	ldp	x29, x30, [sp], #64
  4096c8:	ret
  4096cc:	mov	x0, x19
  4096d0:	bl	407d18 <error@@Base+0x3ef8>
  4096d4:	b	40969c <error@@Base+0x587c>
  4096d8:	cmp	x3, #0x0
  4096dc:	b.le	409794 <error@@Base+0x5974>
  4096e0:	stp	x29, x30, [sp, #-96]!
  4096e4:	mov	x29, sp
  4096e8:	stp	x19, x20, [sp, #16]
  4096ec:	mov	x20, x1
  4096f0:	mov	x19, #0x0                   	// #0
  4096f4:	stp	x21, x22, [sp, #32]
  4096f8:	mov	x21, x3
  4096fc:	mov	x22, x2
  409700:	str	x23, [sp, #48]
  409704:	mov	x23, x0
  409708:	b	40975c <error@@Base+0x593c>
  40970c:	add	x2, x4, #0x8
  409710:	add	x1, x1, #0x8
  409714:	add	x0, sp, #0x48
  409718:	cbz	x4, 409750 <error@@Base+0x5930>
  40971c:	bl	409048 <error@@Base+0x5228>
  409720:	mov	w4, w0
  409724:	str	w4, [sp, #68]
  409728:	add	x2, sp, #0x48
  40972c:	mov	x1, x23
  409730:	add	x0, sp, #0x44
  409734:	cbnz	w4, 40977c <error@@Base+0x595c>
  409738:	bl	4094b8 <error@@Base+0x5698>
  40973c:	str	x0, [x20, x19, lsl #3]
  409740:	ldr	x0, [sp, #88]
  409744:	bl	401a20 <free@plt>
  409748:	ldr	w4, [sp, #68]
  40974c:	cbnz	w4, 40977c <error@@Base+0x595c>
  409750:	add	x19, x19, #0x1
  409754:	cmp	x21, x19
  409758:	b.eq	409778 <error@@Base+0x5958>  // b.none
  40975c:	ldr	x1, [x20, x19, lsl #3]
  409760:	ldr	x4, [x22, x19, lsl #3]
  409764:	cbnz	x1, 40970c <error@@Base+0x58ec>
  409768:	str	x4, [x20, x19, lsl #3]
  40976c:	add	x19, x19, #0x1
  409770:	cmp	x21, x19
  409774:	b.ne	40975c <error@@Base+0x593c>  // b.any
  409778:	mov	w4, #0x0                   	// #0
  40977c:	mov	w0, w4
  409780:	ldp	x19, x20, [sp, #16]
  409784:	ldp	x21, x22, [sp, #32]
  409788:	ldr	x23, [sp, #48]
  40978c:	ldp	x29, x30, [sp], #96
  409790:	ret
  409794:	mov	w4, #0x0                   	// #0
  409798:	mov	w0, w4
  40979c:	ret
  4097a0:	stp	x29, x30, [sp, #-160]!
  4097a4:	mov	x29, sp
  4097a8:	ldr	x7, [x0, #200]
  4097ac:	stp	x19, x20, [sp, #16]
  4097b0:	mov	x20, #0x0                   	// #0
  4097b4:	stp	x21, x22, [sp, #32]
  4097b8:	mov	x21, x2
  4097bc:	mov	x22, x1
  4097c0:	mov	x2, x7
  4097c4:	stp	x23, x24, [sp, #48]
  4097c8:	mov	x24, x0
  4097cc:	str	x3, [sp, #104]
  4097d0:	str	w4, [sp, #116]
  4097d4:	b	4097f8 <error@@Base+0x59d8>
  4097d8:	asr	x5, x5, #1
  4097dc:	ldr	x0, [x24, #216]
  4097e0:	add	x1, x5, x5, lsl #2
  4097e4:	add	x1, x0, x1, lsl #3
  4097e8:	ldr	x0, [x1, #8]
  4097ec:	cmp	x21, x0
  4097f0:	b.gt	4099d4 <error@@Base+0x5bb4>
  4097f4:	mov	x2, x5
  4097f8:	add	x5, x2, x20
  4097fc:	cmp	x2, x20
  409800:	b.gt	4097d8 <error@@Base+0x59b8>
  409804:	cmp	x7, x20
  409808:	b.le	4099e4 <error@@Base+0x5bc4>
  40980c:	add	x20, x20, x20, lsl #2
  409810:	ldr	x19, [x24, #216]
  409814:	lsl	x0, x20, #3
  409818:	str	x0, [sp, #120]
  40981c:	add	x19, x19, x0
  409820:	ldr	x0, [x19, #8]
  409824:	cmp	x21, x0
  409828:	b.ne	4099e4 <error@@Base+0x5bc4>  // b.any
  40982c:	add	x23, x22, #0x10
  409830:	stp	x25, x26, [sp, #64]
  409834:	stp	x27, x28, [sp, #80]
  409838:	ldr	x26, [x24, #152]
  40983c:	b	4098e8 <error@@Base+0x5ac8>
  409840:	ldr	x0, [x24, #184]
  409844:	lsl	x28, x20, #3
  409848:	ldr	x1, [x26, #24]
  40984c:	add	x25, x0, x28
  409850:	ldr	x7, [x0, x20, lsl #3]
  409854:	ldr	x27, [x1, x2, lsl #3]
  409858:	cbz	x7, 4099b0 <error@@Base+0x5b90>
  40985c:	ldr	x0, [x7, #16]
  409860:	mov	x2, x27
  409864:	add	x1, x7, #0x18
  409868:	bl	408050 <error@@Base+0x4230>
  40986c:	cbnz	x0, 4098dc <error@@Base+0x5abc>
  409870:	add	x1, x7, #0x8
  409874:	add	x0, sp, #0x88
  409878:	bl	408fc0 <error@@Base+0x51a0>
  40987c:	mov	w4, w0
  409880:	mov	x1, x27
  409884:	add	x0, sp, #0x88
  409888:	str	w4, [sp, #132]
  40988c:	bl	406ad8 <error@@Base+0x2cb8>
  409890:	and	w0, w0, #0xff
  409894:	ldr	w1, [sp, #132]
  409898:	eor	w0, w0, #0x1
  40989c:	cmp	w1, #0x0
  4098a0:	cset	w1, ne  // ne = any
  4098a4:	orr	w0, w1, w0
  4098a8:	cbnz	w0, 409a20 <error@@Base+0x5c00>
  4098ac:	ldr	x4, [x24, #184]
  4098b0:	add	x25, x4, x28
  4098b4:	add	x2, sp, #0x88
  4098b8:	mov	x1, x26
  4098bc:	add	x0, sp, #0x84
  4098c0:	bl	4094b8 <error@@Base+0x5698>
  4098c4:	str	x0, [x25]
  4098c8:	ldr	x0, [sp, #152]
  4098cc:	bl	401a20 <free@plt>
  4098d0:	ldr	x0, [x24, #184]
  4098d4:	ldr	x0, [x0, x20, lsl #3]
  4098d8:	cbz	x0, 4099fc <error@@Base+0x5bdc>
  4098dc:	ldrb	w0, [x19, #32]
  4098e0:	add	x19, x19, #0x28
  4098e4:	cbz	w0, 4099dc <error@@Base+0x5bbc>
  4098e8:	ldr	x2, [x19]
  4098ec:	mov	x1, x23
  4098f0:	ldr	x7, [x22, #8]
  4098f4:	mov	x0, x7
  4098f8:	bl	408050 <error@@Base+0x4230>
  4098fc:	cbz	x0, 4098dc <error@@Base+0x5abc>
  409900:	ldp	x0, x3, [x19, #16]
  409904:	add	x3, x21, x3
  409908:	sub	x20, x3, x0
  40990c:	cmp	x21, x20
  409910:	b.ne	409840 <error@@Base+0x5a20>  // b.any
  409914:	ldr	x3, [x26, #40]
  409918:	add	x2, x2, x2, lsl #1
  40991c:	mov	x0, x7
  409920:	mov	x1, x23
  409924:	add	x2, x3, x2, lsl #3
  409928:	ldr	x2, [x2, #16]
  40992c:	ldr	x28, [x2]
  409930:	mov	x2, x28
  409934:	bl	408050 <error@@Base+0x4230>
  409938:	cbnz	x0, 4098dc <error@@Base+0x5abc>
  40993c:	mov	x1, #0x1                   	// #1
  409940:	mov	x0, #0x8                   	// #8
  409944:	stp	x1, x1, [sp, #136]
  409948:	bl	401840 <malloc@plt>
  40994c:	str	x0, [sp, #152]
  409950:	cbz	x0, 409a50 <error@@Base+0x5c30>
  409954:	mov	w4, #0x0                   	// #0
  409958:	str	x28, [x0]
  40995c:	ldr	w3, [sp, #116]
  409960:	add	x1, sp, #0x88
  409964:	ldr	x2, [sp, #104]
  409968:	mov	x0, x26
  40996c:	str	w4, [sp, #132]
  409970:	bl	408e60 <error@@Base+0x5040>
  409974:	mov	w19, w0
  409978:	add	x1, sp, #0x88
  40997c:	mov	x0, x22
  409980:	bl	408a40 <error@@Base+0x4c20>
  409984:	mov	w28, w0
  409988:	ldr	x0, [sp, #152]
  40998c:	bl	401a20 <free@plt>
  409990:	ldr	w0, [sp, #132]
  409994:	orr	w1, w19, w28
  409998:	orr	w1, w1, w0
  40999c:	cbnz	w1, 409a5c <error@@Base+0x5c3c>
  4099a0:	ldr	x0, [sp, #120]
  4099a4:	ldr	x19, [x24, #216]
  4099a8:	add	x19, x19, x0
  4099ac:	b	4098e8 <error@@Base+0x5ac8>
  4099b0:	mov	x1, #0x1                   	// #1
  4099b4:	mov	x0, #0x8                   	// #8
  4099b8:	stp	x1, x1, [sp, #136]
  4099bc:	bl	401840 <malloc@plt>
  4099c0:	str	x0, [sp, #152]
  4099c4:	cbz	x0, 409a30 <error@@Base+0x5c10>
  4099c8:	str	x27, [x0]
  4099cc:	str	wzr, [sp, #132]
  4099d0:	b	4098b4 <error@@Base+0x5a94>
  4099d4:	add	x20, x5, #0x1
  4099d8:	b	4097f8 <error@@Base+0x59d8>
  4099dc:	ldp	x25, x26, [sp, #64]
  4099e0:	ldp	x27, x28, [sp, #80]
  4099e4:	mov	w0, #0x0                   	// #0
  4099e8:	ldp	x19, x20, [sp, #16]
  4099ec:	ldp	x21, x22, [sp, #32]
  4099f0:	ldp	x23, x24, [sp, #48]
  4099f4:	ldp	x29, x30, [sp], #160
  4099f8:	ret
  4099fc:	ldr	w0, [sp, #132]
  409a00:	cbz	w0, 4098dc <error@@Base+0x5abc>
  409a04:	ldp	x19, x20, [sp, #16]
  409a08:	ldp	x21, x22, [sp, #32]
  409a0c:	ldp	x23, x24, [sp, #48]
  409a10:	ldp	x25, x26, [sp, #64]
  409a14:	ldp	x27, x28, [sp, #80]
  409a18:	ldp	x29, x30, [sp], #160
  409a1c:	ret
  409a20:	ldr	x0, [sp, #152]
  409a24:	bl	401a20 <free@plt>
  409a28:	ldr	w0, [sp, #132]
  409a2c:	cbnz	w0, 409a04 <error@@Base+0x5be4>
  409a30:	mov	w0, #0xc                   	// #12
  409a34:	ldp	x19, x20, [sp, #16]
  409a38:	ldp	x21, x22, [sp, #32]
  409a3c:	ldp	x23, x24, [sp, #48]
  409a40:	ldp	x25, x26, [sp, #64]
  409a44:	ldp	x27, x28, [sp, #80]
  409a48:	ldp	x29, x30, [sp], #160
  409a4c:	ret
  409a50:	mov	w4, #0xc                   	// #12
  409a54:	stp	xzr, xzr, [sp, #136]
  409a58:	b	40995c <error@@Base+0x5b3c>
  409a5c:	cbnz	w0, 409a04 <error@@Base+0x5be4>
  409a60:	cmp	w19, #0x0
  409a64:	csel	w0, w19, w28, ne  // ne = any
  409a68:	ldp	x25, x26, [sp, #64]
  409a6c:	ldp	x27, x28, [sp, #80]
  409a70:	b	4099e8 <error@@Base+0x5bc8>
  409a74:	nop
  409a78:	stp	x29, x30, [sp, #-256]!
  409a7c:	mov	x29, sp
  409a80:	stp	x23, x24, [sp, #48]
  409a84:	mov	x23, x0
  409a88:	mov	x0, #0x3800                	// #14336
  409a8c:	str	x1, [sp, #136]
  409a90:	bl	401840 <malloc@plt>
  409a94:	cbz	x0, 40a2b0 <error@@Base+0x6490>
  409a98:	ldr	x2, [sp, #136]
  409a9c:	mov	x1, #0x1800                	// #6144
  409aa0:	add	x1, x0, x1
  409aa4:	stp	x19, x20, [sp, #16]
  409aa8:	add	x24, x2, #0x8
  409aac:	str	x1, [sp, #104]
  409ab0:	mov	x20, x0
  409ab4:	stp	xzr, xzr, [sp, #160]
  409ab8:	ldr	x1, [x24, #8]
  409abc:	stp	xzr, xzr, [x2, #88]
  409ac0:	stp	xzr, xzr, [sp, #176]
  409ac4:	cmp	x1, #0x0
  409ac8:	b.le	40a310 <error@@Base+0x64f0>
  409acc:	mov	x19, #0x0                   	// #0
  409ad0:	stp	x21, x22, [sp, #32]
  409ad4:	stp	x25, x26, [sp, #64]
  409ad8:	mov	x25, #0x0                   	// #0
  409adc:	stp	x27, x28, [sp, #80]
  409ae0:	lsl	x1, x25, #3
  409ae4:	ldr	x0, [x24, #16]
  409ae8:	str	x1, [sp, #120]
  409aec:	ldr	x2, [x23]
  409af0:	ldr	x1, [x0, x25, lsl #3]
  409af4:	lsl	x1, x1, #4
  409af8:	add	x21, x2, x1
  409afc:	ldr	w0, [x21, #8]
  409b00:	ldrb	w28, [x21, #8]
  409b04:	ubfx	x0, x0, #8, #10
  409b08:	cmp	w28, #0x1
  409b0c:	b.eq	409d94 <error@@Base+0x5f74>  // b.none
  409b10:	cmp	w28, #0x3
  409b14:	b.eq	40a1f8 <error@@Base+0x63d8>  // b.none
  409b18:	cmp	w28, #0x5
  409b1c:	b.eq	40a0d8 <error@@Base+0x62b8>  // b.none
  409b20:	cmp	w28, #0x7
  409b24:	b.eq	40a1d4 <error@@Base+0x63b4>  // b.none
  409b28:	ldr	x0, [x24, #8]
  409b2c:	add	x25, x25, #0x1
  409b30:	cmp	x25, x0
  409b34:	b.lt	409ae0 <error@@Base+0x5cc0>  // b.tstop
  409b38:	cmp	x19, #0x0
  409b3c:	b.le	40a418 <error@@Base+0x65f8>
  409b40:	add	x22, x19, #0x1
  409b44:	stp	x22, xzr, [sp, #192]
  409b48:	lsl	x27, x19, #1
  409b4c:	lsl	x22, x22, #3
  409b50:	mov	x0, x22
  409b54:	bl	401840 <malloc@plt>
  409b58:	str	x0, [sp, #208]
  409b5c:	mov	x25, x0
  409b60:	cbz	x0, 40a05c <error@@Base+0x623c>
  409b64:	mov	x0, #0xa855                	// #43093
  409b68:	str	wzr, [sp, #160]
  409b6c:	movk	x0, #0xaaaa, lsl #16
  409b70:	lsl	x27, x19, #1
  409b74:	movk	x0, #0xaaaa, lsl #32
  409b78:	movk	x0, #0xaaa, lsl #48
  409b7c:	cmp	x19, x0
  409b80:	b.gt	40a05c <error@@Base+0x623c>
  409b84:	add	x26, x27, x19
  409b88:	lsl	x21, x26, #3
  409b8c:	mov	x0, x21
  409b90:	bl	401840 <malloc@plt>
  409b94:	mov	x24, x0
  409b98:	cbz	x0, 40a05c <error@@Base+0x623c>
  409b9c:	sub	x22, x22, #0x8
  409ba0:	add	x26, x20, #0x8
  409ba4:	add	x0, x0, x22
  409ba8:	add	x25, sp, #0x100
  409bac:	str	x0, [sp, #112]
  409bb0:	add	x0, x0, x22
  409bb4:	mov	x22, #0x0                   	// #0
  409bb8:	str	x0, [sp, #120]
  409bbc:	str	wzr, [sp, #128]
  409bc0:	stp	xzr, xzr, [sp, #224]
  409bc4:	stp	xzr, xzr, [sp, #240]
  409bc8:	mov	x28, #0x0                   	// #0
  409bcc:	ldr	x5, [x26]
  409bd0:	str	xzr, [sp, #200]
  409bd4:	cmp	x5, #0x0
  409bd8:	b.le	409c24 <error@@Base+0x5e04>
  409bdc:	nop
  409be0:	ldr	x3, [x26, #8]
  409be4:	add	x0, sp, #0xc0
  409be8:	ldr	x1, [x23, #24]
  409bec:	ldr	x3, [x3, x28, lsl #3]
  409bf0:	ldr	x3, [x1, x3, lsl #3]
  409bf4:	cmn	x3, #0x1
  409bf8:	b.eq	409c18 <error@@Base+0x5df8>  // b.none
  409bfc:	ldr	x1, [x23, #48]
  409c00:	add	x3, x3, x3, lsl #1
  409c04:	add	x1, x1, x3, lsl #3
  409c08:	bl	408a40 <error@@Base+0x4c20>
  409c0c:	str	w0, [sp, #160]
  409c10:	cbnz	w0, 40a050 <error@@Base+0x6230>
  409c14:	ldr	x5, [x26]
  409c18:	add	x28, x28, #0x1
  409c1c:	cmp	x5, x28
  409c20:	b.gt	409be0 <error@@Base+0x5dc0>
  409c24:	add	x2, sp, #0xc0
  409c28:	mov	x1, x23
  409c2c:	add	x0, sp, #0xa0
  409c30:	mov	w3, #0x0                   	// #0
  409c34:	bl	4091c0 <error@@Base+0x53a0>
  409c38:	str	x0, [x24, x22, lsl #3]
  409c3c:	cbz	x0, 40a044 <error@@Base+0x6224>
  409c40:	ldrsb	w1, [x0, #104]
  409c44:	tbnz	w1, #31, 40a234 <error@@Base+0x6414>
  409c48:	ldr	x1, [sp, #112]
  409c4c:	str	x0, [x1, x22, lsl #3]
  409c50:	ldr	x1, [sp, #120]
  409c54:	ldr	x0, [x24, x22, lsl #3]
  409c58:	str	x0, [x1, x22, lsl #3]
  409c5c:	add	x5, sp, #0xe0
  409c60:	mov	x7, x20
  409c64:	mov	x0, x5
  409c68:	add	x2, x20, x22, lsl #5
  409c6c:	ldr	x1, [x0]
  409c70:	add	x2, x2, #0x8
  409c74:	ldr	x3, [x2, #6136]
  409c78:	orr	x1, x1, x3
  409c7c:	str	x1, [x0], #8
  409c80:	cmp	x25, x0
  409c84:	b.ne	409c6c <error@@Base+0x5e4c>  // b.any
  409c88:	add	x22, x22, #0x1
  409c8c:	add	x26, x26, #0x18
  409c90:	cmp	x22, x19
  409c94:	b.ne	409bc8 <error@@Base+0x5da8>  // b.any
  409c98:	ldr	w0, [sp, #128]
  409c9c:	stp	x5, x7, [sp, #144]
  409ca0:	cbnz	w0, 40a360 <error@@Base+0x6540>
  409ca4:	mov	x1, #0x100                 	// #256
  409ca8:	mov	x0, #0x8                   	// #8
  409cac:	bl	4018c0 <calloc@plt>
  409cb0:	mov	x10, x0
  409cb4:	ldr	x0, [sp, #136]
  409cb8:	str	x10, [x0, #88]
  409cbc:	cbz	x10, 40a050 <error@@Base+0x6230>
  409cc0:	ldp	x5, x7, [sp, #144]
  409cc4:	add	x6, x23, #0xb8
  409cc8:	ldr	x8, [sp, #104]
  409ccc:	mov	x9, #0x0                   	// #0
  409cd0:	ldr	x0, [x5]
  409cd4:	add	x3, x10, x9, lsl #9
  409cd8:	mov	x1, #0x1                   	// #1
  409cdc:	cbz	x0, 409cf4 <error@@Base+0x5ed4>
  409ce0:	tbnz	w0, #0, 40a2c0 <error@@Base+0x64a0>
  409ce4:	lsl	x1, x1, #1
  409ce8:	lsr	x0, x0, #1
  409cec:	add	x3, x3, #0x8
  409cf0:	cbnz	x0, 409ce0 <error@@Base+0x5ec0>
  409cf4:	add	x9, x9, #0x1
  409cf8:	add	x5, x5, #0x8
  409cfc:	cmp	x9, #0x4
  409d00:	add	x8, x8, #0x8
  409d04:	b.ne	409cd0 <error@@Base+0x5eb0>  // b.any
  409d08:	ldr	x0, [sp, #224]
  409d0c:	tst	w0, #0x400
  409d10:	b.eq	409d38 <error@@Base+0x5f18>  // b.none
  409d14:	mov	x0, #0x0                   	// #0
  409d18:	ldr	x2, [sp, #104]
  409d1c:	lsl	x1, x0, #5
  409d20:	ldr	x1, [x2, x1]
  409d24:	tst	w1, #0x400
  409d28:	b.ne	40a344 <error@@Base+0x6524>  // b.any
  409d2c:	add	x0, x0, #0x1
  409d30:	cmp	x0, x19
  409d34:	b.ne	409d18 <error@@Base+0x5ef8>  // b.any
  409d38:	mov	x0, x24
  409d3c:	str	x7, [sp, #104]
  409d40:	bl	401a20 <free@plt>
  409d44:	add	x26, x20, x21
  409d48:	ldr	x0, [sp, #208]
  409d4c:	bl	401a20 <free@plt>
  409d50:	ldr	x7, [sp, #104]
  409d54:	nop
  409d58:	add	x7, x7, #0x18
  409d5c:	ldur	x0, [x7, #-8]
  409d60:	stp	x7, x7, [sp, #104]
  409d64:	bl	401a20 <free@plt>
  409d68:	ldr	x7, [sp, #104]
  409d6c:	cmp	x26, x7
  409d70:	b.ne	409d58 <error@@Base+0x5f38>  // b.any
  409d74:	mov	x0, x20
  409d78:	bl	401a20 <free@plt>
  409d7c:	mov	w0, #0x1                   	// #1
  409d80:	ldp	x19, x20, [sp, #16]
  409d84:	ldp	x21, x22, [sp, #32]
  409d88:	ldp	x25, x26, [sp, #64]
  409d8c:	ldp	x27, x28, [sp, #80]
  409d90:	b	40a0a0 <error@@Base+0x6280>
  409d94:	ldrb	w2, [x2, x1]
  409d98:	add	x27, sp, #0xa0
  409d9c:	mov	x1, #0x1                   	// #1
  409da0:	ubfx	x3, x2, #6, #2
  409da4:	lsl	x2, x1, x2
  409da8:	ldr	x1, [x27, x3, lsl #3]
  409dac:	orr	x1, x1, x2
  409db0:	str	x1, [x27, x3, lsl #3]
  409db4:	cbz	w0, 409e70 <error@@Base+0x6050>
  409db8:	tbnz	w0, #5, 40a024 <error@@Base+0x6204>
  409dbc:	tbnz	w0, #7, 40a018 <error@@Base+0x61f8>
  409dc0:	tbz	w0, #2, 409e18 <error@@Base+0x5ff8>
  409dc4:	cmp	w28, #0x1
  409dc8:	b.eq	40a1bc <error@@Base+0x639c>  // b.none
  409dcc:	ldr	w1, [x23, #180]
  409dd0:	cmp	w1, #0x1
  409dd4:	b.le	40a184 <error@@Base+0x6364>
  409dd8:	ldr	x12, [x23, #120]
  409ddc:	mov	x5, x27
  409de0:	add	x3, x23, #0xb8
  409de4:	mov	x4, #0x0                   	// #0
  409de8:	mov	x2, #0x0                   	// #0
  409dec:	ldr	x1, [x12, x2, lsl #3]
  409df0:	ldr	x11, [x3, x2, lsl #3]
  409df4:	add	x2, x2, #0x1
  409df8:	ldr	x10, [x5]
  409dfc:	orn	x1, x11, x1
  409e00:	cmp	x2, #0x4
  409e04:	and	x1, x1, x10
  409e08:	str	x1, [x5], #8
  409e0c:	orr	x4, x4, x1
  409e10:	b.ne	409dec <error@@Base+0x5fcc>  // b.any
  409e14:	cbz	x4, 409b28 <error@@Base+0x5d08>
  409e18:	tbz	w0, #3, 409e70 <error@@Base+0x6050>
  409e1c:	cmp	w28, #0x1
  409e20:	b.eq	40a228 <error@@Base+0x6408>  // b.none
  409e24:	ldr	w0, [x23, #180]
  409e28:	cmp	w0, #0x1
  409e2c:	b.le	40a14c <error@@Base+0x632c>
  409e30:	ldr	x11, [x23, #120]
  409e34:	mov	x4, x27
  409e38:	add	x3, x23, #0xb8
  409e3c:	mov	x2, #0x0                   	// #0
  409e40:	mov	x1, #0x0                   	// #0
  409e44:	ldr	x10, [x11, x1, lsl #3]
  409e48:	ldr	x0, [x3, x1, lsl #3]
  409e4c:	add	x1, x1, #0x1
  409e50:	ldr	x5, [x4]
  409e54:	and	x0, x0, x10
  409e58:	cmp	x1, #0x4
  409e5c:	bic	x0, x5, x0
  409e60:	str	x0, [x4], #8
  409e64:	orr	x2, x2, x0
  409e68:	b.ne	409e44 <error@@Base+0x6024>  // b.any
  409e6c:	cbz	x2, 409b28 <error@@Base+0x5d08>
  409e70:	mov	x0, #0x17f8                	// #6136
  409e74:	cmp	x19, #0x0
  409e78:	add	x26, x20, x0
  409e7c:	mov	x22, #0x0                   	// #0
  409e80:	b.gt	409eb4 <error@@Base+0x6094>
  409e84:	b	409fc0 <error@@Base+0x61a0>
  409e88:	ldrb	w2, [x21]
  409e8c:	ldr	x3, [sp, #104]
  409e90:	ubfx	x1, x2, #6, #2
  409e94:	add	x1, x3, x1, lsl #3
  409e98:	ldr	x0, [x1, x0]
  409e9c:	lsr	x0, x0, x2
  409ea0:	tbnz	w0, #0, 409ec0 <error@@Base+0x60a0>
  409ea4:	add	x22, x22, #0x1
  409ea8:	add	x26, x26, #0x20
  409eac:	cmp	x22, x19
  409eb0:	b.ge	409fc0 <error@@Base+0x61a0>  // b.tcont
  409eb4:	cmp	w28, #0x1
  409eb8:	lsl	x0, x22, #5
  409ebc:	b.eq	409e88 <error@@Base+0x6068>  // b.none
  409ec0:	mov	x1, #0x1                   	// #1
  409ec4:	mov	x3, #0x0                   	// #0
  409ec8:	lsl	x0, x1, #3
  409ecc:	add	x2, sp, #0xc0
  409ed0:	add	x5, x27, x0
  409ed4:	add	x2, x2, x0
  409ed8:	ldr	x4, [x26, x1, lsl #3]
  409edc:	add	x1, x1, #0x1
  409ee0:	ldur	x0, [x5, #-8]
  409ee4:	cmp	x1, #0x5
  409ee8:	and	x0, x0, x4
  409eec:	stur	x0, [x2, #-8]
  409ef0:	orr	x3, x3, x0
  409ef4:	b.ne	409ec8 <error@@Base+0x60a8>  // b.any
  409ef8:	cbz	x3, 409ea4 <error@@Base+0x6084>
  409efc:	mov	x2, x27
  409f00:	mov	x0, #0x1                   	// #1
  409f04:	mov	x10, #0x0                   	// #0
  409f08:	mov	x5, #0x0                   	// #0
  409f0c:	add	x1, sp, #0xe0
  409f10:	add	x11, x1, x0, lsl #3
  409f14:	ldr	x4, [x2]
  409f18:	ldr	x1, [x26, x0, lsl #3]
  409f1c:	add	x0, x0, #0x1
  409f20:	cmp	x0, #0x5
  409f24:	bic	x3, x1, x4
  409f28:	bic	x1, x4, x1
  409f2c:	stur	x3, [x11, #-8]
  409f30:	orr	x5, x5, x3
  409f34:	str	x1, [x2], #8
  409f38:	orr	x10, x10, x1
  409f3c:	b.ne	409f0c <error@@Base+0x60ec>  // b.any
  409f40:	add	x1, x22, x22, lsl #1
  409f44:	add	x1, x20, x1, lsl #3
  409f48:	cbz	x5, 409f98 <error@@Base+0x6178>
  409f4c:	ldr	x0, [sp, #104]
  409f50:	str	x1, [sp, #112]
  409f54:	ldp	x4, x5, [sp, #224]
  409f58:	str	x10, [sp, #128]
  409f5c:	add	x11, x0, x19, lsl #5
  409f60:	add	x0, x19, x19, lsl #1
  409f64:	ldp	x2, x3, [sp, #240]
  409f68:	add	x0, x20, x0, lsl #3
  409f6c:	stp	x4, x5, [x11]
  409f70:	stp	x2, x3, [x11, #16]
  409f74:	ldp	x2, x3, [sp, #192]
  409f78:	stp	x2, x3, [x26, #8]
  409f7c:	ldp	x2, x3, [sp, #208]
  409f80:	stp	x2, x3, [x26, #24]
  409f84:	bl	408fc0 <error@@Base+0x51a0>
  409f88:	cbnz	w0, 40a0b8 <error@@Base+0x6298>
  409f8c:	ldr	x1, [sp, #112]
  409f90:	add	x19, x19, #0x1
  409f94:	ldr	x10, [sp, #128]
  409f98:	mov	x0, x1
  409f9c:	ldr	x2, [x24, #16]
  409fa0:	str	x10, [sp, #112]
  409fa4:	ldr	x1, [sp, #120]
  409fa8:	ldr	x1, [x2, x1]
  409fac:	bl	406ad8 <error@@Base+0x2cb8>
  409fb0:	tst	w0, #0xff
  409fb4:	b.eq	40a0b8 <error@@Base+0x6298>  // b.none
  409fb8:	ldr	x10, [sp, #112]
  409fbc:	cbnz	x10, 409ea4 <error@@Base+0x6084>
  409fc0:	cmp	x19, x22
  409fc4:	b.ne	409b28 <error@@Base+0x5d08>  // b.any
  409fc8:	ldr	x0, [sp, #104]
  409fcc:	add	x2, x19, x19, lsl #1
  409fd0:	ldr	x5, [x24, #16]
  409fd4:	add	x26, x20, x2, lsl #3
  409fd8:	add	x3, x0, x19, lsl #5
  409fdc:	mov	x4, #0x1                   	// #1
  409fe0:	ldp	x0, x1, [x27]
  409fe4:	stp	x0, x1, [x3]
  409fe8:	ldp	x0, x1, [x27, #16]
  409fec:	stp	x0, x1, [x3, #16]
  409ff0:	ldr	x1, [sp, #120]
  409ff4:	mov	x0, #0x8                   	// #8
  409ff8:	ldr	x22, [x5, x1]
  409ffc:	str	x4, [x20, x2, lsl #3]
  40a000:	str	x4, [x26, #8]
  40a004:	bl	401840 <malloc@plt>
  40a008:	str	x0, [x26, #16]
  40a00c:	cbz	x0, 40a0ac <error@@Base+0x628c>
  40a010:	add	x19, x19, #0x1
  40a014:	str	x22, [x0]
  40a018:	stp	xzr, xzr, [x27]
  40a01c:	stp	xzr, xzr, [x27, #16]
  40a020:	b	409b28 <error@@Base+0x5d08>
  40a024:	ldr	x1, [sp, #160]
  40a028:	stp	xzr, xzr, [x27]
  40a02c:	stp	xzr, xzr, [x27, #16]
  40a030:	tst	w1, #0x400
  40a034:	b.eq	409b28 <error@@Base+0x5d08>  // b.none
  40a038:	mov	x1, #0x400                 	// #1024
  40a03c:	str	x1, [sp, #160]
  40a040:	b	409dbc <error@@Base+0x5f9c>
  40a044:	ldr	w1, [sp, #160]
  40a048:	cbz	w1, 409c40 <error@@Base+0x5e20>
  40a04c:	nop
  40a050:	mov	x0, x24
  40a054:	bl	401a20 <free@plt>
  40a058:	ldr	x25, [sp, #208]
  40a05c:	add	x19, x27, x19
  40a060:	mov	x21, x20
  40a064:	mov	x0, x25
  40a068:	add	x19, x20, x19, lsl #3
  40a06c:	bl	401a20 <free@plt>
  40a070:	ldr	x0, [x21, #16]
  40a074:	add	x21, x21, #0x18
  40a078:	bl	401a20 <free@plt>
  40a07c:	cmp	x19, x21
  40a080:	b.ne	40a070 <error@@Base+0x6250>  // b.any
  40a084:	mov	x0, x20
  40a088:	bl	401a20 <free@plt>
  40a08c:	ldp	x19, x20, [sp, #16]
  40a090:	mov	w0, #0x0                   	// #0
  40a094:	ldp	x21, x22, [sp, #32]
  40a098:	ldp	x25, x26, [sp, #64]
  40a09c:	ldp	x27, x28, [sp, #80]
  40a0a0:	ldp	x23, x24, [sp, #48]
  40a0a4:	ldp	x29, x30, [sp], #256
  40a0a8:	ret
  40a0ac:	stp	xzr, xzr, [x26]
  40a0b0:	cbz	x19, 40a084 <error@@Base+0x6264>
  40a0b4:	nop
  40a0b8:	add	x22, x20, #0x10
  40a0bc:	mov	x21, #0x0                   	// #0
  40a0c0:	ldr	x0, [x22], #24
  40a0c4:	add	x21, x21, #0x1
  40a0c8:	bl	401a20 <free@plt>
  40a0cc:	cmp	x19, x21
  40a0d0:	b.gt	40a0c0 <error@@Base+0x62a0>
  40a0d4:	b	40a084 <error@@Base+0x6264>
  40a0d8:	ldr	w1, [x23, #180]
  40a0dc:	add	x27, sp, #0xa0
  40a0e0:	cmp	w1, #0x1
  40a0e4:	b.le	40a138 <error@@Base+0x6318>
  40a0e8:	ldr	x5, [x23, #120]
  40a0ec:	mov	x3, x27
  40a0f0:	mov	x1, #0x0                   	// #0
  40a0f4:	ldr	x4, [x5, x1]
  40a0f8:	add	x1, x1, #0x8
  40a0fc:	ldr	x2, [x3]
  40a100:	cmp	x1, #0x20
  40a104:	orr	x2, x2, x4
  40a108:	str	x2, [x3], #8
  40a10c:	b.ne	40a0f4 <error@@Base+0x62d4>  // b.any
  40a110:	ldr	x1, [x23, #216]
  40a114:	tbnz	w1, #6, 40a124 <error@@Base+0x6304>
  40a118:	ldr	x2, [sp, #160]
  40a11c:	and	x2, x2, #0xfffffffffffffbff
  40a120:	str	x2, [sp, #160]
  40a124:	tbz	w1, #7, 409db4 <error@@Base+0x5f94>
  40a128:	ldr	x1, [sp, #160]
  40a12c:	and	x1, x1, #0xfffffffffffffffe
  40a130:	str	x1, [sp, #160]
  40a134:	b	409db4 <error@@Base+0x5f94>
  40a138:	mov	x2, #0xffffffffffffffff    	// #-1
  40a13c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a140:	stp	x2, x3, [sp, #160]
  40a144:	stp	x2, x3, [sp, #176]
  40a148:	b	40a110 <error@@Base+0x62f0>
  40a14c:	mov	x4, x27
  40a150:	add	x3, x23, #0xb8
  40a154:	mov	x2, #0x0                   	// #0
  40a158:	mov	x1, #0x0                   	// #0
  40a15c:	ldr	x0, [x3, x1, lsl #3]
  40a160:	add	x1, x1, #0x1
  40a164:	ldr	x5, [x4]
  40a168:	cmp	x1, #0x4
  40a16c:	bic	x0, x5, x0
  40a170:	str	x0, [x4], #8
  40a174:	orr	x2, x2, x0
  40a178:	b.ne	40a15c <error@@Base+0x633c>  // b.any
  40a17c:	cbz	x2, 409b28 <error@@Base+0x5d08>
  40a180:	b	409e70 <error@@Base+0x6050>
  40a184:	mov	x5, x27
  40a188:	add	x3, x23, #0xb8
  40a18c:	mov	x4, #0x0                   	// #0
  40a190:	mov	x2, #0x0                   	// #0
  40a194:	ldr	x1, [x3, x2, lsl #3]
  40a198:	add	x2, x2, #0x1
  40a19c:	ldr	x10, [x5]
  40a1a0:	cmp	x2, #0x4
  40a1a4:	and	x1, x1, x10
  40a1a8:	str	x1, [x5], #8
  40a1ac:	orr	x4, x4, x1
  40a1b0:	b.ne	40a194 <error@@Base+0x6374>  // b.any
  40a1b4:	cbnz	x4, 409e18 <error@@Base+0x5ff8>
  40a1b8:	b	409b28 <error@@Base+0x5d08>
  40a1bc:	ldrb	w1, [x21, #10]
  40a1c0:	tbz	w1, #6, 40a018 <error@@Base+0x61f8>
  40a1c4:	ldr	w1, [x23, #180]
  40a1c8:	cmp	w1, #0x1
  40a1cc:	b.gt	409dd8 <error@@Base+0x5fb8>
  40a1d0:	b	40a184 <error@@Base+0x6364>
  40a1d4:	ldr	x1, [x23, #216]
  40a1d8:	mov	x2, #0xffffffffffffffff    	// #-1
  40a1dc:	mov	x3, #0xffffffffffffffff    	// #-1
  40a1e0:	stp	x2, x3, [sp, #160]
  40a1e4:	add	x27, sp, #0xa0
  40a1e8:	tbnz	w1, #6, 40a124 <error@@Base+0x6304>
  40a1ec:	mov	x2, #0xfffffffffffffbff    	// #-1025
  40a1f0:	str	x2, [sp, #160]
  40a1f4:	b	40a124 <error@@Base+0x6304>
  40a1f8:	add	x27, sp, #0xa0
  40a1fc:	mov	x3, #0x0                   	// #0
  40a200:	ldr	x5, [x2, x1]
  40a204:	mov	x2, x27
  40a208:	ldr	x4, [x5, x3]
  40a20c:	add	x3, x3, #0x8
  40a210:	ldr	x1, [x2]
  40a214:	cmp	x3, #0x20
  40a218:	orr	x1, x1, x4
  40a21c:	str	x1, [x2], #8
  40a220:	b.ne	40a208 <error@@Base+0x63e8>  // b.any
  40a224:	b	409db4 <error@@Base+0x5f94>
  40a228:	ldrb	w0, [x21, #10]
  40a22c:	tbz	w0, #6, 409e24 <error@@Base+0x6004>
  40a230:	b	40a018 <error@@Base+0x61f8>
  40a234:	mov	x1, x23
  40a238:	add	x2, sp, #0xc0
  40a23c:	add	x0, sp, #0xa0
  40a240:	mov	w3, #0x1                   	// #1
  40a244:	bl	4091c0 <error@@Base+0x53a0>
  40a248:	ldr	x1, [sp, #112]
  40a24c:	str	x0, [x1, x22, lsl #3]
  40a250:	cbz	x0, 40a338 <error@@Base+0x6518>
  40a254:	ldr	x1, [x24, x22, lsl #3]
  40a258:	cmp	x0, x1
  40a25c:	b.eq	40a274 <error@@Base+0x6454>  // b.none
  40a260:	ldr	w0, [x23, #180]
  40a264:	cmp	w0, #0x2
  40a268:	ldr	w0, [sp, #128]
  40a26c:	csinc	w0, w0, wzr, lt  // lt = tstop
  40a270:	str	w0, [sp, #128]
  40a274:	mov	x1, x23
  40a278:	add	x2, sp, #0xc0
  40a27c:	add	x0, sp, #0xa0
  40a280:	mov	w3, #0x2                   	// #2
  40a284:	bl	4091c0 <error@@Base+0x53a0>
  40a288:	ldr	x1, [sp, #120]
  40a28c:	str	x0, [x1, x22, lsl #3]
  40a290:	cbnz	x0, 409c5c <error@@Base+0x5e3c>
  40a294:	ldr	w0, [sp, #160]
  40a298:	cbz	w0, 409c5c <error@@Base+0x5e3c>
  40a29c:	b	40a050 <error@@Base+0x6230>
  40a2a0:	ldp	x19, x20, [sp, #16]
  40a2a4:	ldp	x21, x22, [sp, #32]
  40a2a8:	ldp	x25, x26, [sp, #64]
  40a2ac:	ldp	x27, x28, [sp, #80]
  40a2b0:	mov	w0, #0x0                   	// #0
  40a2b4:	ldp	x23, x24, [sp, #48]
  40a2b8:	ldp	x29, x30, [sp], #256
  40a2bc:	ret
  40a2c0:	ldr	x2, [x8]
  40a2c4:	tst	x1, x2
  40a2c8:	mov	x2, #0x0                   	// #0
  40a2cc:	b.ne	40a2e8 <error@@Base+0x64c8>  // b.any
  40a2d0:	add	x2, x2, #0x1
  40a2d4:	lsl	x4, x2, #5
  40a2d8:	ldr	x4, [x8, x4]
  40a2dc:	tst	x1, x4
  40a2e0:	b.eq	40a2d0 <error@@Base+0x64b0>  // b.none
  40a2e4:	lsl	x2, x2, #3
  40a2e8:	ldr	x4, [x6, x9, lsl #3]
  40a2ec:	tst	x1, x4
  40a2f0:	b.eq	40a304 <error@@Base+0x64e4>  // b.none
  40a2f4:	ldr	x4, [sp, #112]
  40a2f8:	ldr	x2, [x4, x2]
  40a2fc:	str	x2, [x3]
  40a300:	b	409ce4 <error@@Base+0x5ec4>
  40a304:	ldr	x2, [x24, x2]
  40a308:	str	x2, [x3]
  40a30c:	b	409ce4 <error@@Base+0x5ec4>
  40a310:	bl	401a20 <free@plt>
  40a314:	mov	x1, #0x100                 	// #256
  40a318:	mov	x0, #0x8                   	// #8
  40a31c:	bl	4018c0 <calloc@plt>
  40a320:	cmp	x0, #0x0
  40a324:	ldr	x1, [sp, #136]
  40a328:	ldp	x19, x20, [sp, #16]
  40a32c:	str	x0, [x1, #88]
  40a330:	cset	w0, ne  // ne = any
  40a334:	b	40a0a0 <error@@Base+0x6280>
  40a338:	ldr	w1, [sp, #160]
  40a33c:	cbz	w1, 40a254 <error@@Base+0x6434>
  40a340:	b	40a050 <error@@Base+0x6230>
  40a344:	ldr	x1, [sp, #120]
  40a348:	ldr	x0, [x1, x0, lsl #3]
  40a34c:	str	x0, [x10, #80]
  40a350:	ldr	w1, [sp, #128]
  40a354:	cbz	w1, 409d38 <error@@Base+0x5f18>
  40a358:	str	x0, [x10, #2128]
  40a35c:	b	409d38 <error@@Base+0x5f18>
  40a360:	mov	x1, #0x200                 	// #512
  40a364:	mov	x0, #0x8                   	// #8
  40a368:	bl	4018c0 <calloc@plt>
  40a36c:	mov	x10, x0
  40a370:	ldr	x0, [sp, #136]
  40a374:	str	x10, [x0, #96]
  40a378:	cbz	x10, 40a050 <error@@Base+0x6230>
  40a37c:	ldp	x5, x7, [sp, #144]
  40a380:	add	x11, x10, #0x800
  40a384:	ldr	x6, [sp, #104]
  40a388:	mov	w9, #0x0                   	// #0
  40a38c:	ldr	x0, [x5]
  40a390:	mov	x3, x11
  40a394:	mov	x2, #0x1                   	// #1
  40a398:	cbz	x0, 40a3b0 <error@@Base+0x6590>
  40a39c:	tbnz	w0, #0, 40a3cc <error@@Base+0x65ac>
  40a3a0:	lsl	x2, x2, #1
  40a3a4:	lsr	x0, x0, #1
  40a3a8:	add	x3, x3, #0x8
  40a3ac:	cbnz	x0, 40a39c <error@@Base+0x657c>
  40a3b0:	add	w9, w9, #0x40
  40a3b4:	add	x5, x5, #0x8
  40a3b8:	cmp	w9, #0x100
  40a3bc:	add	x11, x11, #0x200
  40a3c0:	add	x6, x6, #0x8
  40a3c4:	b.ne	40a38c <error@@Base+0x656c>  // b.any
  40a3c8:	b	409d08 <error@@Base+0x5ee8>
  40a3cc:	ldr	x1, [x6]
  40a3d0:	tst	x2, x1
  40a3d4:	b.ne	40a410 <error@@Base+0x65f0>  // b.any
  40a3d8:	mov	x1, #0x0                   	// #0
  40a3dc:	add	x1, x1, #0x1
  40a3e0:	mov	x8, x1
  40a3e4:	lsl	x4, x1, #5
  40a3e8:	ldr	x4, [x6, x4]
  40a3ec:	tst	x2, x4
  40a3f0:	b.eq	40a3dc <error@@Base+0x65bc>  // b.none
  40a3f4:	sub	x1, x3, #0x8, lsl #12
  40a3f8:	ldr	x4, [x24, x8, lsl #3]
  40a3fc:	str	x4, [x1, #30720]
  40a400:	ldr	x1, [sp, #112]
  40a404:	ldr	x1, [x1, x8, lsl #3]
  40a408:	str	x1, [x3]
  40a40c:	b	40a3a0 <error@@Base+0x6580>
  40a410:	mov	x8, #0x0                   	// #0
  40a414:	b	40a3f4 <error@@Base+0x65d4>
  40a418:	mov	x0, x20
  40a41c:	bl	401a20 <free@plt>
  40a420:	cbnz	x19, 40a2a0 <error@@Base+0x6480>
  40a424:	ldp	x21, x22, [sp, #32]
  40a428:	ldp	x25, x26, [sp, #64]
  40a42c:	ldp	x27, x28, [sp, #80]
  40a430:	b	40a314 <error@@Base+0x64f4>
  40a434:	nop
  40a438:	ldr	x4, [x1, #8]
  40a43c:	cbz	x4, 40a5b0 <error@@Base+0x6790>
  40a440:	stp	x29, x30, [sp, #-48]!
  40a444:	mov	x29, sp
  40a448:	ldr	x8, [x2, #8]
  40a44c:	stp	x19, x20, [sp, #16]
  40a450:	mov	x19, x0
  40a454:	stp	x21, x22, [sp, #32]
  40a458:	mov	w0, #0x0                   	// #0
  40a45c:	mov	x21, x2
  40a460:	cbz	x8, 40a554 <error@@Base+0x6734>
  40a464:	ldp	x22, x3, [x19]
  40a468:	mov	x20, x1
  40a46c:	add	x1, x4, x8
  40a470:	ldr	x0, [x19, #16]
  40a474:	add	x2, x1, x3
  40a478:	cmp	x2, x22
  40a47c:	b.gt	40a5b8 <error@@Base+0x6798>
  40a480:	ldr	x10, [x20, #16]
  40a484:	sub	x6, x4, #0x1
  40a488:	ldr	x9, [x21, #16]
  40a48c:	sub	x7, x8, #0x1
  40a490:	add	x4, x3, x4
  40a494:	sub	x3, x3, #0x1
  40a498:	add	x8, x4, x8
  40a49c:	ldr	x5, [x9, x7, lsl #3]
  40a4a0:	ldr	x4, [x10, x6, lsl #3]
  40a4a4:	nop
  40a4a8:	cmp	x4, x5
  40a4ac:	b.eq	40a4c8 <error@@Base+0x66a8>  // b.none
  40a4b0:	b.ge	40a5a0 <error@@Base+0x6780>  // b.tcont
  40a4b4:	subs	x7, x7, #0x1
  40a4b8:	b.mi	40a510 <error@@Base+0x66f0>  // b.first
  40a4bc:	ldr	x5, [x9, x7, lsl #3]
  40a4c0:	cmp	x4, x5
  40a4c4:	b.ne	40a4b0 <error@@Base+0x6690>  // b.any
  40a4c8:	tbz	x3, #63, 40a4dc <error@@Base+0x66bc>
  40a4cc:	b	40a4ec <error@@Base+0x66cc>
  40a4d0:	sub	x3, x3, #0x1
  40a4d4:	cmn	x3, #0x1
  40a4d8:	b.eq	40a4ec <error@@Base+0x66cc>  // b.none
  40a4dc:	ldr	x5, [x0, x3, lsl #3]
  40a4e0:	cmp	x5, x4
  40a4e4:	b.gt	40a4d0 <error@@Base+0x66b0>
  40a4e8:	b.eq	40a4f4 <error@@Base+0x66d4>  // b.none
  40a4ec:	sub	x8, x8, #0x1
  40a4f0:	str	x4, [x0, x8, lsl #3]
  40a4f4:	subs	x6, x6, #0x1
  40a4f8:	b.mi	40a510 <error@@Base+0x66f0>  // b.first
  40a4fc:	subs	x7, x7, #0x1
  40a500:	b.mi	40a510 <error@@Base+0x66f0>  // b.first
  40a504:	ldr	x4, [x10, x6, lsl #3]
  40a508:	ldr	x5, [x9, x7, lsl #3]
  40a50c:	b	40a4c0 <error@@Base+0x66a0>
  40a510:	ldr	x1, [x19, #8]
  40a514:	ldr	x4, [x20, #8]
  40a518:	sub	x2, x1, #0x1
  40a51c:	ldr	x3, [x21, #8]
  40a520:	add	x4, x1, x4
  40a524:	add	x4, x4, x3
  40a528:	sub	x3, x4, x8
  40a52c:	sub	x4, x4, #0x1
  40a530:	add	x1, x1, x3
  40a534:	str	x1, [x19, #8]
  40a538:	cmp	x3, #0x0
  40a53c:	ccmp	x2, #0x0, #0x1, gt
  40a540:	b.ge	40a574 <error@@Base+0x6754>  // b.tcont
  40a544:	lsl	x2, x3, #3
  40a548:	add	x1, x0, x8, lsl #3
  40a54c:	bl	401710 <memcpy@plt>
  40a550:	mov	w0, #0x0                   	// #0
  40a554:	ldp	x19, x20, [sp, #16]
  40a558:	ldp	x21, x22, [sp, #32]
  40a55c:	ldp	x29, x30, [sp], #48
  40a560:	ret
  40a564:	str	x1, [x0, x6, lsl #3]
  40a568:	sub	x2, x2, #0x1
  40a56c:	cmn	x2, #0x1
  40a570:	b.eq	40a544 <error@@Base+0x6724>  // b.none
  40a574:	ldr	x5, [x0, x4, lsl #3]
  40a578:	add	x6, x2, x3
  40a57c:	ldr	x1, [x0, x2, lsl #3]
  40a580:	cmp	x5, x1
  40a584:	b.le	40a564 <error@@Base+0x6744>
  40a588:	str	x5, [x0, x6, lsl #3]
  40a58c:	sub	x4, x4, #0x1
  40a590:	subs	x3, x3, #0x1
  40a594:	b.ne	40a574 <error@@Base+0x6754>  // b.any
  40a598:	mov	x2, #0x0                   	// #0
  40a59c:	b	40a548 <error@@Base+0x6728>
  40a5a0:	subs	x6, x6, #0x1
  40a5a4:	b.mi	40a510 <error@@Base+0x66f0>  // b.first
  40a5a8:	ldr	x4, [x10, x6, lsl #3]
  40a5ac:	b	40a4a8 <error@@Base+0x6688>
  40a5b0:	mov	w0, #0x0                   	// #0
  40a5b4:	ret
  40a5b8:	add	x22, x1, x22
  40a5bc:	lsl	x1, x22, #3
  40a5c0:	bl	4018d0 <realloc@plt>
  40a5c4:	cbz	x0, 40a5e0 <error@@Base+0x67c0>
  40a5c8:	ldr	x4, [x20, #8]
  40a5cc:	ldr	x8, [x21, #8]
  40a5d0:	str	x22, [x19]
  40a5d4:	str	x0, [x19, #16]
  40a5d8:	ldr	x3, [x19, #8]
  40a5dc:	b	40a480 <error@@Base+0x6660>
  40a5e0:	mov	w0, #0xc                   	// #12
  40a5e4:	b	40a554 <error@@Base+0x6734>
  40a5e8:	stp	x29, x30, [sp, #-128]!
  40a5ec:	mov	x29, sp
  40a5f0:	stp	x25, x26, [sp, #64]
  40a5f4:	mov	x26, x0
  40a5f8:	ldr	x0, [x0, #56]
  40a5fc:	stp	x19, x20, [sp, #16]
  40a600:	add	x20, x1, x1, lsl #1
  40a604:	stp	xzr, xzr, [sp, #104]
  40a608:	add	x20, x0, x20, lsl #3
  40a60c:	str	xzr, [sp, #120]
  40a610:	str	x27, [sp, #80]
  40a614:	ldr	x7, [x20, #8]
  40a618:	cmp	x7, #0x0
  40a61c:	b.le	40a7e8 <error@@Base+0x69c8>
  40a620:	add	x25, x2, #0x10
  40a624:	mov	x19, #0x0                   	// #0
  40a628:	stp	x21, x22, [sp, #32]
  40a62c:	mov	x21, x1
  40a630:	mov	x22, x2
  40a634:	stp	x23, x24, [sp, #48]
  40a638:	mov	x24, x3
  40a63c:	add	x23, x20, #0x10
  40a640:	b	40a684 <error@@Base+0x6864>
  40a644:	cbnz	x0, 40a72c <error@@Base+0x690c>
  40a648:	ldr	x0, [x22, #8]
  40a64c:	mov	x1, x25
  40a650:	bl	408050 <error@@Base+0x4230>
  40a654:	cbz	x0, 40a72c <error@@Base+0x690c>
  40a658:	ldr	x2, [x26, #56]
  40a65c:	mov	x1, x24
  40a660:	add	x0, sp, #0x68
  40a664:	add	x2, x2, x6
  40a668:	bl	40a438 <error@@Base+0x6618>
  40a66c:	mov	w27, w0
  40a670:	cbnz	w0, 40a704 <error@@Base+0x68e4>
  40a674:	ldr	x7, [x20, #8]
  40a678:	add	x19, x19, #0x1
  40a67c:	cmp	x7, x19
  40a680:	b.le	40a748 <error@@Base+0x6928>
  40a684:	ldr	x1, [x20, #16]
  40a688:	ldr	x4, [x1, x19, lsl #3]
  40a68c:	cmp	x21, x4
  40a690:	b.eq	40a678 <error@@Base+0x6858>  // b.none
  40a694:	ldr	x1, [x26]
  40a698:	add	x1, x1, x4, lsl #4
  40a69c:	ldrb	w0, [x1, #8]
  40a6a0:	tbz	w0, #3, 40a678 <error@@Base+0x6858>
  40a6a4:	add	x4, x4, x4, lsl #1
  40a6a8:	mov	x1, x23
  40a6ac:	ldr	x8, [x26, #40]
  40a6b0:	lsl	x6, x4, #3
  40a6b4:	mov	x0, x7
  40a6b8:	add	x8, x8, x6
  40a6bc:	ldr	x9, [x8, #16]
  40a6c0:	ldr	x2, [x9]
  40a6c4:	bl	408050 <error@@Base+0x4230>
  40a6c8:	ldr	x1, [x8, #8]
  40a6cc:	cmp	x1, #0x1
  40a6d0:	b.gt	40a644 <error@@Base+0x6824>
  40a6d4:	cbnz	x0, 40a678 <error@@Base+0x6858>
  40a6d8:	ldr	x0, [x22, #8]
  40a6dc:	mov	x1, x25
  40a6e0:	bl	408050 <error@@Base+0x4230>
  40a6e4:	cbz	x0, 40a678 <error@@Base+0x6858>
  40a6e8:	ldr	x2, [x26, #56]
  40a6ec:	mov	x1, x24
  40a6f0:	add	x0, sp, #0x68
  40a6f4:	add	x2, x2, x6
  40a6f8:	bl	40a438 <error@@Base+0x6618>
  40a6fc:	mov	w27, w0
  40a700:	cbz	w0, 40a674 <error@@Base+0x6854>
  40a704:	ldr	x0, [sp, #120]
  40a708:	bl	401a20 <free@plt>
  40a70c:	mov	w0, w27
  40a710:	ldp	x19, x20, [sp, #16]
  40a714:	ldp	x21, x22, [sp, #32]
  40a718:	ldp	x23, x24, [sp, #48]
  40a71c:	ldp	x25, x26, [sp, #64]
  40a720:	ldr	x27, [sp, #80]
  40a724:	ldp	x29, x30, [sp], #128
  40a728:	ret
  40a72c:	ldr	x2, [x9, #8]
  40a730:	cmp	x2, #0x0
  40a734:	b.le	40a678 <error@@Base+0x6858>
  40a738:	mov	x1, x23
  40a73c:	mov	x0, x7
  40a740:	bl	408050 <error@@Base+0x4230>
  40a744:	b	40a6d4 <error@@Base+0x68b4>
  40a748:	cmp	x7, #0x0
  40a74c:	add	x10, sp, #0x78
  40a750:	add	x9, x22, #0x10
  40a754:	add	x11, x22, #0x8
  40a758:	mov	x6, #0x0                   	// #0
  40a75c:	b.le	40a7bc <error@@Base+0x699c>
  40a760:	ldr	x2, [x20, #16]
  40a764:	mov	x1, x10
  40a768:	ldr	x0, [sp, #112]
  40a76c:	ldr	x2, [x2, x6, lsl #3]
  40a770:	add	x6, x6, #0x1
  40a774:	bl	408050 <error@@Base+0x4230>
  40a778:	mov	x1, x9
  40a77c:	cbnz	x0, 40a7b4 <error@@Base+0x6994>
  40a780:	ldr	x8, [x22, #8]
  40a784:	mov	x0, x8
  40a788:	bl	408050 <error@@Base+0x4230>
  40a78c:	mov	x2, x0
  40a790:	subs	x2, x2, #0x1
  40a794:	sub	x3, x8, #0x1
  40a798:	mov	x1, x9
  40a79c:	mov	x0, x11
  40a7a0:	ccmp	x2, x8, #0x0, pl  // pl = nfrst
  40a7a4:	b.ge	40a7b4 <error@@Base+0x6994>  // b.tcont
  40a7a8:	str	x3, [x22, #8]
  40a7ac:	bl	4081d0 <error@@Base+0x43b0>
  40a7b0:	ldr	x7, [x20, #8]
  40a7b4:	cmp	x7, x6
  40a7b8:	b.gt	40a760 <error@@Base+0x6940>
  40a7bc:	ldp	x21, x22, [sp, #32]
  40a7c0:	ldp	x23, x24, [sp, #48]
  40a7c4:	ldr	x0, [sp, #120]
  40a7c8:	bl	401a20 <free@plt>
  40a7cc:	mov	w27, #0x0                   	// #0
  40a7d0:	mov	w0, w27
  40a7d4:	ldp	x19, x20, [sp, #16]
  40a7d8:	ldp	x25, x26, [sp, #64]
  40a7dc:	ldr	x27, [sp, #80]
  40a7e0:	ldp	x29, x30, [sp], #128
  40a7e4:	ret
  40a7e8:	mov	x0, #0x0                   	// #0
  40a7ec:	b	40a7c8 <error@@Base+0x69a8>
  40a7f0:	stp	x29, x30, [sp, #-32]!
  40a7f4:	mov	x29, sp
  40a7f8:	stp	x19, x20, [sp, #16]
  40a7fc:	mov	x20, x0
  40a800:	tbnz	x1, #63, 40a894 <error@@Base+0x6a74>
  40a804:	ldr	x0, [x0, #88]
  40a808:	cmp	x0, x1
  40a80c:	b.eq	40a8c0 <error@@Base+0x6aa0>  // b.none
  40a810:	ldr	w0, [x20, #144]
  40a814:	cmp	w0, #0x1
  40a818:	b.le	40a85c <error@@Base+0x6a3c>
  40a81c:	ldr	x0, [x20, #16]
  40a820:	b	40a82c <error@@Base+0x6a0c>
  40a824:	cmn	x1, #0x1
  40a828:	b.eq	40a894 <error@@Base+0x6a74>  // b.none
  40a82c:	ldr	w19, [x0, x1, lsl #2]
  40a830:	sub	x1, x1, #0x1
  40a834:	cmn	w19, #0x1
  40a838:	b.eq	40a824 <error@@Base+0x6a04>  // b.none
  40a83c:	ldrb	w0, [x20, #142]
  40a840:	cbnz	w0, 40a8d4 <error@@Base+0x6ab4>
  40a844:	cmp	w19, #0xa
  40a848:	mov	w0, #0x0                   	// #0
  40a84c:	b.eq	40a8a4 <error@@Base+0x6a84>  // b.none
  40a850:	ldp	x19, x20, [sp, #16]
  40a854:	ldp	x29, x30, [sp], #32
  40a858:	ret
  40a85c:	ldr	x2, [x20, #8]
  40a860:	mov	w0, #0x1                   	// #1
  40a864:	ldr	x3, [x20, #128]
  40a868:	ldrb	w2, [x2, x1]
  40a86c:	ubfx	x1, x2, #6, #2
  40a870:	ldr	x1, [x3, x1, lsl #3]
  40a874:	lsr	x1, x1, x2
  40a878:	tbnz	w1, #0, 40a850 <error@@Base+0x6a30>
  40a87c:	cmp	w2, #0xa
  40a880:	b.eq	40a8a4 <error@@Base+0x6a84>  // b.none
  40a884:	mov	w0, #0x0                   	// #0
  40a888:	ldp	x19, x20, [sp, #16]
  40a88c:	ldp	x29, x30, [sp], #32
  40a890:	ret
  40a894:	ldr	w0, [x20, #112]
  40a898:	ldp	x19, x20, [sp, #16]
  40a89c:	ldp	x29, x30, [sp], #32
  40a8a0:	ret
  40a8a4:	ldrb	w0, [x20, #141]
  40a8a8:	ldp	x19, x20, [sp, #16]
  40a8ac:	cmp	w0, #0x0
  40a8b0:	cset	w0, ne  // ne = any
  40a8b4:	ldp	x29, x30, [sp], #32
  40a8b8:	lsl	w0, w0, #1
  40a8bc:	ret
  40a8c0:	tst	x2, #0x2
  40a8c4:	mov	w0, #0x8                   	// #8
  40a8c8:	mov	w1, #0xa                   	// #10
  40a8cc:	csel	w0, w0, w1, ne  // ne = any
  40a8d0:	b	40a850 <error@@Base+0x6a30>
  40a8d4:	mov	w0, w19
  40a8d8:	bl	401aa0 <iswalnum@plt>
  40a8dc:	cmp	w19, #0x5f
  40a8e0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40a8e4:	mov	w0, #0x1                   	// #1
  40a8e8:	b.ne	40a850 <error@@Base+0x6a30>  // b.any
  40a8ec:	b	40a844 <error@@Base+0x6a24>
  40a8f0:	mov	x4, x1
  40a8f4:	mov	x5, x0
  40a8f8:	ldr	x0, [x0, #8]
  40a8fc:	mov	x1, x2
  40a900:	ldrb	w3, [x4, #8]
  40a904:	ldrb	w2, [x0, x2]
  40a908:	cmp	w3, #0x5
  40a90c:	b.eq	40a9b0 <error@@Base+0x6b90>  // b.none
  40a910:	b.hi	40a9a0 <error@@Base+0x6b80>  // b.pmore
  40a914:	cmp	w3, #0x1
  40a918:	b.eq	40a9e8 <error@@Base+0x6bc8>  // b.none
  40a91c:	cmp	w3, #0x3
  40a920:	b.ne	40aa10 <error@@Base+0x6bf0>  // b.any
  40a924:	ldr	x0, [x4]
  40a928:	ubfx	x3, x2, #6, #2
  40a92c:	ldr	x0, [x0, x3, lsl #3]
  40a930:	lsr	x2, x0, x2
  40a934:	and	w0, w2, #0x1
  40a938:	tbz	w2, #0, 40a9e4 <error@@Base+0x6bc4>
  40a93c:	stp	x29, x30, [sp, #-32]!
  40a940:	mov	w0, #0x1                   	// #1
  40a944:	mov	x29, sp
  40a948:	str	x19, [sp, #16]
  40a94c:	ldr	w19, [x4, #8]
  40a950:	tst	w19, #0x3ff00
  40a954:	b.eq	40a994 <error@@Base+0x6b74>  // b.none
  40a958:	ldr	w2, [x5, #160]
  40a95c:	mov	x0, x5
  40a960:	bl	40a7f0 <error@@Base+0x69d0>
  40a964:	mov	w1, w0
  40a968:	ubfx	x2, x19, #8, #10
  40a96c:	tbz	w19, #10, 40a9d4 <error@@Base+0x6bb4>
  40a970:	mov	w0, #0x0                   	// #0
  40a974:	tbz	w1, #0, 40a994 <error@@Base+0x6b74>
  40a978:	tbnz	w2, #3, 40a994 <error@@Base+0x6b74>
  40a97c:	tbz	w2, #5, 40a988 <error@@Base+0x6b68>
  40a980:	mov	w0, #0x0                   	// #0
  40a984:	tbz	w1, #1, 40a994 <error@@Base+0x6b74>
  40a988:	ubfx	x0, x1, #3, #1
  40a98c:	tst	x2, #0x80
  40a990:	csinc	w0, w0, wzr, ne  // ne = any
  40a994:	ldr	x19, [sp, #16]
  40a998:	ldp	x29, x30, [sp], #32
  40a99c:	ret
  40a9a0:	cmp	w3, #0x7
  40a9a4:	mov	w0, #0x0                   	// #0
  40a9a8:	b.ne	40a9d0 <error@@Base+0x6bb0>  // b.any
  40a9ac:	tbnz	w2, #7, 40a9cc <error@@Base+0x6bac>
  40a9b0:	cmp	w2, #0xa
  40a9b4:	b.eq	40a9fc <error@@Base+0x6bdc>  // b.none
  40a9b8:	cbnz	w2, 40a93c <error@@Base+0x6b1c>
  40a9bc:	ldr	x2, [x5, #152]
  40a9c0:	mov	w0, #0x0                   	// #0
  40a9c4:	ldr	x2, [x2, #216]
  40a9c8:	tbz	w2, #7, 40a93c <error@@Base+0x6b1c>
  40a9cc:	ret
  40a9d0:	ret
  40a9d4:	tbz	w2, #3, 40a97c <error@@Base+0x6b5c>
  40a9d8:	tbz	w1, #0, 40a97c <error@@Base+0x6b5c>
  40a9dc:	mov	w0, #0x0                   	// #0
  40a9e0:	b	40a994 <error@@Base+0x6b74>
  40a9e4:	ret
  40a9e8:	ldrb	w3, [x4]
  40a9ec:	mov	w0, #0x0                   	// #0
  40a9f0:	cmp	w3, w2
  40a9f4:	b.eq	40a93c <error@@Base+0x6b1c>  // b.none
  40a9f8:	ret
  40a9fc:	ldr	x2, [x5, #152]
  40aa00:	mov	w0, #0x0                   	// #0
  40aa04:	ldr	x2, [x2, #216]
  40aa08:	tbnz	w2, #6, 40a93c <error@@Base+0x6b1c>
  40aa0c:	ret
  40aa10:	mov	w0, #0x0                   	// #0
  40aa14:	ret
  40aa18:	stp	x29, x30, [sp, #-128]!
  40aa1c:	mov	x29, sp
  40aa20:	stp	x19, x20, [sp, #16]
  40aa24:	mov	x19, x0
  40aa28:	ldr	x20, [x0, #40]
  40aa2c:	stp	x21, x22, [sp, #32]
  40aa30:	mov	x21, x1
  40aa34:	stp	x23, x24, [sp, #48]
  40aa38:	cmp	x20, x1
  40aa3c:	mov	w24, w2
  40aa40:	b.le	40abb4 <error@@Base+0x6d94>
  40aa44:	ldr	w0, [x0, #144]
  40aa48:	cmp	w0, #0x1
  40aa4c:	b.le	40aa54 <error@@Base+0x6c34>
  40aa50:	str	xzr, [x19, #32]
  40aa54:	ldrb	w0, [x19, #139]
  40aa58:	tst	x24, #0x1
  40aa5c:	ldr	x3, [x19, #80]
  40aa60:	mov	w1, #0x4                   	// #4
  40aa64:	ldr	x2, [x19, #96]
  40aa68:	mov	w4, #0x6                   	// #6
  40aa6c:	csel	w1, w1, w4, ne  // ne = any
  40aa70:	stp	xzr, xzr, [x19, #40]
  40aa74:	mov	x20, x21
  40aa78:	str	xzr, [x19, #56]
  40aa7c:	str	x3, [x19, #88]
  40aa80:	str	x2, [x19, #104]
  40aa84:	str	w1, [x19, #112]
  40aa88:	strb	wzr, [x19, #140]
  40aa8c:	cbz	w0, 40ab48 <error@@Base+0x6d28>
  40aa90:	cbz	x20, 40ab54 <error@@Base+0x6d34>
  40aa94:	ldp	x23, x0, [x19, #48]
  40aa98:	ldrb	w1, [x19, #140]
  40aa9c:	cmp	x0, x20
  40aaa0:	b.le	40abbc <error@@Base+0x6d9c>
  40aaa4:	cbnz	w1, 40aca0 <error@@Base+0x6e80>
  40aaa8:	mov	w2, w24
  40aaac:	sub	x1, x20, #0x1
  40aab0:	mov	x0, x19
  40aab4:	bl	40a7f0 <error@@Base+0x69d0>
  40aab8:	str	w0, [x19, #112]
  40aabc:	sub	x2, x23, x20
  40aac0:	ldr	w0, [x19, #144]
  40aac4:	cmp	w0, #0x1
  40aac8:	b.gt	40ab88 <error@@Base+0x6d68>
  40aacc:	ldrb	w0, [x19, #139]
  40aad0:	cbnz	w0, 40ace4 <error@@Base+0x6ec4>
  40aad4:	ldr	x3, [x19, #56]
  40aad8:	str	x2, [x19, #48]
  40aadc:	ldr	x1, [x19, #88]
  40aae0:	sub	x2, x3, x20
  40aae4:	ldr	x3, [x19, #104]
  40aae8:	str	x2, [x19, #56]
  40aaec:	ldr	w2, [x19, #144]
  40aaf0:	sub	x1, x1, x20
  40aaf4:	sub	x3, x3, x20
  40aaf8:	cbnz	w0, 40ab08 <error@@Base+0x6ce8>
  40aafc:	ldr	x0, [x19, #8]
  40ab00:	add	x20, x0, x20
  40ab04:	str	x20, [x19, #8]
  40ab08:	str	x21, [x19, #40]
  40ab0c:	cmp	w2, #0x1
  40ab10:	str	x1, [x19, #88]
  40ab14:	str	x3, [x19, #104]
  40ab18:	b.le	40ab78 <error@@Base+0x6d58>
  40ab1c:	ldrb	w0, [x19, #136]
  40ab20:	cbnz	w0, 40aba4 <error@@Base+0x6d84>
  40ab24:	mov	x0, x19
  40ab28:	bl	406dc0 <error@@Base+0x2fa0>
  40ab2c:	mov	w0, #0x0                   	// #0
  40ab30:	str	xzr, [x19, #72]
  40ab34:	ldp	x19, x20, [sp, #16]
  40ab38:	ldp	x21, x22, [sp, #32]
  40ab3c:	ldp	x23, x24, [sp, #48]
  40ab40:	ldp	x29, x30, [sp], #128
  40ab44:	ret
  40ab48:	ldr	x0, [x19]
  40ab4c:	str	x0, [x19, #8]
  40ab50:	cbnz	x20, 40aa94 <error@@Base+0x6c74>
  40ab54:	ldr	x1, [x19, #88]
  40ab58:	str	x21, [x19, #40]
  40ab5c:	ldr	x3, [x19, #104]
  40ab60:	str	x1, [x19, #88]
  40ab64:	ldr	w2, [x19, #144]
  40ab68:	str	x3, [x19, #104]
  40ab6c:	cmp	w2, #0x1
  40ab70:	b.gt	40ab1c <error@@Base+0x6cfc>
  40ab74:	nop
  40ab78:	ldrb	w0, [x19, #139]
  40ab7c:	cbnz	w0, 40aeb0 <error@@Base+0x7090>
  40ab80:	str	x1, [x19, #48]
  40ab84:	b	40ab2c <error@@Base+0x6d0c>
  40ab88:	ldr	x0, [x19, #16]
  40ab8c:	lsl	x2, x2, #2
  40ab90:	add	x1, x0, x20, lsl #2
  40ab94:	bl	401720 <memmove@plt>
  40ab98:	ldr	x2, [x19, #48]
  40ab9c:	sub	x2, x2, x20
  40aba0:	b	40aacc <error@@Base+0x6cac>
  40aba4:	mov	x0, x19
  40aba8:	bl	406fa0 <error@@Base+0x3180>
  40abac:	cbz	w0, 40ab2c <error@@Base+0x6d0c>
  40abb0:	b	40ab34 <error@@Base+0x6d14>
  40abb4:	sub	x20, x1, x20
  40abb8:	b	40aa90 <error@@Base+0x6c70>
  40abbc:	cbnz	w1, 40b070 <error@@Base+0x7250>
  40abc0:	ldr	w2, [x19, #144]
  40abc4:	str	xzr, [x19, #48]
  40abc8:	cmp	w2, #0x1
  40abcc:	ldr	x1, [x19, #40]
  40abd0:	b.le	40af0c <error@@Base+0x70ec>
  40abd4:	ldrb	w3, [x19, #137]
  40abd8:	cbnz	w3, 40ae00 <error@@Base+0x6fe0>
  40abdc:	add	x22, x1, x0
  40abe0:	cmp	x21, x22
  40abe4:	b.le	40b180 <error@@Base+0x7360>
  40abe8:	stp	x27, x28, [sp, #80]
  40abec:	add	x27, x19, #0x20
  40abf0:	stp	x25, x26, [sp, #64]
  40abf4:	nop
  40abf8:	mov	x3, x27
  40abfc:	ldr	x1, [x19]
  40ac00:	add	x0, sp, #0x78
  40ac04:	ldr	x25, [x19, #80]
  40ac08:	add	x1, x1, x22
  40ac0c:	ldr	x26, [x19, #32]
  40ac10:	sub	x25, x25, x22
  40ac14:	mov	x2, x25
  40ac18:	bl	406380 <error@@Base+0x2560>
  40ac1c:	sub	x1, x0, #0x1
  40ac20:	cmn	x1, #0x4
  40ac24:	b.hi	40b098 <error@@Base+0x7278>  // b.pmore
  40ac28:	ldr	w28, [sp, #120]
  40ac2c:	add	x22, x22, x0
  40ac30:	cmp	x21, x22
  40ac34:	b.gt	40abf8 <error@@Base+0x6dd8>
  40ac38:	sub	x22, x22, x21
  40ac3c:	str	x22, [x19, #48]
  40ac40:	cmn	w28, #0x1
  40ac44:	b.eq	40b0bc <error@@Base+0x729c>  // b.none
  40ac48:	ldrb	w0, [x19, #142]
  40ac4c:	cbnz	w0, 40b120 <error@@Base+0x7300>
  40ac50:	cmp	w28, #0xa
  40ac54:	mov	w0, #0x0                   	// #0
  40ac58:	b.ne	40ac6c <error@@Base+0x6e4c>  // b.any
  40ac5c:	ldrb	w0, [x19, #141]
  40ac60:	cmp	w0, #0x0
  40ac64:	cset	w0, ne  // ne = any
  40ac68:	lsl	w0, w0, #1
  40ac6c:	ldp	x25, x26, [sp, #64]
  40ac70:	ldp	x27, x28, [sp, #80]
  40ac74:	str	w0, [x19, #112]
  40ac78:	cmp	x22, #0x0
  40ac7c:	cbnz	x22, 40b0dc <error@@Base+0x72bc>
  40ac80:	ldrb	w0, [x19, #139]
  40ac84:	ldr	x1, [x19, #88]
  40ac88:	str	x22, [x19, #56]
  40ac8c:	ldr	x3, [x19, #104]
  40ac90:	sub	x1, x1, x20
  40ac94:	ldr	w2, [x19, #144]
  40ac98:	sub	x3, x3, x20
  40ac9c:	b	40aaf8 <error@@Base+0x6cd8>
  40aca0:	mov	x1, x23
  40aca4:	mov	x2, #0x0                   	// #0
  40aca8:	stp	x25, x26, [sp, #64]
  40acac:	ldr	x25, [x19, #24]
  40acb0:	b	40acc4 <error@@Base+0x6ea4>
  40acb4:	b.ge	40aea4 <error@@Base+0x7084>  // b.tcont
  40acb8:	add	x2, x0, #0x1
  40acbc:	cmp	x2, x1
  40acc0:	b.ge	40ad00 <error@@Base+0x6ee0>  // b.tcont
  40acc4:	add	x0, x2, x1
  40acc8:	add	x0, x0, x0, lsr #63
  40accc:	asr	x0, x0, #1
  40acd0:	ldr	x3, [x25, x0, lsl #3]
  40acd4:	cmp	x3, x20
  40acd8:	b.le	40acb4 <error@@Base+0x6e94>
  40acdc:	mov	x1, x0
  40ace0:	b	40acbc <error@@Base+0x6e9c>
  40ace4:	ldr	x0, [x19, #8]
  40ace8:	add	x1, x0, x20
  40acec:	bl	401720 <memmove@plt>
  40acf0:	ldr	x2, [x19, #48]
  40acf4:	ldrb	w0, [x19, #139]
  40acf8:	sub	x2, x2, x20
  40acfc:	b	40aad4 <error@@Base+0x6cb4>
  40ad00:	cmp	x3, x20
  40ad04:	add	x22, x0, #0x1
  40ad08:	b.ge	40aea4 <error@@Base+0x7084>  // b.tcont
  40ad0c:	mov	x1, x0
  40ad10:	mov	w2, w24
  40ad14:	mov	x0, x19
  40ad18:	bl	40a7f0 <error@@Base+0x69d0>
  40ad1c:	str	w0, [x19, #112]
  40ad20:	cmp	x20, x22
  40ad24:	ccmp	x20, x23, #0x0, eq  // eq = none
  40ad28:	b.lt	40afc0 <error@@Base+0x71a0>  // b.tstop
  40ad2c:	ldr	x1, [x19, #80]
  40ad30:	strb	wzr, [x19, #140]
  40ad34:	ldr	x3, [x19, #96]
  40ad38:	sub	x1, x1, x21
  40ad3c:	add	x0, x1, x20
  40ad40:	str	x0, [x19, #88]
  40ad44:	sub	x3, x3, x21
  40ad48:	cmp	x22, #0x0
  40ad4c:	add	x0, x3, x20
  40ad50:	str	x0, [x19, #104]
  40ad54:	sub	x2, x25, #0x8
  40ad58:	b.gt	40ad68 <error@@Base+0x6f48>
  40ad5c:	b	40ad74 <error@@Base+0x6f54>
  40ad60:	subs	x22, x22, #0x1
  40ad64:	b.eq	40ad74 <error@@Base+0x6f54>  // b.none
  40ad68:	ldr	x0, [x2, x22, lsl #3]
  40ad6c:	cmp	x0, x20
  40ad70:	b.eq	40ad60 <error@@Base+0x6f40>  // b.none
  40ad74:	cmp	x22, x23
  40ad78:	b.ge	40af94 <error@@Base+0x7174>  // b.tcont
  40ad7c:	ldr	x2, [x19, #16]
  40ad80:	b	40ad90 <error@@Base+0x6f70>
  40ad84:	add	x22, x22, #0x1
  40ad88:	cmp	x22, x23
  40ad8c:	b.eq	40af98 <error@@Base+0x7178>  // b.none
  40ad90:	ldr	w0, [x2, x22, lsl #2]
  40ad94:	cmn	w0, #0x1
  40ad98:	b.eq	40ad84 <error@@Base+0x6f64>  // b.none
  40ad9c:	ldr	x2, [x25, x22, lsl #3]
  40ada0:	sub	x2, x2, x20
  40ada4:	str	x2, [x19, #48]
  40ada8:	cmp	x2, #0x0
  40adac:	cbz	x2, 40adec <error@@Base+0x6fcc>
  40adb0:	b.le	40adcc <error@@Base+0x6fac>
  40adb4:	ldr	x0, [x19, #16]
  40adb8:	mov	w3, #0xffffffff            	// #-1
  40adbc:	add	x1, x0, x2, lsl #2
  40adc0:	str	w3, [x0], #4
  40adc4:	cmp	x1, x0
  40adc8:	b.ne	40adc0 <error@@Base+0x6fa0>  // b.any
  40adcc:	ldr	x0, [x19, #8]
  40add0:	mov	w1, #0xff                  	// #255
  40add4:	bl	4018b0 <memset@plt>
  40add8:	ldr	x1, [x19, #88]
  40addc:	ldr	x3, [x19, #104]
  40ade0:	sub	x1, x1, x20
  40ade4:	ldr	x2, [x19, #48]
  40ade8:	sub	x3, x3, x20
  40adec:	ldrb	w0, [x19, #139]
  40adf0:	ldp	x25, x26, [sp, #64]
  40adf4:	str	x2, [x19, #56]
  40adf8:	ldr	w2, [x19, #144]
  40adfc:	b	40aaf8 <error@@Base+0x6cd8>
  40ae00:	ldr	x3, [x19]
  40ae04:	sub	x2, x20, w2, sxtw
  40ae08:	stp	x25, x26, [sp, #64]
  40ae0c:	sub	x22, x20, #0x1
  40ae10:	add	x25, x3, x1
  40ae14:	add	x2, x25, x2
  40ae18:	add	x22, x25, x22
  40ae1c:	cmp	x3, x2
  40ae20:	csel	x3, x3, x2, cs  // cs = hs, nlast
  40ae24:	cmp	x3, x22
  40ae28:	b.ls	40ae3c <error@@Base+0x701c>  // b.plast
  40ae2c:	b	40b05c <error@@Base+0x723c>
  40ae30:	sub	x22, x22, #0x1
  40ae34:	cmp	x3, x22
  40ae38:	b.hi	40b05c <error@@Base+0x723c>  // b.pmore
  40ae3c:	ldrb	w2, [x22]
  40ae40:	and	w2, w2, #0xc0
  40ae44:	cmp	w2, #0x80
  40ae48:	b.eq	40ae30 <error@@Base+0x7010>  // b.none
  40ae4c:	ldr	x2, [x19, #88]
  40ae50:	mov	x1, x22
  40ae54:	ldr	x3, [x19, #120]
  40ae58:	add	x2, x25, x2
  40ae5c:	sub	x2, x2, x22
  40ae60:	cbnz	x3, 40b148 <error@@Base+0x7328>
  40ae64:	add	x3, sp, #0x78
  40ae68:	add	x0, sp, #0x6c
  40ae6c:	str	xzr, [sp, #120]
  40ae70:	bl	406380 <error@@Base+0x2560>
  40ae74:	add	x1, x25, x20
  40ae78:	sub	x22, x1, x22
  40ae7c:	cmp	x0, x22
  40ae80:	b.cc	40b18c <error@@Base+0x736c>  // b.lo, b.ul, b.last
  40ae84:	stp	x27, x28, [sp, #80]
  40ae88:	cmn	x0, #0x3
  40ae8c:	b.ls	40afa4 <error@@Base+0x7184>  // b.plast
  40ae90:	ldr	x1, [x19, #40]
  40ae94:	ldr	x0, [x19, #56]
  40ae98:	ldp	x25, x26, [sp, #64]
  40ae9c:	ldp	x27, x28, [sp, #80]
  40aea0:	b	40abdc <error@@Base+0x6dbc>
  40aea4:	mov	x22, x0
  40aea8:	sub	x0, x0, #0x1
  40aeac:	b	40ad0c <error@@Base+0x6eec>
  40aeb0:	ldrb	w0, [x19, #136]
  40aeb4:	cbnz	w0, 40b064 <error@@Base+0x7244>
  40aeb8:	ldr	x2, [x19, #120]
  40aebc:	cbz	x2, 40ab2c <error@@Base+0x6d0c>
  40aec0:	ldr	x4, [x19, #64]
  40aec4:	ldr	x0, [x19, #48]
  40aec8:	cmp	x4, x1
  40aecc:	csel	x4, x4, x1, le
  40aed0:	cmp	x4, x0
  40aed4:	b.gt	40aee4 <error@@Base+0x70c4>
  40aed8:	b	40b13c <error@@Base+0x731c>
  40aedc:	ldr	x21, [x19, #40]
  40aee0:	ldr	x2, [x19, #120]
  40aee4:	ldp	x1, x3, [x19]
  40aee8:	add	x1, x1, x0
  40aeec:	ldrb	w1, [x1, x21]
  40aef0:	ldrb	w1, [x2, x1]
  40aef4:	strb	w1, [x3, x0]
  40aef8:	add	x0, x0, #0x1
  40aefc:	cmp	x4, x0
  40af00:	b.ne	40aedc <error@@Base+0x70bc>  // b.any
  40af04:	stp	x4, x4, [x19, #48]
  40af08:	b	40ab2c <error@@Base+0x6d0c>
  40af0c:	ldr	x22, [x19]
  40af10:	ldr	x3, [x19, #120]
  40af14:	add	x22, x22, x20
  40af18:	add	x22, x22, x1
  40af1c:	ldurb	w0, [x22, #-1]
  40af20:	str	xzr, [x19, #56]
  40af24:	cbz	x3, 40af30 <error@@Base+0x7110>
  40af28:	and	x0, x0, #0xff
  40af2c:	ldrb	w0, [x3, x0]
  40af30:	ldr	x4, [x19, #128]
  40af34:	ubfx	x1, x0, #6, #2
  40af38:	mov	w3, #0x1                   	// #1
  40af3c:	ldr	x1, [x4, x1, lsl #3]
  40af40:	lsr	x1, x1, x0
  40af44:	tbnz	w1, #0, 40af68 <error@@Base+0x7148>
  40af48:	cmp	w0, #0xa
  40af4c:	mov	w3, #0x0                   	// #0
  40af50:	b.ne	40af68 <error@@Base+0x7148>  // b.any
  40af54:	ldrb	w0, [x19, #141]
  40af58:	cmp	w0, #0x0
  40af5c:	cset	w3, ne  // ne = any
  40af60:	lsl	w3, w3, #1
  40af64:	nop
  40af68:	ldrb	w0, [x19, #139]
  40af6c:	str	w3, [x19, #112]
  40af70:	ldr	x1, [x19, #88]
  40af74:	ldr	x3, [x19, #104]
  40af78:	sub	x1, x1, x20
  40af7c:	sub	x3, x3, x20
  40af80:	cbz	w0, 40aafc <error@@Base+0x6cdc>
  40af84:	str	x21, [x19, #40]
  40af88:	str	x1, [x19, #88]
  40af8c:	str	x3, [x19, #104]
  40af90:	b	40ab7c <error@@Base+0x6d5c>
  40af94:	b.ne	40ad9c <error@@Base+0x6f7c>  // b.any
  40af98:	mov	x2, #0x0                   	// #0
  40af9c:	str	xzr, [x19, #48]
  40afa0:	b	40adec <error@@Base+0x6fcc>
  40afa4:	ldr	w28, [sp, #108]
  40afa8:	sub	x22, x0, x22
  40afac:	str	xzr, [x19, #32]
  40afb0:	str	x22, [x19, #48]
  40afb4:	cmn	w28, #0x1
  40afb8:	b.ne	40ac48 <error@@Base+0x6e28>  // b.any
  40afbc:	b	40ae90 <error@@Base+0x7070>
  40afc0:	ldr	x0, [x25, x22, lsl #3]
  40afc4:	cmp	x0, x20
  40afc8:	b.ne	40ad2c <error@@Base+0x6f0c>  // b.any
  40afcc:	ldr	x0, [x19, #16]
  40afd0:	sub	x2, x23, x20
  40afd4:	lsl	x2, x2, #2
  40afd8:	add	x1, x0, x20, lsl #2
  40afdc:	bl	401720 <memmove@plt>
  40afe0:	ldr	x0, [x19, #8]
  40afe4:	ldr	x2, [x19, #48]
  40afe8:	add	x1, x0, x20
  40afec:	sub	x2, x2, x20
  40aff0:	bl	401720 <memmove@plt>
  40aff4:	ldp	x0, x1, [x19, #48]
  40aff8:	sub	x0, x0, x20
  40affc:	str	x0, [x19, #48]
  40b000:	cmp	x0, #0x0
  40b004:	sub	x0, x1, x20
  40b008:	str	x0, [x19, #56]
  40b00c:	b.le	40b03c <error@@Base+0x721c>
  40b010:	ldr	x2, [x19, #24]
  40b014:	mov	x0, #0x0                   	// #0
  40b018:	add	x3, x2, x20, lsl #3
  40b01c:	nop
  40b020:	ldr	x1, [x3, x0, lsl #3]
  40b024:	sub	x1, x1, x20
  40b028:	str	x1, [x2, x0, lsl #3]
  40b02c:	add	x0, x0, #0x1
  40b030:	ldr	x1, [x19, #48]
  40b034:	cmp	x1, x0
  40b038:	b.gt	40b020 <error@@Base+0x7200>
  40b03c:	ldr	x1, [x19, #88]
  40b040:	ldr	x3, [x19, #104]
  40b044:	sub	x1, x1, x20
  40b048:	ldrb	w0, [x19, #139]
  40b04c:	ldr	w2, [x19, #144]
  40b050:	sub	x3, x3, x20
  40b054:	ldp	x25, x26, [sp, #64]
  40b058:	b	40aaf8 <error@@Base+0x6cd8>
  40b05c:	ldp	x25, x26, [sp, #64]
  40b060:	b	40abdc <error@@Base+0x6dbc>
  40b064:	mov	x0, x19
  40b068:	bl	406d20 <error@@Base+0x2f00>
  40b06c:	b	40ab2c <error@@Base+0x6d0c>
  40b070:	ldr	x2, [x19, #80]
  40b074:	strb	wzr, [x19, #140]
  40b078:	ldr	x1, [x19, #96]
  40b07c:	sub	x2, x2, x21
  40b080:	add	x2, x2, x20
  40b084:	str	x2, [x19, #88]
  40b088:	sub	x1, x1, x21
  40b08c:	add	x1, x1, x20
  40b090:	str	x1, [x19, #104]
  40b094:	b	40abc0 <error@@Base+0x6da0>
  40b098:	cmp	x0, #0x0
  40b09c:	mov	w28, #0x0                   	// #0
  40b0a0:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  40b0a4:	b.eq	40b0b0 <error@@Base+0x7290>  // b.none
  40b0a8:	ldr	x0, [x19]
  40b0ac:	ldrb	w28, [x0, x22]
  40b0b0:	mov	x0, #0x1                   	// #1
  40b0b4:	str	x26, [x19, #32]
  40b0b8:	b	40ac2c <error@@Base+0x6e0c>
  40b0bc:	ldp	x25, x26, [sp, #64]
  40b0c0:	ldp	x27, x28, [sp, #80]
  40b0c4:	mov	w2, w24
  40b0c8:	sub	x1, x23, #0x1
  40b0cc:	mov	x0, x19
  40b0d0:	bl	40a7f0 <error@@Base+0x69d0>
  40b0d4:	str	w0, [x19, #112]
  40b0d8:	b	40ac78 <error@@Base+0x6e58>
  40b0dc:	b.le	40b0fc <error@@Base+0x72dc>
  40b0e0:	ldr	x0, [x19, #16]
  40b0e4:	mov	w2, #0xffffffff            	// #-1
  40b0e8:	add	x1, x0, x22, lsl #2
  40b0ec:	nop
  40b0f0:	str	w2, [x0], #4
  40b0f4:	cmp	x1, x0
  40b0f8:	b.ne	40b0f0 <error@@Base+0x72d0>  // b.any
  40b0fc:	ldrb	w0, [x19, #139]
  40b100:	cbz	w0, 40ac84 <error@@Base+0x6e64>
  40b104:	ldr	x0, [x19, #8]
  40b108:	mov	x2, x22
  40b10c:	mov	w1, #0xff                  	// #255
  40b110:	bl	4018b0 <memset@plt>
  40b114:	ldrb	w0, [x19, #139]
  40b118:	ldr	x22, [x19, #48]
  40b11c:	b	40ac84 <error@@Base+0x6e64>
  40b120:	mov	w0, w28
  40b124:	bl	401aa0 <iswalnum@plt>
  40b128:	cmp	w28, #0x5f
  40b12c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40b130:	mov	w0, #0x1                   	// #1
  40b134:	b.ne	40ac6c <error@@Base+0x6e4c>  // b.any
  40b138:	b	40ac50 <error@@Base+0x6e30>
  40b13c:	mov	x4, x0
  40b140:	stp	x4, x4, [x19, #48]
  40b144:	b	40ab2c <error@@Base+0x6d0c>
  40b148:	cmp	x2, #0x6
  40b14c:	mov	x0, #0x6                   	// #6
  40b150:	csel	x0, x2, x0, le
  40b154:	add	x1, sp, #0x70
  40b158:	subs	w0, w0, #0x1
  40b15c:	b.mi	40ae64 <error@@Base+0x7044>  // b.first
  40b160:	sxtw	x0, w0
  40b164:	add	x1, sp, #0x70
  40b168:	ldrb	w4, [x22, x0]
  40b16c:	ldrb	w4, [x3, x4]
  40b170:	strb	w4, [x1, x0]
  40b174:	sub	x0, x0, #0x1
  40b178:	tbz	w0, #31, 40b168 <error@@Base+0x7348>
  40b17c:	b	40ae64 <error@@Base+0x7044>
  40b180:	sub	x22, x22, x21
  40b184:	str	x22, [x19, #48]
  40b188:	b	40b0c4 <error@@Base+0x72a4>
  40b18c:	ldr	x1, [x19, #40]
  40b190:	ldr	x0, [x19, #56]
  40b194:	ldp	x25, x26, [sp, #64]
  40b198:	b	40abdc <error@@Base+0x6dbc>
  40b19c:	nop
  40b1a0:	stp	x29, x30, [sp, #-48]!
  40b1a4:	mov	x29, sp
  40b1a8:	str	x21, [sp, #32]
  40b1ac:	mov	x21, x2
  40b1b0:	ldr	w2, [x0, #160]
  40b1b4:	stp	x19, x20, [sp, #16]
  40b1b8:	mov	x19, x1
  40b1bc:	mov	x20, x0
  40b1c0:	mov	x1, x3
  40b1c4:	bl	40a7f0 <error@@Base+0x69d0>
  40b1c8:	cmp	x19, #0x0
  40b1cc:	b.le	40b254 <error@@Base+0x7434>
  40b1d0:	ldr	x1, [x20, #152]
  40b1d4:	and	w8, w0, #0x8
  40b1d8:	ldr	x5, [x21]
  40b1dc:	and	w7, w0, #0x2
  40b1e0:	ldr	x1, [x1]
  40b1e4:	and	w6, w0, #0x1
  40b1e8:	mov	x3, #0x0                   	// #0
  40b1ec:	nop
  40b1f0:	ldr	x0, [x5, x3, lsl #3]
  40b1f4:	add	x4, x1, x0, lsl #4
  40b1f8:	ldr	w2, [x4, #8]
  40b1fc:	ldrb	w4, [x4, #8]
  40b200:	ubfx	x2, x2, #8, #10
  40b204:	cmp	w4, #0x2
  40b208:	b.ne	40b248 <error@@Base+0x7428>  // b.any
  40b20c:	cbz	w2, 40b22c <error@@Base+0x740c>
  40b210:	tbz	w2, #2, 40b23c <error@@Base+0x741c>
  40b214:	cbz	w6, 40b248 <error@@Base+0x7428>
  40b218:	tbnz	w2, #3, 40b248 <error@@Base+0x7428>
  40b21c:	tbz	w2, #5, 40b224 <error@@Base+0x7404>
  40b220:	cbz	w7, 40b248 <error@@Base+0x7428>
  40b224:	tbz	w2, #7, 40b22c <error@@Base+0x740c>
  40b228:	cbz	w8, 40b248 <error@@Base+0x7428>
  40b22c:	ldp	x19, x20, [sp, #16]
  40b230:	ldr	x21, [sp, #32]
  40b234:	ldp	x29, x30, [sp], #48
  40b238:	ret
  40b23c:	tbz	w2, #3, 40b21c <error@@Base+0x73fc>
  40b240:	cbz	w6, 40b21c <error@@Base+0x73fc>
  40b244:	nop
  40b248:	add	x3, x3, #0x1
  40b24c:	cmp	x3, x19
  40b250:	b.ne	40b1f0 <error@@Base+0x73d0>  // b.any
  40b254:	mov	x0, #0x0                   	// #0
  40b258:	ldp	x19, x20, [sp, #16]
  40b25c:	ldr	x21, [sp, #32]
  40b260:	ldp	x29, x30, [sp], #48
  40b264:	ret
  40b268:	stp	x29, x30, [sp, #-32]!
  40b26c:	mov	x29, sp
  40b270:	stp	x19, x20, [sp, #16]
  40b274:	mov	x19, x1
  40b278:	ldrb	w1, [x1, #48]
  40b27c:	cmp	w1, #0x10
  40b280:	b.ne	40b2a8 <error@@Base+0x7488>  // b.any
  40b284:	ldr	x1, [x19, #8]
  40b288:	mov	w0, #0x0                   	// #0
  40b28c:	ldr	x2, [x1, #24]
  40b290:	ldr	x1, [x1, #56]
  40b294:	str	x2, [x19, #24]
  40b298:	str	x1, [x19, #56]
  40b29c:	ldp	x19, x20, [sp, #16]
  40b2a0:	ldp	x29, x30, [sp], #32
  40b2a4:	ret
  40b2a8:	ldp	x2, x3, [x19, #40]
  40b2ac:	str	x19, [x19, #24]
  40b2b0:	mov	x20, x0
  40b2b4:	mov	x1, x2
  40b2b8:	mov	x2, x3
  40b2bc:	bl	407820 <error@@Base+0x3a00>
  40b2c0:	str	x0, [x19, #56]
  40b2c4:	mov	x1, x0
  40b2c8:	cmn	x0, #0x1
  40b2cc:	b.eq	40b304 <error@@Base+0x74e4>  // b.none
  40b2d0:	ldrb	w2, [x19, #48]
  40b2d4:	mov	w0, #0x0                   	// #0
  40b2d8:	cmp	w2, #0xc
  40b2dc:	b.ne	40b29c <error@@Base+0x747c>  // b.any
  40b2e0:	ldr	x2, [x20]
  40b2e4:	ldr	w3, [x19, #40]
  40b2e8:	add	x1, x2, x1, lsl #4
  40b2ec:	ldr	w2, [x1, #8]
  40b2f0:	bfi	w2, w3, #8, #10
  40b2f4:	str	w2, [x1, #8]
  40b2f8:	ldp	x19, x20, [sp, #16]
  40b2fc:	ldp	x29, x30, [sp], #32
  40b300:	ret
  40b304:	mov	w0, #0xc                   	// #12
  40b308:	b	40b29c <error@@Base+0x747c>
  40b30c:	nop
  40b310:	stp	x29, x30, [sp, #-48]!
  40b314:	mov	x29, sp
  40b318:	stp	x19, x20, [sp, #16]
  40b31c:	mov	x20, x0
  40b320:	ldr	x0, [x0]
  40b324:	cmp	x0, #0x0
  40b328:	b.le	40b370 <error@@Base+0x7550>
  40b32c:	mov	x19, #0x0                   	// #0
  40b330:	str	x21, [sp, #32]
  40b334:	mov	x21, #0x0                   	// #0
  40b338:	ldr	x1, [x20, #16]
  40b33c:	add	x21, x21, #0x1
  40b340:	add	x1, x1, x19
  40b344:	ldr	x0, [x1, #40]
  40b348:	bl	401a20 <free@plt>
  40b34c:	ldr	x1, [x20, #16]
  40b350:	add	x1, x1, x19
  40b354:	add	x19, x19, #0x30
  40b358:	ldr	x0, [x1, #16]
  40b35c:	bl	401a20 <free@plt>
  40b360:	ldr	x0, [x20]
  40b364:	cmp	x21, x0
  40b368:	b.lt	40b338 <error@@Base+0x7518>  // b.tstop
  40b36c:	ldr	x21, [sp, #32]
  40b370:	ldr	x0, [x20, #16]
  40b374:	ldp	x19, x20, [sp, #16]
  40b378:	ldp	x29, x30, [sp], #48
  40b37c:	b	401a20 <free@plt>
  40b380:	stp	x29, x30, [sp, #-48]!
  40b384:	mov	x29, sp
  40b388:	ldr	x6, [x0]
  40b38c:	stp	x19, x20, [sp, #16]
  40b390:	str	x21, [sp, #32]
  40b394:	sub	x6, x6, #0x1
  40b398:	str	x6, [x0]
  40b39c:	tbnz	x6, #63, 40b418 <error@@Base+0x75f8>
  40b3a0:	mov	x21, x1
  40b3a4:	add	x6, x6, x6, lsl #1
  40b3a8:	mov	x1, x2
  40b3ac:	lsl	x2, x3, #4
  40b3b0:	lsl	x19, x6, #4
  40b3b4:	mov	x0, x4
  40b3b8:	ldr	x3, [x21]
  40b3bc:	mov	x20, x5
  40b3c0:	add	x4, x3, x19
  40b3c4:	ldr	x3, [x3, x19]
  40b3c8:	str	x3, [x1]
  40b3cc:	ldr	x1, [x4, #16]
  40b3d0:	bl	401710 <memcpy@plt>
  40b3d4:	ldr	x0, [x20, #16]
  40b3d8:	bl	401a20 <free@plt>
  40b3dc:	ldr	x0, [x21]
  40b3e0:	add	x0, x0, x19
  40b3e4:	ldr	x0, [x0, #16]
  40b3e8:	bl	401a20 <free@plt>
  40b3ec:	ldr	x6, [x21]
  40b3f0:	ldr	x21, [sp, #32]
  40b3f4:	add	x19, x6, x19
  40b3f8:	ldp	x0, x1, [x19, #24]
  40b3fc:	stp	x0, x1, [x20]
  40b400:	ldr	x0, [x19, #40]
  40b404:	str	x0, [x20, #16]
  40b408:	ldr	x0, [x19, #8]
  40b40c:	ldp	x19, x20, [sp, #16]
  40b410:	ldp	x29, x30, [sp], #48
  40b414:	ret
  40b418:	adrp	x3, 414000 <error@@Base+0x101e0>
  40b41c:	add	x3, x3, #0xca8
  40b420:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b424:	adrp	x0, 414000 <error@@Base+0x101e0>
  40b428:	add	x3, x3, #0x20
  40b42c:	add	x1, x1, #0xa90
  40b430:	add	x0, x0, #0xaa0
  40b434:	mov	w2, #0x555                 	// #1365
  40b438:	bl	401b10 <__assert_fail@plt>
  40b43c:	nop
  40b440:	stp	x29, x30, [sp, #-32]!
  40b444:	mov	x29, sp
  40b448:	stp	x19, x20, [sp, #16]
  40b44c:	mov	x19, x1
  40b450:	mov	x20, x0
  40b454:	mov	x0, x1
  40b458:	bl	401740 <strlen@plt>
  40b45c:	cmp	x0, #0x1
  40b460:	b.ne	40b490 <error@@Base+0x7670>  // b.any
  40b464:	ldrb	w1, [x19]
  40b468:	mov	x2, x0
  40b46c:	mov	w0, #0x0                   	// #0
  40b470:	ubfx	x3, x1, #6, #2
  40b474:	lsl	x2, x2, x1
  40b478:	ldr	x1, [x20, x3, lsl #3]
  40b47c:	orr	x2, x1, x2
  40b480:	str	x2, [x20, x3, lsl #3]
  40b484:	ldp	x19, x20, [sp, #16]
  40b488:	ldp	x29, x30, [sp], #32
  40b48c:	ret
  40b490:	mov	w0, #0x3                   	// #3
  40b494:	ldp	x19, x20, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	ret
  40b4a0:	stp	x29, x30, [sp, #-80]!
  40b4a4:	mov	x29, sp
  40b4a8:	stp	x19, x20, [sp, #16]
  40b4ac:	mov	x20, x0
  40b4b0:	mov	x19, x1
  40b4b4:	stp	x21, x22, [sp, #32]
  40b4b8:	mov	x22, x3
  40b4bc:	mov	x21, x5
  40b4c0:	stp	x23, x24, [sp, #48]
  40b4c4:	mov	x24, x4
  40b4c8:	stp	x25, x26, [sp, #64]
  40b4cc:	mov	x25, x2
  40b4d0:	tbz	w6, #22, 40b4f0 <error@@Base+0x76d0>
  40b4d4:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b4d8:	mov	x0, x5
  40b4dc:	add	x1, x1, #0xab8
  40b4e0:	bl	4019f0 <strcmp@plt>
  40b4e4:	cbnz	w0, 40b5dc <error@@Base+0x77bc>
  40b4e8:	adrp	x21, 414000 <error@@Base+0x101e0>
  40b4ec:	add	x21, x21, #0xab0
  40b4f0:	ldr	x23, [x22]
  40b4f4:	ldr	x0, [x24]
  40b4f8:	ldr	x26, [x25]
  40b4fc:	cmp	x0, x23
  40b500:	b.eq	40b610 <error@@Base+0x77f0>  // b.none
  40b504:	add	x0, x23, #0x1
  40b508:	str	x0, [x22]
  40b50c:	mov	x0, x21
  40b510:	bl	401780 <wctype@plt>
  40b514:	str	x0, [x26, x23, lsl #3]
  40b518:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b51c:	mov	x0, x21
  40b520:	add	x1, x1, #0xac8
  40b524:	bl	4019f0 <strcmp@plt>
  40b528:	cbz	w0, 40b59c <error@@Base+0x777c>
  40b52c:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b530:	mov	x0, x21
  40b534:	add	x1, x1, #0xad0
  40b538:	bl	4019f0 <strcmp@plt>
  40b53c:	cbnz	w0, 40b63c <error@@Base+0x781c>
  40b540:	bl	401a00 <__ctype_b_loc@plt>
  40b544:	mov	x2, #0x0                   	// #0
  40b548:	mov	x5, #0x1                   	// #1
  40b54c:	ldr	x4, [x0]
  40b550:	cbnz	x20, 40b7c8 <error@@Base+0x79a8>
  40b554:	nop
  40b558:	ldrh	w0, [x4, x2, lsl #1]
  40b55c:	asr	x1, x2, #6
  40b560:	lsl	x3, x5, x2
  40b564:	add	x2, x2, #0x1
  40b568:	tbz	w0, #1, 40b578 <error@@Base+0x7758>
  40b56c:	ldr	x0, [x19, x1, lsl #3]
  40b570:	orr	x0, x0, x3
  40b574:	str	x0, [x19, x1, lsl #3]
  40b578:	cmp	x2, #0x100
  40b57c:	b.ne	40b558 <error@@Base+0x7738>  // b.any
  40b580:	mov	w0, #0x0                   	// #0
  40b584:	ldp	x19, x20, [sp, #16]
  40b588:	ldp	x21, x22, [sp, #32]
  40b58c:	ldp	x23, x24, [sp, #48]
  40b590:	ldp	x25, x26, [sp, #64]
  40b594:	ldp	x29, x30, [sp], #80
  40b598:	ret
  40b59c:	bl	401a00 <__ctype_b_loc@plt>
  40b5a0:	mov	x2, #0x0                   	// #0
  40b5a4:	mov	x6, #0x1                   	// #1
  40b5a8:	ldr	x5, [x0]
  40b5ac:	cbnz	x20, 40b78c <error@@Base+0x796c>
  40b5b0:	ldrh	w3, [x5, x2, lsl #1]
  40b5b4:	asr	x0, x2, #6
  40b5b8:	lsl	x4, x6, x2
  40b5bc:	add	x2, x2, #0x1
  40b5c0:	tbz	w3, #3, 40b5d0 <error@@Base+0x77b0>
  40b5c4:	ldr	x1, [x19, x0, lsl #3]
  40b5c8:	orr	x1, x1, x4
  40b5cc:	str	x1, [x19, x0, lsl #3]
  40b5d0:	cmp	x2, #0x100
  40b5d4:	b.ne	40b5b0 <error@@Base+0x7790>  // b.any
  40b5d8:	b	40b580 <error@@Base+0x7760>
  40b5dc:	mov	x0, x21
  40b5e0:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b5e4:	add	x1, x1, #0xac0
  40b5e8:	bl	4019f0 <strcmp@plt>
  40b5ec:	cmp	w0, #0x0
  40b5f0:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b5f4:	ldr	x23, [x22]
  40b5f8:	add	x1, x1, #0xab0
  40b5fc:	ldr	x0, [x24]
  40b600:	csel	x21, x1, x21, eq  // eq = none
  40b604:	ldr	x26, [x25]
  40b608:	cmp	x0, x23
  40b60c:	b.ne	40b504 <error@@Base+0x76e4>  // b.any
  40b610:	lsl	x23, x23, #1
  40b614:	mov	x0, x26
  40b618:	add	x23, x23, #0x1
  40b61c:	lsl	x1, x23, #3
  40b620:	bl	4018d0 <realloc@plt>
  40b624:	mov	x26, x0
  40b628:	cbz	x0, 40b8e0 <error@@Base+0x7ac0>
  40b62c:	str	x0, [x25]
  40b630:	str	x23, [x24]
  40b634:	ldr	x23, [x22]
  40b638:	b	40b504 <error@@Base+0x76e4>
  40b63c:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b640:	mov	x0, x21
  40b644:	add	x1, x1, #0xac0
  40b648:	bl	4019f0 <strcmp@plt>
  40b64c:	cbz	w0, 40b6a4 <error@@Base+0x7884>
  40b650:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b654:	mov	x0, x21
  40b658:	add	x1, x1, #0xad8
  40b65c:	bl	4019f0 <strcmp@plt>
  40b660:	cbnz	w0, 40b6e4 <error@@Base+0x78c4>
  40b664:	bl	401a00 <__ctype_b_loc@plt>
  40b668:	mov	x1, #0x0                   	// #0
  40b66c:	mov	x5, #0x1                   	// #1
  40b670:	ldr	x4, [x0]
  40b674:	cbnz	x20, 40b970 <error@@Base+0x7b50>
  40b678:	ldrh	w0, [x4, x1, lsl #1]
  40b67c:	asr	x2, x1, #6
  40b680:	lsl	x3, x5, x1
  40b684:	add	x1, x1, #0x1
  40b688:	tbz	w0, #13, 40b698 <error@@Base+0x7878>
  40b68c:	ldr	x0, [x19, x2, lsl #3]
  40b690:	orr	x0, x0, x3
  40b694:	str	x0, [x19, x2, lsl #3]
  40b698:	cmp	x1, #0x100
  40b69c:	b.ne	40b678 <error@@Base+0x7858>  // b.any
  40b6a0:	b	40b580 <error@@Base+0x7760>
  40b6a4:	bl	401a00 <__ctype_b_loc@plt>
  40b6a8:	mov	x1, #0x0                   	// #0
  40b6ac:	mov	x5, #0x1                   	// #1
  40b6b0:	ldr	x4, [x0]
  40b6b4:	cbnz	x20, 40b800 <error@@Base+0x79e0>
  40b6b8:	ldrh	w0, [x4, x1, lsl #1]
  40b6bc:	asr	x2, x1, #6
  40b6c0:	lsl	x3, x5, x1
  40b6c4:	add	x1, x1, #0x1
  40b6c8:	tbz	w0, #9, 40b6d8 <error@@Base+0x78b8>
  40b6cc:	ldr	x0, [x19, x2, lsl #3]
  40b6d0:	orr	x0, x0, x3
  40b6d4:	str	x0, [x19, x2, lsl #3]
  40b6d8:	cmp	x1, #0x100
  40b6dc:	b.ne	40b6b8 <error@@Base+0x7898>  // b.any
  40b6e0:	b	40b580 <error@@Base+0x7760>
  40b6e4:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b6e8:	mov	x0, x21
  40b6ec:	add	x1, x1, #0xab0
  40b6f0:	bl	4019f0 <strcmp@plt>
  40b6f4:	cbz	w0, 40b74c <error@@Base+0x792c>
  40b6f8:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b6fc:	mov	x0, x21
  40b700:	add	x1, x1, #0xae0
  40b704:	bl	4019f0 <strcmp@plt>
  40b708:	cbnz	w0, 40b838 <error@@Base+0x7a18>
  40b70c:	bl	401a00 <__ctype_b_loc@plt>
  40b710:	mov	x1, #0x0                   	// #0
  40b714:	mov	x5, #0x1                   	// #1
  40b718:	ldr	x4, [x0]
  40b71c:	cbnz	x20, 40b9a8 <error@@Base+0x7b88>
  40b720:	ldrh	w2, [x4, x1, lsl #1]
  40b724:	asr	x0, x1, #6
  40b728:	lsl	x3, x5, x1
  40b72c:	add	x1, x1, #0x1
  40b730:	tbz	w2, #11, 40b740 <error@@Base+0x7920>
  40b734:	ldr	x2, [x19, x0, lsl #3]
  40b738:	orr	x2, x2, x3
  40b73c:	str	x2, [x19, x0, lsl #3]
  40b740:	cmp	x1, #0x100
  40b744:	b.ne	40b720 <error@@Base+0x7900>  // b.any
  40b748:	b	40b580 <error@@Base+0x7760>
  40b74c:	bl	401a00 <__ctype_b_loc@plt>
  40b750:	mov	x1, #0x0                   	// #0
  40b754:	mov	x5, #0x1                   	// #1
  40b758:	ldr	x4, [x0]
  40b75c:	cbnz	x20, 40b93c <error@@Base+0x7b1c>
  40b760:	ldrh	w0, [x4, x1, lsl #1]
  40b764:	asr	x2, x1, #6
  40b768:	lsl	x3, x5, x1
  40b76c:	add	x1, x1, #0x1
  40b770:	tbz	w0, #10, 40b780 <error@@Base+0x7960>
  40b774:	ldr	x0, [x19, x2, lsl #3]
  40b778:	orr	x0, x0, x3
  40b77c:	str	x0, [x19, x2, lsl #3]
  40b780:	cmp	x1, #0x100
  40b784:	b.ne	40b760 <error@@Base+0x7940>  // b.any
  40b788:	b	40b580 <error@@Base+0x7760>
  40b78c:	mov	x4, x6
  40b790:	mov	x0, #0x0                   	// #0
  40b794:	nop
  40b798:	ldrh	w1, [x5, x0, lsl #1]
  40b79c:	tbz	w1, #3, 40b7b8 <error@@Base+0x7998>
  40b7a0:	ldrb	w1, [x20, x0]
  40b7a4:	ubfx	x3, x1, #6, #2
  40b7a8:	lsl	x1, x4, x1
  40b7ac:	ldr	x2, [x19, x3, lsl #3]
  40b7b0:	orr	x1, x2, x1
  40b7b4:	str	x1, [x19, x3, lsl #3]
  40b7b8:	add	x0, x0, #0x1
  40b7bc:	cmp	x0, #0x100
  40b7c0:	b.ne	40b798 <error@@Base+0x7978>  // b.any
  40b7c4:	b	40b580 <error@@Base+0x7760>
  40b7c8:	mov	x0, #0x0                   	// #0
  40b7cc:	nop
  40b7d0:	ldrh	w1, [x4, x0, lsl #1]
  40b7d4:	tbz	w1, #1, 40b7f0 <error@@Base+0x79d0>
  40b7d8:	ldrb	w1, [x20, x0]
  40b7dc:	ubfx	x3, x1, #6, #2
  40b7e0:	lsl	x1, x5, x1
  40b7e4:	ldr	x2, [x19, x3, lsl #3]
  40b7e8:	orr	x1, x2, x1
  40b7ec:	str	x1, [x19, x3, lsl #3]
  40b7f0:	add	x0, x0, #0x1
  40b7f4:	cmp	x0, #0x100
  40b7f8:	b.ne	40b7d0 <error@@Base+0x79b0>  // b.any
  40b7fc:	b	40b580 <error@@Base+0x7760>
  40b800:	mov	x0, #0x0                   	// #0
  40b804:	nop
  40b808:	ldrh	w1, [x4, x0, lsl #1]
  40b80c:	tbz	w1, #9, 40b828 <error@@Base+0x7a08>
  40b810:	ldrb	w1, [x20, x0]
  40b814:	ubfx	x3, x1, #6, #2
  40b818:	lsl	x1, x5, x1
  40b81c:	ldr	x2, [x19, x3, lsl #3]
  40b820:	orr	x1, x2, x1
  40b824:	str	x1, [x19, x3, lsl #3]
  40b828:	add	x0, x0, #0x1
  40b82c:	cmp	x0, #0x100
  40b830:	b.ne	40b808 <error@@Base+0x79e8>  // b.any
  40b834:	b	40b580 <error@@Base+0x7760>
  40b838:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b83c:	mov	x0, x21
  40b840:	add	x1, x1, #0xae8
  40b844:	bl	4019f0 <strcmp@plt>
  40b848:	cbnz	w0, 40b88c <error@@Base+0x7a6c>
  40b84c:	bl	401a00 <__ctype_b_loc@plt>
  40b850:	mov	x1, #0x0                   	// #0
  40b854:	mov	x5, #0x1                   	// #1
  40b858:	ldr	x4, [x0]
  40b85c:	cbnz	x20, 40bb88 <error@@Base+0x7d68>
  40b860:	ldrh	w0, [x4, x1, lsl #1]
  40b864:	asr	x2, x1, #6
  40b868:	lsl	x3, x5, x1
  40b86c:	add	x1, x1, #0x1
  40b870:	tbz	w0, #14, 40b880 <error@@Base+0x7a60>
  40b874:	ldr	x0, [x19, x2, lsl #3]
  40b878:	orr	x0, x0, x3
  40b87c:	str	x0, [x19, x2, lsl #3]
  40b880:	cmp	x1, #0x100
  40b884:	b.ne	40b860 <error@@Base+0x7a40>  // b.any
  40b888:	b	40b580 <error@@Base+0x7760>
  40b88c:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b890:	mov	x0, x21
  40b894:	add	x1, x1, #0xab8
  40b898:	bl	4019f0 <strcmp@plt>
  40b89c:	cbnz	w0, 40b8e8 <error@@Base+0x7ac8>
  40b8a0:	bl	401a00 <__ctype_b_loc@plt>
  40b8a4:	mov	x1, #0x0                   	// #0
  40b8a8:	mov	x5, #0x1                   	// #1
  40b8ac:	ldr	x4, [x0]
  40b8b0:	cbnz	x20, 40bbf4 <error@@Base+0x7dd4>
  40b8b4:	ldrh	w0, [x4, x1, lsl #1]
  40b8b8:	asr	x2, x1, #6
  40b8bc:	lsl	x3, x5, x1
  40b8c0:	add	x1, x1, #0x1
  40b8c4:	tbz	w0, #8, 40b8d4 <error@@Base+0x7ab4>
  40b8c8:	ldr	x0, [x19, x2, lsl #3]
  40b8cc:	orr	x0, x0, x3
  40b8d0:	str	x0, [x19, x2, lsl #3]
  40b8d4:	cmp	x1, #0x100
  40b8d8:	b.ne	40b8b4 <error@@Base+0x7a94>  // b.any
  40b8dc:	b	40b580 <error@@Base+0x7760>
  40b8e0:	mov	w0, #0xc                   	// #12
  40b8e4:	b	40b584 <error@@Base+0x7764>
  40b8e8:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b8ec:	mov	x0, x21
  40b8f0:	add	x1, x1, #0xaf0
  40b8f4:	bl	4019f0 <strcmp@plt>
  40b8f8:	cbnz	w0, 40b9dc <error@@Base+0x7bbc>
  40b8fc:	bl	401a00 <__ctype_b_loc@plt>
  40b900:	mov	x1, #0x0                   	// #0
  40b904:	mov	x4, #0x1                   	// #1
  40b908:	ldr	x2, [x0]
  40b90c:	cbnz	x20, 40bbbc <error@@Base+0x7d9c>
  40b910:	ldrh	w0, [x2, x1, lsl #1]
  40b914:	asr	x3, x1, #6
  40b918:	lsl	x5, x4, x1
  40b91c:	add	x1, x1, #0x1
  40b920:	tbz	w0, #0, 40b930 <error@@Base+0x7b10>
  40b924:	ldr	x0, [x19, x3, lsl #3]
  40b928:	orr	x0, x0, x5
  40b92c:	str	x0, [x19, x3, lsl #3]
  40b930:	cmp	x1, #0x100
  40b934:	b.ne	40b910 <error@@Base+0x7af0>  // b.any
  40b938:	b	40b580 <error@@Base+0x7760>
  40b93c:	mov	x0, #0x0                   	// #0
  40b940:	ldrh	w1, [x4, x0, lsl #1]
  40b944:	tbz	w1, #10, 40b960 <error@@Base+0x7b40>
  40b948:	ldrb	w1, [x20, x0]
  40b94c:	ubfx	x3, x1, #6, #2
  40b950:	lsl	x1, x5, x1
  40b954:	ldr	x2, [x19, x3, lsl #3]
  40b958:	orr	x1, x2, x1
  40b95c:	str	x1, [x19, x3, lsl #3]
  40b960:	add	x0, x0, #0x1
  40b964:	cmp	x0, #0x100
  40b968:	b.ne	40b940 <error@@Base+0x7b20>  // b.any
  40b96c:	b	40b580 <error@@Base+0x7760>
  40b970:	mov	x0, #0x0                   	// #0
  40b974:	nop
  40b978:	ldrh	w1, [x4, x0, lsl #1]
  40b97c:	tbz	w1, #13, 40b998 <error@@Base+0x7b78>
  40b980:	ldrb	w1, [x20, x0]
  40b984:	ubfx	x3, x1, #6, #2
  40b988:	lsl	x1, x5, x1
  40b98c:	ldr	x2, [x19, x3, lsl #3]
  40b990:	orr	x1, x2, x1
  40b994:	str	x1, [x19, x3, lsl #3]
  40b998:	add	x0, x0, #0x1
  40b99c:	cmp	x0, #0x100
  40b9a0:	b.ne	40b978 <error@@Base+0x7b58>  // b.any
  40b9a4:	b	40b580 <error@@Base+0x7760>
  40b9a8:	mov	x0, #0x0                   	// #0
  40b9ac:	ldrh	w1, [x4, x0, lsl #1]
  40b9b0:	tbz	w1, #11, 40b9cc <error@@Base+0x7bac>
  40b9b4:	ldrb	w1, [x20, x0]
  40b9b8:	ubfx	x3, x1, #6, #2
  40b9bc:	lsl	x1, x5, x1
  40b9c0:	ldr	x2, [x19, x3, lsl #3]
  40b9c4:	orr	x1, x2, x1
  40b9c8:	str	x1, [x19, x3, lsl #3]
  40b9cc:	add	x0, x0, #0x1
  40b9d0:	cmp	x0, #0x100
  40b9d4:	b.ne	40b9ac <error@@Base+0x7b8c>  // b.any
  40b9d8:	b	40b580 <error@@Base+0x7760>
  40b9dc:	adrp	x1, 414000 <error@@Base+0x101e0>
  40b9e0:	mov	x0, x21
  40b9e4:	add	x1, x1, #0xaf8
  40b9e8:	bl	4019f0 <strcmp@plt>
  40b9ec:	cbnz	w0, 40ba68 <error@@Base+0x7c48>
  40b9f0:	bl	401a00 <__ctype_b_loc@plt>
  40b9f4:	mov	x1, #0x0                   	// #0
  40b9f8:	mov	x4, #0x1                   	// #1
  40b9fc:	ldr	x3, [x0]
  40ba00:	cbnz	x20, 40ba30 <error@@Base+0x7c10>
  40ba04:	ldrsh	w0, [x3, x1, lsl #1]
  40ba08:	asr	x2, x1, #6
  40ba0c:	lsl	x5, x4, x1
  40ba10:	add	x1, x1, #0x1
  40ba14:	tbz	w0, #31, 40ba24 <error@@Base+0x7c04>
  40ba18:	ldr	x0, [x19, x2, lsl #3]
  40ba1c:	orr	x0, x0, x5
  40ba20:	str	x0, [x19, x2, lsl #3]
  40ba24:	cmp	x1, #0x100
  40ba28:	b.ne	40ba04 <error@@Base+0x7be4>  // b.any
  40ba2c:	b	40b580 <error@@Base+0x7760>
  40ba30:	mov	x5, x4
  40ba34:	mov	x0, #0x0                   	// #0
  40ba38:	ldrsh	w1, [x3, x0, lsl #1]
  40ba3c:	tbz	w1, #31, 40ba58 <error@@Base+0x7c38>
  40ba40:	ldrb	w1, [x20, x0]
  40ba44:	ubfx	x4, x1, #6, #2
  40ba48:	lsl	x1, x5, x1
  40ba4c:	ldr	x2, [x19, x4, lsl #3]
  40ba50:	orr	x1, x2, x1
  40ba54:	str	x1, [x19, x4, lsl #3]
  40ba58:	add	x0, x0, #0x1
  40ba5c:	cmp	x0, #0x100
  40ba60:	b.ne	40ba38 <error@@Base+0x7c18>  // b.any
  40ba64:	b	40b580 <error@@Base+0x7760>
  40ba68:	adrp	x1, 414000 <error@@Base+0x101e0>
  40ba6c:	mov	x0, x21
  40ba70:	add	x1, x1, #0xb00
  40ba74:	bl	4019f0 <strcmp@plt>
  40ba78:	cbnz	w0, 40baf4 <error@@Base+0x7cd4>
  40ba7c:	bl	401a00 <__ctype_b_loc@plt>
  40ba80:	mov	x1, #0x0                   	// #0
  40ba84:	mov	x4, #0x1                   	// #1
  40ba88:	ldr	x3, [x0]
  40ba8c:	cbnz	x20, 40babc <error@@Base+0x7c9c>
  40ba90:	ldrh	w0, [x3, x1, lsl #1]
  40ba94:	asr	x2, x1, #6
  40ba98:	lsl	x5, x4, x1
  40ba9c:	add	x1, x1, #0x1
  40baa0:	tbz	w0, #2, 40bab0 <error@@Base+0x7c90>
  40baa4:	ldr	x0, [x19, x2, lsl #3]
  40baa8:	orr	x0, x0, x5
  40baac:	str	x0, [x19, x2, lsl #3]
  40bab0:	cmp	x1, #0x100
  40bab4:	b.ne	40ba90 <error@@Base+0x7c70>  // b.any
  40bab8:	b	40b580 <error@@Base+0x7760>
  40babc:	mov	x5, x4
  40bac0:	mov	x0, #0x0                   	// #0
  40bac4:	ldrh	w1, [x3, x0, lsl #1]
  40bac8:	tbz	w1, #2, 40bae4 <error@@Base+0x7cc4>
  40bacc:	ldrb	w1, [x20, x0]
  40bad0:	ubfx	x4, x1, #6, #2
  40bad4:	lsl	x1, x5, x1
  40bad8:	ldr	x2, [x19, x4, lsl #3]
  40badc:	orr	x1, x2, x1
  40bae0:	str	x1, [x19, x4, lsl #3]
  40bae4:	add	x0, x0, #0x1
  40bae8:	cmp	x0, #0x100
  40baec:	b.ne	40bac4 <error@@Base+0x7ca4>  // b.any
  40baf0:	b	40b580 <error@@Base+0x7760>
  40baf4:	adrp	x1, 414000 <error@@Base+0x101e0>
  40baf8:	mov	x0, x21
  40bafc:	add	x1, x1, #0xb08
  40bb00:	bl	4019f0 <strcmp@plt>
  40bb04:	cbnz	w0, 40bb80 <error@@Base+0x7d60>
  40bb08:	bl	401a00 <__ctype_b_loc@plt>
  40bb0c:	mov	x1, #0x0                   	// #0
  40bb10:	mov	x4, #0x1                   	// #1
  40bb14:	ldr	x3, [x0]
  40bb18:	cbnz	x20, 40bb48 <error@@Base+0x7d28>
  40bb1c:	ldrh	w0, [x3, x1, lsl #1]
  40bb20:	asr	x2, x1, #6
  40bb24:	lsl	x5, x4, x1
  40bb28:	add	x1, x1, #0x1
  40bb2c:	tbz	w0, #12, 40bb3c <error@@Base+0x7d1c>
  40bb30:	ldr	x0, [x19, x2, lsl #3]
  40bb34:	orr	x0, x0, x5
  40bb38:	str	x0, [x19, x2, lsl #3]
  40bb3c:	cmp	x1, #0x100
  40bb40:	b.ne	40bb1c <error@@Base+0x7cfc>  // b.any
  40bb44:	b	40b580 <error@@Base+0x7760>
  40bb48:	mov	x5, x4
  40bb4c:	mov	x0, #0x0                   	// #0
  40bb50:	ldrh	w1, [x3, x0, lsl #1]
  40bb54:	tbz	w1, #12, 40bb70 <error@@Base+0x7d50>
  40bb58:	ldrb	w1, [x20, x0]
  40bb5c:	ubfx	x4, x1, #6, #2
  40bb60:	lsl	x1, x5, x1
  40bb64:	ldr	x2, [x19, x4, lsl #3]
  40bb68:	orr	x1, x2, x1
  40bb6c:	str	x1, [x19, x4, lsl #3]
  40bb70:	add	x0, x0, #0x1
  40bb74:	cmp	x0, #0x100
  40bb78:	b.ne	40bb50 <error@@Base+0x7d30>  // b.any
  40bb7c:	b	40b580 <error@@Base+0x7760>
  40bb80:	mov	w0, #0x4                   	// #4
  40bb84:	b	40b584 <error@@Base+0x7764>
  40bb88:	mov	x0, #0x0                   	// #0
  40bb8c:	ldrh	w1, [x4, x0, lsl #1]
  40bb90:	tbz	w1, #14, 40bbac <error@@Base+0x7d8c>
  40bb94:	ldrb	w1, [x20, x0]
  40bb98:	ubfx	x3, x1, #6, #2
  40bb9c:	lsl	x1, x5, x1
  40bba0:	ldr	x2, [x19, x3, lsl #3]
  40bba4:	orr	x1, x2, x1
  40bba8:	str	x1, [x19, x3, lsl #3]
  40bbac:	add	x0, x0, #0x1
  40bbb0:	cmp	x0, #0x100
  40bbb4:	b.ne	40bb8c <error@@Base+0x7d6c>  // b.any
  40bbb8:	b	40b580 <error@@Base+0x7760>
  40bbbc:	mov	x5, x4
  40bbc0:	mov	x0, #0x0                   	// #0
  40bbc4:	ldrh	w1, [x2, x0, lsl #1]
  40bbc8:	tbz	w1, #0, 40bbe4 <error@@Base+0x7dc4>
  40bbcc:	ldrb	w1, [x20, x0]
  40bbd0:	ubfx	x4, x1, #6, #2
  40bbd4:	lsl	x1, x5, x1
  40bbd8:	ldr	x3, [x19, x4, lsl #3]
  40bbdc:	orr	x1, x3, x1
  40bbe0:	str	x1, [x19, x4, lsl #3]
  40bbe4:	add	x0, x0, #0x1
  40bbe8:	cmp	x0, #0x100
  40bbec:	b.ne	40bbc4 <error@@Base+0x7da4>  // b.any
  40bbf0:	b	40b580 <error@@Base+0x7760>
  40bbf4:	mov	x0, #0x0                   	// #0
  40bbf8:	ldrh	w1, [x4, x0, lsl #1]
  40bbfc:	tbz	w1, #8, 40bc18 <error@@Base+0x7df8>
  40bc00:	ldrb	w1, [x20, x0]
  40bc04:	ubfx	x3, x1, #6, #2
  40bc08:	lsl	x1, x5, x1
  40bc0c:	ldr	x2, [x19, x3, lsl #3]
  40bc10:	orr	x1, x2, x1
  40bc14:	str	x1, [x19, x3, lsl #3]
  40bc18:	add	x0, x0, #0x1
  40bc1c:	cmp	x0, #0x100
  40bc20:	b.ne	40bbf8 <error@@Base+0x7dd8>  // b.any
  40bc24:	b	40b580 <error@@Base+0x7760>
  40bc28:	stp	x29, x30, [sp, #-128]!
  40bc2c:	mov	x29, sp
  40bc30:	stp	x19, x20, [sp, #16]
  40bc34:	mov	x20, x3
  40bc38:	stp	x21, x22, [sp, #32]
  40bc3c:	mov	x21, x0
  40bc40:	mov	x22, x5
  40bc44:	mov	x0, #0x20                  	// #32
  40bc48:	stp	x23, x24, [sp, #48]
  40bc4c:	and	w23, w4, #0xff
  40bc50:	stp	x25, x26, [sp, #64]
  40bc54:	mov	x25, x1
  40bc58:	mov	x26, x2
  40bc5c:	mov	x1, #0x1                   	// #1
  40bc60:	str	xzr, [sp, #88]
  40bc64:	bl	4018c0 <calloc@plt>
  40bc68:	cbz	x0, 40be44 <error@@Base+0x8024>
  40bc6c:	mov	x19, x0
  40bc70:	mov	x1, #0x1                   	// #1
  40bc74:	mov	x0, #0x50                  	// #80
  40bc78:	bl	4018c0 <calloc@plt>
  40bc7c:	mov	x24, x0
  40bc80:	cbz	x0, 40be6c <error@@Base+0x804c>
  40bc84:	ldrb	w7, [x0, #32]
  40bc88:	mov	x5, x26
  40bc8c:	mov	x0, x25
  40bc90:	add	x4, sp, #0x58
  40bc94:	add	x3, x24, #0x48
  40bc98:	add	x2, x24, #0x18
  40bc9c:	bfxil	w7, w23, #0, #1
  40bca0:	mov	x1, x19
  40bca4:	mov	x6, #0x0                   	// #0
  40bca8:	strb	w7, [x24, #32]
  40bcac:	bl	40b4a0 <error@@Base+0x7680>
  40bcb0:	mov	w25, w0
  40bcb4:	cbnz	w0, 40be84 <error@@Base+0x8064>
  40bcb8:	ldrb	w1, [x20]
  40bcbc:	mov	x0, #0x1                   	// #1
  40bcc0:	cbz	w1, 40bce4 <error@@Base+0x7ec4>
  40bcc4:	nop
  40bcc8:	ubfx	x4, x1, #6, #2
  40bccc:	lsl	x3, x0, x1
  40bcd0:	ldrb	w1, [x20, #1]!
  40bcd4:	ldr	x2, [x19, x4, lsl #3]
  40bcd8:	orr	x2, x2, x3
  40bcdc:	str	x2, [x19, x4, lsl #3]
  40bce0:	cbnz	w1, 40bcc8 <error@@Base+0x7ea8>
  40bce4:	cbz	w23, 40bd04 <error@@Base+0x7ee4>
  40bce8:	mov	x0, #0x0                   	// #0
  40bcec:	ldr	x1, [x19, x0, lsl #3]
  40bcf0:	mvn	x1, x1
  40bcf4:	str	x1, [x19, x0, lsl #3]
  40bcf8:	add	x0, x0, #0x1
  40bcfc:	cmp	x0, #0x4
  40bd00:	b.ne	40bcec <error@@Base+0x7ecc>  // b.any
  40bd04:	ldr	w0, [x21, #180]
  40bd08:	cmp	w0, #0x1
  40bd0c:	b.le	40bd34 <error@@Base+0x7f14>
  40bd10:	ldr	x3, [x21, #120]
  40bd14:	mov	x1, #0x0                   	// #0
  40bd18:	ldr	x0, [x19, x1]
  40bd1c:	ldr	x2, [x3, x1]
  40bd20:	and	x0, x0, x2
  40bd24:	str	x0, [x19, x1]
  40bd28:	add	x1, x1, #0x8
  40bd2c:	cmp	x1, #0x20
  40bd30:	b.ne	40bd18 <error@@Base+0x7ef8>  // b.any
  40bd34:	mov	w5, #0x3                   	// #3
  40bd38:	add	x23, x21, #0x70
  40bd3c:	add	x25, x21, #0x80
  40bd40:	mov	x0, x23
  40bd44:	mov	x1, x25
  40bd48:	add	x4, sp, #0x60
  40bd4c:	mov	x3, #0x0                   	// #0
  40bd50:	mov	x2, #0x0                   	// #0
  40bd54:	str	x19, [sp, #96]
  40bd58:	strb	w5, [sp, #104]
  40bd5c:	bl	4084c8 <error@@Base+0x46a8>
  40bd60:	mov	x20, x0
  40bd64:	cbz	x0, 40be0c <error@@Base+0x7fec>
  40bd68:	ldr	w0, [x21, #180]
  40bd6c:	cmp	w0, #0x1
  40bd70:	b.le	40bde8 <error@@Base+0x7fc8>
  40bd74:	ldrb	w0, [x21, #176]
  40bd78:	mov	w5, #0x6                   	// #6
  40bd7c:	mov	x3, #0x0                   	// #0
  40bd80:	add	x4, sp, #0x60
  40bd84:	orr	w0, w0, #0x2
  40bd88:	strb	w0, [x21, #176]
  40bd8c:	mov	x1, x25
  40bd90:	mov	x0, x23
  40bd94:	mov	x2, #0x0                   	// #0
  40bd98:	str	x24, [sp, #96]
  40bd9c:	strb	w5, [sp, #104]
  40bda0:	bl	4084c8 <error@@Base+0x46a8>
  40bda4:	mov	x3, x0
  40bda8:	cbz	x0, 40be0c <error@@Base+0x7fec>
  40bdac:	mov	w5, #0xa                   	// #10
  40bdb0:	mov	x2, x20
  40bdb4:	mov	x1, x25
  40bdb8:	mov	x0, x23
  40bdbc:	add	x4, sp, #0x70
  40bdc0:	strb	w5, [sp, #120]
  40bdc4:	bl	4084c8 <error@@Base+0x46a8>
  40bdc8:	mov	x20, x0
  40bdcc:	mov	x0, x20
  40bdd0:	ldp	x19, x20, [sp, #16]
  40bdd4:	ldp	x21, x22, [sp, #32]
  40bdd8:	ldp	x23, x24, [sp, #48]
  40bddc:	ldp	x25, x26, [sp, #64]
  40bde0:	ldp	x29, x30, [sp], #128
  40bde4:	ret
  40bde8:	mov	x0, x24
  40bdec:	bl	407790 <error@@Base+0x3970>
  40bdf0:	mov	x0, x20
  40bdf4:	ldp	x19, x20, [sp, #16]
  40bdf8:	ldp	x21, x22, [sp, #32]
  40bdfc:	ldp	x23, x24, [sp, #48]
  40be00:	ldp	x25, x26, [sp, #64]
  40be04:	ldp	x29, x30, [sp], #128
  40be08:	ret
  40be0c:	mov	x0, x19
  40be10:	bl	401a20 <free@plt>
  40be14:	mov	x0, x24
  40be18:	bl	407790 <error@@Base+0x3970>
  40be1c:	mov	w0, #0xc                   	// #12
  40be20:	str	w0, [x22]
  40be24:	mov	x20, #0x0                   	// #0
  40be28:	mov	x0, x20
  40be2c:	ldp	x19, x20, [sp, #16]
  40be30:	ldp	x21, x22, [sp, #32]
  40be34:	ldp	x23, x24, [sp, #48]
  40be38:	ldp	x25, x26, [sp, #64]
  40be3c:	ldp	x29, x30, [sp], #128
  40be40:	ret
  40be44:	mov	w0, #0xc                   	// #12
  40be48:	str	w0, [x22]
  40be4c:	mov	x20, #0x0                   	// #0
  40be50:	mov	x0, x20
  40be54:	ldp	x19, x20, [sp, #16]
  40be58:	ldp	x21, x22, [sp, #32]
  40be5c:	ldp	x23, x24, [sp, #48]
  40be60:	ldp	x25, x26, [sp, #64]
  40be64:	ldp	x29, x30, [sp], #128
  40be68:	ret
  40be6c:	mov	x0, x19
  40be70:	bl	401a20 <free@plt>
  40be74:	mov	w0, #0xc                   	// #12
  40be78:	mov	x20, #0x0                   	// #0
  40be7c:	str	w0, [x22]
  40be80:	b	40bdcc <error@@Base+0x7fac>
  40be84:	mov	x0, x19
  40be88:	bl	401a20 <free@plt>
  40be8c:	mov	x0, x24
  40be90:	mov	x20, #0x0                   	// #0
  40be94:	bl	407790 <error@@Base+0x3970>
  40be98:	str	w25, [x22]
  40be9c:	b	40bdcc <error@@Base+0x7fac>
  40bea0:	stp	x29, x30, [sp, #-400]!
  40bea4:	mov	x29, sp
  40bea8:	stp	x21, x22, [sp, #32]
  40beac:	ldr	x22, [x0]
  40beb0:	stp	x25, x26, [sp, #64]
  40beb4:	mov	w26, #0x0                   	// #0
  40beb8:	stp	x27, x28, [sp, #80]
  40bebc:	mov	x28, x3
  40bec0:	stp	x0, x2, [sp, #104]
  40bec4:	ldr	w0, [x22, #180]
  40bec8:	str	x1, [sp, #120]
  40becc:	cmp	w0, #0x1
  40bed0:	b.ne	40bee0 <error@@Base+0x80c0>  // b.any
  40bed4:	ldr	x0, [sp, #104]
  40bed8:	ldr	x6, [x0, #24]
  40bedc:	ubfx	w26, w6, #22, #1
  40bee0:	ldr	x0, [sp, #120]
  40bee4:	mov	x21, #0x0                   	// #0
  40bee8:	ldr	x2, [x0]
  40beec:	cmp	x2, #0x0
  40bef0:	b.le	40bfb4 <error@@Base+0x8194>
  40bef4:	mov	w27, #0x1                   	// #1
  40bef8:	stp	x19, x20, [sp, #16]
  40befc:	stp	x23, x24, [sp, #48]
  40bf00:	add	x23, sp, #0x90
  40bf04:	b	40bf38 <error@@Base+0x8118>
  40bf08:	cmp	w19, #0x3
  40bf0c:	b.eq	40c0e8 <error@@Base+0x82c8>  // b.none
  40bf10:	cmp	w19, #0x6
  40bf14:	b.eq	40bfc8 <error@@Base+0x81a8>  // b.none
  40bf18:	and	w0, w19, #0xfffffffd
  40bf1c:	cmp	w0, #0x5
  40bf20:	b.eq	40c224 <error@@Base+0x8404>  // b.none
  40bf24:	cmp	w19, #0x2
  40bf28:	b.eq	40c248 <error@@Base+0x8428>  // b.none
  40bf2c:	add	x21, x21, #0x1
  40bf30:	cmp	x21, x2
  40bf34:	b.ge	40bfac <error@@Base+0x818c>  // b.tcont
  40bf38:	ldr	x0, [sp, #112]
  40bf3c:	ldr	x1, [x0]
  40bf40:	ldr	x0, [x22]
  40bf44:	ldr	x20, [x1, x21, lsl #3]
  40bf48:	lsl	x24, x20, #4
  40bf4c:	add	x1, x0, x24
  40bf50:	ldrb	w19, [x1, #8]
  40bf54:	cmp	w19, #0x1
  40bf58:	b.ne	40bf08 <error@@Base+0x80e8>  // b.any
  40bf5c:	ldrb	w25, [x0, x24]
  40bf60:	and	x0, x25, #0xff
  40bf64:	strb	w19, [x28, x0]
  40bf68:	cbz	w26, 40bf7c <error@@Base+0x815c>
  40bf6c:	bl	4017e0 <__ctype_tolower_loc@plt>
  40bf70:	ldr	x0, [x0]
  40bf74:	ldrsw	x0, [x0, x25, lsl #2]
  40bf78:	strb	w19, [x28, x0]
  40bf7c:	ldr	x0, [sp, #104]
  40bf80:	ldr	x0, [x0, #24]
  40bf84:	tbz	w0, #22, 40bf98 <error@@Base+0x8178>
  40bf88:	ldr	w0, [x22, #180]
  40bf8c:	cmp	w0, #0x1
  40bf90:	b.gt	40c164 <error@@Base+0x8344>
  40bf94:	nop
  40bf98:	ldr	x0, [sp, #120]
  40bf9c:	add	x21, x21, #0x1
  40bfa0:	ldr	x2, [x0]
  40bfa4:	cmp	x21, x2
  40bfa8:	b.lt	40bf38 <error@@Base+0x8118>  // b.tstop
  40bfac:	ldp	x19, x20, [sp, #16]
  40bfb0:	ldp	x23, x24, [sp, #48]
  40bfb4:	ldp	x21, x22, [sp, #32]
  40bfb8:	ldp	x25, x26, [sp, #64]
  40bfbc:	ldp	x27, x28, [sp, #80]
  40bfc0:	ldp	x29, x30, [sp], #400
  40bfc4:	ret
  40bfc8:	ldr	w0, [x22, #180]
  40bfcc:	ldr	x24, [x1]
  40bfd0:	cmp	w0, #0x1
  40bfd4:	b.le	40bff0 <error@@Base+0x81d0>
  40bfd8:	ldr	x0, [x24, #72]
  40bfdc:	cbnz	x0, 40c0a0 <error@@Base+0x8280>
  40bfe0:	ldrb	w0, [x24, #32]
  40bfe4:	tbnz	w0, #0, 40c0a0 <error@@Base+0x8280>
  40bfe8:	ldr	x0, [x24, #64]
  40bfec:	cbnz	x0, 40c0a0 <error@@Base+0x8280>
  40bff0:	ldr	x0, [x24, #40]
  40bff4:	mov	x20, #0x0                   	// #0
  40bff8:	cmp	x0, #0x0
  40bffc:	b.gt	40c010 <error@@Base+0x81f0>
  40c000:	b	40bf2c <error@@Base+0x810c>
  40c004:	ldr	x0, [x24, #40]
  40c008:	cmp	x20, x0
  40c00c:	b.ge	40bf98 <error@@Base+0x8178>  // b.tcont
  40c010:	str	xzr, [sp, #136]
  40c014:	add	x2, sp, #0x88
  40c018:	mov	x0, x23
  40c01c:	lsl	x19, x20, #2
  40c020:	ldr	x1, [x24]
  40c024:	ldr	w1, [x1, x20, lsl #2]
  40c028:	add	x20, x20, #0x1
  40c02c:	bl	401b70 <wcrtomb@plt>
  40c030:	cmn	x0, #0x1
  40c034:	b.eq	40c058 <error@@Base+0x8238>  // b.none
  40c038:	ldrb	w25, [sp, #144]
  40c03c:	and	x0, x25, #0xff
  40c040:	strb	w27, [x28, x0]
  40c044:	cbz	w26, 40c058 <error@@Base+0x8238>
  40c048:	bl	4017e0 <__ctype_tolower_loc@plt>
  40c04c:	ldr	x0, [x0]
  40c050:	ldrsw	x0, [x0, x25, lsl #2]
  40c054:	strb	w27, [x28, x0]
  40c058:	ldr	x0, [sp, #104]
  40c05c:	ldr	x0, [x0, #24]
  40c060:	tbz	w0, #22, 40c004 <error@@Base+0x81e4>
  40c064:	ldr	w0, [x22, #180]
  40c068:	cmp	w0, #0x1
  40c06c:	b.le	40c004 <error@@Base+0x81e4>
  40c070:	ldr	x0, [x24]
  40c074:	ldr	w0, [x0, x19]
  40c078:	bl	401b40 <towlower@plt>
  40c07c:	mov	w1, w0
  40c080:	add	x2, sp, #0x88
  40c084:	mov	x0, x23
  40c088:	bl	401b70 <wcrtomb@plt>
  40c08c:	cmn	x0, #0x1
  40c090:	b.eq	40c004 <error@@Base+0x81e4>  // b.none
  40c094:	ldrb	w0, [sp, #144]
  40c098:	strb	w27, [x28, x0]
  40c09c:	b	40c004 <error@@Base+0x81e4>
  40c0a0:	strb	wzr, [sp, #136]
  40c0a4:	nop
  40c0a8:	mov	x3, x23
  40c0ac:	add	x1, sp, #0x88
  40c0b0:	mov	x2, #0x1                   	// #1
  40c0b4:	mov	x0, #0x0                   	// #0
  40c0b8:	str	xzr, [x23]
  40c0bc:	bl	406380 <error@@Base+0x2560>
  40c0c0:	cmn	x0, #0x2
  40c0c4:	b.ne	40c0d0 <error@@Base+0x82b0>  // b.any
  40c0c8:	ldrb	w0, [sp, #136]
  40c0cc:	strb	w27, [x28, x0]
  40c0d0:	ldrb	w0, [sp, #136]
  40c0d4:	add	w0, w0, #0x1
  40c0d8:	and	w0, w0, #0xff
  40c0dc:	strb	w0, [sp, #136]
  40c0e0:	cbnz	w0, 40c0a8 <error@@Base+0x8288>
  40c0e4:	b	40bf98 <error@@Base+0x8178>
  40c0e8:	str	xzr, [sp, #96]
  40c0ec:	ldr	x0, [x1]
  40c0f0:	mov	w19, #0x0                   	// #0
  40c0f4:	ldr	x1, [sp, #96]
  40c0f8:	ldr	x25, [x0, x1]
  40c0fc:	lsl	x20, x1, #3
  40c100:	lsr	x0, x25, x19
  40c104:	add	w19, w19, #0x1
  40c108:	tbz	w0, #0, 40c138 <error@@Base+0x8318>
  40c10c:	strb	w27, [x28, x20]
  40c110:	add	w0, w20, #0x80
  40c114:	add	x2, x28, x20
  40c118:	cmp	w0, #0x17f
  40c11c:	cbz	w26, 40c138 <error@@Base+0x8318>
  40c120:	b.hi	40c134 <error@@Base+0x8314>  // b.pmore
  40c124:	bl	4017e0 <__ctype_tolower_loc@plt>
  40c128:	ldr	x0, [x0]
  40c12c:	ldrsw	x2, [x0, x20, lsl #2]
  40c130:	add	x2, x28, x2
  40c134:	strb	w27, [x2]
  40c138:	add	x20, x20, #0x1
  40c13c:	cmp	w19, #0x40
  40c140:	b.ne	40c100 <error@@Base+0x82e0>  // b.any
  40c144:	ldr	x0, [sp, #96]
  40c148:	add	x0, x0, #0x8
  40c14c:	str	x0, [sp, #96]
  40c150:	cmp	x0, #0x20
  40c154:	b.eq	40bf98 <error@@Base+0x8178>  // b.none
  40c158:	ldr	x0, [x22]
  40c15c:	add	x1, x0, x24
  40c160:	b	40c0ec <error@@Base+0x82cc>
  40c164:	ldr	x2, [x22]
  40c168:	add	x0, x20, #0x1
  40c16c:	add	x7, x23, #0x1
  40c170:	ldrb	w1, [x2, x24]
  40c174:	strb	w1, [sp, #144]
  40c178:	ldr	x1, [x22, #16]
  40c17c:	cmp	x1, x0
  40c180:	b.ls	40c284 <error@@Base+0x8464>  // b.plast
  40c184:	mov	w9, #0xff                  	// #255
  40c188:	mov	w8, #0x1                   	// #1
  40c18c:	movk	w9, #0x20, lsl #16
  40c190:	movk	w8, #0x20, lsl #16
  40c194:	b	40c1b0 <error@@Base+0x8390>
  40c198:	ldrb	w1, [x2, x3]
  40c19c:	strb	w1, [x7], #1
  40c1a0:	ldr	x1, [x22, #16]
  40c1a4:	cmp	x1, x0
  40c1a8:	b.ls	40c1cc <error@@Base+0x83ac>  // b.plast
  40c1ac:	ldr	x2, [x22]
  40c1b0:	lsl	x3, x0, #4
  40c1b4:	add	x1, x2, x3
  40c1b8:	add	x0, x0, #0x1
  40c1bc:	ldr	w1, [x1, #8]
  40c1c0:	and	w1, w1, w9
  40c1c4:	cmp	w1, w8
  40c1c8:	b.eq	40c198 <error@@Base+0x8378>  // b.none
  40c1cc:	sub	x19, x7, x23
  40c1d0:	add	x3, sp, #0x88
  40c1d4:	mov	x2, x19
  40c1d8:	mov	x1, x23
  40c1dc:	add	x0, sp, #0x84
  40c1e0:	str	xzr, [sp, #136]
  40c1e4:	bl	406380 <error@@Base+0x2560>
  40c1e8:	cmp	x0, x19
  40c1ec:	b.ne	40bf98 <error@@Base+0x8178>  // b.any
  40c1f0:	ldr	w0, [sp, #132]
  40c1f4:	bl	401b40 <towlower@plt>
  40c1f8:	mov	w1, w0
  40c1fc:	add	x2, sp, #0x88
  40c200:	mov	x0, x23
  40c204:	bl	401b70 <wcrtomb@plt>
  40c208:	cmn	x0, #0x1
  40c20c:	b.eq	40bf98 <error@@Base+0x8178>  // b.none
  40c210:	ldrb	w0, [sp, #144]
  40c214:	strb	w27, [x28, x0]
  40c218:	ldr	x0, [sp, #120]
  40c21c:	ldr	x2, [x0]
  40c220:	b	40bf2c <error@@Base+0x810c>
  40c224:	mov	x0, x28
  40c228:	mov	x2, #0x100                 	// #256
  40c22c:	mov	w1, #0x1                   	// #1
  40c230:	bl	4018b0 <memset@plt>
  40c234:	cmp	w19, #0x2
  40c238:	b.eq	40c258 <error@@Base+0x8438>  // b.none
  40c23c:	ldp	x19, x20, [sp, #16]
  40c240:	ldp	x23, x24, [sp, #48]
  40c244:	b	40bfb4 <error@@Base+0x8194>
  40c248:	mov	x0, x28
  40c24c:	mov	x2, #0x100                 	// #256
  40c250:	mov	w1, #0x1                   	// #1
  40c254:	bl	4018b0 <memset@plt>
  40c258:	ldr	x1, [sp, #104]
  40c25c:	ldp	x19, x20, [sp, #16]
  40c260:	ldrb	w0, [x1, #56]
  40c264:	ldp	x23, x24, [sp, #48]
  40c268:	orr	w0, w0, #0x1
  40c26c:	strb	w0, [x1, #56]
  40c270:	ldp	x21, x22, [sp, #32]
  40c274:	ldp	x25, x26, [sp, #64]
  40c278:	ldp	x27, x28, [sp, #80]
  40c27c:	ldp	x29, x30, [sp], #400
  40c280:	ret
  40c284:	mov	x19, #0x1                   	// #1
  40c288:	b	40c1d0 <error@@Base+0x83b0>
  40c28c:	nop
  40c290:	lsl	x7, x2, #4
  40c294:	stp	x29, x30, [sp, #-48]!
  40c298:	mov	x8, x0
  40c29c:	add	x0, x0, x7
  40c2a0:	mov	x29, sp
  40c2a4:	mov	x5, x3
  40c2a8:	stp	x19, x20, [sp, #16]
  40c2ac:	mov	x6, x4
  40c2b0:	ldrb	w10, [x0, #8]
  40c2b4:	cmp	w10, #0x7
  40c2b8:	b.eq	40c3e8 <error@@Base+0x85c8>  // b.none
  40c2bc:	ldr	w0, [x3, #144]
  40c2c0:	cmp	w0, #0x1
  40c2c4:	b.eq	40c2f0 <error@@Base+0x84d0>  // b.none
  40c2c8:	mov	x9, x1
  40c2cc:	mov	x0, x3
  40c2d0:	mov	x1, x4
  40c2d4:	bl	408008 <error@@Base+0x41e8>
  40c2d8:	mov	w19, w0
  40c2dc:	cmp	w10, #0x5
  40c2e0:	b.eq	40c304 <error@@Base+0x84e4>  // b.none
  40c2e4:	cmp	w10, #0x6
  40c2e8:	ccmp	w0, #0x1, #0x4, eq  // eq = none
  40c2ec:	b.ne	40c338 <error@@Base+0x8518>  // b.any
  40c2f0:	mov	w19, #0x0                   	// #0
  40c2f4:	mov	w0, w19
  40c2f8:	ldp	x19, x20, [sp, #16]
  40c2fc:	ldp	x29, x30, [sp], #48
  40c300:	ret
  40c304:	cmp	w0, #0x1
  40c308:	b.eq	40c2f0 <error@@Base+0x84d0>  // b.none
  40c30c:	ldr	x0, [x9]
  40c310:	tbnz	w0, #6, 40c324 <error@@Base+0x8504>
  40c314:	ldr	x1, [x5, #8]
  40c318:	ldrb	w1, [x1, x6]
  40c31c:	cmp	w1, #0xa
  40c320:	b.eq	40c2f0 <error@@Base+0x84d0>  // b.none
  40c324:	tbz	w0, #7, 40c2f4 <error@@Base+0x84d4>
  40c328:	ldr	x0, [x5, #8]
  40c32c:	ldrb	w0, [x0, x6]
  40c330:	cbz	w0, 40c2f0 <error@@Base+0x84d0>
  40c334:	b	40c2f4 <error@@Base+0x84d4>
  40c338:	stp	x21, x22, [sp, #32]
  40c33c:	ldr	x22, [x8, x7]
  40c340:	ldr	x4, [x22, #64]
  40c344:	ldr	x2, [x22, #40]
  40c348:	cbnz	x4, 40c358 <error@@Base+0x8538>
  40c34c:	ldr	x0, [x22, #72]
  40c350:	orr	x0, x2, x0
  40c354:	cbz	x0, 40c3d8 <error@@Base+0x85b8>
  40c358:	ldr	x0, [x5, #16]
  40c35c:	cmp	x2, #0x0
  40c360:	ldr	w20, [x0, x6, lsl #2]
  40c364:	b.le	40c470 <error@@Base+0x8650>
  40c368:	mov	x1, #0x0                   	// #0
  40c36c:	ldr	x3, [x22]
  40c370:	b	40c37c <error@@Base+0x855c>
  40c374:	cmp	x1, x2
  40c378:	b.eq	40c470 <error@@Base+0x8650>  // b.none
  40c37c:	ldr	w0, [x3, x1, lsl #2]
  40c380:	add	x1, x1, #0x1
  40c384:	cmp	w20, w0
  40c388:	b.ne	40c374 <error@@Base+0x8554>  // b.any
  40c38c:	ldrb	w0, [x22, #32]
  40c390:	tbz	w0, #0, 40c3e0 <error@@Base+0x85c0>
  40c394:	ldp	x21, x22, [sp, #32]
  40c398:	b	40c2f0 <error@@Base+0x84d0>
  40c39c:	ldr	x4, [x22, #64]
  40c3a0:	cmp	x4, #0x0
  40c3a4:	b.le	40c3d8 <error@@Base+0x85b8>
  40c3a8:	ldr	x2, [x22, #8]
  40c3ac:	mov	x0, #0x0                   	// #0
  40c3b0:	ldr	w1, [x2, x0, lsl #2]
  40c3b4:	cmp	w20, w1
  40c3b8:	b.cc	40c3cc <error@@Base+0x85ac>  // b.lo, b.ul, b.last
  40c3bc:	ldr	x1, [x22, #16]
  40c3c0:	ldr	w1, [x1, x0, lsl #2]
  40c3c4:	cmp	w20, w1
  40c3c8:	b.ls	40c38c <error@@Base+0x856c>  // b.plast
  40c3cc:	add	x0, x0, #0x1
  40c3d0:	cmp	x0, x4
  40c3d4:	b.ne	40c3b0 <error@@Base+0x8590>  // b.any
  40c3d8:	ldrb	w0, [x22, #32]
  40c3dc:	tbz	w0, #0, 40c394 <error@@Base+0x8574>
  40c3e0:	ldp	x21, x22, [sp, #32]
  40c3e4:	b	40c2f4 <error@@Base+0x84d4>
  40c3e8:	ldr	x0, [x3, #8]
  40c3ec:	add	x1, x0, x4
  40c3f0:	ldrb	w0, [x0, x4]
  40c3f4:	cmp	w0, #0xc1
  40c3f8:	b.ls	40c2f0 <error@@Base+0x84d0>  // b.plast
  40c3fc:	ldr	x2, [x5, #88]
  40c400:	add	x3, x4, #0x1
  40c404:	cmp	x3, x2
  40c408:	b.ge	40c2f0 <error@@Base+0x84d0>  // b.tcont
  40c40c:	ldrb	w3, [x1, #1]
  40c410:	cmp	w0, #0xdf
  40c414:	b.ls	40c4d0 <error@@Base+0x86b0>  // b.plast
  40c418:	cmp	w0, #0xef
  40c41c:	b.hi	40c4ac <error@@Base+0x868c>  // b.pmore
  40c420:	cmp	w0, #0xe0
  40c424:	mov	w0, #0x9f                  	// #159
  40c428:	ccmp	w3, w0, #0x2, eq  // eq = none
  40c42c:	b.ls	40c2f0 <error@@Base+0x84d0>  // b.plast
  40c430:	mov	x3, #0x3                   	// #3
  40c434:	mov	w19, w3
  40c438:	add	x6, x6, x3
  40c43c:	cmp	x2, x6
  40c440:	b.lt	40c2f0 <error@@Base+0x84d0>  // b.tstop
  40c444:	mov	x2, #0x1                   	// #1
  40c448:	b	40c454 <error@@Base+0x8634>
  40c44c:	cmp	x2, x3
  40c450:	b.eq	40c2f4 <error@@Base+0x84d4>  // b.none
  40c454:	ldrb	w0, [x1, x2]
  40c458:	add	x2, x2, #0x1
  40c45c:	sub	w0, w0, #0x80
  40c460:	and	w0, w0, #0xff
  40c464:	cmp	w0, #0x3f
  40c468:	b.ls	40c44c <error@@Base+0x862c>  // b.plast
  40c46c:	b	40c2f0 <error@@Base+0x84d0>
  40c470:	ldr	x0, [x22, #72]
  40c474:	cmp	x0, #0x0
  40c478:	b.le	40c3a0 <error@@Base+0x8580>
  40c47c:	mov	x21, #0x0                   	// #0
  40c480:	b	40c490 <error@@Base+0x8670>
  40c484:	ldr	x0, [x22, #72]
  40c488:	cmp	x21, x0
  40c48c:	b.ge	40c39c <error@@Base+0x857c>  // b.tcont
  40c490:	ldr	x1, [x22, #24]
  40c494:	mov	w0, w20
  40c498:	ldr	x1, [x1, x21, lsl #3]
  40c49c:	add	x21, x21, #0x1
  40c4a0:	bl	401830 <iswctype@plt>
  40c4a4:	cbz	w0, 40c484 <error@@Base+0x8664>
  40c4a8:	b	40c38c <error@@Base+0x856c>
  40c4ac:	cmp	w0, #0xf7
  40c4b0:	b.hi	40c4e8 <error@@Base+0x86c8>  // b.pmore
  40c4b4:	cmp	w0, #0xf0
  40c4b8:	mov	w0, #0x8f                  	// #143
  40c4bc:	ccmp	w3, w0, #0x2, eq  // eq = none
  40c4c0:	b.ls	40c2f0 <error@@Base+0x84d0>  // b.plast
  40c4c4:	mov	x3, #0x4                   	// #4
  40c4c8:	mov	w19, w3
  40c4cc:	b	40c438 <error@@Base+0x8618>
  40c4d0:	sub	w0, w3, #0x80
  40c4d4:	mov	w19, #0x2                   	// #2
  40c4d8:	and	w0, w0, #0xff
  40c4dc:	cmp	w0, #0x3f
  40c4e0:	b.ls	40c2f4 <error@@Base+0x84d4>  // b.plast
  40c4e4:	b	40c2f0 <error@@Base+0x84d0>
  40c4e8:	cmp	w0, #0xfb
  40c4ec:	b.hi	40c50c <error@@Base+0x86ec>  // b.pmore
  40c4f0:	cmp	w0, #0xf8
  40c4f4:	mov	w0, #0x87                  	// #135
  40c4f8:	ccmp	w3, w0, #0x2, eq  // eq = none
  40c4fc:	b.ls	40c2f0 <error@@Base+0x84d0>  // b.plast
  40c500:	mov	x3, #0x5                   	// #5
  40c504:	mov	w19, w3
  40c508:	b	40c438 <error@@Base+0x8618>
  40c50c:	cmp	w0, #0xfd
  40c510:	b.hi	40c2f0 <error@@Base+0x84d0>  // b.pmore
  40c514:	cmp	w0, #0xfc
  40c518:	mov	w0, #0x83                  	// #131
  40c51c:	ccmp	w3, w0, #0x2, eq  // eq = none
  40c520:	b.ls	40c2f0 <error@@Base+0x84d0>  // b.plast
  40c524:	mov	x3, #0x6                   	// #6
  40c528:	mov	w19, w3
  40c52c:	b	40c438 <error@@Base+0x8618>
  40c530:	stp	x29, x30, [sp, #-240]!
  40c534:	mov	x29, sp
  40c538:	stp	x27, x28, [sp, #80]
  40c53c:	ldr	x27, [x0, #152]
  40c540:	stp	x19, x20, [sp, #16]
  40c544:	mov	x20, x2
  40c548:	stp	x21, x22, [sp, #32]
  40c54c:	mov	x19, x3
  40c550:	str	x1, [sp, #144]
  40c554:	ldr	x22, [x1, #8]
  40c558:	lsl	x1, x2, #4
  40c55c:	ldr	x2, [x27]
  40c560:	stp	x25, x26, [sp, #64]
  40c564:	mov	x26, x0
  40c568:	ldrsw	x0, [x0, #224]
  40c56c:	ldr	x1, [x2, x1]
  40c570:	stp	x23, x24, [sp, #48]
  40c574:	add	x0, x0, x5
  40c578:	str	x5, [sp, #120]
  40c57c:	cmp	x0, x22
  40c580:	str	x1, [sp, #128]
  40c584:	str	w6, [sp, #140]
  40c588:	str	x4, [sp, #168]
  40c58c:	str	wzr, [sp, #184]
  40c590:	b.ge	40c9cc <error@@Base+0x8bac>  // b.tcont
  40c594:	ldr	x0, [sp, #144]
  40c598:	ldr	w2, [x26, #160]
  40c59c:	ldr	x21, [x0]
  40c5a0:	ldr	x22, [x0, #16]
  40c5a4:	ldr	x0, [x26, #72]
  40c5a8:	str	x0, [sp, #160]
  40c5ac:	ldr	x0, [x26, #184]
  40c5b0:	str	x0, [sp, #152]
  40c5b4:	cbz	x21, 40c968 <error@@Base+0x8b48>
  40c5b8:	str	x21, [x26, #72]
  40c5bc:	sub	x1, x21, #0x1
  40c5c0:	str	x22, [x26, #184]
  40c5c4:	mov	x0, x26
  40c5c8:	bl	40a7f0 <error@@Base+0x69d0>
  40c5cc:	mov	w23, w0
  40c5d0:	cmp	x21, x19
  40c5d4:	b.eq	40c980 <error@@Base+0x8b60>  // b.none
  40c5d8:	ldr	x19, [x22, x21, lsl #3]
  40c5dc:	cbz	x19, 40c5e8 <error@@Base+0x87c8>
  40c5e0:	ldrb	w0, [x19, #104]
  40c5e4:	tbnz	w0, #6, 40c810 <error@@Base+0x89f0>
  40c5e8:	stp	xzr, xzr, [sp, #192]
  40c5ec:	str	xzr, [sp, #208]
  40c5f0:	ldr	x0, [sp, #120]
  40c5f4:	cmp	x21, x0
  40c5f8:	b.ge	40c778 <error@@Base+0x8958>  // b.tcont
  40c5fc:	add	x22, x21, #0x1
  40c600:	str	xzr, [sp, #96]
  40c604:	ldr	x1, [sp, #96]
  40c608:	sub	x21, x22, #0x1
  40c60c:	ldrsw	x0, [x26, #224]
  40c610:	cmp	x1, x0
  40c614:	b.gt	40c778 <error@@Base+0x8958>
  40c618:	ldr	x0, [x26, #184]
  40c61c:	lsl	x1, x22, #3
  40c620:	str	x1, [sp, #104]
  40c624:	str	xzr, [sp, #200]
  40c628:	ldr	x1, [x0, x22, lsl #3]
  40c62c:	cbz	x1, 40c938 <error@@Base+0x8b18>
  40c630:	add	x1, x1, #0x8
  40c634:	add	x0, sp, #0xc0
  40c638:	bl	408a40 <error@@Base+0x4c20>
  40c63c:	str	w0, [sp, #184]
  40c640:	cbnz	w0, 40c7e8 <error@@Base+0x89c8>
  40c644:	cbz	x19, 40c6e0 <error@@Base+0x88c0>
  40c648:	ldr	x0, [x19, #40]
  40c64c:	str	wzr, [sp, #188]
  40c650:	stp	xzr, xzr, [sp, #216]
  40c654:	add	x19, x19, #0x20
  40c658:	cmp	x0, #0x0
  40c65c:	str	xzr, [sp, #232]
  40c660:	ldr	x23, [x26, #152]
  40c664:	b.le	40ca50 <error@@Base+0x8c30>
  40c668:	add	x0, x23, #0xd8
  40c66c:	mov	x24, #0x0                   	// #0
  40c670:	str	x0, [sp, #112]
  40c674:	nop
  40c678:	ldr	x1, [x19, #16]
  40c67c:	ldr	x0, [x23]
  40c680:	ldr	x28, [x1, x24, lsl #3]
  40c684:	lsl	x20, x28, #4
  40c688:	add	x1, x0, x20
  40c68c:	ldrb	w2, [x1, #10]
  40c690:	tbnz	w2, #4, 40c880 <error@@Base+0x8a60>
  40c694:	mov	x2, x21
  40c698:	mov	x0, x26
  40c69c:	bl	40a8f0 <error@@Base+0x6ad0>
  40c6a0:	tst	w0, #0xff
  40c6a4:	b.eq	40c6c4 <error@@Base+0x88a4>  // b.none
  40c6a8:	lsl	x25, x28, #3
  40c6ac:	ldr	x1, [x23, #24]
  40c6b0:	add	x0, sp, #0xc0
  40c6b4:	ldr	x1, [x1, x25]
  40c6b8:	bl	406ad8 <error@@Base+0x2cb8>
  40c6bc:	tst	w0, #0xff
  40c6c0:	b.eq	40c7d8 <error@@Base+0x89b8>  // b.none
  40c6c4:	ldr	x0, [x19, #8]
  40c6c8:	add	x24, x24, #0x1
  40c6cc:	cmp	x24, x0
  40c6d0:	b.lt	40c678 <error@@Base+0x8858>  // b.tstop
  40c6d4:	ldr	x0, [sp, #232]
  40c6d8:	bl	401a20 <free@plt>
  40c6dc:	str	wzr, [sp, #184]
  40c6e0:	ldr	x0, [sp, #200]
  40c6e4:	mov	x20, x22
  40c6e8:	cbz	x0, 40c728 <error@@Base+0x8908>
  40c6ec:	ldr	w3, [sp, #140]
  40c6f0:	add	x1, sp, #0xc0
  40c6f4:	ldr	x2, [sp, #128]
  40c6f8:	mov	x0, x27
  40c6fc:	bl	408e60 <error@@Base+0x5040>
  40c700:	str	w0, [sp, #184]
  40c704:	cbnz	w0, 40c7e8 <error@@Base+0x89c8>
  40c708:	ldr	w4, [sp, #140]
  40c70c:	mov	x2, x22
  40c710:	ldr	x3, [sp, #128]
  40c714:	add	x1, sp, #0xc0
  40c718:	mov	x0, x26
  40c71c:	bl	4097a0 <error@@Base+0x5980>
  40c720:	str	w0, [sp, #184]
  40c724:	cbnz	w0, 40c7e8 <error@@Base+0x89c8>
  40c728:	ldr	w2, [x26, #160]
  40c72c:	mov	x1, x21
  40c730:	mov	x0, x26
  40c734:	bl	40a7f0 <error@@Base+0x69d0>
  40c738:	mov	w3, w0
  40c73c:	add	x2, sp, #0xc0
  40c740:	mov	x1, x27
  40c744:	add	x0, sp, #0xb8
  40c748:	bl	4091c0 <error@@Base+0x53a0>
  40c74c:	mov	x19, x0
  40c750:	cbz	x0, 40c944 <error@@Base+0x8b24>
  40c754:	ldr	x1, [sp, #104]
  40c758:	str	xzr, [sp, #96]
  40c75c:	ldr	x0, [x26, #184]
  40c760:	str	x19, [x0, x1]
  40c764:	ldr	x0, [sp, #120]
  40c768:	add	x22, x22, #0x1
  40c76c:	cmp	x20, x0
  40c770:	b.lt	40c604 <error@@Base+0x87e4>  // b.tstop
  40c774:	mov	x21, x20
  40c778:	ldr	x0, [sp, #208]
  40c77c:	bl	401a20 <free@plt>
  40c780:	ldr	x1, [sp, #120]
  40c784:	ldr	x0, [x26, #184]
  40c788:	ldr	x0, [x0, x1, lsl #3]
  40c78c:	cbz	x0, 40ca30 <error@@Base+0x8c10>
  40c790:	ldp	x1, x3, [sp, #144]
  40c794:	str	x21, [x1]
  40c798:	ldr	x1, [sp, #160]
  40c79c:	str	x1, [x26, #72]
  40c7a0:	add	x1, x0, #0x18
  40c7a4:	str	x3, [x26, #184]
  40c7a8:	ldr	x0, [x0, #16]
  40c7ac:	ldr	x2, [sp, #168]
  40c7b0:	bl	408050 <error@@Base+0x4230>
  40c7b4:	cmp	x0, #0x0
  40c7b8:	cset	w0, eq  // eq = none
  40c7bc:	ldp	x19, x20, [sp, #16]
  40c7c0:	ldp	x21, x22, [sp, #32]
  40c7c4:	ldp	x23, x24, [sp, #48]
  40c7c8:	ldp	x25, x26, [sp, #64]
  40c7cc:	ldp	x27, x28, [sp, #80]
  40c7d0:	ldp	x29, x30, [sp], #240
  40c7d4:	ret
  40c7d8:	ldr	x0, [sp, #232]
  40c7dc:	bl	401a20 <free@plt>
  40c7e0:	mov	w0, #0xc                   	// #12
  40c7e4:	str	w0, [sp, #184]
  40c7e8:	ldr	x0, [sp, #208]
  40c7ec:	bl	401a20 <free@plt>
  40c7f0:	ldr	w0, [sp, #184]
  40c7f4:	ldp	x19, x20, [sp, #16]
  40c7f8:	ldp	x21, x22, [sp, #32]
  40c7fc:	ldp	x23, x24, [sp, #48]
  40c800:	ldp	x25, x26, [sp, #64]
  40c804:	ldp	x27, x28, [sp, #80]
  40c808:	ldp	x29, x30, [sp], #240
  40c80c:	ret
  40c810:	add	x22, sp, #0xc0
  40c814:	add	x1, x19, #0x8
  40c818:	mov	x0, x22
  40c81c:	bl	408fc0 <error@@Base+0x51a0>
  40c820:	str	w0, [sp, #184]
  40c824:	cbnz	w0, 40c7f4 <error@@Base+0x89d4>
  40c828:	ldrb	w0, [x19, #104]
  40c82c:	tbz	w0, #6, 40c5f0 <error@@Base+0x87d0>
  40c830:	ldr	x0, [sp, #200]
  40c834:	cbz	x0, 40c858 <error@@Base+0x8a38>
  40c838:	ldr	w4, [sp, #140]
  40c83c:	mov	x2, x21
  40c840:	ldr	x3, [sp, #128]
  40c844:	mov	x1, x22
  40c848:	mov	x0, x26
  40c84c:	bl	4097a0 <error@@Base+0x5980>
  40c850:	str	w0, [sp, #184]
  40c854:	cbnz	w0, 40c7e8 <error@@Base+0x89c8>
  40c858:	mov	w3, w23
  40c85c:	mov	x2, x22
  40c860:	mov	x1, x27
  40c864:	add	x0, sp, #0xb8
  40c868:	bl	4091c0 <error@@Base+0x53a0>
  40c86c:	mov	x19, x0
  40c870:	cbz	x0, 40ca1c <error@@Base+0x8bfc>
  40c874:	ldr	x0, [x26, #184]
  40c878:	str	x19, [x0, x21, lsl #3]
  40c87c:	b	40c5f0 <error@@Base+0x87d0>
  40c880:	ldr	x1, [sp, #112]
  40c884:	mov	x4, x21
  40c888:	mov	x3, x26
  40c88c:	mov	x2, x28
  40c890:	bl	40c290 <error@@Base+0x8470>
  40c894:	cmp	w0, #0x1
  40c898:	b.le	40c928 <error@@Base+0x8b08>
  40c89c:	ldr	x1, [x26, #184]
  40c8a0:	add	x20, x21, w0, sxtw
  40c8a4:	ldr	x0, [x23, #24]
  40c8a8:	lsl	x25, x28, #3
  40c8ac:	ldr	x1, [x1, x20, lsl #3]
  40c8b0:	ldr	x28, [x0, x28, lsl #3]
  40c8b4:	str	xzr, [sp, #224]
  40c8b8:	cbz	x1, 40c8d0 <error@@Base+0x8ab0>
  40c8bc:	add	x1, x1, #0x8
  40c8c0:	add	x0, sp, #0xd8
  40c8c4:	bl	408a40 <error@@Base+0x4c20>
  40c8c8:	str	w0, [sp, #188]
  40c8cc:	cbnz	w0, 40c910 <error@@Base+0x8af0>
  40c8d0:	mov	x1, x28
  40c8d4:	add	x0, sp, #0xd8
  40c8d8:	bl	406ad8 <error@@Base+0x2cb8>
  40c8dc:	tst	w0, #0xff
  40c8e0:	b.eq	40c7d8 <error@@Base+0x89b8>  // b.none
  40c8e4:	ldr	x28, [x26, #184]
  40c8e8:	mov	x1, x23
  40c8ec:	add	x2, sp, #0xd8
  40c8f0:	add	x0, sp, #0xbc
  40c8f4:	bl	4094b8 <error@@Base+0x5698>
  40c8f8:	ldr	x1, [x26, #184]
  40c8fc:	str	x0, [x28, x20, lsl #3]
  40c900:	ldr	x0, [x1, x20, lsl #3]
  40c904:	cbnz	x0, 40c6ac <error@@Base+0x888c>
  40c908:	ldr	w0, [sp, #188]
  40c90c:	cbz	w0, 40c6ac <error@@Base+0x888c>
  40c910:	ldr	x0, [sp, #232]
  40c914:	bl	401a20 <free@plt>
  40c918:	ldr	w0, [sp, #188]
  40c91c:	str	w0, [sp, #184]
  40c920:	cbz	w0, 40c6e0 <error@@Base+0x88c0>
  40c924:	b	40c7e8 <error@@Base+0x89c8>
  40c928:	cbnz	w0, 40c6a8 <error@@Base+0x8888>
  40c92c:	ldr	x1, [x23]
  40c930:	add	x1, x1, x20
  40c934:	b	40c694 <error@@Base+0x8874>
  40c938:	cbnz	x19, 40c648 <error@@Base+0x8828>
  40c93c:	mov	x20, x22
  40c940:	b	40c728 <error@@Base+0x8908>
  40c944:	ldr	w0, [sp, #184]
  40c948:	cbnz	w0, 40c7e8 <error@@Base+0x89c8>
  40c94c:	ldr	x1, [sp, #96]
  40c950:	ldr	x0, [x26, #184]
  40c954:	add	x1, x1, #0x1
  40c958:	str	x1, [sp, #96]
  40c95c:	ldr	x1, [sp, #104]
  40c960:	str	xzr, [x0, x1]
  40c964:	b	40c764 <error@@Base+0x8944>
  40c968:	str	x19, [x26, #72]
  40c96c:	sub	x1, x19, #0x1
  40c970:	str	x22, [x26, #184]
  40c974:	mov	x0, x26
  40c978:	bl	40a7f0 <error@@Base+0x69d0>
  40c97c:	mov	w23, w0
  40c980:	mov	x1, #0x1                   	// #1
  40c984:	mov	x0, #0x8                   	// #8
  40c988:	stp	x1, x1, [sp, #192]
  40c98c:	bl	401840 <malloc@plt>
  40c990:	str	x0, [sp, #208]
  40c994:	mov	x4, x0
  40c998:	cbz	x0, 40ca28 <error@@Base+0x8c08>
  40c99c:	ldr	w3, [sp, #140]
  40c9a0:	add	x22, sp, #0xc0
  40c9a4:	ldr	x2, [sp, #128]
  40c9a8:	str	x20, [x4]
  40c9ac:	mov	x1, x22
  40c9b0:	mov	x0, x27
  40c9b4:	str	wzr, [sp, #184]
  40c9b8:	mov	x21, x19
  40c9bc:	bl	408e60 <error@@Base+0x5040>
  40c9c0:	str	w0, [sp, #184]
  40c9c4:	cbz	w0, 40c830 <error@@Base+0x8a10>
  40c9c8:	b	40c7e8 <error@@Base+0x89c8>
  40c9cc:	add	x21, x0, #0x1
  40c9d0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c9d4:	sub	x0, x0, x22
  40c9d8:	cmp	x0, x21
  40c9dc:	b.lt	40ca28 <error@@Base+0x8c08>  // b.tstop
  40c9e0:	add	x23, x22, x21
  40c9e4:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  40c9e8:	cmp	x23, x0
  40c9ec:	b.hi	40ca28 <error@@Base+0x8c08>  // b.pmore
  40c9f0:	ldr	x24, [sp, #144]
  40c9f4:	lsl	x1, x23, #3
  40c9f8:	ldr	x0, [x24, #16]
  40c9fc:	bl	4018d0 <realloc@plt>
  40ca00:	cbz	x0, 40ca28 <error@@Base+0x8c08>
  40ca04:	stp	x23, x0, [x24, #8]
  40ca08:	lsl	x2, x21, #3
  40ca0c:	add	x0, x0, x22, lsl #3
  40ca10:	mov	w1, #0x0                   	// #0
  40ca14:	bl	4018b0 <memset@plt>
  40ca18:	b	40c594 <error@@Base+0x8774>
  40ca1c:	ldr	w0, [sp, #184]
  40ca20:	cbz	w0, 40c874 <error@@Base+0x8a54>
  40ca24:	b	40c7e8 <error@@Base+0x89c8>
  40ca28:	mov	w0, #0xc                   	// #12
  40ca2c:	b	40c7f4 <error@@Base+0x89d4>
  40ca30:	ldr	x0, [sp, #144]
  40ca34:	ldr	x1, [sp, #160]
  40ca38:	str	x21, [x0]
  40ca3c:	mov	w0, #0x1                   	// #1
  40ca40:	str	x1, [x26, #72]
  40ca44:	ldr	x1, [sp, #152]
  40ca48:	str	x1, [x26, #184]
  40ca4c:	b	40c7f4 <error@@Base+0x89d4>
  40ca50:	mov	x0, #0x0                   	// #0
  40ca54:	b	40c6d8 <error@@Base+0x88b8>
  40ca58:	stp	x29, x30, [sp, #-208]!
  40ca5c:	mov	x5, #0x2                   	// #2
  40ca60:	tst	w4, #0xff
  40ca64:	mov	x29, sp
  40ca68:	stp	x19, x20, [sp, #16]
  40ca6c:	mov	x19, x1
  40ca70:	mov	x20, x3
  40ca74:	stp	x21, x22, [sp, #32]
  40ca78:	mov	x21, x2
  40ca7c:	stp	x23, x24, [sp, #48]
  40ca80:	stp	x25, x26, [sp, #64]
  40ca84:	stp	x27, x28, [sp, #80]
  40ca88:	stp	xzr, x5, [x29, #184]
  40ca8c:	str	xzr, [x29, #200]
  40ca90:	ldr	x24, [x0]
  40ca94:	b.eq	40d018 <error@@Base+0x91f8>  // b.none
  40ca98:	mov	x0, #0x60                  	// #96
  40ca9c:	bl	401840 <malloc@plt>
  40caa0:	str	x0, [x29, #200]
  40caa4:	add	x22, x29, #0xb8
  40caa8:	cbz	x0, 40cf7c <error@@Base+0x915c>
  40caac:	lsl	x0, x21, #4
  40cab0:	str	x0, [x29, #136]
  40cab4:	stp	xzr, xzr, [x29, #160]
  40cab8:	cmp	x0, #0xfbf
  40cabc:	str	xzr, [x29, #176]
  40cac0:	ldr	x28, [x24, #144]
  40cac4:	b.hi	40d038 <error@@Base+0x9218>  // b.pmore
  40cac8:	sub	sp, sp, x0
  40cacc:	str	wzr, [x29, #108]
  40cad0:	mov	x0, sp
  40cad4:	str	x0, [x29, #120]
  40cad8:	ldr	x0, [x29, #120]
  40cadc:	mov	x1, x20
  40cae0:	ldr	x2, [x29, #136]
  40cae4:	bl	401710 <memcpy@plt>
  40cae8:	ldr	x3, [x20]
  40caec:	add	x0, x29, #0xb0
  40caf0:	str	x0, [x29, #112]
  40caf4:	str	x3, [x29, #152]
  40caf8:	add	x0, x22, #0x10
  40cafc:	str	x0, [x29, #128]
  40cb00:	ldr	x0, [x20, #8]
  40cb04:	cmp	x0, x3
  40cb08:	b.lt	40cbdc <error@@Base+0x8dbc>  // b.tstop
  40cb0c:	nop
  40cb10:	ldr	x2, [x24]
  40cb14:	lsl	x25, x28, #4
  40cb18:	mov	x23, x28
  40cb1c:	add	x4, x2, x25
  40cb20:	ldrb	w1, [x4, #8]
  40cb24:	cmp	w1, #0x8
  40cb28:	b.eq	40cc54 <error@@Base+0x8e34>  // b.none
  40cb2c:	cmp	w1, #0x9
  40cb30:	b.eq	40cd04 <error@@Base+0x8ee4>  // b.none
  40cb34:	cmp	x3, x0
  40cb38:	b.ne	40cb48 <error@@Base+0x8d28>  // b.any
  40cb3c:	ldr	x0, [x19, #176]
  40cb40:	cmp	x0, x28
  40cb44:	b.eq	40ce88 <error@@Base+0x9068>  // b.none
  40cb48:	ldr	x27, [x19, #152]
  40cb4c:	ldr	x0, [x27]
  40cb50:	add	x1, x0, x25
  40cb54:	ldrb	w2, [x1, #8]
  40cb58:	tbnz	w2, #3, 40cc80 <error@@Base+0x8e60>
  40cb5c:	ldrb	w3, [x1, #10]
  40cb60:	tbnz	w3, #4, 40cd4c <error@@Base+0x8f2c>
  40cb64:	cmp	w2, #0x4
  40cb68:	b.eq	40cd78 <error@@Base+0x8f58>  // b.none
  40cb6c:	ldr	x26, [x29, #152]
  40cb70:	mov	x2, x26
  40cb74:	mov	x0, x19
  40cb78:	bl	40a8f0 <error@@Base+0x6ad0>
  40cb7c:	tst	w0, #0xff
  40cb80:	b.eq	40cc28 <error@@Base+0x8e08>  // b.none
  40cb84:	ldr	x0, [x27, #24]
  40cb88:	add	x2, x26, #0x1
  40cb8c:	ldr	x28, [x0, x23, lsl #3]
  40cb90:	str	x2, [x29, #152]
  40cb94:	cbz	x22, 40cbc4 <error@@Base+0x8da4>
  40cb98:	ldr	x0, [x19, #168]
  40cb9c:	cmp	x2, x0
  40cba0:	b.gt	40cc2c <error@@Base+0x8e0c>
  40cba4:	ldr	x0, [x19, #184]
  40cba8:	ldr	x1, [x0, x2, lsl #3]
  40cbac:	cbz	x1, 40cc2c <error@@Base+0x8e0c>
  40cbb0:	ldr	x0, [x1, #16]
  40cbb4:	mov	x2, x28
  40cbb8:	add	x1, x1, #0x18
  40cbbc:	bl	408050 <error@@Base+0x4230>
  40cbc0:	cbz	x0, 40cc2c <error@@Base+0x8e0c>
  40cbc4:	str	xzr, [x29, #168]
  40cbc8:	tbnz	x28, #63, 40cc20 <error@@Base+0x8e00>
  40cbcc:	ldr	x0, [x20, #8]
  40cbd0:	ldr	x3, [x29, #152]
  40cbd4:	cmp	x0, x3
  40cbd8:	b.ge	40cb10 <error@@Base+0x8cf0>  // b.tcont
  40cbdc:	ldr	x0, [x29, #176]
  40cbe0:	bl	401a20 <free@plt>
  40cbe4:	ldr	w0, [x29, #108]
  40cbe8:	cbnz	w0, 40cfc8 <error@@Base+0x91a8>
  40cbec:	cbz	x22, 40cfe8 <error@@Base+0x91c8>
  40cbf0:	mov	x0, x22
  40cbf4:	mov	w19, #0x0                   	// #0
  40cbf8:	bl	40b310 <error@@Base+0x74f0>
  40cbfc:	mov	sp, x29
  40cc00:	mov	w0, w19
  40cc04:	ldp	x19, x20, [sp, #16]
  40cc08:	ldp	x21, x22, [sp, #32]
  40cc0c:	ldp	x23, x24, [sp, #48]
  40cc10:	ldp	x25, x26, [sp, #64]
  40cc14:	ldp	x27, x28, [sp, #80]
  40cc18:	ldp	x29, x30, [sp], #208
  40cc1c:	ret
  40cc20:	cmn	x28, #0x2
  40cc24:	b.eq	40cf68 <error@@Base+0x9148>  // b.none
  40cc28:	cbz	x22, 40d068 <error@@Base+0x9248>
  40cc2c:	mov	x3, x21
  40cc30:	add	x5, x29, #0xa0
  40cc34:	mov	x4, x20
  40cc38:	add	x2, x29, #0x98
  40cc3c:	add	x1, x22, #0x10
  40cc40:	mov	x0, x22
  40cc44:	bl	40b380 <error@@Base+0x7560>
  40cc48:	mov	x28, x0
  40cc4c:	ldr	x3, [x29, #152]
  40cc50:	b	40caf8 <error@@Base+0x8cd8>
  40cc54:	ldr	x1, [x2, x25]
  40cc58:	add	x1, x1, #0x1
  40cc5c:	cmp	x21, x1
  40cc60:	b.le	40cb34 <error@@Base+0x8d14>
  40cc64:	lsl	x1, x1, #4
  40cc68:	add	x0, x20, x1
  40cc6c:	str	x3, [x20, x1]
  40cc70:	mov	x1, #0xffffffffffffffff    	// #-1
  40cc74:	str	x1, [x0, #8]
  40cc78:	ldr	x0, [x20, #8]
  40cc7c:	b	40cb34 <error@@Base+0x8d14>
  40cc80:	ldr	x4, [x27, #40]
  40cc84:	add	x23, x28, x28, lsl #1
  40cc88:	ldr	x3, [x29, #152]
  40cc8c:	mov	x1, x28
  40cc90:	ldr	x2, [x19, #184]
  40cc94:	add	x0, x29, #0xa0
  40cc98:	add	x23, x4, x23, lsl #3
  40cc9c:	ldr	x25, [x2, x3, lsl #3]
  40cca0:	bl	406ad8 <error@@Base+0x2cb8>
  40cca4:	tst	w0, #0xff
  40cca8:	b.eq	40cf68 <error@@Base+0x9148>  // b.none
  40ccac:	ldr	x7, [x23, #8]
  40ccb0:	cmp	x7, #0x0
  40ccb4:	b.le	40cc28 <error@@Base+0x8e08>
  40ccb8:	ldr	x10, [x23, #16]
  40ccbc:	add	x9, x25, #0x18
  40ccc0:	ldr	x8, [x25, #16]
  40ccc4:	mov	x28, #0xffffffffffffffff    	// #-1
  40ccc8:	mov	x6, #0x0                   	// #0
  40cccc:	nop
  40ccd0:	ldr	x23, [x10, x6, lsl #3]
  40ccd4:	add	x6, x6, #0x1
  40ccd8:	mov	x1, x9
  40ccdc:	mov	x0, x8
  40cce0:	mov	x2, x23
  40cce4:	bl	408050 <error@@Base+0x4230>
  40cce8:	cbz	x0, 40ccf8 <error@@Base+0x8ed8>
  40ccec:	cmn	x28, #0x1
  40ccf0:	b.ne	40cde4 <error@@Base+0x8fc4>  // b.any
  40ccf4:	mov	x28, x23
  40ccf8:	cmp	x6, x7
  40ccfc:	b.ne	40ccd0 <error@@Base+0x8eb0>  // b.any
  40cd00:	b	40cbc8 <error@@Base+0x8da8>
  40cd04:	ldr	x1, [x4]
  40cd08:	add	x1, x1, #0x1
  40cd0c:	cmp	x21, x1
  40cd10:	b.le	40cb34 <error@@Base+0x8d14>
  40cd14:	lsl	x1, x1, #4
  40cd18:	add	x2, x20, x1
  40cd1c:	ldr	x0, [x20, x1]
  40cd20:	cmp	x0, x3
  40cd24:	b.lt	40cf84 <error@@Base+0x9164>  // b.tstop
  40cd28:	ldrb	w0, [x4, #10]
  40cd2c:	tbz	w0, #3, 40cd40 <error@@Base+0x8f20>
  40cd30:	ldr	x4, [x29, #120]
  40cd34:	ldr	x0, [x4, x1]
  40cd38:	cmn	x0, #0x1
  40cd3c:	b.ne	40cfa8 <error@@Base+0x9188>  // b.any
  40cd40:	str	x3, [x2, #8]
  40cd44:	ldr	x0, [x20, #8]
  40cd48:	b	40cb34 <error@@Base+0x8d14>
  40cd4c:	ldr	x4, [x29, #152]
  40cd50:	mov	x3, x19
  40cd54:	mov	x2, x28
  40cd58:	add	x1, x27, #0xd8
  40cd5c:	bl	40c290 <error@@Base+0x8470>
  40cd60:	sxtw	x26, w0
  40cd64:	cbnz	w0, 40ce80 <error@@Base+0x9060>
  40cd68:	ldr	x1, [x27]
  40cd6c:	ldr	x26, [x29, #152]
  40cd70:	add	x1, x1, x25
  40cd74:	b	40cb70 <error@@Base+0x8d50>
  40cd78:	ldr	x0, [x1]
  40cd7c:	add	x0, x0, #0x1
  40cd80:	lsl	x0, x0, #4
  40cd84:	add	x1, x20, x0
  40cd88:	ldr	x0, [x20, x0]
  40cd8c:	ldr	x1, [x1, #8]
  40cd90:	sub	x26, x1, x0
  40cd94:	cbz	x22, 40ce7c <error@@Base+0x905c>
  40cd98:	cmn	x0, #0x1
  40cd9c:	ccmn	x1, #0x1, #0x4, ne  // ne = any
  40cda0:	b.eq	40cc2c <error@@Base+0x8e0c>  // b.none
  40cda4:	cbz	x26, 40cf0c <error@@Base+0x90ec>
  40cda8:	ldr	x3, [x19, #48]
  40cdac:	ldr	x23, [x29, #152]
  40cdb0:	ldr	x1, [x19, #8]
  40cdb4:	sub	x3, x3, x23
  40cdb8:	cmp	x26, x3
  40cdbc:	b.gt	40cc2c <error@@Base+0x8e0c>
  40cdc0:	add	x0, x1, x0
  40cdc4:	mov	x2, x26
  40cdc8:	add	x1, x1, x23
  40cdcc:	bl	4019b0 <memcmp@plt>
  40cdd0:	cbnz	w0, 40cc2c <error@@Base+0x8e0c>
  40cdd4:	ldr	x0, [x27, #24]
  40cdd8:	add	x2, x23, x26
  40cddc:	ldr	x28, [x0, x28, lsl #3]
  40cde0:	b	40cb90 <error@@Base+0x8d70>
  40cde4:	ldr	x1, [x29, #112]
  40cde8:	mov	x2, x28
  40cdec:	ldr	x0, [x29, #168]
  40cdf0:	bl	408050 <error@@Base+0x4230>
  40cdf4:	cbnz	x0, 40cf60 <error@@Base+0x9140>
  40cdf8:	cbz	x22, 40cbc8 <error@@Base+0x8da8>
  40cdfc:	ldp	x25, x0, [x22]
  40ce00:	ldr	x26, [x29, #152]
  40ce04:	add	x1, x25, #0x1
  40ce08:	str	x1, [x22]
  40ce0c:	cmp	x1, x0
  40ce10:	b.eq	40cff0 <error@@Base+0x91d0>  // b.none
  40ce14:	ldr	x1, [x22, #16]
  40ce18:	add	x2, x25, x25, lsl #1
  40ce1c:	ldr	x27, [x29, #136]
  40ce20:	lsl	x2, x2, #4
  40ce24:	add	x25, x1, x2
  40ce28:	mov	x0, x27
  40ce2c:	str	x26, [x1, x2]
  40ce30:	str	x23, [x25, #8]
  40ce34:	bl	401840 <malloc@plt>
  40ce38:	str	x0, [x25, #16]
  40ce3c:	cbz	x0, 40ce5c <error@@Base+0x903c>
  40ce40:	mov	x2, x27
  40ce44:	mov	x1, x20
  40ce48:	bl	401710 <memcpy@plt>
  40ce4c:	add	x1, x29, #0xa0
  40ce50:	add	x0, x25, #0x18
  40ce54:	bl	408fc0 <error@@Base+0x51a0>
  40ce58:	cbz	w0, 40cbc8 <error@@Base+0x8da8>
  40ce5c:	ldr	x0, [x29, #176]
  40ce60:	bl	401a20 <free@plt>
  40ce64:	ldr	w0, [x29, #108]
  40ce68:	cbnz	w0, 40d058 <error@@Base+0x9238>
  40ce6c:	mov	x0, x22
  40ce70:	mov	w19, #0xc                   	// #12
  40ce74:	bl	40b310 <error@@Base+0x74f0>
  40ce78:	b	40cbfc <error@@Base+0x8ddc>
  40ce7c:	cbz	x26, 40cf0c <error@@Base+0x90ec>
  40ce80:	ldr	x23, [x29, #152]
  40ce84:	b	40cdd4 <error@@Base+0x8fb4>
  40ce88:	cbz	x22, 40cfd8 <error@@Base+0x91b8>
  40ce8c:	cbz	x21, 40cebc <error@@Base+0x909c>
  40ce90:	mov	x0, x20
  40ce94:	mov	x1, #0x0                   	// #0
  40ce98:	ldr	x2, [x0]
  40ce9c:	tbnz	x2, #63, 40ceac <error@@Base+0x908c>
  40cea0:	ldr	x2, [x0, #8]
  40cea4:	cmn	x2, #0x1
  40cea8:	b.eq	40ced8 <error@@Base+0x90b8>  // b.none
  40ceac:	add	x1, x1, #0x1
  40ceb0:	add	x0, x0, #0x10
  40ceb4:	cmp	x21, x1
  40ceb8:	b.ne	40ce98 <error@@Base+0x9078>  // b.any
  40cebc:	ldr	x0, [x29, #176]
  40cec0:	bl	401a20 <free@plt>
  40cec4:	ldr	w0, [x29, #108]
  40cec8:	cbz	w0, 40cbf0 <error@@Base+0x8dd0>
  40cecc:	ldr	x0, [x29, #120]
  40ced0:	bl	401a20 <free@plt>
  40ced4:	b	40cbf0 <error@@Base+0x8dd0>
  40ced8:	cmp	x21, x1
  40cedc:	b.eq	40cebc <error@@Base+0x909c>  // b.none
  40cee0:	ldr	x1, [x29, #128]
  40cee4:	add	x5, x29, #0xa0
  40cee8:	mov	x4, x20
  40ceec:	mov	x3, x21
  40cef0:	add	x2, x29, #0x98
  40cef4:	mov	x0, x22
  40cef8:	bl	40b380 <error@@Base+0x7560>
  40cefc:	mov	x28, x0
  40cf00:	mov	x23, x0
  40cf04:	lsl	x25, x0, #4
  40cf08:	b	40cb48 <error@@Base+0x8d28>
  40cf0c:	mov	x1, x28
  40cf10:	add	x0, x29, #0xa0
  40cf14:	bl	406ad8 <error@@Base+0x2cb8>
  40cf18:	tst	w0, #0xff
  40cf1c:	b.eq	40cf68 <error@@Base+0x9148>  // b.none
  40cf20:	ldr	x1, [x27, #40]
  40cf24:	add	x5, x28, x28, lsl #1
  40cf28:	ldr	x26, [x29, #152]
  40cf2c:	ldr	x0, [x19, #184]
  40cf30:	add	x5, x1, x5, lsl #3
  40cf34:	ldr	x0, [x0, x26, lsl #3]
  40cf38:	ldr	x2, [x5, #16]
  40cf3c:	add	x1, x0, #0x18
  40cf40:	ldr	x0, [x0, #16]
  40cf44:	ldr	x28, [x2]
  40cf48:	mov	x2, x28
  40cf4c:	bl	408050 <error@@Base+0x4230>
  40cf50:	cbnz	x0, 40cbc8 <error@@Base+0x8da8>
  40cf54:	ldr	x1, [x27]
  40cf58:	add	x1, x1, x25
  40cf5c:	b	40cb70 <error@@Base+0x8d50>
  40cf60:	mov	x28, x23
  40cf64:	b	40cbc8 <error@@Base+0x8da8>
  40cf68:	ldr	x0, [x29, #176]
  40cf6c:	bl	401a20 <free@plt>
  40cf70:	ldr	w0, [x29, #108]
  40cf74:	cbnz	w0, 40d058 <error@@Base+0x9238>
  40cf78:	cbnz	x22, 40ce6c <error@@Base+0x904c>
  40cf7c:	mov	w19, #0xc                   	// #12
  40cf80:	b	40cbfc <error@@Base+0x8ddc>
  40cf84:	str	x3, [x2, #8]
  40cf88:	mov	x1, x20
  40cf8c:	ldr	x0, [x29, #120]
  40cf90:	str	x3, [x29, #96]
  40cf94:	ldr	x2, [x29, #136]
  40cf98:	bl	401710 <memcpy@plt>
  40cf9c:	ldr	x0, [x20, #8]
  40cfa0:	ldr	x3, [x29, #96]
  40cfa4:	b	40cb34 <error@@Base+0x8d14>
  40cfa8:	ldr	x2, [x29, #136]
  40cfac:	mov	x1, x4
  40cfb0:	mov	x0, x20
  40cfb4:	str	x3, [x29, #96]
  40cfb8:	bl	401710 <memcpy@plt>
  40cfbc:	ldr	x0, [x20, #8]
  40cfc0:	ldr	x3, [x29, #96]
  40cfc4:	b	40cb34 <error@@Base+0x8d14>
  40cfc8:	ldr	x0, [x29, #120]
  40cfcc:	bl	401a20 <free@plt>
  40cfd0:	cbnz	x22, 40cbf0 <error@@Base+0x8dd0>
  40cfd4:	b	40cfe8 <error@@Base+0x91c8>
  40cfd8:	ldr	x0, [x29, #176]
  40cfdc:	bl	401a20 <free@plt>
  40cfe0:	ldr	w0, [x29, #108]
  40cfe4:	cbnz	w0, 40d088 <error@@Base+0x9268>
  40cfe8:	mov	w19, #0x0                   	// #0
  40cfec:	b	40cbfc <error@@Base+0x8ddc>
  40cff0:	ldr	x0, [x22, #16]
  40cff4:	add	x1, x1, x1, lsl #1
  40cff8:	lsl	x1, x1, #5
  40cffc:	bl	4018d0 <realloc@plt>
  40d000:	mov	x1, x0
  40d004:	cbz	x0, 40ce5c <error@@Base+0x903c>
  40d008:	ldr	x0, [x22, #8]
  40d00c:	lsl	x0, x0, #1
  40d010:	stp	x0, x1, [x22, #8]
  40d014:	b	40ce18 <error@@Base+0x8ff8>
  40d018:	lsl	x0, x21, #4
  40d01c:	str	x0, [x29, #136]
  40d020:	stp	xzr, xzr, [x29, #160]
  40d024:	cmp	x0, #0xfbf
  40d028:	mov	x22, #0x0                   	// #0
  40d02c:	str	xzr, [x29, #176]
  40d030:	ldr	x28, [x24, #144]
  40d034:	b.ls	40cac8 <error@@Base+0x8ca8>  // b.plast
  40d038:	ldr	x0, [x29, #136]
  40d03c:	bl	401840 <malloc@plt>
  40d040:	str	x0, [x29, #120]
  40d044:	mov	w1, #0x1                   	// #1
  40d048:	str	w1, [x29, #108]
  40d04c:	cbnz	x0, 40cad8 <error@@Base+0x8cb8>
  40d050:	cbnz	x22, 40ce6c <error@@Base+0x904c>
  40d054:	b	40cf7c <error@@Base+0x915c>
  40d058:	ldr	x0, [x29, #120]
  40d05c:	bl	401a20 <free@plt>
  40d060:	cbnz	x22, 40ce6c <error@@Base+0x904c>
  40d064:	b	40cf7c <error@@Base+0x915c>
  40d068:	ldr	x0, [x29, #176]
  40d06c:	mov	w19, #0x1                   	// #1
  40d070:	bl	401a20 <free@plt>
  40d074:	ldr	w0, [x29, #108]
  40d078:	cbz	w0, 40cbfc <error@@Base+0x8ddc>
  40d07c:	ldr	x0, [x29, #120]
  40d080:	bl	401a20 <free@plt>
  40d084:	b	40cbfc <error@@Base+0x8ddc>
  40d088:	ldr	x0, [x29, #120]
  40d08c:	mov	w19, #0x0                   	// #0
  40d090:	bl	401a20 <free@plt>
  40d094:	b	40cbfc <error@@Base+0x8ddc>
  40d098:	stp	x29, x30, [sp, #-80]!
  40d09c:	mov	x6, x2
  40d0a0:	mov	x5, x4
  40d0a4:	mov	x29, sp
  40d0a8:	stp	x19, x20, [sp, #16]
  40d0ac:	mov	x20, x2
  40d0b0:	mov	x19, x0
  40d0b4:	stp	x23, x24, [sp, #48]
  40d0b8:	mov	x24, x4
  40d0bc:	mov	x4, x3
  40d0c0:	str	x25, [sp, #64]
  40d0c4:	mov	x25, x3
  40d0c8:	ldr	x3, [x2, #8]
  40d0cc:	stp	x21, x22, [sp, #32]
  40d0d0:	mov	x21, x1
  40d0d4:	ldr	x2, [x6], #16
  40d0d8:	mov	x1, x6
  40d0dc:	mov	w6, #0x8                   	// #8
  40d0e0:	bl	40c530 <error@@Base+0x8710>
  40d0e4:	cbz	w0, 40d100 <error@@Base+0x92e0>
  40d0e8:	ldp	x19, x20, [sp, #16]
  40d0ec:	ldp	x21, x22, [sp, #32]
  40d0f0:	ldp	x23, x24, [sp, #48]
  40d0f4:	ldr	x25, [sp, #64]
  40d0f8:	ldp	x29, x30, [sp], #80
  40d0fc:	ret
  40d100:	ldp	x2, x1, [x19, #200]
  40d104:	ldr	x22, [x20, #8]
  40d108:	ldr	x23, [x21]
  40d10c:	mov	x4, x22
  40d110:	cmp	x2, x1
  40d114:	ldr	x0, [x19, #216]
  40d118:	b.ge	40d1b4 <error@@Base+0x9394>  // b.tcont
  40d11c:	add	x6, x2, x2, lsl #2
  40d120:	cmp	x2, #0x0
  40d124:	lsl	x6, x6, #3
  40d128:	b.le	40d140 <error@@Base+0x9320>
  40d12c:	sub	x3, x6, #0x28
  40d130:	add	x3, x0, x3
  40d134:	ldr	x1, [x3, #8]
  40d138:	cmp	x24, x1
  40d13c:	b.eq	40d1a8 <error@@Base+0x9388>  // b.none
  40d140:	add	x7, x0, x6
  40d144:	cmp	x23, x22
  40d148:	str	x25, [x0, x6]
  40d14c:	csetm	w1, eq  // eq = none
  40d150:	add	x2, x2, #0x1
  40d154:	sub	x0, x22, x23
  40d158:	stp	x24, x23, [x7, #8]
  40d15c:	str	x22, [x7, #24]
  40d160:	strh	w1, [x7, #34]
  40d164:	str	x2, [x19, #200]
  40d168:	strb	wzr, [x7, #32]
  40d16c:	ldrsw	x1, [x19, #224]
  40d170:	cmp	x1, x0
  40d174:	b.ge	40d180 <error@@Base+0x9360>  // b.tcont
  40d178:	sub	w22, w22, w23
  40d17c:	str	w22, [x19, #224]
  40d180:	add	x4, x24, x4
  40d184:	mov	x0, x19
  40d188:	ldr	x1, [x21]
  40d18c:	ldp	x19, x20, [sp, #16]
  40d190:	sub	x1, x4, x1
  40d194:	ldp	x21, x22, [sp, #32]
  40d198:	ldp	x23, x24, [sp, #48]
  40d19c:	ldr	x25, [sp, #64]
  40d1a0:	ldp	x29, x30, [sp], #80
  40d1a4:	b	4076d0 <error@@Base+0x38b0>
  40d1a8:	mov	w1, #0x1                   	// #1
  40d1ac:	strb	w1, [x3, #32]
  40d1b0:	b	40d140 <error@@Base+0x9320>
  40d1b4:	add	x1, x1, x1, lsl #2
  40d1b8:	lsl	x1, x1, #4
  40d1bc:	bl	4018d0 <realloc@plt>
  40d1c0:	cbz	x0, 40d1fc <error@@Base+0x93dc>
  40d1c4:	ldp	x3, x2, [x19, #200]
  40d1c8:	str	x0, [x19, #216]
  40d1cc:	mov	w1, #0x0                   	// #0
  40d1d0:	add	x3, x3, x3, lsl #2
  40d1d4:	add	x2, x2, x2, lsl #2
  40d1d8:	add	x0, x0, x3, lsl #3
  40d1dc:	lsl	x2, x2, #3
  40d1e0:	bl	4018b0 <memset@plt>
  40d1e4:	ldp	x2, x1, [x19, #200]
  40d1e8:	ldr	x4, [x20, #8]
  40d1ec:	ldr	x0, [x19, #216]
  40d1f0:	lsl	x1, x1, #1
  40d1f4:	str	x1, [x19, #208]
  40d1f8:	b	40d11c <error@@Base+0x92fc>
  40d1fc:	ldr	x0, [x19, #216]
  40d200:	bl	401a20 <free@plt>
  40d204:	mov	w0, #0xc                   	// #12
  40d208:	b	40d0e8 <error@@Base+0x92c8>
  40d20c:	nop
  40d210:	stp	x29, x30, [sp, #-208]!
  40d214:	mov	x29, sp
  40d218:	stp	x21, x22, [sp, #32]
  40d21c:	ldr	x21, [x0, #72]
  40d220:	stp	x25, x26, [sp, #64]
  40d224:	stp	x27, x28, [sp, #80]
  40d228:	mov	x28, x0
  40d22c:	lsl	x0, x21, #3
  40d230:	ldr	x25, [x1]
  40d234:	stp	x23, x24, [sp, #48]
  40d238:	stp	x2, x0, [sp, #136]
  40d23c:	cmp	x25, #0x0
  40d240:	str	x1, [sp, #168]
  40d244:	ldr	x24, [x28, #152]
  40d248:	b.le	40d2c8 <error@@Base+0x94a8>
  40d24c:	mov	x23, #0x0                   	// #0
  40d250:	stp	x19, x20, [sp, #16]
  40d254:	nop
  40d258:	ldr	x0, [sp, #136]
  40d25c:	ldr	x1, [x0]
  40d260:	ldr	x0, [x24]
  40d264:	ldr	x20, [x1, x23, lsl #3]
  40d268:	lsl	x22, x20, #4
  40d26c:	add	x0, x0, x22
  40d270:	ldrb	w1, [x0, #8]
  40d274:	cmp	w1, #0x4
  40d278:	b.ne	40d2b8 <error@@Base+0x9498>  // b.any
  40d27c:	ldr	w19, [x0, #8]
  40d280:	tst	w19, #0x3ff00
  40d284:	b.eq	40d2f0 <error@@Base+0x94d0>  // b.none
  40d288:	ldr	w2, [x28, #160]
  40d28c:	mov	x1, x21
  40d290:	mov	x0, x28
  40d294:	bl	40a7f0 <error@@Base+0x69d0>
  40d298:	ubfx	x1, x19, #8, #10
  40d29c:	tbz	w19, #10, 40d2e4 <error@@Base+0x94c4>
  40d2a0:	tbz	w0, #0, 40d2b8 <error@@Base+0x9498>
  40d2a4:	tbnz	w1, #3, 40d2b8 <error@@Base+0x9498>
  40d2a8:	tbz	w1, #5, 40d2b0 <error@@Base+0x9490>
  40d2ac:	tbz	w0, #1, 40d2b8 <error@@Base+0x9498>
  40d2b0:	tbz	w1, #7, 40d2f0 <error@@Base+0x94d0>
  40d2b4:	tbnz	w0, #3, 40d2f0 <error@@Base+0x94d0>
  40d2b8:	add	x23, x23, #0x1
  40d2bc:	cmp	x23, x25
  40d2c0:	b.lt	40d258 <error@@Base+0x9438>  // b.tstop
  40d2c4:	ldp	x19, x20, [sp, #16]
  40d2c8:	mov	w0, #0x0                   	// #0
  40d2cc:	ldp	x21, x22, [sp, #32]
  40d2d0:	ldp	x23, x24, [sp, #48]
  40d2d4:	ldp	x25, x26, [sp, #64]
  40d2d8:	ldp	x27, x28, [sp, #80]
  40d2dc:	ldp	x29, x30, [sp], #208
  40d2e0:	ret
  40d2e4:	tbz	w1, #3, 40d2a8 <error@@Base+0x9488>
  40d2e8:	tbz	w0, #0, 40d2a8 <error@@Base+0x9488>
  40d2ec:	b	40d2b8 <error@@Base+0x9498>
  40d2f0:	ldr	x5, [x28, #200]
  40d2f4:	mov	x1, #0x0                   	// #0
  40d2f8:	mov	x19, x5
  40d2fc:	mov	x3, x5
  40d300:	b	40d324 <error@@Base+0x9504>
  40d304:	asr	x0, x0, #1
  40d308:	ldr	x4, [x28, #216]
  40d30c:	add	x2, x0, x0, lsl #2
  40d310:	add	x2, x4, x2, lsl #3
  40d314:	ldr	x2, [x2, #8]
  40d318:	cmp	x21, x2
  40d31c:	b.gt	40d550 <error@@Base+0x9730>
  40d320:	mov	x3, x0
  40d324:	add	x0, x3, x1
  40d328:	cmp	x3, x1
  40d32c:	b.gt	40d304 <error@@Base+0x94e4>
  40d330:	cmp	x5, x1
  40d334:	b.le	40d558 <error@@Base+0x9738>
  40d338:	ldr	x0, [x28, #216]
  40d33c:	add	x1, x1, x1, lsl #2
  40d340:	add	x1, x0, x1, lsl #3
  40d344:	ldr	x0, [x1, #8]
  40d348:	cmp	x21, x0
  40d34c:	b.eq	40d35c <error@@Base+0x953c>  // b.none
  40d350:	b	40d558 <error@@Base+0x9738>
  40d354:	ldurb	w0, [x1, #-8]
  40d358:	cbz	w0, 40d558 <error@@Base+0x9738>
  40d35c:	ldr	x0, [x1]
  40d360:	add	x1, x1, #0x28
  40d364:	cmp	x20, x0
  40d368:	b.ne	40d354 <error@@Base+0x9534>  // b.any
  40d36c:	str	wzr, [sp, #180]
  40d370:	cmp	x19, x5
  40d374:	b.ge	40d4a0 <error@@Base+0x9680>  // b.tcont
  40d378:	add	x4, x19, x19, lsl #2
  40d37c:	add	x0, x20, x20, lsl #1
  40d380:	lsl	x1, x20, #3
  40d384:	lsl	x27, x4, #3
  40d388:	lsl	x0, x0, #3
  40d38c:	stp	x1, x0, [sp, #112]
  40d390:	ldr	x0, [x28, #216]
  40d394:	add	x1, x0, x27
  40d398:	ldr	x0, [x0, x27]
  40d39c:	cmp	x20, x0
  40d3a0:	b.ne	40d490 <error@@Base+0x9670>  // b.any
  40d3a4:	ldr	x0, [x1, #8]
  40d3a8:	cmp	x21, x0
  40d3ac:	b.ne	40d490 <error@@Base+0x9670>  // b.any
  40d3b0:	ldp	x22, x0, [x1, #16]
  40d3b4:	ldr	x25, [x24, #48]
  40d3b8:	subs	x26, x0, x22
  40d3bc:	b.ne	40d504 <error@@Base+0x96e4>  // b.any
  40d3c0:	ldr	x1, [x24, #40]
  40d3c4:	ldr	x2, [sp, #120]
  40d3c8:	add	x1, x1, x2
  40d3cc:	ldr	x1, [x1, #16]
  40d3d0:	ldr	x1, [x1]
  40d3d4:	add	x1, x1, x1, lsl #1
  40d3d8:	add	x25, x25, x1, lsl #3
  40d3dc:	ldr	w2, [x28, #160]
  40d3e0:	add	x0, x21, x0
  40d3e4:	sub	x22, x0, x22
  40d3e8:	mov	x0, x28
  40d3ec:	sub	x1, x22, #0x1
  40d3f0:	str	xzr, [sp, #96]
  40d3f4:	bl	40a7f0 <error@@Base+0x69d0>
  40d3f8:	mov	w3, w0
  40d3fc:	ldr	x0, [sp, #144]
  40d400:	ldr	x5, [x28, #184]
  40d404:	ldr	x1, [x5, x0]
  40d408:	ldr	x0, [x5, x22, lsl #3]
  40d40c:	cbz	x1, 40d418 <error@@Base+0x95f8>
  40d410:	ldr	x1, [x1, #16]
  40d414:	str	x1, [sp, #96]
  40d418:	cbz	x0, 40d51c <error@@Base+0x96fc>
  40d41c:	ldr	x1, [x0, #80]
  40d420:	mov	x2, x25
  40d424:	add	x0, sp, #0xb8
  40d428:	str	w3, [sp, #104]
  40d42c:	bl	409048 <error@@Base+0x5228>
  40d430:	str	w0, [sp, #180]
  40d434:	ldr	w3, [sp, #104]
  40d438:	cbnz	w0, 40d6d4 <error@@Base+0x98b4>
  40d43c:	ldr	x5, [x28, #184]
  40d440:	mov	x1, x24
  40d444:	add	x2, sp, #0xb8
  40d448:	add	x0, sp, #0xb4
  40d44c:	str	x5, [sp, #104]
  40d450:	bl	4091c0 <error@@Base+0x53a0>
  40d454:	ldr	x5, [sp, #104]
  40d458:	str	x0, [x5, x22, lsl #3]
  40d45c:	ldr	x0, [sp, #200]
  40d460:	bl	401a20 <free@plt>
  40d464:	ldr	x1, [x28, #184]
  40d468:	ldr	x0, [x1, x22, lsl #3]
  40d46c:	cbz	x0, 40d544 <error@@Base+0x9724>
  40d470:	cbnz	x26, 40d48c <error@@Base+0x966c>
  40d474:	ldr	x0, [sp, #144]
  40d478:	ldr	x0, [x1, x0]
  40d47c:	ldr	x1, [sp, #96]
  40d480:	ldr	x0, [x0, #16]
  40d484:	cmp	x0, x1
  40d488:	b.gt	40d4ac <error@@Base+0x968c>
  40d48c:	ldr	x5, [x28, #200]
  40d490:	add	x19, x19, #0x1
  40d494:	add	x27, x27, #0x28
  40d498:	cmp	x19, x5
  40d49c:	b.lt	40d390 <error@@Base+0x9570>  // b.tstop
  40d4a0:	ldr	x0, [sp, #168]
  40d4a4:	ldr	x25, [x0]
  40d4a8:	b	40d2b8 <error@@Base+0x9498>
  40d4ac:	add	x22, x25, #0x8
  40d4b0:	add	x25, x25, #0x10
  40d4b4:	mov	x2, x25
  40d4b8:	mov	x1, x22
  40d4bc:	mov	x3, x21
  40d4c0:	mov	x0, x28
  40d4c4:	bl	408920 <error@@Base+0x4b00>
  40d4c8:	str	w0, [sp, #180]
  40d4cc:	cbnz	w0, 40d4e8 <error@@Base+0x96c8>
  40d4d0:	mov	x2, x25
  40d4d4:	mov	x1, x22
  40d4d8:	mov	x0, x28
  40d4dc:	bl	40d210 <error@@Base+0x93f0>
  40d4e0:	str	w0, [sp, #180]
  40d4e4:	cbz	w0, 40d48c <error@@Base+0x966c>
  40d4e8:	ldp	x19, x20, [sp, #16]
  40d4ec:	ldp	x21, x22, [sp, #32]
  40d4f0:	ldp	x23, x24, [sp, #48]
  40d4f4:	ldp	x25, x26, [sp, #64]
  40d4f8:	ldp	x27, x28, [sp, #80]
  40d4fc:	ldp	x29, x30, [sp], #208
  40d500:	ret
  40d504:	ldr	x1, [x24, #24]
  40d508:	ldr	x2, [sp, #112]
  40d50c:	ldr	x1, [x1, x2]
  40d510:	add	x1, x1, x1, lsl #1
  40d514:	add	x25, x25, x1, lsl #3
  40d518:	b	40d3dc <error@@Base+0x95bc>
  40d51c:	mov	x1, x24
  40d520:	mov	x2, x25
  40d524:	add	x0, sp, #0xb4
  40d528:	str	x5, [sp, #104]
  40d52c:	bl	4091c0 <error@@Base+0x53a0>
  40d530:	ldr	x5, [sp, #104]
  40d534:	ldr	x1, [x28, #184]
  40d538:	str	x0, [x5, x22, lsl #3]
  40d53c:	ldr	x0, [x1, x22, lsl #3]
  40d540:	cbnz	x0, 40d470 <error@@Base+0x9650>
  40d544:	ldr	w0, [sp, #180]
  40d548:	cbz	w0, 40d470 <error@@Base+0x9650>
  40d54c:	b	40d4e8 <error@@Base+0x96c8>
  40d550:	add	x1, x0, #0x1
  40d554:	b	40d324 <error@@Base+0x9504>
  40d558:	ldr	x0, [x28, #152]
  40d55c:	str	x0, [sp, #160]
  40d560:	ldr	x2, [x28, #232]
  40d564:	ldr	x1, [x0]
  40d568:	cmp	x2, #0x0
  40d56c:	ldr	x0, [x1, x22]
  40d570:	str	x0, [sp, #152]
  40d574:	b.le	40d36c <error@@Base+0x954c>
  40d578:	ldr	x7, [x28, #8]
  40d57c:	str	xzr, [sp, #128]
  40d580:	ldr	x3, [sp, #128]
  40d584:	ldr	x0, [x28, #248]
  40d588:	ldr	x26, [x0, x3, lsl #3]
  40d58c:	ldr	x0, [x26, #8]
  40d590:	lsl	x0, x0, #4
  40d594:	ldr	x0, [x1, x0]
  40d598:	ldr	x1, [sp, #152]
  40d59c:	cmp	x1, x0
  40d5a0:	b.eq	40d5c4 <error@@Base+0x97a4>  // b.none
  40d5a4:	ldr	x0, [sp, #128]
  40d5a8:	add	x0, x0, #0x1
  40d5ac:	str	x0, [sp, #128]
  40d5b0:	cmp	x0, x2
  40d5b4:	b.ge	40d8b8 <error@@Base+0x9a98>  // b.tcont
  40d5b8:	ldr	x0, [sp, #160]
  40d5bc:	ldr	x1, [x0]
  40d5c0:	b	40d580 <error@@Base+0x9760>
  40d5c4:	ldr	x0, [x26]
  40d5c8:	str	x0, [sp, #96]
  40d5cc:	ldr	x4, [x26, #32]
  40d5d0:	cmp	x4, #0x0
  40d5d4:	b.le	40d8ec <error@@Base+0x9acc>
  40d5d8:	mov	x27, x21
  40d5dc:	mov	x22, #0x0                   	// #0
  40d5e0:	b	40d5f0 <error@@Base+0x97d0>
  40d5e4:	ldr	x4, [x26, #32]
  40d5e8:	cmp	x22, x4
  40d5ec:	b.ge	40d87c <error@@Base+0x9a5c>  // b.tcont
  40d5f0:	ldr	x0, [x26, #40]
  40d5f4:	mov	x9, x27
  40d5f8:	ldr	x25, [sp, #96]
  40d5fc:	ldr	x3, [x0, x22, lsl #3]
  40d600:	ldr	x0, [x3, #8]
  40d604:	str	x0, [sp, #96]
  40d608:	sub	x2, x0, x25
  40d60c:	cmp	x2, #0x0
  40d610:	add	x27, x27, x2
  40d614:	b.le	40d644 <error@@Base+0x9824>
  40d618:	ldr	x0, [x28, #48]
  40d61c:	cmp	x0, x27
  40d620:	b.lt	40d670 <error@@Base+0x9850>  // b.tstop
  40d624:	add	x1, x7, x25
  40d628:	add	x0, x7, x9
  40d62c:	stp	x7, x9, [sp, #104]
  40d630:	str	x3, [sp, #120]
  40d634:	bl	4019b0 <memcmp@plt>
  40d638:	ldp	x7, x9, [sp, #104]
  40d63c:	ldr	x3, [sp, #120]
  40d640:	cbnz	w0, 40d6c0 <error@@Base+0x98a0>
  40d644:	mov	x2, x3
  40d648:	mov	x4, x21
  40d64c:	mov	x3, x20
  40d650:	mov	x1, x26
  40d654:	mov	x0, x28
  40d658:	bl	40d098 <error@@Base+0x9278>
  40d65c:	add	x22, x22, #0x1
  40d660:	cmp	w0, #0x1
  40d664:	ldr	x7, [x28, #8]
  40d668:	b.ls	40d5e4 <error@@Base+0x97c4>  // b.plast
  40d66c:	b	40d4e8 <error@@Base+0x96c8>
  40d670:	ldr	x12, [x28, #88]
  40d674:	stp	x3, x2, [sp, #104]
  40d678:	mov	x1, x27
  40d67c:	mov	x0, x28
  40d680:	cmp	x12, x27
  40d684:	b.lt	40d6c4 <error@@Base+0x98a4>  // b.tstop
  40d688:	str	x9, [sp, #120]
  40d68c:	bl	4076d0 <error@@Base+0x38b0>
  40d690:	cbnz	w0, 40d4e8 <error@@Base+0x96c8>
  40d694:	ldp	x3, x2, [sp, #104]
  40d698:	ldr	x7, [x28, #8]
  40d69c:	ldr	x9, [sp, #120]
  40d6a0:	add	x1, x7, x25
  40d6a4:	stp	x7, x9, [sp, #104]
  40d6a8:	add	x0, x7, x9
  40d6ac:	str	x3, [sp, #120]
  40d6b0:	bl	4019b0 <memcmp@plt>
  40d6b4:	ldp	x7, x9, [sp, #104]
  40d6b8:	ldr	x3, [sp, #120]
  40d6bc:	cbz	w0, 40d644 <error@@Base+0x9824>
  40d6c0:	ldr	x4, [x26, #32]
  40d6c4:	cmp	x22, x4
  40d6c8:	b.ge	40d6fc <error@@Base+0x98dc>  // b.tcont
  40d6cc:	ldr	x2, [x28, #232]
  40d6d0:	b	40d5a4 <error@@Base+0x9784>
  40d6d4:	ldr	x0, [sp, #200]
  40d6d8:	bl	401a20 <free@plt>
  40d6dc:	ldr	w0, [sp, #180]
  40d6e0:	ldp	x19, x20, [sp, #16]
  40d6e4:	ldp	x21, x22, [sp, #32]
  40d6e8:	ldp	x23, x24, [sp, #48]
  40d6ec:	ldp	x25, x26, [sp, #64]
  40d6f0:	ldp	x27, x28, [sp, #80]
  40d6f4:	ldp	x29, x30, [sp], #208
  40d6f8:	ret
  40d6fc:	cbnz	x22, 40d874 <error@@Base+0x9a54>
  40d700:	cmp	x21, x25
  40d704:	b.lt	40d6cc <error@@Base+0x98ac>  // b.tstop
  40d708:	ldr	x0, [x26]
  40d70c:	sub	x0, x25, x0
  40d710:	cmp	x0, #0x0
  40d714:	b.le	40d73c <error@@Base+0x991c>
  40d718:	ldr	x0, [x28, #48]
  40d71c:	cmp	x0, x9
  40d720:	b.le	40d88c <error@@Base+0x9a6c>
  40d724:	add	x0, x7, x25
  40d728:	ldrb	w1, [x7, x9]
  40d72c:	add	x9, x9, #0x1
  40d730:	ldurb	w0, [x0, #-1]
  40d734:	cmp	w1, w0
  40d738:	b.ne	40d6cc <error@@Base+0x98ac>  // b.any
  40d73c:	ldr	x0, [x28, #184]
  40d740:	ldr	x1, [x0, x25, lsl #3]
  40d744:	cbz	x1, 40d83c <error@@Base+0x9a1c>
  40d748:	ldr	x4, [x1, #16]
  40d74c:	cmp	x4, #0x0
  40d750:	b.le	40d83c <error@@Base+0x9a1c>
  40d754:	ldr	x0, [sp, #160]
  40d758:	ldr	x6, [x1, #24]
  40d75c:	ldr	x3, [x0]
  40d760:	mov	x0, #0x0                   	// #0
  40d764:	b	40d770 <error@@Base+0x9950>
  40d768:	cmp	x4, x0
  40d76c:	b.eq	40d83c <error@@Base+0x9a1c>  // b.none
  40d770:	ldr	x22, [x6, x0, lsl #3]
  40d774:	add	x0, x0, #0x1
  40d778:	lsl	x1, x22, #4
  40d77c:	add	x2, x3, x1
  40d780:	ldrb	w2, [x2, #8]
  40d784:	cmp	w2, #0x9
  40d788:	b.ne	40d768 <error@@Base+0x9948>  // b.any
  40d78c:	ldr	x1, [x3, x1]
  40d790:	ldr	x2, [sp, #152]
  40d794:	cmp	x2, x1
  40d798:	b.ne	40d768 <error@@Base+0x9948>  // b.any
  40d79c:	cmn	x22, #0x1
  40d7a0:	b.eq	40d83c <error@@Base+0x9a1c>  // b.none
  40d7a4:	ldr	x1, [x26, #16]
  40d7a8:	ldr	x27, [x26]
  40d7ac:	cbz	x1, 40d844 <error@@Base+0x9a24>
  40d7b0:	ldr	x2, [x26, #8]
  40d7b4:	mov	x3, x27
  40d7b8:	mov	x5, x25
  40d7bc:	mov	x4, x22
  40d7c0:	mov	x0, x28
  40d7c4:	mov	w6, #0x9                   	// #9
  40d7c8:	stp	x7, x9, [sp, #96]
  40d7cc:	bl	40c530 <error@@Base+0x8710>
  40d7d0:	cmp	w0, #0x1
  40d7d4:	ldp	x7, x9, [sp, #96]
  40d7d8:	b.eq	40d83c <error@@Base+0x9a1c>  // b.none
  40d7dc:	cbnz	w0, 40d4e8 <error@@Base+0x96c8>
  40d7e0:	ldp	x0, x1, [x26, #24]
  40d7e4:	cmp	x1, x0
  40d7e8:	b.eq	40d8c0 <error@@Base+0x9aa0>  // b.none
  40d7ec:	mov	x1, #0x28                  	// #40
  40d7f0:	mov	x0, #0x1                   	// #1
  40d7f4:	str	x9, [sp, #96]
  40d7f8:	bl	4018c0 <calloc@plt>
  40d7fc:	mov	x2, x0
  40d800:	cbz	x0, 40d868 <error@@Base+0x9a48>
  40d804:	ldp	x0, x1, [x26, #32]
  40d808:	mov	x4, x21
  40d80c:	mov	x3, x20
  40d810:	str	x2, [x1, x0, lsl #3]
  40d814:	add	x6, x0, #0x1
  40d818:	stp	x22, x25, [x2]
  40d81c:	mov	x1, x26
  40d820:	mov	x0, x28
  40d824:	str	x6, [x26, #32]
  40d828:	bl	40d098 <error@@Base+0x9278>
  40d82c:	cmp	w0, #0x1
  40d830:	ldr	x7, [x28, #8]
  40d834:	ldr	x9, [sp, #96]
  40d838:	b.hi	40d4e8 <error@@Base+0x96c8>  // b.pmore
  40d83c:	add	x25, x25, #0x1
  40d840:	b	40d700 <error@@Base+0x98e0>
  40d844:	sub	x1, x25, x27
  40d848:	mov	x0, #0x18                  	// #24
  40d84c:	add	x1, x1, #0x1
  40d850:	stp	x7, x9, [sp, #96]
  40d854:	bl	4018c0 <calloc@plt>
  40d858:	str	x0, [x26, #16]
  40d85c:	mov	x1, x0
  40d860:	ldp	x7, x9, [sp, #96]
  40d864:	cbnz	x0, 40d7b0 <error@@Base+0x9990>
  40d868:	mov	w0, #0xc                   	// #12
  40d86c:	ldp	x19, x20, [sp, #16]
  40d870:	b	40d4ec <error@@Base+0x96cc>
  40d874:	mov	x27, x9
  40d878:	str	x25, [sp, #96]
  40d87c:	ldr	x0, [sp, #96]
  40d880:	mov	x9, x27
  40d884:	add	x25, x0, #0x1
  40d888:	b	40d700 <error@@Base+0x98e0>
  40d88c:	ldr	x0, [x28, #88]
  40d890:	cmp	x0, x9
  40d894:	b.le	40d6cc <error@@Base+0x98ac>
  40d898:	add	w1, w9, #0x1
  40d89c:	mov	x0, x28
  40d8a0:	str	x9, [sp, #96]
  40d8a4:	bl	407590 <error@@Base+0x3770>
  40d8a8:	cbnz	w0, 40d4e8 <error@@Base+0x96c8>
  40d8ac:	ldr	x7, [x28, #8]
  40d8b0:	ldr	x9, [sp, #96]
  40d8b4:	b	40d724 <error@@Base+0x9904>
  40d8b8:	ldr	x5, [x28, #200]
  40d8bc:	b	40d36c <error@@Base+0x954c>
  40d8c0:	ldr	x0, [x26, #40]
  40d8c4:	lsl	x1, x1, #1
  40d8c8:	add	x27, x1, #0x1
  40d8cc:	str	x9, [sp, #96]
  40d8d0:	lsl	x1, x27, #3
  40d8d4:	bl	4018d0 <realloc@plt>
  40d8d8:	cbz	x0, 40d868 <error@@Base+0x9a48>
  40d8dc:	str	x27, [x26, #24]
  40d8e0:	str	x0, [x26, #40]
  40d8e4:	ldr	x9, [sp, #96]
  40d8e8:	b	40d7ec <error@@Base+0x99cc>
  40d8ec:	mov	x9, x21
  40d8f0:	ldr	x25, [sp, #96]
  40d8f4:	b	40d700 <error@@Base+0x98e0>
  40d8f8:	stp	x29, x30, [sp, #-112]!
  40d8fc:	mov	x29, sp
  40d900:	stp	x21, x22, [sp, #32]
  40d904:	mov	x21, x0
  40d908:	stp	x23, x24, [sp, #48]
  40d90c:	ldp	x24, x0, [x1, #184]
  40d910:	stp	x19, x20, [sp, #16]
  40d914:	mov	x19, x1
  40d918:	ldr	x20, [x1, #72]
  40d91c:	ldr	x23, [x1, #152]
  40d920:	cmp	x0, x20
  40d924:	b.ge	40d954 <error@@Base+0x9b34>  // b.tcont
  40d928:	mov	x22, x2
  40d92c:	str	x2, [x24, x20, lsl #3]
  40d930:	str	x20, [x1, #192]
  40d934:	ldr	x0, [x23, #152]
  40d938:	cbnz	x0, 40da18 <error@@Base+0x9bf8>
  40d93c:	mov	x0, x22
  40d940:	ldp	x19, x20, [sp, #16]
  40d944:	ldp	x21, x22, [sp, #32]
  40d948:	ldp	x23, x24, [sp, #48]
  40d94c:	ldp	x29, x30, [sp], #112
  40d950:	ret
  40d954:	ldr	x0, [x24, x20, lsl #3]
  40d958:	cbz	x0, 40da0c <error@@Base+0x9bec>
  40d95c:	ldr	x0, [x0, #80]
  40d960:	cbz	x2, 40d9cc <error@@Base+0x9bac>
  40d964:	ldr	x24, [x2, #80]
  40d968:	mov	x2, x0
  40d96c:	add	x0, sp, #0x58
  40d970:	mov	x1, x24
  40d974:	bl	409048 <error@@Base+0x5228>
  40d978:	str	w0, [x21]
  40d97c:	cbnz	w0, 40da6c <error@@Base+0x9c4c>
  40d980:	ldr	w2, [x19, #160]
  40d984:	mov	x0, x19
  40d988:	ldr	x1, [x19, #72]
  40d98c:	str	x25, [sp, #64]
  40d990:	sub	x1, x1, #0x1
  40d994:	bl	40a7f0 <error@@Base+0x69d0>
  40d998:	ldr	x25, [x19, #184]
  40d99c:	mov	w3, w0
  40d9a0:	add	x2, sp, #0x58
  40d9a4:	mov	x1, x23
  40d9a8:	mov	x0, x21
  40d9ac:	bl	4091c0 <error@@Base+0x53a0>
  40d9b0:	str	x0, [x25, x20, lsl #3]
  40d9b4:	mov	x22, x0
  40d9b8:	cbz	x24, 40da74 <error@@Base+0x9c54>
  40d9bc:	ldr	x0, [sp, #104]
  40d9c0:	bl	401a20 <free@plt>
  40d9c4:	ldr	x25, [sp, #64]
  40d9c8:	b	40d934 <error@@Base+0x9b14>
  40d9cc:	ldp	x2, x3, [x0]
  40d9d0:	stp	x2, x3, [sp, #88]
  40d9d4:	ldr	w2, [x19, #160]
  40d9d8:	ldr	x3, [x0, #16]
  40d9dc:	sub	x1, x20, #0x1
  40d9e0:	mov	x0, x19
  40d9e4:	str	x3, [sp, #104]
  40d9e8:	bl	40a7f0 <error@@Base+0x69d0>
  40d9ec:	mov	w3, w0
  40d9f0:	add	x2, sp, #0x58
  40d9f4:	mov	x1, x23
  40d9f8:	mov	x0, x21
  40d9fc:	bl	4091c0 <error@@Base+0x53a0>
  40da00:	mov	x22, x0
  40da04:	str	x0, [x24, x20, lsl #3]
  40da08:	b	40d934 <error@@Base+0x9b14>
  40da0c:	mov	x22, x2
  40da10:	str	x2, [x24, x20, lsl #3]
  40da14:	b	40d934 <error@@Base+0x9b14>
  40da18:	cbz	x22, 40da6c <error@@Base+0x9c4c>
  40da1c:	add	x23, x22, #0x10
  40da20:	add	x24, x22, #0x18
  40da24:	mov	x1, x23
  40da28:	mov	x2, x24
  40da2c:	mov	x3, x20
  40da30:	mov	x0, x19
  40da34:	bl	408920 <error@@Base+0x4b00>
  40da38:	str	w0, [x21]
  40da3c:	cbnz	w0, 40da6c <error@@Base+0x9c4c>
  40da40:	ldrb	w0, [x22, #104]
  40da44:	tbz	w0, #6, 40d93c <error@@Base+0x9b1c>
  40da48:	mov	x2, x24
  40da4c:	mov	x1, x23
  40da50:	mov	x0, x19
  40da54:	bl	40d210 <error@@Base+0x93f0>
  40da58:	str	w0, [x21]
  40da5c:	cbnz	w0, 40da6c <error@@Base+0x9c4c>
  40da60:	ldr	x0, [x19, #184]
  40da64:	ldr	x22, [x0, x20, lsl #3]
  40da68:	b	40d93c <error@@Base+0x9b1c>
  40da6c:	mov	x22, #0x0                   	// #0
  40da70:	b	40d93c <error@@Base+0x9b1c>
  40da74:	ldr	x25, [sp, #64]
  40da78:	b	40d934 <error@@Base+0x9b14>
  40da7c:	nop
  40da80:	stp	x29, x30, [sp, #-160]!
  40da84:	mov	x29, sp
  40da88:	stp	x21, x22, [sp, #32]
  40da8c:	mov	x21, x1
  40da90:	mov	x1, #0x1                   	// #1
  40da94:	stp	x19, x20, [sp, #16]
  40da98:	mov	x20, x0
  40da9c:	mov	x0, #0x8                   	// #8
  40daa0:	stp	x1, x1, [sp, #136]
  40daa4:	ldp	x22, x19, [x21, #16]
  40daa8:	bl	401840 <malloc@plt>
  40daac:	str	x0, [sp, #152]
  40dab0:	cbz	x0, 40dd14 <error@@Base+0x9ef4>
  40dab4:	mov	x4, x0
  40dab8:	mov	x2, x19
  40dabc:	add	x3, sp, #0x88
  40dac0:	mov	x1, x21
  40dac4:	mov	x0, x20
  40dac8:	str	x22, [x4]
  40dacc:	bl	40ef08 <error@@Base+0xb0e8>
  40dad0:	cbnz	w0, 40dd2c <error@@Base+0x9f0c>
  40dad4:	add	x0, x21, #0x30
  40dad8:	stp	x23, x24, [sp, #48]
  40dadc:	stp	x25, x26, [sp, #64]
  40dae0:	mov	w25, #0x0                   	// #0
  40dae4:	stp	x27, x28, [sp, #80]
  40dae8:	str	x0, [sp, #112]
  40daec:	add	x0, x21, #0x28
  40daf0:	str	x0, [sp, #120]
  40daf4:	cmp	x19, #0x0
  40daf8:	b.le	40dcc8 <error@@Base+0x9ea8>
  40dafc:	ldr	x0, [x21]
  40db00:	lsl	x26, x19, #3
  40db04:	ldr	w1, [x20, #224]
  40db08:	ldr	x2, [x0, x19, lsl #3]
  40db0c:	cmp	x2, #0x0
  40db10:	csinc	w25, wzr, w25, ne  // ne = any
  40db14:	cmp	w1, w25
  40db18:	b.lt	40dcdc <error@@Base+0x9ebc>  // b.tstop
  40db1c:	ldr	x0, [x20, #184]
  40db20:	sub	x19, x19, #0x1
  40db24:	add	x0, x0, x26
  40db28:	ldur	x22, [x0, #-8]
  40db2c:	str	xzr, [sp, #144]
  40db30:	cbz	x22, 40dc74 <error@@Base+0x9e54>
  40db34:	ldr	x0, [x22, #40]
  40db38:	add	x22, x22, #0x20
  40db3c:	ldr	x23, [x20, #152]
  40db40:	cmp	x0, #0x0
  40db44:	b.le	40dc74 <error@@Base+0x9e54>
  40db48:	mov	x24, #0x0                   	// #0
  40db4c:	b	40dbe0 <error@@Base+0x9dc0>
  40db50:	mov	x2, x19
  40db54:	mov	x0, x20
  40db58:	bl	40a8f0 <error@@Base+0x6ad0>
  40db5c:	tst	w0, #0xff
  40db60:	b.eq	40dbd0 <error@@Base+0x9db0>  // b.none
  40db64:	ldr	x0, [x21]
  40db68:	ldr	x0, [x0, x26]
  40db6c:	cbz	x0, 40dbd0 <error@@Base+0x9db0>
  40db70:	ldr	x2, [x23, #24]
  40db74:	add	x1, x0, #0x18
  40db78:	ldr	x0, [x0, #16]
  40db7c:	ldr	x2, [x2, x27, lsl #3]
  40db80:	bl	408050 <error@@Base+0x4230>
  40db84:	cbz	x0, 40dbd0 <error@@Base+0x9db0>
  40db88:	mov	w6, #0x1                   	// #1
  40db8c:	ldr	x0, [x21, #40]
  40db90:	cbz	x0, 40dbbc <error@@Base+0x9d9c>
  40db94:	ldr	x0, [x23, #24]
  40db98:	add	x4, x19, w6, sxtw
  40db9c:	ldp	x2, x1, [sp, #112]
  40dba0:	mov	x6, x19
  40dba4:	ldr	x3, [x0, x27, lsl #3]
  40dba8:	mov	x5, x27
  40dbac:	mov	x0, x20
  40dbb0:	bl	408318 <error@@Base+0x44f8>
  40dbb4:	tst	w0, #0xff
  40dbb8:	b.ne	40dbd0 <error@@Base+0x9db0>  // b.any
  40dbbc:	mov	x1, x27
  40dbc0:	add	x0, sp, #0x88
  40dbc4:	bl	406ad8 <error@@Base+0x2cb8>
  40dbc8:	tst	w0, #0xff
  40dbcc:	b.eq	40dcc0 <error@@Base+0x9ea0>  // b.none
  40dbd0:	ldr	x0, [x22, #8]
  40dbd4:	add	x24, x24, #0x1
  40dbd8:	cmp	x24, x0
  40dbdc:	b.ge	40dc74 <error@@Base+0x9e54>  // b.tcont
  40dbe0:	ldr	x0, [x22, #16]
  40dbe4:	ldr	x1, [x23]
  40dbe8:	ldr	x27, [x0, x24, lsl #3]
  40dbec:	lsl	x28, x27, #4
  40dbf0:	add	x1, x1, x28
  40dbf4:	ldrb	w0, [x1, #10]
  40dbf8:	tbz	w0, #4, 40db50 <error@@Base+0x9d30>
  40dbfc:	ldr	x8, [x20, #152]
  40dc00:	mov	x4, x19
  40dc04:	ldr	x9, [x21, #24]
  40dc08:	mov	x1, x8
  40dc0c:	mov	x3, x20
  40dc10:	mov	x2, x27
  40dc14:	stp	x9, x8, [sp, #96]
  40dc18:	ldr	x0, [x1], #216
  40dc1c:	bl	40c290 <error@@Base+0x8470>
  40dc20:	mov	w6, w0
  40dc24:	cmp	w0, #0x0
  40dc28:	b.le	40dcb8 <error@@Base+0x9e98>
  40dc2c:	ldr	x9, [sp, #96]
  40dc30:	add	x0, x19, w0, sxtw
  40dc34:	cmp	x9, x0
  40dc38:	b.lt	40db8c <error@@Base+0x9d6c>  // b.tstop
  40dc3c:	ldr	x1, [x21]
  40dc40:	ldr	x8, [sp, #104]
  40dc44:	ldr	x0, [x1, x0, lsl #3]
  40dc48:	cbz	x0, 40dc68 <error@@Base+0x9e48>
  40dc4c:	ldr	x2, [x8, #24]
  40dc50:	add	x1, x0, #0x18
  40dc54:	ldr	x0, [x0, #16]
  40dc58:	ldr	x2, [x2, x27, lsl #3]
  40dc5c:	bl	408050 <error@@Base+0x4230>
  40dc60:	cbnz	x0, 40db8c <error@@Base+0x9d6c>
  40dc64:	nop
  40dc68:	ldr	x1, [x23]
  40dc6c:	add	x1, x1, x28
  40dc70:	b	40db50 <error@@Base+0x9d30>
  40dc74:	add	x3, sp, #0x88
  40dc78:	mov	x2, x19
  40dc7c:	mov	x1, x21
  40dc80:	mov	x0, x20
  40dc84:	bl	40ef08 <error@@Base+0xb0e8>
  40dc88:	mov	w22, w0
  40dc8c:	cbz	w0, 40daf4 <error@@Base+0x9cd4>
  40dc90:	ldp	x23, x24, [sp, #48]
  40dc94:	ldp	x25, x26, [sp, #64]
  40dc98:	ldp	x27, x28, [sp, #80]
  40dc9c:	ldr	x0, [sp, #152]
  40dca0:	bl	401a20 <free@plt>
  40dca4:	mov	w0, w22
  40dca8:	ldp	x19, x20, [sp, #16]
  40dcac:	ldp	x21, x22, [sp, #32]
  40dcb0:	ldp	x29, x30, [sp], #160
  40dcb4:	ret
  40dcb8:	b.eq	40dc68 <error@@Base+0x9e48>  // b.none
  40dcbc:	b	40db8c <error@@Base+0x9d6c>
  40dcc0:	mov	w22, #0xc                   	// #12
  40dcc4:	b	40dc90 <error@@Base+0x9e70>
  40dcc8:	mov	w22, #0x0                   	// #0
  40dccc:	ldp	x23, x24, [sp, #48]
  40dcd0:	ldp	x25, x26, [sp, #64]
  40dcd4:	ldp	x27, x28, [sp, #80]
  40dcd8:	b	40dc9c <error@@Base+0x9e7c>
  40dcdc:	mov	x2, x26
  40dce0:	mov	w1, #0x0                   	// #0
  40dce4:	bl	4018b0 <memset@plt>
  40dce8:	mov	w22, #0x0                   	// #0
  40dcec:	ldr	x0, [sp, #152]
  40dcf0:	bl	401a20 <free@plt>
  40dcf4:	mov	w0, w22
  40dcf8:	ldp	x19, x20, [sp, #16]
  40dcfc:	ldp	x21, x22, [sp, #32]
  40dd00:	ldp	x23, x24, [sp, #48]
  40dd04:	ldp	x25, x26, [sp, #64]
  40dd08:	ldp	x27, x28, [sp, #80]
  40dd0c:	ldp	x29, x30, [sp], #160
  40dd10:	ret
  40dd14:	mov	w22, #0xc                   	// #12
  40dd18:	mov	w0, w22
  40dd1c:	ldp	x19, x20, [sp, #16]
  40dd20:	ldp	x21, x22, [sp, #32]
  40dd24:	ldp	x29, x30, [sp], #160
  40dd28:	ret
  40dd2c:	mov	w22, w0
  40dd30:	b	40dc9c <error@@Base+0x9e7c>
  40dd34:	nop
  40dd38:	sub	sp, sp, #0x260
  40dd3c:	stp	x29, x30, [sp]
  40dd40:	mov	x29, sp
  40dd44:	stp	x19, x20, [sp, #16]
  40dd48:	mov	x20, x3
  40dd4c:	ldr	w3, [sp, #608]
  40dd50:	stp	x21, x22, [sp, #32]
  40dd54:	mov	x22, x0
  40dd58:	mov	x21, x4
  40dd5c:	mov	x19, x5
  40dd60:	stp	x27, x28, [sp, #80]
  40dd64:	str	x0, [sp, #104]
  40dd68:	str	x6, [sp, #120]
  40dd6c:	str	w3, [sp, #144]
  40dd70:	str	x2, [sp, #152]
  40dd74:	mov	x2, #0x100                 	// #256
  40dd78:	str	x1, [sp, #176]
  40dd7c:	mov	w1, #0x0                   	// #0
  40dd80:	str	x7, [sp, #256]
  40dd84:	ldr	x28, [x0]
  40dd88:	add	x0, sp, #0x160
  40dd8c:	bl	4018b0 <memset@plt>
  40dd90:	str	x28, [sp, #504]
  40dd94:	ldr	x27, [x22, #32]
  40dd98:	cbz	x27, 40ddb0 <error@@Base+0x9f90>
  40dd9c:	ldrb	w0, [x22, #56]
  40dda0:	tst	x0, #0x8
  40dda4:	ccmp	x20, x21, #0x4, ne  // ne = any
  40dda8:	b.ne	40e178 <error@@Base+0xa358>  // b.any
  40ddac:	mov	x27, #0x0                   	// #0
  40ddb0:	ldr	x0, [sp, #104]
  40ddb4:	str	xzr, [sp, #224]
  40ddb8:	ldr	x3, [sp, #120]
  40ddbc:	ldr	x0, [x0, #48]
  40ddc0:	cmp	x0, x3
  40ddc4:	b.cs	40dde0 <error@@Base+0x9fc0>  // b.hs, b.nlast
  40ddc8:	sub	x1, x3, #0x1
  40ddcc:	sub	x2, x0, x1
  40ddd0:	sub	x0, x1, x0
  40ddd4:	str	x0, [sp, #224]
  40ddd8:	add	x0, x3, x2
  40dddc:	str	x0, [sp, #120]
  40dde0:	ldr	x4, [sp, #104]
  40dde4:	ldr	x0, [x4, #16]
  40dde8:	cbz	x0, 40e8a4 <error@@Base+0xaa84>
  40ddec:	ldr	x0, [x28, #72]
  40ddf0:	cbz	x0, 40e8a4 <error@@Base+0xaa84>
  40ddf4:	ldr	x1, [x28, #80]
  40ddf8:	cbz	x1, 40e8a4 <error@@Base+0xaa84>
  40ddfc:	ldr	x2, [x28, #88]
  40de00:	cbz	x2, 40e8a4 <error@@Base+0xaa84>
  40de04:	ldr	x3, [x28, #96]
  40de08:	cbz	x3, 40e8a4 <error@@Base+0xaa84>
  40de0c:	ldr	x0, [x0, #16]
  40de10:	cbnz	x0, 40de40 <error@@Base+0xa020>
  40de14:	ldr	x0, [x1, #16]
  40de18:	cbnz	x0, 40de40 <error@@Base+0xa020>
  40de1c:	ldr	x0, [x2, #16]
  40de20:	cbz	x0, 40de2c <error@@Base+0xa00c>
  40de24:	ldrsb	w0, [x4, #56]
  40de28:	tbnz	w0, #31, 40de40 <error@@Base+0xa020>
  40de2c:	cmp	x20, #0x0
  40de30:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  40de34:	b.ne	40e8a4 <error@@Base+0xaa84>  // b.any
  40de38:	mov	x21, #0x0                   	// #0
  40de3c:	mov	x20, #0x0                   	// #0
  40de40:	ldr	x0, [sp, #120]
  40de44:	cbnz	x0, 40e168 <error@@Base+0xa348>
  40de48:	ldr	x0, [x28, #152]
  40de4c:	cmp	x0, #0x0
  40de50:	cset	w0, ne  // ne = any
  40de54:	str	w0, [sp, #160]
  40de58:	str	w0, [sp, #200]
  40de5c:	ldr	x8, [sp, #104]
  40de60:	add	x0, sp, #0x160
  40de64:	ldr	w6, [x28, #180]
  40de68:	ldr	x2, [x28, #16]
  40de6c:	str	w6, [sp, #496]
  40de70:	ldr	x3, [x8, #24]
  40de74:	add	x1, x2, #0x1
  40de78:	ldr	x7, [sp, #152]
  40de7c:	sxtw	x2, w6
  40de80:	ldr	x8, [x8, #40]
  40de84:	cmp	x1, x2
  40de88:	ldr	x5, [sp, #176]
  40de8c:	csel	x1, x1, x2, ge  // ge = tcont
  40de90:	add	x4, x7, #0x1
  40de94:	str	x5, [sp, #352]
  40de98:	and	x5, x3, #0x400000
  40de9c:	cmp	x1, x4
  40dea0:	orr	x2, x5, x8
  40dea4:	csel	x1, x1, x4, le
  40dea8:	cmp	x2, #0x0
  40deac:	ldrb	w2, [x28, #176]
  40deb0:	ubfx	w3, w3, #22, #1
  40deb4:	strb	w3, [sp, #488]
  40deb8:	cset	w3, ne  // ne = any
  40debc:	strb	w3, [sp, #491]
  40dec0:	ubfx	x3, x2, #2, #1
  40dec4:	ubfx	x2, x2, #3, #1
  40dec8:	str	x8, [sp, #232]
  40decc:	stp	x7, x7, [sp, #432]
  40ded0:	stp	x7, x7, [sp, #448]
  40ded4:	str	x8, [sp, #472]
  40ded8:	strb	w3, [sp, #489]
  40dedc:	strb	w2, [sp, #490]
  40dee0:	bl	4069c0 <error@@Base+0x2ba0>
  40dee4:	str	w0, [sp, #116]
  40dee8:	cbnz	w0, 40ec34 <error@@Base+0xae14>
  40deec:	ldrb	w0, [x28, #176]
  40def0:	add	x1, x28, #0xb8
  40def4:	ldrb	w2, [sp, #491]
  40def8:	str	x1, [sp, #480]
  40defc:	ubfx	x0, x0, #4, #1
  40df00:	strb	w0, [sp, #494]
  40df04:	cbnz	w2, 40df20 <error@@Base+0xa100>
  40df08:	ldr	x0, [sp, #176]
  40df0c:	str	x0, [sp, #360]
  40df10:	ldr	w0, [x28, #180]
  40df14:	ldr	x1, [sp, #152]
  40df18:	cmp	w0, #0x1
  40df1c:	b.le	40df24 <error@@Base+0xa104>
  40df20:	mov	x1, #0x0                   	// #0
  40df24:	ldr	x0, [sp, #104]
  40df28:	mov	x2, #0xffffffffffffffff    	// #-1
  40df2c:	ldr	x22, [x28, #152]
  40df30:	stp	x1, x1, [sp, #400]
  40df34:	ldrb	w0, [x0, #56]
  40df38:	stp	x19, x19, [sp, #448]
  40df3c:	cmp	xzr, x22, lsl #1
  40df40:	ubfx	x0, x0, #7, #1
  40df44:	strb	w0, [sp, #493]
  40df48:	ldr	w0, [sp, #144]
  40df4c:	lsl	x19, x22, #1
  40df50:	str	w0, [sp, #512]
  40df54:	str	x2, [sp, #520]
  40df58:	b.ge	40df9c <error@@Base+0xa17c>  // b.tcont
  40df5c:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40df60:	movk	x0, #0x666, lsl #48
  40df64:	cmp	x19, x0
  40df68:	b.gt	40ec2c <error@@Base+0xae0c>
  40df6c:	add	x0, x19, x22, lsl #3
  40df70:	lsl	x0, x0, #3
  40df74:	bl	401840 <malloc@plt>
  40df78:	mov	x1, x0
  40df7c:	lsl	x0, x22, #4
  40df80:	mov	x22, x1
  40df84:	str	x1, [sp, #568]
  40df88:	bl	401840 <malloc@plt>
  40df8c:	str	x0, [sp, #600]
  40df90:	cmp	x0, #0x0
  40df94:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  40df98:	b.eq	40ec2c <error@@Base+0xae0c>  // b.none
  40df9c:	mov	w0, #0x1                   	// #1
  40dfa0:	str	w0, [sp, #576]
  40dfa4:	ldr	x0, [sp, #120]
  40dfa8:	str	x19, [sp, #560]
  40dfac:	str	x19, [sp, #592]
  40dfb0:	cmp	x0, #0x1
  40dfb4:	b.ls	40ec1c <error@@Base+0xadfc>  // b.plast
  40dfb8:	ldr	x0, [sp, #416]
  40dfbc:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40dfc0:	cmp	x0, x1
  40dfc4:	b.hi	40ec2c <error@@Base+0xae0c>  // b.pmore
  40dfc8:	add	x0, x0, #0x1
  40dfcc:	lsl	x0, x0, #3
  40dfd0:	bl	401840 <malloc@plt>
  40dfd4:	str	x0, [sp, #536]
  40dfd8:	cbz	x0, 40ee24 <error@@Base+0xb004>
  40dfdc:	ldr	x0, [sp, #144]
  40dfe0:	mov	w1, #0x6                   	// #6
  40dfe4:	mov	w2, #0x1                   	// #1
  40dfe8:	str	x20, [sp, #288]
  40dfec:	tst	x0, #0x1
  40dff0:	mov	w0, #0x4                   	// #4
  40dff4:	csel	w1, w0, w1, ne  // ne = any
  40dff8:	cmp	x20, x21
  40dffc:	str	w1, [sp, #464]
  40e000:	csel	x1, x20, x21, ge  // ge = tcont
  40e004:	str	x1, [sp, #128]
  40e008:	mov	w1, #0x8                   	// #8
  40e00c:	cneg	w2, w2, gt
  40e010:	str	w1, [sp, #164]
  40e014:	ldr	w1, [x28, #180]
  40e018:	str	w2, [sp, #204]
  40e01c:	csel	x2, x20, x21, le
  40e020:	str	x2, [sp, #168]
  40e024:	str	w1, [sp, #244]
  40e028:	cbz	x27, 40e078 <error@@Base+0xa258>
  40e02c:	cmp	w1, #0x1
  40e030:	b.eq	40e054 <error@@Base+0xa234>  // b.none
  40e034:	ldr	x0, [sp, #104]
  40e038:	ldr	x1, [sp, #232]
  40e03c:	ldr	x0, [x0, #24]
  40e040:	and	x0, x0, #0x400000
  40e044:	orr	x0, x1, x0
  40e048:	cmp	x0, #0x0
  40e04c:	cset	w0, eq  // eq = none
  40e050:	lsl	w0, w0, #2
  40e054:	cmp	x20, x21
  40e058:	mov	w1, #0x2                   	// #2
  40e05c:	csel	w2, wzr, w1, gt
  40e060:	ldr	x1, [sp, #232]
  40e064:	cmp	x1, #0x0
  40e068:	cset	w1, ne  // ne = any
  40e06c:	orr	w0, w1, w0
  40e070:	orr	w0, w0, w2
  40e074:	str	w0, [sp, #164]
  40e078:	ldr	x0, [sp, #168]
  40e07c:	cmp	x20, x0
  40e080:	ldr	x0, [sp, #128]
  40e084:	cset	w1, lt  // lt = tstop
  40e088:	cmp	x20, x0
  40e08c:	cset	w0, gt
  40e090:	orr	w0, w1, w0
  40e094:	str	w0, [sp, #268]
  40e098:	cbnz	w0, 40ee6c <error@@Base+0xb04c>
  40e09c:	cmp	x20, x21
  40e0a0:	add	x0, sp, #0x120
  40e0a4:	csel	x0, x0, xzr, le
  40e0a8:	str	x0, [sp, #248]
  40e0ac:	cmp	x0, #0x0
  40e0b0:	stp	x23, x24, [sp, #48]
  40e0b4:	cset	w0, ne  // ne = any
  40e0b8:	stp	x25, x26, [sp, #64]
  40e0bc:	stp	x28, x27, [sp, #184]
  40e0c0:	str	w0, [sp, #264]
  40e0c4:	ldr	w0, [sp, #164]
  40e0c8:	cmp	w0, #0x7
  40e0cc:	b.eq	40e764 <error@@Base+0xa944>  // b.none
  40e0d0:	cmp	w0, #0x8
  40e0d4:	b.eq	40e258 <error@@Base+0xa438>  // b.none
  40e0d8:	cmp	w0, #0x5
  40e0dc:	b.gt	40e184 <error@@Base+0xa364>
  40e0e0:	cmp	w0, #0x3
  40e0e4:	b.gt	40eba8 <error@@Base+0xad88>
  40e0e8:	ldrsw	x19, [sp, #204]
  40e0ec:	ldr	x23, [sp, #128]
  40e0f0:	ldr	x21, [sp, #152]
  40e0f4:	ldr	x22, [sp, #168]
  40e0f8:	ldr	x27, [sp, #192]
  40e0fc:	ldr	x2, [sp, #392]
  40e100:	b	40e138 <error@@Base+0xa318>
  40e104:	cmp	x21, x20
  40e108:	mov	x0, x27
  40e10c:	b.le	40e11c <error@@Base+0xa2fc>
  40e110:	ldr	x0, [sp, #360]
  40e114:	ldrb	w0, [x0, x1]
  40e118:	add	x0, x27, x0
  40e11c:	ldrb	w0, [x0]
  40e120:	cbnz	w0, 40e258 <error@@Base+0xa438>
  40e124:	add	x20, x20, x19
  40e128:	str	x20, [sp, #288]
  40e12c:	cmp	x20, x22
  40e130:	ccmp	x20, x23, #0x0, ge  // ge = tcont
  40e134:	b.gt	40e200 <error@@Base+0xa3e0>
  40e138:	ldr	x0, [sp, #408]
  40e13c:	sub	x1, x20, x2
  40e140:	cmp	x0, x1
  40e144:	b.hi	40e104 <error@@Base+0xa2e4>  // b.pmore
  40e148:	ldr	w2, [sp, #144]
  40e14c:	mov	x1, x20
  40e150:	add	x0, sp, #0x160
  40e154:	bl	40aa18 <error@@Base+0x6bf8>
  40e158:	cbnz	w0, 40ee30 <error@@Base+0xb010>
  40e15c:	ldr	x2, [sp, #392]
  40e160:	sub	x1, x20, x2
  40e164:	b	40e104 <error@@Base+0xa2e4>
  40e168:	mov	w0, #0x1                   	// #1
  40e16c:	str	w0, [sp, #160]
  40e170:	str	w0, [sp, #200]
  40e174:	b	40de5c <error@@Base+0xa03c>
  40e178:	tst	x0, #0x1
  40e17c:	csel	x27, x27, xzr, eq  // eq = none
  40e180:	b	40ddb0 <error@@Base+0x9f90>
  40e184:	ldr	w0, [sp, #164]
  40e188:	cmp	w0, #0x6
  40e18c:	b.ne	40e0e8 <error@@Base+0xa2c8>  // b.any
  40e190:	ldr	x0, [sp, #128]
  40e194:	mov	w2, #0x0                   	// #0
  40e198:	cmp	x0, x20
  40e19c:	mov	x0, x20
  40e1a0:	b.le	40e24c <error@@Base+0xa42c>
  40e1a4:	ldr	x4, [sp, #128]
  40e1a8:	ldr	x3, [sp, #176]
  40e1ac:	ldr	x27, [sp, #192]
  40e1b0:	ldrb	w1, [x3, x0]
  40e1b4:	ldrb	w1, [x27, x1]
  40e1b8:	cbnz	w1, 40e240 <error@@Base+0xa420>
  40e1bc:	add	x0, x0, #0x1
  40e1c0:	mov	w2, #0x1                   	// #1
  40e1c4:	cmp	x0, x4
  40e1c8:	b.ne	40e1b0 <error@@Base+0xa390>  // b.any
  40e1cc:	ldr	x20, [sp, #128]
  40e1d0:	ldr	x0, [sp, #128]
  40e1d4:	str	x0, [sp, #288]
  40e1d8:	ldr	x0, [sp, #152]
  40e1dc:	cmp	x20, x0
  40e1e0:	mov	x0, #0x0                   	// #0
  40e1e4:	b.lt	40edb0 <error@@Base+0xaf90>  // b.tstop
  40e1e8:	ldr	x1, [sp, #232]
  40e1ec:	cbz	x1, 40e1f4 <error@@Base+0xa3d4>
  40e1f0:	ldrb	w0, [x1, x0]
  40e1f4:	ldr	x1, [sp, #192]
  40e1f8:	ldrb	w0, [x1, x0]
  40e1fc:	cbnz	w0, 40e258 <error@@Base+0xa438>
  40e200:	ldr	x28, [sp, #184]
  40e204:	mov	w0, #0x1                   	// #1
  40e208:	str	w0, [sp, #116]
  40e20c:	ldr	x0, [sp, #536]
  40e210:	ldp	x23, x24, [sp, #48]
  40e214:	ldp	x25, x26, [sp, #64]
  40e218:	bl	401a20 <free@plt>
  40e21c:	ldr	x0, [x28, #152]
  40e220:	cbz	x0, 40e92c <error@@Base+0xab0c>
  40e224:	add	x0, sp, #0x160
  40e228:	bl	407f48 <error@@Base+0x4128>
  40e22c:	ldr	x0, [sp, #600]
  40e230:	bl	401a20 <free@plt>
  40e234:	ldr	x0, [sp, #568]
  40e238:	bl	401a20 <free@plt>
  40e23c:	b	40e92c <error@@Base+0xab0c>
  40e240:	cbz	w2, 40e258 <error@@Base+0xa438>
  40e244:	mov	x20, x0
  40e248:	str	x0, [sp, #288]
  40e24c:	ldr	x0, [sp, #128]
  40e250:	cmp	x0, x20
  40e254:	b.eq	40e1d8 <error@@Base+0xa3b8>  // b.none
  40e258:	ldr	w2, [sp, #144]
  40e25c:	mov	x1, x20
  40e260:	add	x0, sp, #0x160
  40e264:	bl	40aa18 <error@@Base+0x6bf8>
  40e268:	str	w0, [sp, #116]
  40e26c:	cbnz	w0, 40ecac <error@@Base+0xae8c>
  40e270:	ldr	w0, [sp, #244]
  40e274:	cmp	w0, #0x1
  40e278:	b.eq	40e294 <error@@Base+0xa474>  // b.none
  40e27c:	ldr	x0, [sp, #400]
  40e280:	cbz	x0, 40e294 <error@@Base+0xa474>
  40e284:	ldr	x0, [sp, #368]
  40e288:	ldr	w0, [x0]
  40e28c:	cmn	w0, #0x1
  40e290:	b.eq	40e738 <error@@Base+0xa918>  // b.none
  40e294:	ldr	x20, [sp, #504]
  40e298:	str	wzr, [sp, #280]
  40e29c:	ldr	x25, [sp, #424]
  40e2a0:	ldr	x19, [x20, #72]
  40e2a4:	ldrsb	w0, [x19, #104]
  40e2a8:	str	xzr, [sp, #544]
  40e2ac:	str	xzr, [sp, #552]
  40e2b0:	str	wzr, [sp, #576]
  40e2b4:	tbz	w0, #31, 40e2e8 <error@@Base+0xa4c8>
  40e2b8:	ldr	w2, [sp, #512]
  40e2bc:	sub	x1, x25, #0x1
  40e2c0:	add	x0, sp, #0x160
  40e2c4:	bl	40a7f0 <error@@Base+0x69d0>
  40e2c8:	tbnz	w0, #0, 40ec3c <error@@Base+0xae1c>
  40e2cc:	cbz	w0, 40e2e8 <error@@Base+0xa4c8>
  40e2d0:	and	w1, w0, #0x6
  40e2d4:	cmp	w1, #0x6
  40e2d8:	b.eq	40ee14 <error@@Base+0xaff4>  // b.none
  40e2dc:	tbnz	w0, #1, 40ed44 <error@@Base+0xaf24>
  40e2e0:	tbnz	w0, #2, 40ed74 <error@@Base+0xaf54>
  40e2e4:	nop
  40e2e8:	ldr	x0, [sp, #536]
  40e2ec:	cbz	x0, 40eb9c <error@@Base+0xad7c>
  40e2f0:	ldr	x1, [x20, #152]
  40e2f4:	str	x19, [x0, x25, lsl #3]
  40e2f8:	cbnz	x1, 40edbc <error@@Base+0xaf9c>
  40e2fc:	ldrb	w0, [x19, #104]
  40e300:	ldr	w24, [sp, #264]
  40e304:	str	xzr, [sp, #96]
  40e308:	mov	x26, #0xffffffffffffffff    	// #-1
  40e30c:	tbnz	w0, #4, 40ecf0 <error@@Base+0xaed0>
  40e310:	ldr	x0, [sp, #248]
  40e314:	str	x0, [sp, #136]
  40e318:	ldr	x22, [sp, #424]
  40e31c:	ldr	x0, [sp, #456]
  40e320:	cmp	x0, x22
  40e324:	b.le	40e5dc <error@@Base+0xa7bc>
  40e328:	ldr	x0, [sp, #416]
  40e32c:	add	x21, x22, #0x1
  40e330:	cmp	x21, x0
  40e334:	b.ge	40e3e4 <error@@Base+0xa5c4>  // b.tcont
  40e338:	ldr	x0, [sp, #400]
  40e33c:	cmp	x21, x0
  40e340:	b.ge	40e894 <error@@Base+0xaa74>  // b.tcont
  40e344:	ldrb	w0, [x19, #104]
  40e348:	mov	x4, x22
  40e34c:	tbnz	w0, #5, 40e418 <error@@Base+0xa5f8>
  40e350:	ldr	x0, [sp, #360]
  40e354:	add	x1, x4, #0x1
  40e358:	str	x1, [sp, #424]
  40e35c:	ldrb	w20, [x0, x4]
  40e360:	ldr	x0, [x19, #88]
  40e364:	cbz	x0, 40e864 <error@@Base+0xaa44>
  40e368:	ldr	x20, [x0, x20, lsl #3]
  40e36c:	ldr	x0, [sp, #536]
  40e370:	cbz	x0, 40e388 <error@@Base+0xa568>
  40e374:	mov	x2, x20
  40e378:	add	x1, sp, #0x160
  40e37c:	add	x0, sp, #0x118
  40e380:	bl	40d8f8 <error@@Base+0x9ad8>
  40e384:	mov	x20, x0
  40e388:	cbz	x20, 40e584 <error@@Base+0xa764>
  40e38c:	cmp	x19, x20
  40e390:	ldrb	w0, [x20, #104]
  40e394:	csel	w24, w24, wzr, eq  // eq = none
  40e398:	cmp	w24, #0x0
  40e39c:	csel	x25, x25, x21, eq  // eq = none
  40e3a0:	ldr	x22, [sp, #424]
  40e3a4:	tbz	w0, #4, 40e3c4 <error@@Base+0xa5a4>
  40e3a8:	tbnz	w0, #7, 40e7e0 <error@@Base+0xa9c0>
  40e3ac:	ldr	w0, [sp, #160]
  40e3b0:	mov	x26, x22
  40e3b4:	cbz	w0, 40e5f0 <error@@Base+0xa7d0>
  40e3b8:	mov	x0, #0x1                   	// #1
  40e3bc:	str	x0, [sp, #96]
  40e3c0:	str	xzr, [sp, #136]
  40e3c4:	ldr	x0, [sp, #456]
  40e3c8:	cmp	x0, x22
  40e3cc:	b.le	40e5dc <error@@Base+0xa7bc>
  40e3d0:	ldr	x0, [sp, #416]
  40e3d4:	add	x21, x22, #0x1
  40e3d8:	mov	x19, x20
  40e3dc:	cmp	x21, x0
  40e3e0:	b.lt	40e338 <error@@Base+0xa518>  // b.tstop
  40e3e4:	ldr	x1, [sp, #440]
  40e3e8:	cmp	x0, x1
  40e3ec:	b.ge	40e338 <error@@Base+0xa518>  // b.tcont
  40e3f0:	add	w1, w21, #0x1
  40e3f4:	add	x0, sp, #0x160
  40e3f8:	bl	407590 <error@@Base+0x3770>
  40e3fc:	str	w0, [sp, #280]
  40e400:	cbnz	w0, 40ecc0 <error@@Base+0xaea0>
  40e404:	ldrb	w0, [x19, #104]
  40e408:	ldr	x22, [sp, #424]
  40e40c:	mov	x4, x22
  40e410:	tbz	w0, #5, 40e350 <error@@Base+0xa530>
  40e414:	nop
  40e418:	ldr	x27, [x19, #16]
  40e41c:	ldr	x20, [sp, #504]
  40e420:	cmp	x27, #0x0
  40e424:	b.le	40e57c <error@@Base+0xa75c>
  40e428:	add	x22, x20, #0xd8
  40e42c:	stp	x21, x25, [sp, #208]
  40e430:	mov	x21, x4
  40e434:	str	w24, [sp, #240]
  40e438:	mov	x24, x27
  40e43c:	mov	x23, #0x0                   	// #0
  40e440:	ldr	x0, [x19, #24]
  40e444:	ldr	x25, [x20]
  40e448:	ldr	x28, [x0, x23, lsl #3]
  40e44c:	add	x0, x25, x28, lsl #4
  40e450:	ldrb	w1, [x0, #10]
  40e454:	tbz	w1, #4, 40e564 <error@@Base+0xa744>
  40e458:	ldr	w27, [x0, #8]
  40e45c:	tst	w27, #0x3ff00
  40e460:	b.eq	40e498 <error@@Base+0xa678>  // b.none
  40e464:	ldr	w2, [sp, #512]
  40e468:	mov	x1, x21
  40e46c:	add	x0, sp, #0x160
  40e470:	bl	40a7f0 <error@@Base+0x69d0>
  40e474:	ubfx	x2, x27, #8, #10
  40e478:	tbz	w27, #10, 40e7fc <error@@Base+0xa9dc>
  40e47c:	tbz	w0, #0, 40e564 <error@@Base+0xa744>
  40e480:	tbnz	w2, #3, 40e564 <error@@Base+0xa744>
  40e484:	tbz	w2, #5, 40e48c <error@@Base+0xa66c>
  40e488:	tbz	w0, #1, 40e564 <error@@Base+0xa744>
  40e48c:	tbz	w2, #7, 40e498 <error@@Base+0xa678>
  40e490:	tbz	w0, #3, 40e564 <error@@Base+0xa744>
  40e494:	nop
  40e498:	mov	x1, x22
  40e49c:	mov	x4, x21
  40e4a0:	mov	x0, x25
  40e4a4:	add	x3, sp, #0x160
  40e4a8:	mov	x2, x28
  40e4ac:	bl	40c290 <error@@Base+0x8470>
  40e4b0:	mov	w1, w0
  40e4b4:	cbz	w0, 40e55c <error@@Base+0xa73c>
  40e4b8:	ldr	w2, [sp, #576]
  40e4bc:	add	x0, sp, #0x160
  40e4c0:	ldr	x27, [sp, #424]
  40e4c4:	cmp	w2, w1
  40e4c8:	add	x27, x27, w1, sxtw
  40e4cc:	csel	w1, w2, w1, ge  // ge = tcont
  40e4d0:	str	w1, [sp, #576]
  40e4d4:	mov	x1, x27
  40e4d8:	bl	4076d0 <error@@Base+0x38b0>
  40e4dc:	str	w0, [sp, #284]
  40e4e0:	cbnz	w0, 40e8c8 <error@@Base+0xaaa8>
  40e4e4:	ldr	x0, [x20, #24]
  40e4e8:	ldr	x21, [sp, #536]
  40e4ec:	ldr	x0, [x0, x28, lsl #3]
  40e4f0:	ldr	x1, [x21, x27, lsl #3]
  40e4f4:	ldr	x3, [x20, #48]
  40e4f8:	add	x0, x0, x0, lsl #1
  40e4fc:	add	x3, x3, x0, lsl #3
  40e500:	cbz	x1, 40e808 <error@@Base+0xa9e8>
  40e504:	ldr	x1, [x1, #80]
  40e508:	mov	x2, x3
  40e50c:	add	x0, sp, #0x128
  40e510:	bl	409048 <error@@Base+0x5228>
  40e514:	str	w0, [sp, #284]
  40e518:	cbnz	w0, 40e8c8 <error@@Base+0xaaa8>
  40e51c:	ldr	w2, [sp, #512]
  40e520:	sub	x1, x27, #0x1
  40e524:	add	x0, sp, #0x160
  40e528:	bl	40a7f0 <error@@Base+0x69d0>
  40e52c:	mov	w3, w0
  40e530:	ldr	x28, [sp, #536]
  40e534:	mov	x1, x20
  40e538:	add	x2, sp, #0x128
  40e53c:	add	x0, sp, #0x11c
  40e540:	bl	4091c0 <error@@Base+0x53a0>
  40e544:	str	x0, [x28, x27, lsl #3]
  40e548:	ldr	x0, [sp, #312]
  40e54c:	bl	401a20 <free@plt>
  40e550:	ldr	x1, [sp, #536]
  40e554:	ldr	x0, [x1, x27, lsl #3]
  40e558:	cbz	x0, 40e850 <error@@Base+0xaa30>
  40e55c:	ldr	x24, [x19, #16]
  40e560:	ldr	x21, [sp, #424]
  40e564:	add	x23, x23, #0x1
  40e568:	cmp	x23, x24
  40e56c:	b.lt	40e440 <error@@Base+0xa620>  // b.tstop
  40e570:	mov	x4, x21
  40e574:	ldr	w24, [sp, #240]
  40e578:	ldp	x21, x25, [sp, #208]
  40e57c:	str	wzr, [sp, #280]
  40e580:	b	40e350 <error@@Base+0xa530>
  40e584:	ldr	w1, [sp, #280]
  40e588:	ldr	x0, [sp, #536]
  40e58c:	cbnz	w1, 40ee1c <error@@Base+0xaffc>
  40e590:	cbz	x0, 40e5dc <error@@Base+0xa7bc>
  40e594:	ldr	w1, [sp, #200]
  40e598:	ldr	w2, [sp, #96]
  40e59c:	eor	w1, w1, #0x1
  40e5a0:	tst	w1, w2
  40e5a4:	b.ne	40e5dc <error@@Base+0xa7bc>  // b.any
  40e5a8:	mov	w1, #0x0                   	// #0
  40e5ac:	ldr	x3, [sp, #424]
  40e5b0:	ldr	x2, [sp, #544]
  40e5b4:	b	40e5c4 <error@@Base+0xa7a4>
  40e5b8:	ldr	x4, [x0, x3, lsl #3]
  40e5bc:	mov	w1, #0x1                   	// #1
  40e5c0:	cbnz	x4, 40e7ac <error@@Base+0xa98c>
  40e5c4:	mov	x4, x3
  40e5c8:	add	x3, x3, #0x1
  40e5cc:	cmp	x2, x3
  40e5d0:	b.ge	40e5b8 <error@@Base+0xa798>  // b.tcont
  40e5d4:	cbz	w1, 40e5dc <error@@Base+0xa7bc>
  40e5d8:	str	x4, [sp, #424]
  40e5dc:	ldr	x1, [sp, #136]
  40e5e0:	cbz	x1, 40e5f0 <error@@Base+0xa7d0>
  40e5e4:	ldr	x0, [x1]
  40e5e8:	add	x25, x0, x25
  40e5ec:	str	x25, [x1]
  40e5f0:	cmn	x26, #0x1
  40e5f4:	b.eq	40e72c <error@@Base+0xa90c>  // b.none
  40e5f8:	cmn	x26, #0x2
  40e5fc:	b.eq	40ed4c <error@@Base+0xaf2c>  // b.none
  40e600:	ldr	x0, [sp, #104]
  40e604:	str	x26, [sp, #520]
  40e608:	ldrb	w0, [x0, #56]
  40e60c:	tbnz	w0, #4, 40e958 <error@@Base+0xab38>
  40e610:	ldr	x0, [sp, #120]
  40e614:	cmp	x0, #0x1
  40e618:	b.ls	40e96c <error@@Base+0xab4c>  // b.plast
  40e61c:	ldr	x19, [sp, #536]
  40e620:	mov	x3, x26
  40e624:	add	x0, sp, #0x160
  40e628:	ldr	x1, [x19, x26, lsl #3]
  40e62c:	add	x2, x1, #0x18
  40e630:	ldr	x1, [x1, #16]
  40e634:	bl	40b1a0 <error@@Base+0x7380>
  40e638:	mov	x20, x0
  40e63c:	ldr	x1, [sp, #184]
  40e640:	ldrb	w1, [x1, #176]
  40e644:	str	x0, [sp, #528]
  40e648:	tbnz	w1, #0, 40e65c <error@@Base+0xa83c>
  40e64c:	ldr	x0, [sp, #184]
  40e650:	ldr	x0, [x0, #152]
  40e654:	cbz	x0, 40e964 <error@@Base+0xab44>
  40e658:	ldr	x20, [sp, #528]
  40e65c:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40e660:	cmp	x26, x0
  40e664:	ldr	x22, [sp, #504]
  40e668:	b.hi	40ed28 <error@@Base+0xaf08>  // b.pmore
  40e66c:	add	x21, x26, #0x1
  40e670:	lsl	x19, x21, #3
  40e674:	mov	x0, x19
  40e678:	bl	401840 <malloc@plt>
  40e67c:	mov	x24, x0
  40e680:	cbz	x0, 40ed4c <error@@Base+0xaf2c>
  40e684:	ldr	x0, [x22, #152]
  40e688:	cbz	x0, 40e9f4 <error@@Base+0xabd4>
  40e68c:	mov	x0, x19
  40e690:	bl	401840 <malloc@plt>
  40e694:	mov	x25, x0
  40e698:	mov	x23, x0
  40e69c:	cbz	x0, 40ee48 <error@@Base+0xb028>
  40e6a0:	add	x28, sp, #0x128
  40e6a4:	lsl	x2, x21, #3
  40e6a8:	mov	w1, #0x0                   	// #0
  40e6ac:	mov	x0, x25
  40e6b0:	bl	4018b0 <memset@plt>
  40e6b4:	stp	x24, x25, [sp, #296]
  40e6b8:	mov	x1, x28
  40e6bc:	add	x0, sp, #0x160
  40e6c0:	stp	x20, x26, [sp, #312]
  40e6c4:	stp	xzr, xzr, [x28, #32]
  40e6c8:	str	xzr, [x28, #48]
  40e6cc:	bl	40da80 <error@@Base+0x9c60>
  40e6d0:	mov	w19, w0
  40e6d4:	ldr	x0, [sp, #344]
  40e6d8:	bl	401a20 <free@plt>
  40e6dc:	cbnz	w19, 40e9c4 <error@@Base+0xaba4>
  40e6e0:	ldr	x0, [x24]
  40e6e4:	cbnz	x0, 40e99c <error@@Base+0xab7c>
  40e6e8:	ldr	x0, [x25]
  40e6ec:	cbnz	x0, 40e99c <error@@Base+0xab7c>
  40e6f0:	sub	x26, x26, #0x1
  40e6f4:	cmn	x26, #0x1
  40e6f8:	b.eq	40e71c <error@@Base+0xa8fc>  // b.none
  40e6fc:	ldr	x1, [sp, #536]
  40e700:	ldr	x2, [x1, x26, lsl #3]
  40e704:	cbz	x2, 40e710 <error@@Base+0xa8f0>
  40e708:	ldrb	w0, [x2, #104]
  40e70c:	tbnz	w0, #4, 40ec7c <error@@Base+0xae5c>
  40e710:	sub	x26, x26, #0x1
  40e714:	cmn	x26, #0x1
  40e718:	b.ne	40e700 <error@@Base+0xa8e0>  // b.any
  40e71c:	mov	x0, x24
  40e720:	bl	401a20 <free@plt>
  40e724:	mov	x0, x25
  40e728:	bl	401a20 <free@plt>
  40e72c:	add	x0, sp, #0x160
  40e730:	bl	407f48 <error@@Base+0x4128>
  40e734:	ldr	x20, [sp, #288]
  40e738:	ldr	w0, [sp, #204]
  40e73c:	add	x20, x20, w0, sxtw
  40e740:	str	x20, [sp, #288]
  40e744:	ldr	x0, [sp, #168]
  40e748:	cmp	x20, x0
  40e74c:	ldr	x0, [sp, #128]
  40e750:	ccmp	x20, x0, #0x0, ge  // ge = tcont
  40e754:	b.gt	40e200 <error@@Base+0xa3e0>
  40e758:	ldr	w0, [sp, #164]
  40e75c:	cmp	w0, #0x7
  40e760:	b.ne	40e0d0 <error@@Base+0xa2b0>  // b.any
  40e764:	ldr	x0, [sp, #128]
  40e768:	mov	w2, #0x0                   	// #0
  40e76c:	cmp	x0, x20
  40e770:	mov	x0, x20
  40e774:	b.le	40e24c <error@@Base+0xa42c>
  40e778:	ldr	x5, [sp, #128]
  40e77c:	ldr	x4, [sp, #176]
  40e780:	ldr	x27, [sp, #192]
  40e784:	ldr	x3, [sp, #232]
  40e788:	ldrb	w1, [x4, x0]
  40e78c:	ldrb	w1, [x3, x1]
  40e790:	ldrb	w1, [x27, x1]
  40e794:	cbnz	w1, 40ed10 <error@@Base+0xaef0>
  40e798:	add	x0, x0, #0x1
  40e79c:	mov	w2, #0x1                   	// #1
  40e7a0:	cmp	x0, x5
  40e7a4:	b.ne	40e788 <error@@Base+0xa968>  // b.any
  40e7a8:	b	40e1cc <error@@Base+0xa3ac>
  40e7ac:	add	x1, sp, #0x160
  40e7b0:	add	x0, sp, #0x118
  40e7b4:	mov	x2, #0x0                   	// #0
  40e7b8:	str	x3, [sp, #424]
  40e7bc:	bl	40d8f8 <error@@Base+0x9ad8>
  40e7c0:	ldr	w1, [sp, #280]
  40e7c4:	cbnz	w1, 40e7d4 <error@@Base+0xa9b4>
  40e7c8:	cbnz	x0, 40ed20 <error@@Base+0xaf00>
  40e7cc:	ldr	x0, [sp, #536]
  40e7d0:	b	40e5a8 <error@@Base+0xa788>
  40e7d4:	mov	x20, x0
  40e7d8:	cbnz	x0, 40e38c <error@@Base+0xa56c>
  40e7dc:	b	40e5dc <error@@Base+0xa7bc>
  40e7e0:	ldr	x1, [x20, #16]
  40e7e4:	mov	x3, x22
  40e7e8:	add	x2, x20, #0x18
  40e7ec:	add	x0, sp, #0x160
  40e7f0:	bl	40b1a0 <error@@Base+0x7380>
  40e7f4:	cbz	x0, 40e3c4 <error@@Base+0xa5a4>
  40e7f8:	b	40e3ac <error@@Base+0xa58c>
  40e7fc:	tbz	w2, #3, 40e484 <error@@Base+0xa664>
  40e800:	tbz	w0, #0, 40e484 <error@@Base+0xa664>
  40e804:	b	40e564 <error@@Base+0xa744>
  40e808:	add	x0, sp, #0x200
  40e80c:	ldr	w2, [sp, #512]
  40e810:	ldp	x6, x7, [x3]
  40e814:	sub	x1, x27, #0x1
  40e818:	stp	x6, x7, [x0, #-216]
  40e81c:	add	x0, sp, #0x160
  40e820:	ldr	x3, [x3, #16]
  40e824:	str	x3, [sp, #312]
  40e828:	bl	40a7f0 <error@@Base+0x69d0>
  40e82c:	mov	w3, w0
  40e830:	mov	x1, x20
  40e834:	add	x2, sp, #0x128
  40e838:	add	x0, sp, #0x11c
  40e83c:	bl	4091c0 <error@@Base+0x53a0>
  40e840:	ldr	x1, [sp, #536]
  40e844:	str	x0, [x21, x27, lsl #3]
  40e848:	ldr	x0, [x1, x27, lsl #3]
  40e84c:	cbnz	x0, 40e55c <error@@Base+0xa73c>
  40e850:	ldr	w0, [sp, #284]
  40e854:	cbz	w0, 40e55c <error@@Base+0xa73c>
  40e858:	ldr	w24, [sp, #240]
  40e85c:	ldp	x21, x25, [sp, #208]
  40e860:	b	40e8d4 <error@@Base+0xaab4>
  40e864:	ldr	x22, [x19, #96]
  40e868:	cbz	x22, 40e8e4 <error@@Base+0xaac4>
  40e86c:	ldr	w2, [sp, #512]
  40e870:	add	x0, sp, #0x160
  40e874:	ldr	x1, [sp, #424]
  40e878:	sub	x1, x1, #0x1
  40e87c:	bl	40a7f0 <error@@Base+0x69d0>
  40e880:	and	x1, x20, #0xff
  40e884:	tbz	w0, #0, 40e950 <error@@Base+0xab30>
  40e888:	add	x1, x1, #0x100
  40e88c:	ldr	x20, [x22, x1, lsl #3]
  40e890:	b	40e36c <error@@Base+0xa54c>
  40e894:	ldr	x1, [sp, #440]
  40e898:	cmp	x0, x1
  40e89c:	b.ge	40e344 <error@@Base+0xa524>  // b.tcont
  40e8a0:	b	40e3f0 <error@@Base+0xa5d0>
  40e8a4:	mov	w0, #0x1                   	// #1
  40e8a8:	str	w0, [sp, #116]
  40e8ac:	ldp	x29, x30, [sp]
  40e8b0:	ldr	w0, [sp, #116]
  40e8b4:	ldp	x19, x20, [sp, #16]
  40e8b8:	ldp	x21, x22, [sp, #32]
  40e8bc:	ldp	x27, x28, [sp, #80]
  40e8c0:	add	sp, sp, #0x260
  40e8c4:	ret
  40e8c8:	ldp	x21, x25, [sp, #208]
  40e8cc:	ldr	w24, [sp, #240]
  40e8d0:	ldr	x1, [sp, #536]
  40e8d4:	str	w0, [sp, #280]
  40e8d8:	cbz	x1, 40e908 <error@@Base+0xaae8>
  40e8dc:	mov	x20, #0x0                   	// #0
  40e8e0:	b	40e374 <error@@Base+0xa554>
  40e8e4:	ldr	x0, [sp, #504]
  40e8e8:	mov	x1, x19
  40e8ec:	bl	409a78 <error@@Base+0x5c58>
  40e8f0:	tst	w0, #0xff
  40e8f4:	b.ne	40e360 <error@@Base+0xa540>  // b.any
  40e8f8:	ldr	x0, [sp, #536]
  40e8fc:	mov	w1, #0xc                   	// #12
  40e900:	str	w1, [sp, #280]
  40e904:	cbnz	x0, 40e8dc <error@@Base+0xaabc>
  40e908:	ldr	x28, [sp, #184]
  40e90c:	mov	x0, #0x0                   	// #0
  40e910:	ldp	x23, x24, [sp, #48]
  40e914:	mov	w1, #0xc                   	// #12
  40e918:	ldp	x25, x26, [sp, #64]
  40e91c:	str	w1, [sp, #116]
  40e920:	bl	401a20 <free@plt>
  40e924:	ldr	x0, [x28, #152]
  40e928:	cbnz	x0, 40e224 <error@@Base+0xa404>
  40e92c:	add	x0, sp, #0x160
  40e930:	bl	407d80 <error@@Base+0x3f60>
  40e934:	ldr	w0, [sp, #116]
  40e938:	ldp	x29, x30, [sp]
  40e93c:	ldp	x19, x20, [sp, #16]
  40e940:	ldp	x21, x22, [sp, #32]
  40e944:	ldp	x27, x28, [sp, #80]
  40e948:	add	sp, sp, #0x260
  40e94c:	ret
  40e950:	ldr	x20, [x22, x20, lsl #3]
  40e954:	b	40e36c <error@@Base+0xa54c>
  40e958:	ldr	x0, [sp, #184]
  40e95c:	ldr	x0, [x0, #152]
  40e960:	cbnz	x0, 40e978 <error@@Base+0xab58>
  40e964:	ldr	x28, [sp, #184]
  40e968:	b	40ea48 <error@@Base+0xac28>
  40e96c:	ldr	x28, [sp, #184]
  40e970:	ldr	x0, [x28, #152]
  40e974:	cbz	x0, 40ea48 <error@@Base+0xac28>
  40e978:	ldr	x19, [sp, #536]
  40e97c:	mov	x3, x26
  40e980:	add	x0, sp, #0x160
  40e984:	ldr	x1, [x19, x26, lsl #3]
  40e988:	add	x2, x1, #0x18
  40e98c:	ldr	x1, [x1, #16]
  40e990:	bl	40b1a0 <error@@Base+0x7380>
  40e994:	str	x0, [sp, #528]
  40e998:	b	40e658 <error@@Base+0xa838>
  40e99c:	mov	x3, x21
  40e9a0:	mov	x2, x25
  40e9a4:	mov	x1, x24
  40e9a8:	mov	x0, x22
  40e9ac:	bl	4096d8 <error@@Base+0x58b8>
  40e9b0:	mov	w19, w0
  40e9b4:	mov	x0, x25
  40e9b8:	bl	401a20 <free@plt>
  40e9bc:	cbz	w19, 40ea30 <error@@Base+0xac10>
  40e9c0:	mov	x23, #0x0                   	// #0
  40e9c4:	mov	x0, x24
  40e9c8:	bl	401a20 <free@plt>
  40e9cc:	mov	x0, x23
  40e9d0:	bl	401a20 <free@plt>
  40e9d4:	cmp	w19, #0x1
  40e9d8:	b.eq	40e72c <error@@Base+0xa90c>  // b.none
  40e9dc:	str	w19, [sp, #116]
  40e9e0:	ldp	x23, x24, [sp, #48]
  40e9e4:	ldp	x25, x26, [sp, #64]
  40e9e8:	ldr	x28, [sp, #184]
  40e9ec:	ldr	x0, [sp, #536]
  40e9f0:	b	40e920 <error@@Base+0xab00>
  40e9f4:	add	x2, sp, #0x200
  40e9f8:	stp	x24, xzr, [sp, #296]
  40e9fc:	add	x28, sp, #0x128
  40ea00:	stp	x20, x26, [sp, #312]
  40ea04:	mov	x1, x28
  40ea08:	add	x0, sp, #0x160
  40ea0c:	stp	xzr, xzr, [x2, #-184]
  40ea10:	str	xzr, [sp, #344]
  40ea14:	bl	40da80 <error@@Base+0x9c60>
  40ea18:	mov	w19, w0
  40ea1c:	ldr	x0, [sp, #344]
  40ea20:	bl	401a20 <free@plt>
  40ea24:	cbnz	w19, 40e9c0 <error@@Base+0xaba0>
  40ea28:	ldr	x0, [x24]
  40ea2c:	cbz	x0, 40ed68 <error@@Base+0xaf48>
  40ea30:	ldr	x0, [sp, #536]
  40ea34:	ldr	x28, [sp, #184]
  40ea38:	bl	401a20 <free@plt>
  40ea3c:	str	x26, [sp, #520]
  40ea40:	str	x20, [sp, #528]
  40ea44:	str	x24, [sp, #536]
  40ea48:	ldr	x0, [sp, #120]
  40ea4c:	cbz	x0, 40e20c <error@@Base+0xa3ec>
  40ea50:	ldr	x1, [sp, #120]
  40ea54:	ldr	x2, [sp, #256]
  40ea58:	cmp	x1, #0x1
  40ea5c:	add	x0, x2, #0x10
  40ea60:	add	x2, x2, x1, lsl #4
  40ea64:	mov	x1, #0xffffffffffffffff    	// #-1
  40ea68:	b.ls	40eef4 <error@@Base+0xb0d4>  // b.plast
  40ea6c:	nop
  40ea70:	str	x1, [x0, #8]
  40ea74:	str	x1, [x0], #16
  40ea78:	cmp	x2, x0
  40ea7c:	b.ne	40ea70 <error@@Base+0xac50>  // b.any
  40ea80:	ldr	x0, [sp, #104]
  40ea84:	ldr	x2, [sp, #256]
  40ea88:	ldrb	w0, [x0, #56]
  40ea8c:	ldr	x1, [sp, #520]
  40ea90:	stp	xzr, x1, [x2]
  40ea94:	tst	x0, #0x10
  40ea98:	ldr	x0, [sp, #120]
  40ea9c:	mov	x1, #0x0                   	// #0
  40eaa0:	ccmp	x0, #0x1, #0x4, eq  // eq = none
  40eaa4:	b.ne	40eea4 <error@@Base+0xb084>  // b.any
  40eaa8:	ldrb	w5, [sp, #492]
  40eaac:	mov	x2, #0x0                   	// #0
  40eab0:	ldr	x9, [sp, #120]
  40eab4:	ldr	x0, [sp, #256]
  40eab8:	ldr	x4, [sp, #288]
  40eabc:	ldr	x8, [sp, #376]
  40eac0:	ldp	x6, x7, [sp, #400]
  40eac4:	b	40eacc <error@@Base+0xacac>
  40eac8:	ldr	x1, [x0]
  40eacc:	cmn	x1, #0x1
  40ead0:	b.eq	40eae8 <error@@Base+0xacc8>  // b.none
  40ead4:	ldr	x3, [x0, #8]
  40ead8:	cbnz	w5, 40ee84 <error@@Base+0xb064>
  40eadc:	add	x1, x4, x1
  40eae0:	add	x3, x4, x3
  40eae4:	stp	x1, x3, [x0]
  40eae8:	add	x2, x2, #0x1
  40eaec:	add	x0, x0, #0x10
  40eaf0:	cmp	x2, x9
  40eaf4:	b.ne	40eac8 <error@@Base+0xaca8>  // b.any
  40eaf8:	ldr	x0, [sp, #224]
  40eafc:	cmp	x0, #0x0
  40eb00:	b.le	40eb30 <error@@Base+0xad10>
  40eb04:	ldr	x0, [sp, #120]
  40eb08:	ldr	x1, [sp, #224]
  40eb0c:	ldr	x3, [sp, #256]
  40eb10:	add	x2, x1, x0
  40eb14:	mov	x1, #0xffffffffffffffff    	// #-1
  40eb18:	add	x0, x3, x0, lsl #4
  40eb1c:	add	x2, x3, x2, lsl #4
  40eb20:	stp	x1, x1, [x0]
  40eb24:	add	x0, x0, #0x10
  40eb28:	cmp	x2, x0
  40eb2c:	b.ne	40eb20 <error@@Base+0xad00>  // b.any
  40eb30:	ldr	x4, [x28, #224]
  40eb34:	ldr	x0, [sp, #536]
  40eb38:	cbz	x4, 40eb90 <error@@Base+0xad70>
  40eb3c:	ldr	x1, [sp, #120]
  40eb40:	cmp	x1, #0x1
  40eb44:	b.ls	40eb90 <error@@Base+0xad70>  // b.plast
  40eb48:	ldr	x6, [sp, #256]
  40eb4c:	sub	x5, x1, #0x1
  40eb50:	mov	x1, #0x0                   	// #0
  40eb54:	add	x3, x6, #0x10
  40eb58:	ldr	x2, [x4, x1, lsl #3]
  40eb5c:	cmp	x2, x1
  40eb60:	b.eq	40eb80 <error@@Base+0xad60>  // b.none
  40eb64:	add	x2, x6, x2, lsl #4
  40eb68:	ldr	x2, [x2, #16]
  40eb6c:	str	x2, [x3]
  40eb70:	ldr	x2, [x4, x1, lsl #3]
  40eb74:	add	x2, x6, x2, lsl #4
  40eb78:	ldr	x2, [x2, #24]
  40eb7c:	str	x2, [x3, #8]
  40eb80:	add	x1, x1, #0x1
  40eb84:	add	x3, x3, #0x10
  40eb88:	cmp	x5, x1
  40eb8c:	b.ne	40eb58 <error@@Base+0xad38>  // b.any
  40eb90:	ldp	x23, x24, [sp, #48]
  40eb94:	ldp	x25, x26, [sp, #64]
  40eb98:	b	40e920 <error@@Base+0xab00>
  40eb9c:	ldrb	w0, [x19, #104]
  40eba0:	ldr	w24, [sp, #264]
  40eba4:	b	40e304 <error@@Base+0xa4e4>
  40eba8:	ldr	x0, [sp, #168]
  40ebac:	cmp	x0, x20
  40ebb0:	b.gt	40e200 <error@@Base+0xa3e0>
  40ebb4:	ldp	x5, x6, [sp, #168]
  40ebb8:	mov	x1, x20
  40ebbc:	ldr	x4, [sp, #152]
  40ebc0:	mov	w0, #0x0                   	// #0
  40ebc4:	ldr	x27, [sp, #192]
  40ebc8:	ldr	x3, [sp, #232]
  40ebcc:	nop
  40ebd0:	cmp	x1, x4
  40ebd4:	mov	x2, #0x0                   	// #0
  40ebd8:	b.ge	40ebe0 <error@@Base+0xadc0>  // b.tcont
  40ebdc:	ldrb	w2, [x6, x1]
  40ebe0:	cbz	x3, 40ebe8 <error@@Base+0xadc8>
  40ebe4:	ldrb	w2, [x3, x2]
  40ebe8:	ldrb	w2, [x27, x2]
  40ebec:	cbnz	w2, 40ec9c <error@@Base+0xae7c>
  40ebf0:	sub	x1, x1, #0x1
  40ebf4:	mov	w0, #0x1                   	// #1
  40ebf8:	cmp	x1, x5
  40ebfc:	b.ge	40ebd0 <error@@Base+0xadb0>  // b.tcont
  40ec00:	str	w0, [sp, #116]
  40ec04:	str	x1, [sp, #288]
  40ec08:	ldp	x23, x24, [sp, #48]
  40ec0c:	ldp	x25, x26, [sp, #64]
  40ec10:	ldr	x28, [sp, #184]
  40ec14:	ldr	x0, [sp, #536]
  40ec18:	b	40e920 <error@@Base+0xab00>
  40ec1c:	ldrb	w0, [x28, #176]
  40ec20:	tbnz	w0, #1, 40dfb8 <error@@Base+0xa198>
  40ec24:	str	xzr, [sp, #536]
  40ec28:	b	40dfdc <error@@Base+0xa1bc>
  40ec2c:	mov	w0, #0xc                   	// #12
  40ec30:	str	w0, [sp, #116]
  40ec34:	ldr	x0, [sp, #536]
  40ec38:	b	40e920 <error@@Base+0xab00>
  40ec3c:	ldr	x19, [x20, #80]
  40ec40:	cbnz	x19, 40e2e8 <error@@Base+0xa4c8>
  40ec44:	ldr	w0, [sp, #280]
  40ec48:	str	w0, [sp, #116]
  40ec4c:	cmp	w0, #0xc
  40ec50:	ldr	x28, [sp, #184]
  40ec54:	b.eq	40e20c <error@@Base+0xa3ec>  // b.none
  40ec58:	adrp	x3, 414000 <error@@Base+0x101e0>
  40ec5c:	add	x3, x3, #0xca8
  40ec60:	adrp	x1, 414000 <error@@Base+0x101e0>
  40ec64:	adrp	x0, 414000 <error@@Base+0x101e0>
  40ec68:	add	x3, x3, #0x30
  40ec6c:	add	x1, x1, #0xa90
  40ec70:	add	x0, x0, #0xb10
  40ec74:	mov	w2, #0x435                 	// #1077
  40ec78:	bl	401b10 <__assert_fail@plt>
  40ec7c:	ldr	x1, [x2, #16]
  40ec80:	mov	x3, x26
  40ec84:	add	x0, sp, #0x160
  40ec88:	add	x2, x2, #0x18
  40ec8c:	add	x21, x26, #0x1
  40ec90:	bl	40b1a0 <error@@Base+0x7380>
  40ec94:	mov	x20, x0
  40ec98:	b	40e6a4 <error@@Base+0xa884>
  40ec9c:	cbz	w0, 40e258 <error@@Base+0xa438>
  40eca0:	mov	x20, x1
  40eca4:	str	x1, [sp, #288]
  40eca8:	b	40e258 <error@@Base+0xa438>
  40ecac:	ldp	x23, x24, [sp, #48]
  40ecb0:	ldp	x25, x26, [sp, #64]
  40ecb4:	ldr	x28, [sp, #184]
  40ecb8:	ldr	x0, [sp, #536]
  40ecbc:	b	40e920 <error@@Base+0xab00>
  40ecc0:	cmp	w0, #0xc
  40ecc4:	ldr	x28, [sp, #184]
  40ecc8:	b.eq	40e208 <error@@Base+0xa3e8>  // b.none
  40eccc:	adrp	x3, 414000 <error@@Base+0x101e0>
  40ecd0:	add	x3, x3, #0xca8
  40ecd4:	adrp	x1, 414000 <error@@Base+0x101e0>
  40ecd8:	adrp	x0, 414000 <error@@Base+0x101e0>
  40ecdc:	add	x3, x3, #0x30
  40ece0:	add	x1, x1, #0xa90
  40ece4:	add	x0, x0, #0xb10
  40ece8:	mov	w2, #0x46c                 	// #1132
  40ecec:	bl	401b10 <__assert_fail@plt>
  40ecf0:	ldrsb	w0, [x19, #104]
  40ecf4:	tbnz	w0, #31, 40ed90 <error@@Base+0xaf70>
  40ecf8:	mov	x0, #0x1                   	// #1
  40ecfc:	str	x0, [sp, #96]
  40ed00:	ldr	w0, [sp, #160]
  40ed04:	mov	x26, x25
  40ed08:	cbnz	w0, 40e310 <error@@Base+0xa4f0>
  40ed0c:	b	40e5f0 <error@@Base+0xa7d0>
  40ed10:	cbz	w2, 40e258 <error@@Base+0xa438>
  40ed14:	mov	x20, x0
  40ed18:	str	x0, [sp, #288]
  40ed1c:	b	40e24c <error@@Base+0xa42c>
  40ed20:	mov	x20, x0
  40ed24:	b	40e38c <error@@Base+0xa56c>
  40ed28:	mov	w1, #0xc                   	// #12
  40ed2c:	mov	x0, x19
  40ed30:	str	w1, [sp, #116]
  40ed34:	ldp	x23, x24, [sp, #48]
  40ed38:	ldp	x25, x26, [sp, #64]
  40ed3c:	ldr	x28, [sp, #184]
  40ed40:	b	40e920 <error@@Base+0xab00>
  40ed44:	ldr	x19, [x20, #88]
  40ed48:	b	40ec40 <error@@Base+0xae20>
  40ed4c:	mov	w0, #0xc                   	// #12
  40ed50:	str	w0, [sp, #116]
  40ed54:	ldp	x23, x24, [sp, #48]
  40ed58:	ldp	x25, x26, [sp, #64]
  40ed5c:	ldr	x28, [sp, #184]
  40ed60:	ldr	x0, [sp, #536]
  40ed64:	b	40e920 <error@@Base+0xab00>
  40ed68:	mov	x0, x24
  40ed6c:	bl	401a20 <free@plt>
  40ed70:	b	40e72c <error@@Base+0xa90c>
  40ed74:	ldr	x2, [x19, #80]
  40ed78:	mov	w3, w0
  40ed7c:	mov	x1, x20
  40ed80:	add	x0, sp, #0x118
  40ed84:	bl	4091c0 <error@@Base+0x53a0>
  40ed88:	mov	x19, x0
  40ed8c:	b	40ec40 <error@@Base+0xae20>
  40ed90:	ldr	x1, [x19, #16]
  40ed94:	mov	x3, x25
  40ed98:	add	x2, x19, #0x18
  40ed9c:	add	x0, sp, #0x160
  40eda0:	bl	40b1a0 <error@@Base+0x7380>
  40eda4:	str	x0, [sp, #96]
  40eda8:	cbz	x0, 40e310 <error@@Base+0xa4f0>
  40edac:	b	40ecf8 <error@@Base+0xaed8>
  40edb0:	ldr	x0, [sp, #176]
  40edb4:	ldrb	w0, [x0, x20]
  40edb8:	b	40e1e8 <error@@Base+0xa3c8>
  40edbc:	add	x20, x19, #0x10
  40edc0:	add	x21, x19, #0x18
  40edc4:	mov	x1, x20
  40edc8:	mov	x2, x21
  40edcc:	add	x0, sp, #0x160
  40edd0:	mov	x3, #0x0                   	// #0
  40edd4:	bl	408920 <error@@Base+0x4b00>
  40edd8:	str	w0, [sp, #280]
  40eddc:	cbnz	w0, 40ee7c <error@@Base+0xb05c>
  40ede0:	ldrb	w0, [x19, #104]
  40ede4:	tbnz	w0, #6, 40edf0 <error@@Base+0xafd0>
  40ede8:	mov	w24, #0x0                   	// #0
  40edec:	b	40e304 <error@@Base+0xa4e4>
  40edf0:	mov	x2, x21
  40edf4:	mov	x1, x20
  40edf8:	add	x0, sp, #0x160
  40edfc:	bl	40d210 <error@@Base+0x93f0>
  40ee00:	str	w0, [sp, #280]
  40ee04:	cbnz	w0, 40ee7c <error@@Base+0xb05c>
  40ee08:	ldrb	w0, [x19, #104]
  40ee0c:	mov	w24, #0x0                   	// #0
  40ee10:	b	40e304 <error@@Base+0xa4e4>
  40ee14:	ldr	x19, [x20, #96]
  40ee18:	b	40ec40 <error@@Base+0xae20>
  40ee1c:	ldr	x28, [sp, #184]
  40ee20:	b	40e910 <error@@Base+0xaaf0>
  40ee24:	mov	w1, #0xc                   	// #12
  40ee28:	str	w1, [sp, #116]
  40ee2c:	b	40e920 <error@@Base+0xab00>
  40ee30:	str	w0, [sp, #116]
  40ee34:	ldp	x23, x24, [sp, #48]
  40ee38:	ldp	x25, x26, [sp, #64]
  40ee3c:	ldr	x28, [sp, #184]
  40ee40:	ldr	x0, [sp, #536]
  40ee44:	b	40e920 <error@@Base+0xab00>
  40ee48:	mov	w1, #0xc                   	// #12
  40ee4c:	mov	x0, x24
  40ee50:	str	w1, [sp, #116]
  40ee54:	ldr	x28, [sp, #184]
  40ee58:	bl	401a20 <free@plt>
  40ee5c:	ldp	x23, x24, [sp, #48]
  40ee60:	ldp	x25, x26, [sp, #64]
  40ee64:	ldr	x0, [sp, #536]
  40ee68:	b	40e920 <error@@Base+0xab00>
  40ee6c:	mov	w0, #0x1                   	// #1
  40ee70:	str	w0, [sp, #116]
  40ee74:	ldr	x0, [sp, #536]
  40ee78:	b	40e920 <error@@Base+0xab00>
  40ee7c:	sxtw	x26, w0
  40ee80:	b	40e5f0 <error@@Base+0xa7d0>
  40ee84:	cmp	x6, x1
  40ee88:	b.eq	40eeec <error@@Base+0xb0cc>  // b.none
  40ee8c:	ldr	x1, [x8, x1, lsl #3]
  40ee90:	str	x1, [x0]
  40ee94:	cmp	x6, x3
  40ee98:	b.eq	40eee4 <error@@Base+0xb0c4>  // b.none
  40ee9c:	ldr	x3, [x8, x3, lsl #3]
  40eea0:	b	40eadc <error@@Base+0xacbc>
  40eea4:	ldrb	w0, [x28, #176]
  40eea8:	tbz	w0, #0, 40eebc <error@@Base+0xb09c>
  40eeac:	ldr	x0, [x28, #152]
  40eeb0:	cmp	x0, #0x0
  40eeb4:	cset	w0, gt
  40eeb8:	str	w0, [sp, #268]
  40eebc:	ldrb	w4, [sp, #268]
  40eec0:	add	x1, sp, #0x160
  40eec4:	ldr	x0, [sp, #104]
  40eec8:	ldr	x2, [sp, #120]
  40eecc:	ldr	x19, [sp, #256]
  40eed0:	mov	x3, x19
  40eed4:	bl	40ca58 <error@@Base+0x8c38>
  40eed8:	cbnz	w0, 40e208 <error@@Base+0xa3e8>
  40eedc:	ldr	x1, [x19]
  40eee0:	b	40eaa8 <error@@Base+0xac88>
  40eee4:	mov	x3, x7
  40eee8:	b	40eadc <error@@Base+0xacbc>
  40eeec:	mov	x1, x7
  40eef0:	b	40ee90 <error@@Base+0xb070>
  40eef4:	ldr	x2, [sp, #256]
  40eef8:	mov	x1, #0x0                   	// #0
  40eefc:	ldr	x0, [sp, #520]
  40ef00:	stp	xzr, x0, [x2]
  40ef04:	b	40eaa8 <error@@Base+0xac88>
  40ef08:	stp	x29, x30, [sp, #-224]!
  40ef0c:	mov	x29, sp
  40ef10:	stp	x19, x20, [sp, #16]
  40ef14:	mov	x20, x0
  40ef18:	mov	x19, x2
  40ef1c:	ldr	x0, [x0, #184]
  40ef20:	stp	x21, x22, [sp, #32]
  40ef24:	lsl	x2, x2, #3
  40ef28:	stp	x23, x24, [sp, #48]
  40ef2c:	mov	x21, x3
  40ef30:	ldr	x22, [x0, x19, lsl #3]
  40ef34:	stp	x27, x28, [sp, #80]
  40ef38:	mov	x27, x1
  40ef3c:	str	x2, [sp, #96]
  40ef40:	add	x1, x0, x2
  40ef44:	str	wzr, [sp, #164]
  40ef48:	ldr	x0, [x3, #8]
  40ef4c:	ldr	x23, [x20, #152]
  40ef50:	cbz	x22, 40f310 <error@@Base+0xb4f0>
  40ef54:	cbnz	x0, 40ef8c <error@@Base+0xb16c>
  40ef58:	ldr	x0, [x27]
  40ef5c:	mov	w2, #0x0                   	// #0
  40ef60:	str	xzr, [x0, x19, lsl #3]
  40ef64:	ldr	x0, [x1]
  40ef68:	ldrb	w0, [x0, #104]
  40ef6c:	tbnz	w0, #6, 40f0ac <error@@Base+0xb28c>
  40ef70:	mov	w0, w2
  40ef74:	ldp	x19, x20, [sp, #16]
  40ef78:	ldp	x21, x22, [sp, #32]
  40ef7c:	ldp	x23, x24, [sp, #48]
  40ef80:	ldp	x27, x28, [sp, #80]
  40ef84:	ldp	x29, x30, [sp], #224
  40ef88:	ret
  40ef8c:	mov	x2, x3
  40ef90:	mov	x1, x23
  40ef94:	add	x0, sp, #0xa8
  40ef98:	str	wzr, [sp, #168]
  40ef9c:	bl	4094b8 <error@@Base+0x5698>
  40efa0:	ldr	w2, [sp, #168]
  40efa4:	cbnz	w2, 40ef70 <error@@Base+0xb150>
  40efa8:	stp	x25, x26, [sp, #64]
  40efac:	mov	x26, x0
  40efb0:	ldr	x24, [x26, #56]!
  40efb4:	cbnz	x24, 40f040 <error@@Base+0xb220>
  40efb8:	ldr	x1, [x21, #8]
  40efbc:	str	x1, [x0, #56]
  40efc0:	str	xzr, [x26, #8]
  40efc4:	lsl	x0, x1, #3
  40efc8:	bl	401840 <malloc@plt>
  40efcc:	str	x0, [x26, #16]
  40efd0:	cbz	x0, 40f01c <error@@Base+0xb1fc>
  40efd4:	ldr	x0, [x21, #8]
  40efd8:	str	wzr, [sp, #168]
  40efdc:	cmp	x0, #0x0
  40efe0:	b.gt	40eff4 <error@@Base+0xb1d4>
  40efe4:	b	40f040 <error@@Base+0xb220>
  40efe8:	ldr	x0, [x21, #8]
  40efec:	cmp	x24, x0
  40eff0:	b.ge	40f040 <error@@Base+0xb220>  // b.tcont
  40eff4:	ldr	x2, [x21, #16]
  40eff8:	mov	x0, x26
  40effc:	ldr	x1, [x23, #56]
  40f000:	ldr	x3, [x2, x24, lsl #3]
  40f004:	add	x24, x24, #0x1
  40f008:	add	x3, x3, x3, lsl #1
  40f00c:	add	x1, x1, x3, lsl #3
  40f010:	bl	408a40 <error@@Base+0x4c20>
  40f014:	str	w0, [sp, #168]
  40f018:	cbz	w0, 40efe8 <error@@Base+0xb1c8>
  40f01c:	mov	w2, #0xc                   	// #12
  40f020:	mov	w0, w2
  40f024:	ldp	x19, x20, [sp, #16]
  40f028:	ldp	x21, x22, [sp, #32]
  40f02c:	ldp	x23, x24, [sp, #48]
  40f030:	ldp	x25, x26, [sp, #64]
  40f034:	ldp	x27, x28, [sp, #80]
  40f038:	ldp	x29, x30, [sp], #224
  40f03c:	ret
  40f040:	add	x25, x22, #0x8
  40f044:	mov	x2, x26
  40f048:	mov	x1, x25
  40f04c:	mov	x0, x21
  40f050:	bl	40a438 <error@@Base+0x6618>
  40f054:	str	w0, [sp, #164]
  40f058:	mov	w2, w0
  40f05c:	cbnz	w0, 40f3f8 <error@@Base+0xb5d8>
  40f060:	ldr	x0, [x27, #40]
  40f064:	cmp	x0, #0x0
  40f068:	cbnz	x0, 40f418 <error@@Base+0xb5f8>
  40f06c:	ldr	x24, [x27]
  40f070:	mov	x2, x21
  40f074:	mov	x1, x23
  40f078:	add	x0, sp, #0xa4
  40f07c:	bl	4094b8 <error@@Base+0x5698>
  40f080:	ldr	w2, [sp, #164]
  40f084:	str	x0, [x24, x19, lsl #3]
  40f088:	cbnz	w2, 40f3f8 <error@@Base+0xb5d8>
  40f08c:	ldr	x0, [sp, #96]
  40f090:	mov	w2, #0x0                   	// #0
  40f094:	ldr	x1, [x20, #184]
  40f098:	ldp	x25, x26, [sp, #64]
  40f09c:	add	x1, x1, x0
  40f0a0:	ldr	x0, [x1]
  40f0a4:	ldrb	w0, [x0, #104]
  40f0a8:	tbz	w0, #6, 40ef70 <error@@Base+0xb150>
  40f0ac:	ldr	x4, [x20, #200]
  40f0b0:	stp	x25, x26, [sp, #64]
  40f0b4:	mov	x26, #0x0                   	// #0
  40f0b8:	mov	x2, x4
  40f0bc:	b	40f0e0 <error@@Base+0xb2c0>
  40f0c0:	asr	x0, x0, #1
  40f0c4:	ldr	x3, [x20, #216]
  40f0c8:	add	x1, x0, x0, lsl #2
  40f0cc:	add	x1, x3, x1, lsl #3
  40f0d0:	ldr	x1, [x1, #8]
  40f0d4:	cmp	x19, x1
  40f0d8:	b.gt	40f384 <error@@Base+0xb564>
  40f0dc:	mov	x2, x0
  40f0e0:	add	x0, x2, x26
  40f0e4:	cmp	x2, x26
  40f0e8:	b.gt	40f0c0 <error@@Base+0xb2a0>
  40f0ec:	cmp	x4, x26
  40f0f0:	b.le	40f378 <error@@Base+0xb558>
  40f0f4:	add	x1, x26, x26, lsl #2
  40f0f8:	ldr	x0, [x20, #216]
  40f0fc:	lsl	x1, x1, #3
  40f100:	str	x1, [sp, #136]
  40f104:	add	x0, x0, x1
  40f108:	ldr	x0, [x0, #8]
  40f10c:	cmp	x19, x0
  40f110:	b.ne	40f378 <error@@Base+0xb558>  // b.any
  40f114:	ldr	x0, [x22, #16]
  40f118:	str	xzr, [sp, #168]
  40f11c:	add	x22, x22, #0x8
  40f120:	cmp	x0, #0x0
  40f124:	ldr	x25, [x20, #152]
  40f128:	b.le	40f378 <error@@Base+0xb558>
  40f12c:	add	x0, x27, #0x30
  40f130:	mov	x24, #0x0                   	// #0
  40f134:	str	x0, [sp, #128]
  40f138:	add	x0, sp, #0xc8
  40f13c:	str	x0, [sp, #152]
  40f140:	b	40f15c <error@@Base+0xb33c>
  40f144:	cmp	w0, #0x4
  40f148:	b.eq	40f190 <error@@Base+0xb370>  // b.none
  40f14c:	ldr	x0, [x22, #8]
  40f150:	add	x24, x24, #0x1
  40f154:	cmp	x24, x0
  40f158:	b.ge	40f370 <error@@Base+0xb550>  // b.tcont
  40f15c:	ldr	x1, [x22, #16]
  40f160:	ldr	x0, [x25]
  40f164:	ldr	x21, [x1, x24, lsl #3]
  40f168:	ldr	x1, [x27, #16]
  40f16c:	add	x0, x0, x21, lsl #4
  40f170:	cmp	x21, x1
  40f174:	ldrb	w0, [x0, #8]
  40f178:	b.ne	40f144 <error@@Base+0xb324>  // b.any
  40f17c:	ldr	x1, [x27, #24]
  40f180:	cmp	x19, x1
  40f184:	b.eq	40f14c <error@@Base+0xb32c>  // b.none
  40f188:	cmp	w0, #0x4
  40f18c:	b.ne	40f14c <error@@Base+0xb32c>  // b.any
  40f190:	add	x0, x21, x21, lsl #1
  40f194:	lsl	x1, x21, #3
  40f198:	ldr	x8, [x20, #216]
  40f19c:	lsl	x0, x0, #3
  40f1a0:	stp	x1, x0, [sp, #104]
  40f1a4:	add	x0, x27, #0x28
  40f1a8:	mov	x23, x26
  40f1ac:	ldr	x1, [sp, #136]
  40f1b0:	str	x0, [sp, #120]
  40f1b4:	add	x0, x27, #0x20
  40f1b8:	str	x0, [sp, #144]
  40f1bc:	add	x28, x8, x1
  40f1c0:	b	40f2dc <error@@Base+0xb4bc>
  40f1c4:	ldr	x0, [x25, #24]
  40f1c8:	ldr	x1, [sp, #104]
  40f1cc:	ldr	x2, [x0, x1]
  40f1d0:	ldr	x0, [x27, #24]
  40f1d4:	cmp	x6, x0
  40f1d8:	b.gt	40f2c8 <error@@Base+0xb4a8>
  40f1dc:	ldr	x0, [x27]
  40f1e0:	ldr	x1, [x0, x6, lsl #3]
  40f1e4:	cbz	x1, 40f2c8 <error@@Base+0xb4a8>
  40f1e8:	ldr	x0, [x1, #16]
  40f1ec:	add	x1, x1, #0x18
  40f1f0:	bl	408050 <error@@Base+0x4230>
  40f1f4:	cbz	x0, 40f2c8 <error@@Base+0xb4a8>
  40f1f8:	mov	x5, x2
  40f1fc:	mov	x4, x19
  40f200:	ldp	x1, x2, [sp, #120]
  40f204:	mov	x3, x21
  40f208:	mov	x0, x20
  40f20c:	bl	408318 <error@@Base+0x44f8>
  40f210:	tst	w0, #0xff
  40f214:	b.ne	40f2c8 <error@@Base+0xb4a8>  // b.any
  40f218:	ldr	x0, [sp, #168]
  40f21c:	cbz	x0, 40f38c <error@@Base+0xb56c>
  40f220:	mov	x1, x23
  40f224:	add	x0, sp, #0xc8
  40f228:	stp	x21, x19, [sp, #184]
  40f22c:	bl	406ad8 <error@@Base+0x2cb8>
  40f230:	tst	w0, #0xff
  40f234:	b.eq	40f604 <error@@Base+0xb7e4>  // b.none
  40f238:	ldr	x3, [sp, #96]
  40f23c:	add	x1, sp, #0xa8
  40f240:	ldr	x2, [sp, #168]
  40f244:	mov	x0, x20
  40f248:	ldr	x28, [x2, x3]
  40f24c:	bl	40da80 <error@@Base+0x9c60>
  40f250:	mov	w2, w0
  40f254:	cbnz	w0, 40f3c0 <error@@Base+0xb5a0>
  40f258:	ldr	x1, [x27, #8]
  40f25c:	ldr	x2, [sp, #168]
  40f260:	cbz	x1, 40f27c <error@@Base+0xb45c>
  40f264:	add	x3, x19, #0x1
  40f268:	mov	x0, x25
  40f26c:	bl	4096d8 <error@@Base+0x58b8>
  40f270:	mov	w2, w0
  40f274:	cbnz	w0, 40f3c0 <error@@Base+0xb5a0>
  40f278:	ldr	x2, [sp, #168]
  40f27c:	add	x8, sp, #0xd8
  40f280:	ldr	x0, [sp, #96]
  40f284:	mov	x1, x8
  40f288:	ldr	x6, [sp, #208]
  40f28c:	str	x28, [x2, x0]
  40f290:	mov	x2, x23
  40f294:	mov	x0, x6
  40f298:	bl	408050 <error@@Base+0x4230>
  40f29c:	subs	x2, x0, #0x1
  40f2a0:	ccmp	x6, x2, #0x4, pl  // pl = nfrst
  40f2a4:	b.le	40f2bc <error@@Base+0xb49c>
  40f2a8:	sub	x6, x6, #0x1
  40f2ac:	mov	x1, x8
  40f2b0:	add	x0, sp, #0xd0
  40f2b4:	str	x6, [sp, #208]
  40f2b8:	bl	4081d0 <error@@Base+0x43b0>
  40f2bc:	ldr	x0, [x20, #216]
  40f2c0:	add	x8, x23, x23, lsl #2
  40f2c4:	add	x28, x0, x8, lsl #3
  40f2c8:	ldrb	w0, [x28, #32]
  40f2cc:	add	x23, x23, #0x1
  40f2d0:	add	x8, x28, #0x28
  40f2d4:	cbz	w0, 40f14c <error@@Base+0xb32c>
  40f2d8:	mov	x28, x8
  40f2dc:	ldr	x0, [x28]
  40f2e0:	cmp	x21, x0
  40f2e4:	b.ne	40f2c8 <error@@Base+0xb4a8>  // b.any
  40f2e8:	ldp	x1, x0, [x28, #16]
  40f2ec:	sub	x0, x0, x1
  40f2f0:	add	x6, x19, x0
  40f2f4:	cbnz	x0, 40f1c4 <error@@Base+0xb3a4>
  40f2f8:	ldr	x0, [x25, #40]
  40f2fc:	ldr	x1, [sp, #112]
  40f300:	add	x0, x0, x1
  40f304:	ldr	x0, [x0, #16]
  40f308:	ldr	x2, [x0]
  40f30c:	b	40f1d0 <error@@Base+0xb3b0>
  40f310:	ldr	x20, [x27]
  40f314:	cbnz	x0, 40f33c <error@@Base+0xb51c>
  40f318:	str	xzr, [x20, x19, lsl #3]
  40f31c:	mov	w2, #0x0                   	// #0
  40f320:	mov	w0, w2
  40f324:	ldp	x19, x20, [sp, #16]
  40f328:	ldp	x21, x22, [sp, #32]
  40f32c:	ldp	x23, x24, [sp, #48]
  40f330:	ldp	x27, x28, [sp, #80]
  40f334:	ldp	x29, x30, [sp], #224
  40f338:	ret
  40f33c:	mov	x2, x3
  40f340:	mov	x1, x23
  40f344:	add	x0, sp, #0xa4
  40f348:	bl	4094b8 <error@@Base+0x5698>
  40f34c:	ldr	w2, [sp, #164]
  40f350:	str	x0, [x20, x19, lsl #3]
  40f354:	mov	w0, w2
  40f358:	ldp	x19, x20, [sp, #16]
  40f35c:	ldp	x21, x22, [sp, #32]
  40f360:	ldp	x23, x24, [sp, #48]
  40f364:	ldp	x27, x28, [sp, #80]
  40f368:	ldp	x29, x30, [sp], #224
  40f36c:	ret
  40f370:	ldr	x0, [sp, #168]
  40f374:	cbnz	x0, 40f630 <error@@Base+0xb810>
  40f378:	mov	w2, #0x0                   	// #0
  40f37c:	ldp	x25, x26, [sp, #64]
  40f380:	b	40ef70 <error@@Base+0xb150>
  40f384:	add	x26, x0, #0x1
  40f388:	b	40f0e0 <error@@Base+0xb2c0>
  40f38c:	ldp	x0, x1, [x27]
  40f390:	stp	x0, x1, [sp, #168]
  40f394:	ldp	x2, x3, [x27, #16]
  40f398:	stp	x2, x3, [sp, #184]
  40f39c:	ldp	x2, x3, [x27, #32]
  40f3a0:	stp	x2, x3, [sp, #200]
  40f3a4:	ldp	x1, x0, [sp, #144]
  40f3a8:	ldr	x2, [x27, #48]
  40f3ac:	str	x2, [sp, #216]
  40f3b0:	bl	408fc0 <error@@Base+0x51a0>
  40f3b4:	mov	w2, w0
  40f3b8:	cbz	w0, 40f220 <error@@Base+0xb400>
  40f3bc:	nop
  40f3c0:	ldr	x0, [sp, #168]
  40f3c4:	cbz	x0, 40f3f8 <error@@Base+0xb5d8>
  40f3c8:	ldr	x0, [sp, #216]
  40f3cc:	str	w2, [sp, #96]
  40f3d0:	bl	401a20 <free@plt>
  40f3d4:	ldr	w2, [sp, #96]
  40f3d8:	ldp	x19, x20, [sp, #16]
  40f3dc:	mov	w0, w2
  40f3e0:	ldp	x21, x22, [sp, #32]
  40f3e4:	ldp	x23, x24, [sp, #48]
  40f3e8:	ldp	x25, x26, [sp, #64]
  40f3ec:	ldp	x27, x28, [sp, #80]
  40f3f0:	ldp	x29, x30, [sp], #224
  40f3f4:	ret
  40f3f8:	mov	w0, w2
  40f3fc:	ldp	x19, x20, [sp, #16]
  40f400:	ldp	x21, x22, [sp, #32]
  40f404:	ldp	x23, x24, [sp, #48]
  40f408:	ldp	x25, x26, [sp, #64]
  40f40c:	ldp	x27, x28, [sp, #80]
  40f410:	ldp	x29, x30, [sp], #224
  40f414:	ret
  40f418:	ldr	x0, [x20, #216]
  40f41c:	str	x0, [sp, #104]
  40f420:	b.le	40f4f8 <error@@Base+0xb6d8>
  40f424:	mov	x28, #0x0                   	// #0
  40f428:	ldr	x0, [x27, #48]
  40f42c:	ldr	x3, [sp, #104]
  40f430:	ldr	x0, [x0, x28, lsl #3]
  40f434:	add	x0, x0, x0, lsl #2
  40f438:	add	x1, x3, x0, lsl #3
  40f43c:	ldr	x2, [x1, #16]
  40f440:	cmp	x19, x2
  40f444:	b.le	40f4e8 <error@@Base+0xb6c8>
  40f448:	ldr	x2, [x1, #8]
  40f44c:	cmp	x19, x2
  40f450:	b.gt	40f4e8 <error@@Base+0xb6c8>
  40f454:	ldr	x2, [x3, x0, lsl #3]
  40f458:	ldr	x0, [x23]
  40f45c:	lsl	x2, x2, #4
  40f460:	ldr	x1, [x1, #24]
  40f464:	ldr	x24, [x0, x2]
  40f468:	cmp	x19, x1
  40f46c:	ldr	x6, [x21, #8]
  40f470:	b.eq	40f500 <error@@Base+0xb6e0>  // b.none
  40f474:	cmp	x6, #0x0
  40f478:	mov	x26, #0x0                   	// #0
  40f47c:	b.gt	40f494 <error@@Base+0xb674>
  40f480:	b	40f4e8 <error@@Base+0xb6c8>
  40f484:	add	x26, x26, #0x1
  40f488:	cmp	x26, x6
  40f48c:	b.ge	40f4e8 <error@@Base+0xb6c8>  // b.tcont
  40f490:	ldr	x0, [x23]
  40f494:	ldr	x1, [x21, #16]
  40f498:	ldr	x1, [x1, x26, lsl #3]
  40f49c:	lsl	x3, x1, #4
  40f4a0:	add	x2, x0, x3
  40f4a4:	ldrb	w2, [x2, #8]
  40f4a8:	sub	w2, w2, #0x8
  40f4ac:	cmp	w2, #0x1
  40f4b0:	b.hi	40f484 <error@@Base+0xb664>  // b.pmore
  40f4b4:	ldr	x0, [x0, x3]
  40f4b8:	cmp	x24, x0
  40f4bc:	b.ne	40f484 <error@@Base+0xb664>  // b.any
  40f4c0:	mov	x2, x21
  40f4c4:	mov	x3, x25
  40f4c8:	mov	x0, x23
  40f4cc:	bl	40a5e8 <error@@Base+0x67c8>
  40f4d0:	mov	w2, w0
  40f4d4:	cbnz	w0, 40f3f8 <error@@Base+0xb5d8>
  40f4d8:	ldr	x6, [x21, #8]
  40f4dc:	add	x26, x26, #0x1
  40f4e0:	cmp	x26, x6
  40f4e4:	b.lt	40f490 <error@@Base+0xb670>  // b.tstop
  40f4e8:	ldr	x0, [x27, #40]
  40f4ec:	add	x28, x28, #0x1
  40f4f0:	cmp	x28, x0
  40f4f4:	b.lt	40f428 <error@@Base+0xb608>  // b.tstop
  40f4f8:	str	wzr, [sp, #164]
  40f4fc:	b	40f06c <error@@Base+0xb24c>
  40f500:	cmp	x6, #0x0
  40f504:	b.le	40f4e8 <error@@Base+0xb6c8>
  40f508:	ldr	x10, [x21, #16]
  40f50c:	mov	x26, #0xffffffffffffffff    	// #-1
  40f510:	mov	x1, x26
  40f514:	mov	x2, x10
  40f518:	add	x11, x10, x6, lsl #3
  40f51c:	b	40f540 <error@@Base+0xb720>
  40f520:	cmp	w3, #0x9
  40f524:	b.ne	40f534 <error@@Base+0xb714>  // b.any
  40f528:	ldr	x3, [x9]
  40f52c:	cmp	x24, x3
  40f530:	csel	x26, x26, x4, ne  // ne = any
  40f534:	add	x2, x2, #0x8
  40f538:	cmp	x11, x2
  40f53c:	b.eq	40f570 <error@@Base+0xb750>  // b.none
  40f540:	ldr	x4, [x2]
  40f544:	lsl	x5, x4, #4
  40f548:	add	x9, x0, x5
  40f54c:	ldrb	w3, [x9, #8]
  40f550:	cmp	w3, #0x8
  40f554:	b.ne	40f520 <error@@Base+0xb700>  // b.any
  40f558:	ldr	x3, [x0, x5]
  40f55c:	add	x2, x2, #0x8
  40f560:	cmp	x24, x3
  40f564:	csel	x1, x1, x4, ne  // ne = any
  40f568:	cmp	x11, x2
  40f56c:	b.ne	40f540 <error@@Base+0xb720>  // b.any
  40f570:	tbz	x1, #63, 40f5d4 <error@@Base+0xb7b4>
  40f574:	tbnz	x26, #63, 40f4e8 <error@@Base+0xb6c8>
  40f578:	mov	x24, #0x0                   	// #0
  40f57c:	nop
  40f580:	ldr	x9, [x10, x24, lsl #3]
  40f584:	mov	x2, x26
  40f588:	ldr	x0, [x23, #56]
  40f58c:	add	x8, x9, x9, lsl #1
  40f590:	lsl	x8, x8, #3
  40f594:	add	x0, x0, x8
  40f598:	add	x1, x0, #0x10
  40f59c:	ldr	x0, [x0, #8]
  40f5a0:	bl	408050 <error@@Base+0x4230>
  40f5a4:	cbnz	x0, 40f5c0 <error@@Base+0xb7a0>
  40f5a8:	ldr	x0, [x23, #48]
  40f5ac:	add	x8, x0, x8
  40f5b0:	add	x1, x8, #0x10
  40f5b4:	ldr	x0, [x8, #8]
  40f5b8:	bl	408050 <error@@Base+0x4230>
  40f5bc:	cbz	x0, 40f60c <error@@Base+0xb7ec>
  40f5c0:	add	x24, x24, #0x1
  40f5c4:	cmp	x6, x24
  40f5c8:	b.le	40f4e8 <error@@Base+0xb6c8>
  40f5cc:	ldr	x10, [x21, #16]
  40f5d0:	b	40f580 <error@@Base+0xb760>
  40f5d4:	mov	x2, x21
  40f5d8:	mov	x3, x25
  40f5dc:	mov	x0, x23
  40f5e0:	bl	40a5e8 <error@@Base+0x67c8>
  40f5e4:	mov	w2, w0
  40f5e8:	cbnz	w0, 40f3f8 <error@@Base+0xb5d8>
  40f5ec:	tbnz	x26, #63, 40f4e8 <error@@Base+0xb6c8>
  40f5f0:	ldr	x6, [x21, #8]
  40f5f4:	cmp	x6, #0x0
  40f5f8:	b.le	40f4e8 <error@@Base+0xb6c8>
  40f5fc:	ldr	x10, [x21, #16]
  40f600:	b	40f578 <error@@Base+0xb758>
  40f604:	mov	w2, #0xc                   	// #12
  40f608:	b	40f3c0 <error@@Base+0xb5a0>
  40f60c:	mov	x2, x21
  40f610:	mov	x1, x9
  40f614:	mov	x3, x25
  40f618:	mov	x0, x23
  40f61c:	bl	40a5e8 <error@@Base+0x67c8>
  40f620:	mov	w2, w0
  40f624:	cbnz	w0, 40f3f8 <error@@Base+0xb5d8>
  40f628:	ldr	x6, [x21, #8]
  40f62c:	b	40f5c4 <error@@Base+0xb7a4>
  40f630:	mov	w2, #0x0                   	// #0
  40f634:	b	40f3c8 <error@@Base+0xb5a8>
  40f638:	stp	x29, x30, [sp, #-32]!
  40f63c:	mov	x9, x0
  40f640:	mov	x6, x1
  40f644:	mov	x29, sp
  40f648:	ldr	w0, [x1, #144]
  40f64c:	mov	x10, x2
  40f650:	mov	w7, w3
  40f654:	mov	x12, x4
  40f658:	and	w5, w5, #0xff
  40f65c:	cmp	w0, #0x1
  40f660:	ldr	x11, [x1, #72]
  40f664:	b.eq	40f67c <error@@Base+0xb85c>  // b.none
  40f668:	mov	x1, x11
  40f66c:	mov	x0, x6
  40f670:	bl	408008 <error@@Base+0x41e8>
  40f674:	cmp	w0, #0x1
  40f678:	b.gt	40f6bc <error@@Base+0xb89c>
  40f67c:	ldrb	w8, [x10, #8]
  40f680:	add	x7, x11, w7, sxtw
  40f684:	str	x7, [x6, #72]
  40f688:	and	w0, w8, #0xfffffffb
  40f68c:	cmp	w0, #0x1a
  40f690:	ccmp	w8, #0x1c, #0x4, ne  // ne = any
  40f694:	b.eq	40f6e4 <error@@Base+0xb8c4>  // b.none
  40f698:	cmp	w5, #0x0
  40f69c:	ccmp	w8, #0x16, #0x0, eq  // eq = none
  40f6a0:	b.eq	40f830 <error@@Base+0xba10>  // b.none
  40f6a4:	ldrb	w1, [x10]
  40f6a8:	mov	w0, #0x0                   	// #0
  40f6ac:	str	wzr, [x9]
  40f6b0:	strb	w1, [x9, #8]
  40f6b4:	ldp	x29, x30, [sp], #32
  40f6b8:	ret
  40f6bc:	ldr	x1, [x6, #16]
  40f6c0:	mov	w2, #0x1                   	// #1
  40f6c4:	str	w2, [x9]
  40f6c8:	add	x2, x11, w0, sxtw
  40f6cc:	mov	w0, #0x0                   	// #0
  40f6d0:	ldr	w1, [x1, x11, lsl #2]
  40f6d4:	str	w1, [x9, #8]
  40f6d8:	str	x2, [x6, #72]
  40f6dc:	ldp	x29, x30, [sp], #32
  40f6e0:	ret
  40f6e4:	ldr	x11, [x6, #104]
  40f6e8:	cmp	x7, x11
  40f6ec:	b.ge	40f794 <error@@Base+0xb974>  // b.tcont
  40f6f0:	ldrb	w12, [x10]
  40f6f4:	mov	x5, #0x0                   	// #0
  40f6f8:	b	40f71c <error@@Base+0xb8fc>
  40f6fc:	ldr	x0, [x9, #8]
  40f700:	strb	w8, [x0, x5]
  40f704:	add	x5, x5, #0x1
  40f708:	cmp	x5, #0x20
  40f70c:	b.eq	40f794 <error@@Base+0xb974>  // b.none
  40f710:	ldrb	w8, [x10, #8]
  40f714:	ldr	x7, [x6, #72]
  40f718:	ldr	x11, [x6, #104]
  40f71c:	cmp	w8, #0x1e
  40f720:	mov	w13, w5
  40f724:	b.eq	40f7a0 <error@@Base+0xb980>  // b.none
  40f728:	ldr	x0, [x6, #8]
  40f72c:	add	x1, x7, #0x1
  40f730:	str	x1, [x6, #72]
  40f734:	ldrb	w8, [x0, x7]
  40f738:	cmp	x11, x1
  40f73c:	b.le	40f794 <error@@Base+0xb974>
  40f740:	cmp	w12, w8
  40f744:	b.ne	40f6fc <error@@Base+0xb8dc>  // b.any
  40f748:	ldr	x0, [x6, #8]
  40f74c:	ldrb	w0, [x0, x1]
  40f750:	cmp	w0, #0x5d
  40f754:	b.ne	40f6fc <error@@Base+0xb8dc>  // b.any
  40f758:	ldr	x0, [x9, #8]
  40f75c:	add	x1, x1, #0x1
  40f760:	str	x1, [x6, #72]
  40f764:	strb	wzr, [x0, w13, sxtw]
  40f768:	ldrb	w0, [x10, #8]
  40f76c:	cmp	w0, #0x1c
  40f770:	b.eq	40f864 <error@@Base+0xba44>  // b.none
  40f774:	cmp	w0, #0x1e
  40f778:	b.eq	40f854 <error@@Base+0xba34>  // b.none
  40f77c:	cmp	w0, #0x1a
  40f780:	mov	w0, #0x0                   	// #0
  40f784:	b.ne	40f6b4 <error@@Base+0xb894>  // b.any
  40f788:	mov	w1, #0x3                   	// #3
  40f78c:	str	w1, [x9]
  40f790:	b	40f6b4 <error@@Base+0xb894>
  40f794:	mov	w0, #0x7                   	// #7
  40f798:	ldp	x29, x30, [sp], #32
  40f79c:	ret
  40f7a0:	ldrb	w0, [x6, #139]
  40f7a4:	cbz	w0, 40f728 <error@@Base+0xb908>
  40f7a8:	ldrb	w0, [x6, #140]
  40f7ac:	cbz	w0, 40f814 <error@@Base+0xb9f4>
  40f7b0:	ldr	x0, [x6, #48]
  40f7b4:	cmp	x7, x0
  40f7b8:	b.eq	40f7cc <error@@Base+0xb9ac>  // b.none
  40f7bc:	ldr	x0, [x6, #16]
  40f7c0:	ldr	w0, [x0, x7, lsl #2]
  40f7c4:	cmn	w0, #0x1
  40f7c8:	b.eq	40f728 <error@@Base+0xb908>  // b.none
  40f7cc:	ldr	x1, [x6, #24]
  40f7d0:	ldr	x0, [x6]
  40f7d4:	ldr	x2, [x1, x7, lsl #3]
  40f7d8:	ldr	x1, [x6, #40]
  40f7dc:	add	x0, x0, x2
  40f7e0:	ldrb	w8, [x0, x1]
  40f7e4:	tbnz	w8, #7, 40f728 <error@@Base+0xb908>
  40f7e8:	ldr	w0, [x6, #144]
  40f7ec:	mov	x1, #0x1                   	// #1
  40f7f0:	cmp	w0, #0x1
  40f7f4:	b.eq	40f808 <error@@Base+0xb9e8>  // b.none
  40f7f8:	mov	x1, x7
  40f7fc:	mov	x0, x6
  40f800:	bl	408008 <error@@Base+0x41e8>
  40f804:	sxtw	x1, w0
  40f808:	add	x1, x7, x1
  40f80c:	str	x1, [x6, #72]
  40f810:	b	40f738 <error@@Base+0xb918>
  40f814:	ldr	x0, [x6]
  40f818:	add	x1, x7, #0x1
  40f81c:	ldr	x2, [x6, #40]
  40f820:	add	x0, x0, x7
  40f824:	str	x1, [x6, #72]
  40f828:	ldrb	w8, [x0, x2]
  40f82c:	b	40f738 <error@@Base+0xb918>
  40f830:	mov	x2, x12
  40f834:	mov	x1, x6
  40f838:	add	x0, sp, #0x10
  40f83c:	bl	406460 <error@@Base+0x2640>
  40f840:	ldrb	w0, [sp, #24]
  40f844:	cmp	w0, #0x15
  40f848:	b.eq	40f6a4 <error@@Base+0xb884>  // b.none
  40f84c:	mov	w0, #0xb                   	// #11
  40f850:	b	40f6b4 <error@@Base+0xb894>
  40f854:	mov	w1, #0x4                   	// #4
  40f858:	mov	w0, #0x0                   	// #0
  40f85c:	str	w1, [x9]
  40f860:	b	40f6b4 <error@@Base+0xb894>
  40f864:	mov	w1, #0x2                   	// #2
  40f868:	mov	w0, #0x0                   	// #0
  40f86c:	str	w1, [x9]
  40f870:	b	40f6b4 <error@@Base+0xb894>
  40f874:	nop
  40f878:	stp	x29, x30, [sp, #-96]!
  40f87c:	mov	x29, sp
  40f880:	stp	x19, x20, [sp, #16]
  40f884:	mov	x19, x1
  40f888:	stp	x21, x22, [sp, #32]
  40f88c:	ldr	x21, [x1, #72]
  40f890:	stp	x23, x24, [sp, #48]
  40f894:	mov	x23, x0
  40f898:	ldr	x1, [x1, #104]
  40f89c:	cmp	x1, x21
  40f8a0:	b.le	40fac8 <error@@Base+0xbca8>
  40f8a4:	ldr	x24, [x19, #8]
  40f8a8:	mov	x22, x2
  40f8ac:	ldrb	w1, [x0, #10]
  40f8b0:	ldr	w0, [x19, #144]
  40f8b4:	ldrb	w20, [x24, x21]
  40f8b8:	and	w1, w1, #0xffffff9f
  40f8bc:	strb	w20, [x23]
  40f8c0:	cmp	w0, #0x1
  40f8c4:	strb	w1, [x23, #10]
  40f8c8:	b.le	40f97c <error@@Base+0xbb5c>
  40f8cc:	ldr	x1, [x19, #48]
  40f8d0:	cmp	x21, x1
  40f8d4:	b.eq	40f8e8 <error@@Base+0xbac8>  // b.none
  40f8d8:	ldr	x1, [x19, #16]
  40f8dc:	ldr	w1, [x1, x21, lsl #2]
  40f8e0:	cmn	w1, #0x1
  40f8e4:	b.eq	40fb58 <error@@Base+0xbd38>  // b.none
  40f8e8:	cmp	w20, #0x5c
  40f8ec:	b.eq	40f9c4 <error@@Base+0xbba4>  // b.none
  40f8f0:	ldr	x0, [x19, #16]
  40f8f4:	str	x25, [sp, #64]
  40f8f8:	mov	w1, #0x1                   	// #1
  40f8fc:	strb	w1, [x23, #8]
  40f900:	ldr	w25, [x0, x21, lsl #2]
  40f904:	mov	w0, w25
  40f908:	bl	401aa0 <iswalnum@plt>
  40f90c:	cmp	w25, #0x5f
  40f910:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40f914:	ldrb	w0, [x23, #10]
  40f918:	cset	w1, ne  // ne = any
  40f91c:	bfi	w0, w1, #6, #1
  40f920:	strb	w0, [x23, #10]
  40f924:	ldr	x25, [sp, #64]
  40f928:	cmp	w20, #0x2e
  40f92c:	b.eq	40fea0 <error@@Base+0xc080>  // b.none
  40f930:	b.hi	40f9f4 <error@@Base+0xbbd4>  // b.pmore
  40f934:	cmp	w20, #0x29
  40f938:	b.eq	40fe84 <error@@Base+0xc064>  // b.none
  40f93c:	b.ls	40fa2c <error@@Base+0xbc0c>  // b.plast
  40f940:	cmp	w20, #0x2a
  40f944:	b.eq	40fe90 <error@@Base+0xc070>  // b.none
  40f948:	cmp	w20, #0x2b
  40f94c:	b.ne	40fe7c <error@@Base+0xc05c>  // b.any
  40f950:	mov	x1, #0x402                 	// #1026
  40f954:	mov	w0, #0x1                   	// #1
  40f958:	tst	x22, x1
  40f95c:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40f960:	mov	w1, #0x12                  	// #18
  40f964:	strb	w1, [x23, #8]
  40f968:	ldp	x19, x20, [sp, #16]
  40f96c:	ldp	x21, x22, [sp, #32]
  40f970:	ldp	x23, x24, [sp, #48]
  40f974:	ldp	x29, x30, [sp], #96
  40f978:	ret
  40f97c:	cmp	w20, #0x5c
  40f980:	b.eq	40f9c4 <error@@Base+0xbba4>  // b.none
  40f984:	bl	401a00 <__ctype_b_loc@plt>
  40f988:	ldr	x0, [x0]
  40f98c:	ubfiz	x2, x20, #1, #8
  40f990:	cmp	w20, #0x5f
  40f994:	ldr	w1, [x23, #8]
  40f998:	ldrh	w0, [x0, x2]
  40f99c:	and	w1, w1, #0xffffff00
  40f9a0:	and	w1, w1, #0xffbfffff
  40f9a4:	and	w0, w0, #0x8
  40f9a8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40f9ac:	cset	w0, ne  // ne = any
  40f9b0:	lsl	w0, w0, #22
  40f9b4:	orr	w0, w0, #0x1
  40f9b8:	orr	w0, w0, w1
  40f9bc:	str	w0, [x23, #8]
  40f9c0:	b	40f928 <error@@Base+0xbb08>
  40f9c4:	ldr	x2, [x19, #88]
  40f9c8:	add	x1, x21, #0x1
  40f9cc:	cmp	x1, x2
  40f9d0:	b.lt	40fae8 <error@@Base+0xbcc8>  // b.tstop
  40f9d4:	mov	w1, #0x24                  	// #36
  40f9d8:	strb	w1, [x23, #8]
  40f9dc:	mov	w0, #0x1                   	// #1
  40f9e0:	ldp	x19, x20, [sp, #16]
  40f9e4:	ldp	x21, x22, [sp, #32]
  40f9e8:	ldp	x23, x24, [sp, #48]
  40f9ec:	ldp	x29, x30, [sp], #96
  40f9f0:	ret
  40f9f4:	cmp	w20, #0x7b
  40f9f8:	b.eq	40fe58 <error@@Base+0xc038>  // b.none
  40f9fc:	b.ls	40fa50 <error@@Base+0xbc30>  // b.plast
  40fa00:	cmp	w20, #0x7c
  40fa04:	b.eq	40fe6c <error@@Base+0xc04c>  // b.none
  40fa08:	cmp	w20, #0x7d
  40fa0c:	b.ne	40fe7c <error@@Base+0xc05c>  // b.any
  40fa10:	mov	x1, #0x1200                	// #4608
  40fa14:	mov	w0, #0x1                   	// #1
  40fa18:	bics	xzr, x1, x22
  40fa1c:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fa20:	mov	w1, #0x18                  	// #24
  40fa24:	strb	w1, [x23, #8]
  40fa28:	b	40f968 <error@@Base+0xbb48>
  40fa2c:	cmp	w20, #0x24
  40fa30:	b.eq	40fdf4 <error@@Base+0xbfd4>  // b.none
  40fa34:	cmp	w20, #0x28
  40fa38:	mov	w0, #0x1                   	// #1
  40fa3c:	b.ne	40fa88 <error@@Base+0xbc68>  // b.any
  40fa40:	tbz	w22, #13, 40f968 <error@@Base+0xbb48>
  40fa44:	mov	w1, #0x8                   	// #8
  40fa48:	strb	w1, [x23, #8]
  40fa4c:	b	40f968 <error@@Base+0xbb48>
  40fa50:	cmp	w20, #0x5b
  40fa54:	b.eq	40feb0 <error@@Base+0xc090>  // b.none
  40fa58:	cmp	w20, #0x5e
  40fa5c:	b.ne	40faa4 <error@@Base+0xbc84>  // b.any
  40fa60:	and	x0, x22, #0xfffff8
  40fa64:	ands	x0, x0, #0xffffffffff80000f
  40fa68:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  40fa6c:	b.ne	40fc14 <error@@Base+0xbdf4>  // b.any
  40fa70:	mov	w1, #0xc                   	// #12
  40fa74:	mov	w2, #0x10                  	// #16
  40fa78:	mov	w0, #0x1                   	// #1
  40fa7c:	str	w2, [x23]
  40fa80:	strb	w1, [x23, #8]
  40fa84:	b	40f968 <error@@Base+0xbb48>
  40fa88:	cmp	w20, #0xa
  40fa8c:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fa90:	tbz	w22, #11, 40f968 <error@@Base+0xbb48>
  40fa94:	mov	w1, #0xa                   	// #10
  40fa98:	mov	w0, #0x1                   	// #1
  40fa9c:	strb	w1, [x23, #8]
  40faa0:	b	40f968 <error@@Base+0xbb48>
  40faa4:	cmp	w20, #0x3f
  40faa8:	b.ne	40fe7c <error@@Base+0xc05c>  // b.any
  40faac:	mov	x1, #0x402                 	// #1026
  40fab0:	mov	w0, #0x1                   	// #1
  40fab4:	tst	x22, x1
  40fab8:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fabc:	mov	w1, #0x13                  	// #19
  40fac0:	strb	w1, [x23, #8]
  40fac4:	b	40f968 <error@@Base+0xbb48>
  40fac8:	mov	w1, #0x2                   	// #2
  40facc:	strb	w1, [x23, #8]
  40fad0:	mov	w0, #0x0                   	// #0
  40fad4:	ldp	x19, x20, [sp, #16]
  40fad8:	ldp	x21, x22, [sp, #32]
  40fadc:	ldp	x23, x24, [sp, #48]
  40fae0:	ldp	x29, x30, [sp], #96
  40fae4:	ret
  40fae8:	ldrb	w2, [x19, #139]
  40faec:	cbnz	w2, 40fbb4 <error@@Base+0xbd94>
  40faf0:	ldrb	w20, [x24, x1]
  40faf4:	mov	w2, #0x1                   	// #1
  40faf8:	strb	w20, [x23]
  40fafc:	strb	w2, [x23, #8]
  40fb00:	cmp	w0, #0x1
  40fb04:	b.le	40fb7c <error@@Base+0xbd5c>
  40fb08:	ldr	x2, [x19, #16]
  40fb0c:	add	x2, x2, x1, lsl #2
  40fb10:	ldr	w19, [x2]
  40fb14:	mov	w0, w19
  40fb18:	bl	401aa0 <iswalnum@plt>
  40fb1c:	cmp	w19, #0x5f
  40fb20:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40fb24:	ldrb	w0, [x23, #10]
  40fb28:	cset	w1, ne  // ne = any
  40fb2c:	bfi	w0, w1, #6, #1
  40fb30:	strb	w0, [x23, #10]
  40fb34:	sub	w0, w20, #0x27
  40fb38:	cmp	w0, #0x56
  40fb3c:	b.hi	40fbac <error@@Base+0xbd8c>  // b.pmore
  40fb40:	adrp	x1, 414000 <error@@Base+0x101e0>
  40fb44:	add	x1, x1, #0xbf8
  40fb48:	ldrh	w0, [x1, w0, uxtw #1]
  40fb4c:	adr	x1, 40fb58 <error@@Base+0xbd38>
  40fb50:	add	x0, x1, w0, sxth #2
  40fb54:	br	x0
  40fb58:	ldr	w1, [x23, #8]
  40fb5c:	mov	w2, #0x1                   	// #1
  40fb60:	movk	w2, #0x20, lsl #16
  40fb64:	mov	w0, #0x1                   	// #1
  40fb68:	and	w1, w1, #0xffffff00
  40fb6c:	and	w1, w1, #0xffdfffff
  40fb70:	orr	w1, w1, w2
  40fb74:	str	w1, [x23, #8]
  40fb78:	b	40f968 <error@@Base+0xbb48>
  40fb7c:	bl	401a00 <__ctype_b_loc@plt>
  40fb80:	ldr	x0, [x0]
  40fb84:	ubfiz	x1, x20, #1, #8
  40fb88:	cmp	w20, #0x5f
  40fb8c:	ldrb	w2, [x23, #10]
  40fb90:	ldrh	w0, [x0, x1]
  40fb94:	and	w0, w0, #0x8
  40fb98:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40fb9c:	cset	w0, ne  // ne = any
  40fba0:	bfi	w2, w0, #6, #1
  40fba4:	strb	w2, [x23, #10]
  40fba8:	b	40fb34 <error@@Base+0xbd14>
  40fbac:	mov	w0, #0x2                   	// #2
  40fbb0:	b	40f968 <error@@Base+0xbb48>
  40fbb4:	cmp	w0, #0x1
  40fbb8:	b.le	40fbec <error@@Base+0xbdcc>
  40fbbc:	ldr	x2, [x19, #16]
  40fbc0:	ldr	w3, [x2, x1, lsl #2]
  40fbc4:	add	x2, x2, x1, lsl #2
  40fbc8:	cmn	w3, #0x1
  40fbcc:	b.eq	40fecc <error@@Base+0xc0ac>  // b.none
  40fbd0:	ldr	x3, [x19, #48]
  40fbd4:	add	x21, x21, #0x2
  40fbd8:	cmp	x3, x21
  40fbdc:	b.eq	40fbec <error@@Base+0xbdcc>  // b.none
  40fbe0:	ldr	w3, [x2, #4]
  40fbe4:	cmn	w3, #0x1
  40fbe8:	b.eq	40fecc <error@@Base+0xc0ac>  // b.none
  40fbec:	ldrb	w3, [x19, #140]
  40fbf0:	ldr	x2, [x19]
  40fbf4:	ldr	x4, [x19, #40]
  40fbf8:	cbz	w3, 40fec0 <error@@Base+0xc0a0>
  40fbfc:	ldr	x3, [x19, #24]
  40fc00:	add	x2, x2, x4
  40fc04:	ldr	x3, [x3, x1, lsl #3]
  40fc08:	ldrb	w20, [x2, x3]
  40fc0c:	tbz	w20, #7, 40faf4 <error@@Base+0xbcd4>
  40fc10:	b	40faf0 <error@@Base+0xbcd0>
  40fc14:	add	x21, x24, x21
  40fc18:	tst	x22, #0x800
  40fc1c:	mov	w0, #0x1                   	// #1
  40fc20:	ldurb	w1, [x21, #-1]
  40fc24:	ccmp	w1, #0xa, #0x0, ne  // ne = any
  40fc28:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fc2c:	b	40fa70 <error@@Base+0xbc50>
  40fc30:	mov	w0, #0x2                   	// #2
  40fc34:	tbnz	w22, #14, 40f968 <error@@Base+0xbb48>
  40fc38:	sub	w1, w20, #0x31
  40fc3c:	mov	w2, #0x4                   	// #4
  40fc40:	strb	w2, [x23, #8]
  40fc44:	sxtw	x1, w1
  40fc48:	str	x1, [x23]
  40fc4c:	b	40f968 <error@@Base+0xbb48>
  40fc50:	mov	x0, #0x402                 	// #1026
  40fc54:	and	x0, x22, x0
  40fc58:	cmp	x0, #0x2
  40fc5c:	mov	w0, #0x2                   	// #2
  40fc60:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fc64:	b	40f960 <error@@Base+0xbb40>
  40fc68:	mov	w0, #0x2                   	// #2
  40fc6c:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fc70:	mov	w1, #0xc                   	// #12
  40fc74:	mov	w2, #0x9                   	// #9
  40fc78:	str	w2, [x23]
  40fc7c:	strb	w1, [x23, #8]
  40fc80:	b	40f968 <error@@Base+0xbb48>
  40fc84:	mov	w0, #0x2                   	// #2
  40fc88:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fc8c:	mov	w1, #0xc                   	// #12
  40fc90:	mov	w2, #0x6                   	// #6
  40fc94:	str	w2, [x23]
  40fc98:	strb	w1, [x23, #8]
  40fc9c:	b	40f968 <error@@Base+0xbb48>
  40fca0:	mov	w0, #0x2                   	// #2
  40fca4:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fca8:	mov	w1, #0x20                  	// #32
  40fcac:	strb	w1, [x23, #8]
  40fcb0:	b	40f968 <error@@Base+0xbb48>
  40fcb4:	mov	w0, #0x2                   	// #2
  40fcb8:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fcbc:	mov	w1, #0x22                  	// #34
  40fcc0:	strb	w1, [x23, #8]
  40fcc4:	b	40f968 <error@@Base+0xbb48>
  40fcc8:	mov	w0, #0x2                   	// #2
  40fccc:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fcd0:	mov	w1, #0xc                   	// #12
  40fcd4:	mov	w2, #0x100                 	// #256
  40fcd8:	str	w2, [x23]
  40fcdc:	strb	w1, [x23, #8]
  40fce0:	b	40f968 <error@@Base+0xbb48>
  40fce4:	mov	w0, #0x2                   	// #2
  40fce8:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fcec:	mov	w1, #0xc                   	// #12
  40fcf0:	mov	w2, #0x40                  	// #64
  40fcf4:	str	w2, [x23]
  40fcf8:	strb	w1, [x23, #8]
  40fcfc:	b	40f968 <error@@Base+0xbb48>
  40fd00:	mov	w0, #0x2                   	// #2
  40fd04:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fd08:	mov	w1, #0x21                  	// #33
  40fd0c:	strb	w1, [x23, #8]
  40fd10:	b	40f968 <error@@Base+0xbb48>
  40fd14:	mov	w0, #0x2                   	// #2
  40fd18:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fd1c:	mov	w1, #0x23                  	// #35
  40fd20:	strb	w1, [x23, #8]
  40fd24:	b	40f968 <error@@Base+0xbb48>
  40fd28:	mov	w0, #0x2                   	// #2
  40fd2c:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fd30:	mov	w1, #0xc                   	// #12
  40fd34:	mov	w2, #0x200                 	// #512
  40fd38:	str	w2, [x23]
  40fd3c:	strb	w1, [x23, #8]
  40fd40:	b	40f968 <error@@Base+0xbb48>
  40fd44:	mov	x0, #0x402                 	// #1026
  40fd48:	and	x0, x22, x0
  40fd4c:	cmp	x0, #0x2
  40fd50:	mov	w0, #0x2                   	// #2
  40fd54:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fd58:	b	40fabc <error@@Base+0xbc9c>
  40fd5c:	mov	x1, #0x8400                	// #33792
  40fd60:	mov	w0, #0x2                   	// #2
  40fd64:	tst	x22, x1
  40fd68:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fd6c:	mov	w1, #0xa                   	// #10
  40fd70:	strb	w1, [x23, #8]
  40fd74:	b	40f968 <error@@Base+0xbb48>
  40fd78:	mov	x0, #0x1200                	// #4608
  40fd7c:	and	x0, x22, x0
  40fd80:	cmp	x0, #0x200
  40fd84:	mov	w0, #0x2                   	// #2
  40fd88:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fd8c:	nop
  40fd90:	mov	w1, #0x17                  	// #23
  40fd94:	strb	w1, [x23, #8]
  40fd98:	b	40f968 <error@@Base+0xbb48>
  40fd9c:	mov	x0, #0x1200                	// #4608
  40fda0:	and	x0, x22, x0
  40fda4:	cmp	x0, #0x200
  40fda8:	mov	w0, #0x2                   	// #2
  40fdac:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fdb0:	b	40fa20 <error@@Base+0xbc00>
  40fdb4:	mov	w0, #0x2                   	// #2
  40fdb8:	tbnz	w22, #13, 40f968 <error@@Base+0xbb48>
  40fdbc:	nop
  40fdc0:	mov	w1, #0x9                   	// #9
  40fdc4:	strb	w1, [x23, #8]
  40fdc8:	b	40f968 <error@@Base+0xbb48>
  40fdcc:	mov	w0, #0x2                   	// #2
  40fdd0:	tbnz	w22, #13, 40f968 <error@@Base+0xbb48>
  40fdd4:	b	40fa44 <error@@Base+0xbc24>
  40fdd8:	mov	w0, #0x2                   	// #2
  40fddc:	tbnz	w22, #19, 40f968 <error@@Base+0xbb48>
  40fde0:	mov	w1, #0xc                   	// #12
  40fde4:	mov	w2, #0x80                  	// #128
  40fde8:	str	w2, [x23]
  40fdec:	strb	w1, [x23, #8]
  40fdf0:	b	40f968 <error@@Base+0xbb48>
  40fdf4:	tbnz	w22, #3, 40fe40 <error@@Base+0xc020>
  40fdf8:	ldr	x0, [x19, #88]
  40fdfc:	add	x21, x21, #0x1
  40fe00:	cmp	x21, x0
  40fe04:	b.eq	40fe40 <error@@Base+0xc020>  // b.none
  40fe08:	str	x21, [x19, #72]
  40fe0c:	mov	x2, x22
  40fe10:	mov	x1, x19
  40fe14:	add	x0, sp, #0x50
  40fe18:	bl	40f878 <error@@Base+0xba58>
  40fe1c:	ldr	x2, [x19, #72]
  40fe20:	mov	w0, #0x1                   	// #1
  40fe24:	ldrb	w1, [sp, #88]
  40fe28:	sub	x2, x2, #0x1
  40fe2c:	str	x2, [x19, #72]
  40fe30:	sub	w1, w1, #0x9
  40fe34:	and	w1, w1, #0xff
  40fe38:	cmp	w1, w0
  40fe3c:	b.hi	40f968 <error@@Base+0xbb48>  // b.pmore
  40fe40:	mov	w1, #0xc                   	// #12
  40fe44:	mov	w2, #0x20                  	// #32
  40fe48:	mov	w0, #0x1                   	// #1
  40fe4c:	str	w2, [x23]
  40fe50:	strb	w1, [x23, #8]
  40fe54:	b	40f968 <error@@Base+0xbb48>
  40fe58:	mov	x1, #0x1200                	// #4608
  40fe5c:	mov	w0, #0x1                   	// #1
  40fe60:	bics	xzr, x1, x22
  40fe64:	b.ne	40f968 <error@@Base+0xbb48>  // b.any
  40fe68:	b	40fd90 <error@@Base+0xbf70>
  40fe6c:	mov	x0, #0x8400                	// #33792
  40fe70:	and	x0, x22, x0
  40fe74:	cmp	x0, #0x8, lsl #12
  40fe78:	b.eq	40fa94 <error@@Base+0xbc74>  // b.none
  40fe7c:	mov	w0, #0x1                   	// #1
  40fe80:	b	40f968 <error@@Base+0xbb48>
  40fe84:	mov	w0, #0x1                   	// #1
  40fe88:	tbz	w22, #13, 40f968 <error@@Base+0xbb48>
  40fe8c:	b	40fdc0 <error@@Base+0xbfa0>
  40fe90:	mov	w1, #0xb                   	// #11
  40fe94:	mov	w0, #0x1                   	// #1
  40fe98:	strb	w1, [x23, #8]
  40fe9c:	b	40f968 <error@@Base+0xbb48>
  40fea0:	mov	w1, #0x5                   	// #5
  40fea4:	mov	w0, #0x1                   	// #1
  40fea8:	strb	w1, [x23, #8]
  40feac:	b	40f968 <error@@Base+0xbb48>
  40feb0:	mov	w1, #0x14                  	// #20
  40feb4:	mov	w0, #0x1                   	// #1
  40feb8:	strb	w1, [x23, #8]
  40febc:	b	40f968 <error@@Base+0xbb48>
  40fec0:	add	x2, x2, x1
  40fec4:	ldrb	w20, [x2, x4]
  40fec8:	b	40faf4 <error@@Base+0xbcd4>
  40fecc:	ldrb	w20, [x24, x1]
  40fed0:	mov	w0, #0x1                   	// #1
  40fed4:	strb	w20, [x23]
  40fed8:	strb	w0, [x23, #8]
  40fedc:	b	40fb10 <error@@Base+0xbcf0>
  40fee0:	stp	x29, x30, [sp, #-64]!
  40fee4:	mov	x29, sp
  40fee8:	stp	x19, x20, [sp, #16]
  40feec:	mov	x20, x0
  40fef0:	mov	x19, x1
  40fef4:	str	x23, [sp, #48]
  40fef8:	mov	x23, x2
  40fefc:	stp	x21, x22, [sp, #32]
  40ff00:	mov	x21, #0xffffffffffffffff    	// #-1
  40ff04:	mov	x22, #0x8030                	// #32816
  40ff08:	mov	x1, x20
  40ff0c:	mov	x2, x23
  40ff10:	mov	x0, x19
  40ff14:	bl	40f878 <error@@Base+0xba58>
  40ff18:	ldr	x4, [x20, #72]
  40ff1c:	ldrb	w3, [x19, #8]
  40ff20:	ldrb	w1, [x19]
  40ff24:	add	x0, x4, w0, sxtw
  40ff28:	str	x0, [x20, #72]
  40ff2c:	cmp	w3, #0x2
  40ff30:	b.eq	40ff88 <error@@Base+0xc168>  // b.none
  40ff34:	cmp	w1, #0x2c
  40ff38:	ccmp	w3, #0x18, #0x4, ne  // ne = any
  40ff3c:	b.eq	40ff8c <error@@Base+0xc16c>  // b.none
  40ff40:	cmp	w3, #0x1
  40ff44:	b.eq	40ff50 <error@@Base+0xc130>  // b.none
  40ff48:	mov	x21, #0xfffffffffffffffe    	// #-2
  40ff4c:	b	40ff08 <error@@Base+0xc0e8>
  40ff50:	sub	w0, w1, #0x30
  40ff54:	and	w2, w0, #0xff
  40ff58:	cmp	w2, #0x9
  40ff5c:	ccmn	x21, #0x2, #0x4, ls  // ls = plast
  40ff60:	b.eq	40ff48 <error@@Base+0xc128>  // b.none
  40ff64:	add	x2, x21, x21, lsl #2
  40ff68:	and	x1, x1, #0xff
  40ff6c:	cmn	x21, #0x1
  40ff70:	b.eq	40ffa4 <error@@Base+0xc184>  // b.none
  40ff74:	add	x1, x1, x2, lsl #1
  40ff78:	cmp	x1, x22
  40ff7c:	csel	x1, x1, x22, le
  40ff80:	sub	x21, x1, #0x30
  40ff84:	b	40ff08 <error@@Base+0xc0e8>
  40ff88:	mov	x21, #0xfffffffffffffffe    	// #-2
  40ff8c:	mov	x0, x21
  40ff90:	ldp	x19, x20, [sp, #16]
  40ff94:	ldp	x21, x22, [sp, #32]
  40ff98:	ldr	x23, [sp, #48]
  40ff9c:	ldp	x29, x30, [sp], #64
  40ffa0:	ret
  40ffa4:	sxtw	x21, w0
  40ffa8:	b	40ff08 <error@@Base+0xc0e8>
  40ffac:	nop
  40ffb0:	stp	x29, x30, [sp, #-272]!
  40ffb4:	mov	x29, sp
  40ffb8:	stp	x19, x20, [sp, #16]
  40ffbc:	mov	x19, x1
  40ffc0:	stp	x21, x22, [sp, #32]
  40ffc4:	mov	x22, x2
  40ffc8:	ldrb	w2, [x2, #8]
  40ffcc:	stp	x25, x26, [sp, #64]
  40ffd0:	mov	x21, x0
  40ffd4:	cmp	w2, #0x13
  40ffd8:	stp	x27, x28, [sp, #80]
  40ffdc:	mov	x27, x3
  40ffe0:	str	x5, [sp, #112]
  40ffe4:	ldr	x26, [x1]
  40ffe8:	b.hi	41012c <error@@Base+0xc30c>  // b.pmore
  40ffec:	cmp	w2, #0x11
  40fff0:	b.hi	41096c <error@@Base+0xcb4c>  // b.pmore
  40fff4:	cmp	w2, #0x8
  40fff8:	b.eq	410a0c <error@@Base+0xcbec>  // b.none
  40fffc:	b.ls	4103dc <error@@Base+0xc5bc>  // b.plast
  410000:	cmp	w2, #0xb
  410004:	b.eq	41096c <error@@Base+0xcb4c>  // b.none
  410008:	cmp	w2, #0xc
  41000c:	b.ne	4103bc <error@@Base+0xc59c>  // b.any
  410010:	stp	x23, x24, [sp, #48]
  410014:	mov	w0, #0x30f                 	// #783
  410018:	ldr	w23, [x22]
  41001c:	tst	w23, w0
  410020:	b.eq	410058 <error@@Base+0xc238>  // b.none
  410024:	ldrb	w0, [x26, #176]
  410028:	tbnz	w0, #4, 410058 <error@@Base+0xc238>
  41002c:	orr	w0, w0, #0x10
  410030:	strb	w0, [x26, #176]
  410034:	mov	w1, w0
  410038:	tbnz	w0, #3, 4111ac <error@@Base+0xd38c>
  41003c:	mov	x0, #0x7fffffe07fffffe     	// #576460743847706622
  410040:	mov	x2, #0x3ff000000000000     	// #287948901175001088
  410044:	movk	x0, #0x87ff, lsl #16
  410048:	stp	x2, x0, [x26, #184]
  41004c:	tbz	w1, #2, 411138 <error@@Base+0xd318>
  410050:	stp	xzr, xzr, [x26, #200]
  410054:	ldr	w23, [x22]
  410058:	sub	w0, w23, #0x100
  41005c:	add	x24, x26, #0x70
  410060:	tst	w0, #0xfffffeff
  410064:	add	x26, x26, #0x80
  410068:	b.ne	410b00 <error@@Base+0xcce0>  // b.any
  41006c:	cmp	w23, #0x100
  410070:	b.eq	410d9c <error@@Base+0xcf7c>  // b.none
  410074:	mov	w0, #0x5                   	// #5
  410078:	str	w0, [x22]
  41007c:	mov	x1, x26
  410080:	mov	x4, x22
  410084:	mov	x0, x24
  410088:	mov	x3, #0x0                   	// #0
  41008c:	mov	x2, #0x0                   	// #0
  410090:	bl	4084c8 <error@@Base+0x46a8>
  410094:	mov	x20, x0
  410098:	mov	w1, #0xa                   	// #10
  41009c:	str	w1, [x22]
  4100a0:	mov	x4, x22
  4100a4:	mov	x1, x26
  4100a8:	mov	x3, #0x0                   	// #0
  4100ac:	mov	x2, #0x0                   	// #0
  4100b0:	mov	x0, x24
  4100b4:	bl	4084c8 <error@@Base+0x46a8>
  4100b8:	mov	w5, #0xa                   	// #10
  4100bc:	mov	x19, x0
  4100c0:	mov	x1, x26
  4100c4:	mov	x0, x24
  4100c8:	mov	x3, x19
  4100cc:	add	x4, sp, #0xf0
  4100d0:	mov	x2, x20
  4100d4:	strb	w5, [sp, #248]
  4100d8:	bl	4084c8 <error@@Base+0x46a8>
  4100dc:	str	x0, [sp, #96]
  4100e0:	cmp	x20, #0x0
  4100e4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4100e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4100ec:	b.eq	4106a4 <error@@Base+0xc884>  // b.none
  4100f0:	mov	x1, x21
  4100f4:	mov	x2, x27
  4100f8:	mov	x0, x22
  4100fc:	bl	40f878 <error@@Base+0xba58>
  410100:	ldr	x1, [x21, #72]
  410104:	ldp	x23, x24, [sp, #48]
  410108:	add	x0, x1, w0, sxtw
  41010c:	str	x0, [x21, #72]
  410110:	ldp	x19, x20, [sp, #16]
  410114:	ldp	x21, x22, [sp, #32]
  410118:	ldp	x25, x26, [sp, #64]
  41011c:	ldp	x27, x28, [sp, #80]
  410120:	ldr	x0, [sp, #96]
  410124:	ldp	x29, x30, [sp], #272
  410128:	ret
  41012c:	cmp	w2, #0x21
  410130:	b.hi	410568 <error@@Base+0xc748>  // b.pmore
  410134:	cmp	w2, #0x1f
  410138:	b.hi	4109ec <error@@Base+0xcbcc>  // b.pmore
  41013c:	cmp	w2, #0x17
  410140:	b.eq	410968 <error@@Base+0xcb48>  // b.none
  410144:	cmp	w2, #0x18
  410148:	b.ne	41042c <error@@Base+0xc60c>  // b.any
  41014c:	mov	w0, #0x1                   	// #1
  410150:	strb	w0, [x22, #8]
  410154:	mov	x4, x22
  410158:	add	x1, x26, #0x80
  41015c:	add	x0, x26, #0x70
  410160:	mov	x3, #0x0                   	// #0
  410164:	mov	x2, #0x0                   	// #0
  410168:	bl	4084c8 <error@@Base+0x46a8>
  41016c:	str	x0, [sp, #96]
  410170:	cbz	x0, 4106a8 <error@@Base+0xc888>
  410174:	stp	x23, x24, [sp, #48]
  410178:	mov	x2, x27
  41017c:	mov	x1, x21
  410180:	mov	x0, x22
  410184:	bl	40f878 <error@@Base+0xba58>
  410188:	ldr	x23, [x21, #72]
  41018c:	ldrb	w1, [x22, #8]
  410190:	cmp	w1, #0x12
  410194:	sub	w2, w1, #0x12
  410198:	cset	w19, eq  // eq = none
  41019c:	add	x23, x23, w0, sxtw
  4101a0:	cmp	w1, #0x17
  4101a4:	str	x23, [x21, #72]
  4101a8:	and	w2, w2, #0xff
  4101ac:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  4101b0:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  4101b4:	b.hi	410940 <error@@Base+0xcb20>  // b.pmore
  4101b8:	adrp	x0, 406000 <error@@Base+0x21e0>
  4101bc:	add	x0, x0, #0x5d0
  4101c0:	str	x0, [sp, #120]
  4101c4:	cmp	w1, #0x17
  4101c8:	ldp	x24, x25, [x22]
  4101cc:	b.eq	410358 <error@@Base+0xc538>  // b.none
  4101d0:	cmp	w1, #0x13
  4101d4:	mov	x2, x27
  4101d8:	mov	x1, x21
  4101dc:	mov	x0, x22
  4101e0:	mov	x20, #0xffffffffffffffff    	// #-1
  4101e4:	cneg	x20, x20, eq  // eq = none
  4101e8:	bl	40f878 <error@@Base+0xba58>
  4101ec:	ldr	x1, [x21, #72]
  4101f0:	add	x0, x1, w0, sxtw
  4101f4:	str	x0, [x21, #72]
  4101f8:	ldr	x0, [sp, #96]
  4101fc:	cbz	x0, 410794 <error@@Base+0xc974>
  410200:	ldr	x28, [sp, #96]
  410204:	cbnz	w19, 410918 <error@@Base+0xcaf8>
  410208:	mov	x19, #0x0                   	// #0
  41020c:	mov	x25, #0x0                   	// #0
  410210:	ldrb	w0, [x28, #48]
  410214:	cmp	w0, #0x11
  410218:	b.eq	410780 <error@@Base+0xc960>  // b.none
  41021c:	cmn	x20, #0x1
  410220:	mov	x2, x28
  410224:	cset	w6, eq  // eq = none
  410228:	add	x23, x26, #0x70
  41022c:	add	w6, w6, #0xa
  410230:	add	x24, x26, #0x80
  410234:	mov	x0, x23
  410238:	mov	x1, x24
  41023c:	add	x4, sp, #0xf0
  410240:	mov	x3, #0x0                   	// #0
  410244:	strb	w6, [sp, #248]
  410248:	bl	4084c8 <error@@Base+0x46a8>
  41024c:	mov	x2, x0
  410250:	cbz	x0, 410750 <error@@Base+0xc930>
  410254:	add	x19, x19, #0x2
  410258:	cmp	x19, x20
  41025c:	b.gt	4102d4 <error@@Base+0xc4b4>
  410260:	mov	x0, x28
  410264:	mov	x1, x26
  410268:	str	x2, [sp, #104]
  41026c:	bl	4085a8 <error@@Base+0x4788>
  410270:	ldr	x2, [sp, #104]
  410274:	mov	w5, #0x10                  	// #16
  410278:	mov	x28, x0
  41027c:	mov	x3, x0
  410280:	add	x4, sp, #0xf0
  410284:	mov	x1, x24
  410288:	mov	x0, x23
  41028c:	strb	w5, [sp, #248]
  410290:	bl	4084c8 <error@@Base+0x46a8>
  410294:	mov	x2, x0
  410298:	cmp	x28, #0x0
  41029c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4102a0:	b.eq	410750 <error@@Base+0xc930>  // b.none
  4102a4:	mov	w5, #0xa                   	// #10
  4102a8:	add	x4, sp, #0xf0
  4102ac:	mov	x1, x24
  4102b0:	mov	x0, x23
  4102b4:	mov	x3, #0x0                   	// #0
  4102b8:	strb	w5, [sp, #248]
  4102bc:	bl	4084c8 <error@@Base+0x46a8>
  4102c0:	mov	x2, x0
  4102c4:	cbz	x0, 410750 <error@@Base+0xc930>
  4102c8:	add	x19, x19, #0x1
  4102cc:	cmp	x19, x20
  4102d0:	b.le	410260 <error@@Base+0xc440>
  4102d4:	cbz	x25, 4108c8 <error@@Base+0xcaa8>
  4102d8:	mov	w5, #0x10                  	// #16
  4102dc:	mov	x3, x2
  4102e0:	mov	x1, x24
  4102e4:	mov	x2, x25
  4102e8:	mov	x0, x23
  4102ec:	add	x4, sp, #0xf0
  4102f0:	strb	w5, [sp, #248]
  4102f4:	bl	4084c8 <error@@Base+0x46a8>
  4102f8:	ldr	x1, [sp, #112]
  4102fc:	ldr	w1, [x1]
  410300:	cbnz	w1, 4103b4 <error@@Base+0xc594>
  410304:	str	x0, [sp, #96]
  410308:	ldrb	w1, [x22, #8]
  41030c:	cmp	w1, #0xb
  410310:	cset	w3, eq  // eq = none
  410314:	cmp	w1, #0x17
  410318:	cset	w2, eq  // eq = none
  41031c:	tbz	w27, #24, 41032c <error@@Base+0xc50c>
  410320:	cmp	w3, #0x0
  410324:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  410328:	b.ne	4108d0 <error@@Base+0xcab0>  // b.any
  41032c:	subs	w0, w1, #0x12
  410330:	cset	w19, eq  // eq = none
  410334:	cmp	w3, #0x0
  410338:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  41033c:	and	w0, w0, #0xff
  410340:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  410344:	b.hi	410940 <error@@Base+0xcb20>  // b.pmore
  410348:	cmp	w1, #0x17
  41034c:	ldp	x24, x25, [x22]
  410350:	ldr	x23, [x21, #72]
  410354:	b.ne	4101d0 <error@@Base+0xc3b0>  // b.any
  410358:	mov	x2, x27
  41035c:	mov	x1, x22
  410360:	mov	x0, x21
  410364:	bl	40fee0 <error@@Base+0xc0c0>
  410368:	mov	x19, x0
  41036c:	cmn	x0, #0x1
  410370:	b.eq	4107a8 <error@@Base+0xc988>  // b.none
  410374:	cmn	x0, #0x2
  410378:	b.eq	410390 <error@@Base+0xc570>  // b.none
  41037c:	ldrb	w0, [x22, #8]
  410380:	cmp	w0, #0x18
  410384:	b.eq	410868 <error@@Base+0xca48>  // b.none
  410388:	cmp	w0, #0x1
  41038c:	b.eq	41088c <error@@Base+0xca6c>  // b.none
  410390:	tbz	w27, #21, 410f8c <error@@Base+0xd16c>
  410394:	str	x23, [x21, #72]
  410398:	mov	w1, #0x1                   	// #1
  41039c:	stp	x24, x25, [x22]
  4103a0:	strb	w1, [x22, #8]
  4103a4:	ldr	x1, [sp, #112]
  4103a8:	ldr	x0, [sp, #96]
  4103ac:	ldr	w1, [x1]
  4103b0:	cbz	w1, 410304 <error@@Base+0xc4e4>
  4103b4:	cbnz	x0, 410304 <error@@Base+0xc4e4>
  4103b8:	b	4108ac <error@@Base+0xca8c>
  4103bc:	cmp	w2, #0x9
  4103c0:	b.ne	4105a8 <error@@Base+0xc788>  // b.any
  4103c4:	tbnz	w27, #17, 41014c <error@@Base+0xc32c>
  4103c8:	ldr	x1, [sp, #112]
  4103cc:	mov	w0, #0x10                  	// #16
  4103d0:	str	xzr, [sp, #96]
  4103d4:	str	w0, [x1]
  4103d8:	b	410110 <error@@Base+0xc2f0>
  4103dc:	cmp	w2, #0x4
  4103e0:	b.eq	410984 <error@@Base+0xcb64>  // b.none
  4103e4:	cmp	w2, #0x5
  4103e8:	b.ne	4105c8 <error@@Base+0xc7a8>  // b.any
  4103ec:	mov	x4, x22
  4103f0:	add	x1, x26, #0x80
  4103f4:	add	x0, x26, #0x70
  4103f8:	mov	x3, #0x0                   	// #0
  4103fc:	mov	x2, #0x0                   	// #0
  410400:	bl	4084c8 <error@@Base+0x46a8>
  410404:	str	x0, [sp, #96]
  410408:	cbz	x0, 4106a8 <error@@Base+0xc888>
  41040c:	ldr	w0, [x26, #180]
  410410:	stp	x23, x24, [sp, #48]
  410414:	cmp	w0, #0x1
  410418:	b.le	410178 <error@@Base+0xc358>
  41041c:	ldrb	w0, [x26, #176]
  410420:	orr	w0, w0, #0x2
  410424:	strb	w0, [x26, #176]
  410428:	b	410178 <error@@Base+0xc358>
  41042c:	cmp	w2, #0x14
  410430:	b.ne	4105a8 <error@@Base+0xc788>  // b.any
  410434:	mov	x1, #0x1                   	// #1
  410438:	mov	x0, #0x20                  	// #32
  41043c:	str	xzr, [sp, #152]
  410440:	bl	4018c0 <calloc@plt>
  410444:	mov	x1, #0x1                   	// #1
  410448:	mov	x19, x0
  41044c:	mov	x0, #0x50                  	// #80
  410450:	bl	4018c0 <calloc@plt>
  410454:	cmp	x19, #0x0
  410458:	mov	x20, x0
  41045c:	cset	w0, eq  // eq = none
  410460:	cmp	x20, #0x0
  410464:	csinc	w0, w0, wzr, ne  // ne = any
  410468:	cbnz	w0, 410b80 <error@@Base+0xcd60>
  41046c:	mov	x1, x21
  410470:	mov	x2, x27
  410474:	mov	x0, x22
  410478:	bl	406460 <error@@Base+0x2640>
  41047c:	ldrb	w1, [x22, #8]
  410480:	mov	w28, w0
  410484:	cmp	w1, #0x2
  410488:	b.eq	410fa8 <error@@Base+0xd188>  // b.none
  41048c:	str	wzr, [sp, #120]
  410490:	cmp	w1, #0x19
  410494:	b.eq	410b28 <error@@Base+0xcd08>  // b.none
  410498:	stp	x23, x24, [sp, #48]
  41049c:	cmp	w1, #0x15
  4104a0:	b.ne	4104ac <error@@Base+0xc68c>  // b.any
  4104a4:	mov	w0, #0x1                   	// #1
  4104a8:	strb	w0, [x22, #8]
  4104ac:	add	x23, sp, #0xd0
  4104b0:	mov	w5, #0x1                   	// #1
  4104b4:	mov	w24, #0x3                   	// #3
  4104b8:	stp	xzr, xzr, [sp, #96]
  4104bc:	mov	w3, w28
  4104c0:	mov	x4, x27
  4104c4:	mov	x2, x22
  4104c8:	mov	x1, x21
  4104cc:	add	x0, sp, #0xa0
  4104d0:	str	w24, [sp, #160]
  4104d4:	str	x23, [sp, #168]
  4104d8:	bl	40f638 <error@@Base+0xb818>
  4104dc:	cbnz	w0, 410d90 <error@@Base+0xcf70>
  4104e0:	mov	x1, x21
  4104e4:	mov	x2, x27
  4104e8:	mov	x0, x22
  4104ec:	bl	406460 <error@@Base+0x2640>
  4104f0:	ldr	w1, [sp, #160]
  4104f4:	mov	w28, w0
  4104f8:	sub	w0, w1, #0x2
  4104fc:	tst	w0, #0xfffffffd
  410500:	b.eq	410518 <error@@Base+0xc6f8>  // b.none
  410504:	ldrb	w0, [x22, #8]
  410508:	cmp	w0, #0x2
  41050c:	b.eq	410c64 <error@@Base+0xce44>  // b.none
  410510:	cmp	w0, #0x16
  410514:	b.eq	410dcc <error@@Base+0xcfac>  // b.none
  410518:	cmp	w1, #0x2
  41051c:	b.eq	410c28 <error@@Base+0xce08>  // b.none
  410520:	b.hi	410ba4 <error@@Base+0xcd84>  // b.pmore
  410524:	cbz	w1, 410c44 <error@@Base+0xce24>
  410528:	ldr	x1, [x20, #40]
  41052c:	ldr	x2, [sp, #96]
  410530:	ldr	x0, [x20]
  410534:	cmp	x1, x2
  410538:	b.eq	411050 <error@@Base+0xd230>  // b.none
  41053c:	add	x2, x1, #0x1
  410540:	str	x2, [x20, #40]
  410544:	ldr	w2, [sp, #168]
  410548:	str	w2, [x0, x1, lsl #2]
  41054c:	ldrb	w0, [x22, #8]
  410550:	cmp	w0, #0x2
  410554:	b.eq	410c64 <error@@Base+0xce44>  // b.none
  410558:	cmp	w0, #0x15
  41055c:	b.eq	410cc0 <error@@Base+0xcea0>  // b.none
  410560:	mov	w5, #0x0                   	// #0
  410564:	b	4104bc <error@@Base+0xc69c>
  410568:	cmp	w2, #0x23
  41056c:	b.hi	4106bc <error@@Base+0xc89c>  // b.pmore
  410570:	ldr	x1, [x0, #120]
  410574:	adrp	x3, 414000 <error@@Base+0x101e0>
  410578:	adrp	x2, 414000 <error@@Base+0x101e0>
  41057c:	add	x3, x3, #0x2c8
  410580:	add	x2, x2, #0xad8
  410584:	cset	w4, eq  // eq = none
  410588:	mov	x0, x26
  41058c:	bl	40bc28 <error@@Base+0x7e08>
  410590:	ldr	x1, [sp, #112]
  410594:	str	x0, [sp, #96]
  410598:	ldr	w1, [x1]
  41059c:	cmp	w1, #0x0
  4105a0:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4105a4:	b.ne	410174 <error@@Base+0xc354>  // b.any
  4105a8:	str	xzr, [sp, #96]
  4105ac:	ldp	x19, x20, [sp, #16]
  4105b0:	ldp	x21, x22, [sp, #32]
  4105b4:	ldp	x25, x26, [sp, #64]
  4105b8:	ldp	x27, x28, [sp, #80]
  4105bc:	ldr	x0, [sp, #96]
  4105c0:	ldp	x29, x30, [sp], #272
  4105c4:	ret
  4105c8:	cmp	w2, #0x1
  4105cc:	b.ne	4105a8 <error@@Base+0xc788>  // b.any
  4105d0:	add	x20, x26, #0x70
  4105d4:	stp	x23, x24, [sp, #48]
  4105d8:	add	x23, x26, #0x80
  4105dc:	mov	x0, x20
  4105e0:	mov	x1, x23
  4105e4:	mov	x4, x22
  4105e8:	mov	x3, #0x0                   	// #0
  4105ec:	mov	x2, #0x0                   	// #0
  4105f0:	bl	4084c8 <error@@Base+0x46a8>
  4105f4:	str	x0, [sp, #96]
  4105f8:	cbz	x0, 4106a4 <error@@Base+0xc884>
  4105fc:	ldr	w0, [x26, #180]
  410600:	mov	w24, #0x10                  	// #16
  410604:	cmp	w0, #0x1
  410608:	b.le	410178 <error@@Base+0xc358>
  41060c:	nop
  410610:	ldr	x0, [x21, #72]
  410614:	ldr	x1, [x21, #104]
  410618:	cmp	x1, x0
  41061c:	b.le	410178 <error@@Base+0xc358>
  410620:	ldr	x1, [x21, #48]
  410624:	cmp	x0, x1
  410628:	b.eq	410178 <error@@Base+0xc358>  // b.none
  41062c:	ldr	x1, [x21, #16]
  410630:	ldr	w0, [x1, x0, lsl #2]
  410634:	cmn	w0, #0x1
  410638:	b.ne	410178 <error@@Base+0xc358>  // b.any
  41063c:	mov	x2, x27
  410640:	mov	x1, x21
  410644:	mov	x0, x22
  410648:	bl	40f878 <error@@Base+0xba58>
  41064c:	ldr	x6, [x21, #72]
  410650:	mov	w5, w0
  410654:	mov	x4, x22
  410658:	mov	x1, x23
  41065c:	mov	x3, #0x0                   	// #0
  410660:	mov	x2, #0x0                   	// #0
  410664:	add	x5, x6, w5, sxtw
  410668:	str	x5, [x21, #72]
  41066c:	mov	x0, x20
  410670:	bl	4084c8 <error@@Base+0x46a8>
  410674:	mov	x19, x0
  410678:	ldr	x2, [sp, #96]
  41067c:	mov	x3, x0
  410680:	add	x4, sp, #0xf0
  410684:	mov	x1, x23
  410688:	mov	x0, x20
  41068c:	strb	w24, [sp, #248]
  410690:	bl	4084c8 <error@@Base+0x46a8>
  410694:	str	x0, [sp, #96]
  410698:	cmp	x19, #0x0
  41069c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4106a0:	b.ne	410610 <error@@Base+0xc7f0>  // b.any
  4106a4:	ldp	x23, x24, [sp, #48]
  4106a8:	mov	w0, #0xc                   	// #12
  4106ac:	ldr	x1, [sp, #112]
  4106b0:	str	xzr, [sp, #96]
  4106b4:	str	w0, [x1]
  4106b8:	b	410110 <error@@Base+0xc2f0>
  4106bc:	cmp	w2, #0x24
  4106c0:	b.ne	4105a8 <error@@Base+0xc788>  // b.any
  4106c4:	ldr	x1, [sp, #112]
  4106c8:	mov	w0, #0x5                   	// #5
  4106cc:	str	xzr, [sp, #96]
  4106d0:	str	w0, [x1]
  4106d4:	b	410110 <error@@Base+0xc2f0>
  4106d8:	cmp	x19, #0x0
  4106dc:	b.le	4112d8 <error@@Base+0xd4b8>
  4106e0:	cmp	x19, #0x1
  4106e4:	b.eq	4112cc <error@@Base+0xd4ac>  // b.none
  4106e8:	ldr	x28, [sp, #96]
  4106ec:	add	x0, x26, #0x70
  4106f0:	add	x24, x26, #0x80
  4106f4:	mov	x23, #0x2                   	// #2
  4106f8:	mov	x25, x28
  4106fc:	str	x0, [sp, #104]
  410700:	b	410710 <error@@Base+0xc8f0>
  410704:	add	x23, x23, #0x1
  410708:	cmp	x19, x23
  41070c:	b.lt	410920 <error@@Base+0xcb00>  // b.tstop
  410710:	mov	x0, x28
  410714:	mov	x1, x26
  410718:	bl	4085a8 <error@@Base+0x4788>
  41071c:	mov	x28, x0
  410720:	mov	x3, x0
  410724:	mov	w5, #0x10                  	// #16
  410728:	ldr	x0, [sp, #104]
  41072c:	mov	x2, x25
  410730:	add	x4, sp, #0xf0
  410734:	mov	x1, x24
  410738:	strb	w5, [sp, #248]
  41073c:	bl	4084c8 <error@@Base+0x46a8>
  410740:	mov	x25, x0
  410744:	cmp	x28, #0x0
  410748:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41074c:	b.ne	410704 <error@@Base+0xc8e4>  // b.any
  410750:	adrp	x1, 407000 <error@@Base+0x31e0>
  410754:	add	x19, x1, #0x800
  410758:	ldr	x1, [sp, #112]
  41075c:	mov	w0, #0xc                   	// #12
  410760:	str	w0, [x1]
  410764:	ldr	x0, [sp, #96]
  410768:	mov	x1, x19
  41076c:	mov	x2, #0x0                   	// #0
  410770:	str	xzr, [sp, #96]
  410774:	bl	4068a0 <error@@Base+0x2a80>
  410778:	ldp	x23, x24, [sp, #48]
  41077c:	b	410110 <error@@Base+0xc2f0>
  410780:	ldr	x2, [x28, #40]
  410784:	mov	x0, x28
  410788:	ldr	x1, [sp, #120]
  41078c:	bl	4068a0 <error@@Base+0x2a80>
  410790:	b	41021c <error@@Base+0xc3fc>
  410794:	ldr	x0, [sp, #112]
  410798:	ldr	w0, [x0]
  41079c:	cbnz	w0, 4108b4 <error@@Base+0xca94>
  4107a0:	str	xzr, [sp, #96]
  4107a4:	b	410308 <error@@Base+0xc4e8>
  4107a8:	ldrb	w0, [x22, #8]
  4107ac:	cmp	w0, #0x1
  4107b0:	b.ne	4108a0 <error@@Base+0xca80>  // b.any
  4107b4:	ldrb	w0, [x22]
  4107b8:	cmp	w0, #0x2c
  4107bc:	b.ne	4108a0 <error@@Base+0xca80>  // b.any
  4107c0:	mov	x19, #0x0                   	// #0
  4107c4:	mov	x2, x27
  4107c8:	mov	x1, x22
  4107cc:	mov	x0, x21
  4107d0:	bl	40fee0 <error@@Base+0xc0c0>
  4107d4:	mov	x20, x0
  4107d8:	cmn	x0, #0x2
  4107dc:	b.eq	410390 <error@@Base+0xc570>  // b.none
  4107e0:	cmp	x19, x0
  4107e4:	ccmn	x0, #0x1, #0x4, gt
  4107e8:	b.ne	4108a0 <error@@Base+0xca80>  // b.any
  4107ec:	ldrb	w0, [x22, #8]
  4107f0:	cmp	w0, #0x18
  4107f4:	b.ne	4108a0 <error@@Base+0xca80>  // b.any
  4107f8:	cmn	x20, #0x1
  4107fc:	b.ne	41086c <error@@Base+0xca4c>  // b.any
  410800:	mov	x0, #0x7fff                	// #32767
  410804:	cmp	x19, x0
  410808:	cset	x0, gt
  41080c:	cbnz	x0, 41087c <error@@Base+0xca5c>
  410810:	mov	x1, x21
  410814:	mov	x2, x27
  410818:	mov	x0, x22
  41081c:	bl	40f878 <error@@Base+0xba58>
  410820:	ldr	x1, [x21, #72]
  410824:	ldr	x3, [sp, #96]
  410828:	add	x0, x1, w0, sxtw
  41082c:	str	x0, [x21, #72]
  410830:	cbz	x3, 410794 <error@@Base+0xc974>
  410834:	orr	x0, x19, x20
  410838:	cbnz	x0, 4106d8 <error@@Base+0xc8b8>
  41083c:	adrp	x1, 407000 <error@@Base+0x31e0>
  410840:	add	x19, x1, #0x800
  410844:	mov	x1, x19
  410848:	mov	x0, x3
  41084c:	mov	x2, #0x0                   	// #0
  410850:	bl	4068a0 <error@@Base+0x2a80>
  410854:	ldr	x0, [sp, #112]
  410858:	ldr	w0, [x0]
  41085c:	cbnz	w0, 410764 <error@@Base+0xc944>
  410860:	str	xzr, [sp, #96]
  410864:	b	410308 <error@@Base+0xc4e8>
  410868:	mov	x20, x19
  41086c:	mov	x0, #0x7fff                	// #32767
  410870:	cmp	x20, x0
  410874:	cset	x0, gt
  410878:	cbz	x0, 410810 <error@@Base+0xc9f0>
  41087c:	ldr	x1, [sp, #112]
  410880:	mov	w0, #0xf                   	// #15
  410884:	str	w0, [x1]
  410888:	b	4108ac <error@@Base+0xca8c>
  41088c:	ldrb	w0, [x22]
  410890:	cmp	w0, #0x2c
  410894:	b.eq	4107c4 <error@@Base+0xc9a4>  // b.none
  410898:	tbnz	w27, #21, 410394 <error@@Base+0xc574>
  41089c:	nop
  4108a0:	ldr	x1, [sp, #112]
  4108a4:	mov	w0, #0xa                   	// #10
  4108a8:	str	w0, [x1]
  4108ac:	ldr	x0, [sp, #96]
  4108b0:	cbnz	x0, 4111dc <error@@Base+0xd3bc>
  4108b4:	str	xzr, [sp, #96]
  4108b8:	ldp	x23, x24, [sp, #48]
  4108bc:	b	4105ac <error@@Base+0xc78c>
  4108c0:	mov	x2, x25
  4108c4:	nop
  4108c8:	str	x2, [sp, #96]
  4108cc:	b	410308 <error@@Base+0xc4e8>
  4108d0:	ldr	x0, [sp, #96]
  4108d4:	cbz	x0, 410960 <error@@Base+0xcb40>
  4108d8:	adrp	x1, 407000 <error@@Base+0x31e0>
  4108dc:	mov	x2, #0x0                   	// #0
  4108e0:	add	x1, x1, #0x800
  4108e4:	bl	4068a0 <error@@Base+0x2a80>
  4108e8:	ldp	x23, x24, [sp, #48]
  4108ec:	mov	w0, #0xd                   	// #13
  4108f0:	ldr	x1, [sp, #112]
  4108f4:	str	xzr, [sp, #96]
  4108f8:	ldp	x19, x20, [sp, #16]
  4108fc:	str	w0, [x1]
  410900:	ldp	x21, x22, [sp, #32]
  410904:	ldp	x25, x26, [sp, #64]
  410908:	ldp	x27, x28, [sp, #80]
  41090c:	ldr	x0, [sp, #96]
  410910:	ldp	x29, x30, [sp], #272
  410914:	ret
  410918:	mov	x25, x28
  41091c:	mov	x19, #0x1                   	// #1
  410920:	cmp	x20, x19
  410924:	b.eq	4108c0 <error@@Base+0xcaa0>  // b.none
  410928:	mov	x0, x28
  41092c:	mov	x1, x26
  410930:	bl	4085a8 <error@@Base+0x4788>
  410934:	mov	x28, x0
  410938:	cbnz	x0, 410210 <error@@Base+0xc3f0>
  41093c:	b	410750 <error@@Base+0xc930>
  410940:	ldp	x19, x20, [sp, #16]
  410944:	ldp	x21, x22, [sp, #32]
  410948:	ldp	x23, x24, [sp, #48]
  41094c:	ldp	x25, x26, [sp, #64]
  410950:	ldp	x27, x28, [sp, #80]
  410954:	ldr	x0, [sp, #96]
  410958:	ldp	x29, x30, [sp], #272
  41095c:	ret
  410960:	ldp	x23, x24, [sp, #48]
  410964:	b	4108ec <error@@Base+0xcacc>
  410968:	tbnz	w3, #24, 4108ec <error@@Base+0xcacc>
  41096c:	tbnz	w27, #5, 4108ec <error@@Base+0xcacc>
  410970:	tbnz	w27, #4, 410c78 <error@@Base+0xce58>
  410974:	cmp	w2, #0x9
  410978:	b.ne	41014c <error@@Base+0xc32c>  // b.any
  41097c:	tbnz	w27, #17, 41014c <error@@Base+0xc32c>
  410980:	b	4103c8 <error@@Base+0xc5a8>
  410984:	ldr	x2, [x22]
  410988:	mov	w0, #0x1                   	// #1
  41098c:	ldr	x1, [x26, #168]
  410990:	lsl	w0, w0, w2
  410994:	sxtw	x0, w0
  410998:	tst	x0, x1
  41099c:	b.eq	410fd8 <error@@Base+0xd1b8>  // b.none
  4109a0:	ldr	x1, [x26, #160]
  4109a4:	mov	x4, x22
  4109a8:	mov	x3, #0x0                   	// #0
  4109ac:	mov	x2, #0x0                   	// #0
  4109b0:	orr	x0, x1, x0
  4109b4:	str	x0, [x26, #160]
  4109b8:	add	x1, x26, #0x80
  4109bc:	add	x0, x26, #0x70
  4109c0:	bl	4084c8 <error@@Base+0x46a8>
  4109c4:	str	x0, [sp, #96]
  4109c8:	cbz	x0, 4106a8 <error@@Base+0xc888>
  4109cc:	ldr	x1, [x26, #152]
  4109d0:	stp	x23, x24, [sp, #48]
  4109d4:	ldrb	w0, [x26, #176]
  4109d8:	add	x1, x1, #0x1
  4109dc:	str	x1, [x26, #152]
  4109e0:	orr	w0, w0, #0x2
  4109e4:	strb	w0, [x26, #176]
  4109e8:	b	410178 <error@@Base+0xc358>
  4109ec:	cmp	w2, #0x21
  4109f0:	adrp	x3, 414000 <error@@Base+0x101e0>
  4109f4:	adrp	x2, 414000 <error@@Base+0x101e0>
  4109f8:	cset	w4, eq  // eq = none
  4109fc:	add	x3, x3, #0xb38
  410a00:	add	x2, x2, #0xac8
  410a04:	ldr	x1, [x0, #120]
  410a08:	b	410588 <error@@Base+0xc768>
  410a0c:	ldr	x20, [x19, #48]
  410a10:	orr	x2, x3, #0x800000
  410a14:	mov	x1, x0
  410a18:	mov	x0, x22
  410a1c:	add	x3, x20, #0x1
  410a20:	str	x3, [x19, #48]
  410a24:	str	x4, [sp, #96]
  410a28:	bl	40f878 <error@@Base+0xba58>
  410a2c:	ldr	x3, [x21, #72]
  410a30:	mov	x2, #0x0                   	// #0
  410a34:	ldrb	w1, [x22, #8]
  410a38:	add	x0, x3, w0, sxtw
  410a3c:	str	x0, [x21, #72]
  410a40:	cmp	w1, #0x9
  410a44:	b.ne	410a80 <error@@Base+0xcc60>  // b.any
  410a48:	cmp	x20, #0x8
  410a4c:	b.ls	410ae4 <error@@Base+0xccc4>  // b.plast
  410a50:	mov	w5, #0x11                  	// #17
  410a54:	add	x4, sp, #0xf0
  410a58:	add	x1, x26, #0x80
  410a5c:	add	x0, x26, #0x70
  410a60:	mov	x3, #0x0                   	// #0
  410a64:	strb	w5, [sp, #248]
  410a68:	bl	4084c8 <error@@Base+0x46a8>
  410a6c:	str	x0, [sp, #96]
  410a70:	cbz	x0, 4106a8 <error@@Base+0xc888>
  410a74:	stp	x23, x24, [sp, #48]
  410a78:	str	x20, [x0, #40]
  410a7c:	b	410178 <error@@Base+0xc358>
  410a80:	mov	x1, x19
  410a84:	mov	x2, x22
  410a88:	ldr	x4, [sp, #96]
  410a8c:	mov	x3, x27
  410a90:	ldr	x19, [sp, #112]
  410a94:	mov	x0, x21
  410a98:	add	x4, x4, #0x1
  410a9c:	mov	x5, x19
  410aa0:	bl	411498 <error@@Base+0xd678>
  410aa4:	ldr	w1, [x19]
  410aa8:	mov	x2, x0
  410aac:	cbnz	w1, 4105a8 <error@@Base+0xc788>
  410ab0:	ldrb	w1, [x22, #8]
  410ab4:	cmp	w1, #0x9
  410ab8:	b.eq	410a48 <error@@Base+0xcc28>  // b.none
  410abc:	cbz	x0, 410ad0 <error@@Base+0xccb0>
  410ac0:	adrp	x1, 407000 <error@@Base+0x31e0>
  410ac4:	mov	x2, #0x0                   	// #0
  410ac8:	add	x1, x1, #0x800
  410acc:	bl	4068a0 <error@@Base+0x2a80>
  410ad0:	ldr	x1, [sp, #112]
  410ad4:	mov	w0, #0x8                   	// #8
  410ad8:	str	xzr, [sp, #96]
  410adc:	str	w0, [x1]
  410ae0:	b	4105ac <error@@Base+0xc78c>
  410ae4:	mov	w0, #0x1                   	// #1
  410ae8:	ldr	x1, [x26, #168]
  410aec:	lsl	w0, w0, w20
  410af0:	sxtw	x0, w0
  410af4:	orr	x0, x1, x0
  410af8:	str	x0, [x26, #168]
  410afc:	b	410a50 <error@@Base+0xcc30>
  410b00:	mov	x1, x26
  410b04:	mov	x0, x24
  410b08:	mov	x4, x22
  410b0c:	mov	x3, #0x0                   	// #0
  410b10:	mov	x2, #0x0                   	// #0
  410b14:	bl	4084c8 <error@@Base+0x46a8>
  410b18:	str	x0, [sp, #96]
  410b1c:	cbnz	x0, 4100f0 <error@@Base+0xc2d0>
  410b20:	ldp	x23, x24, [sp, #48]
  410b24:	b	4106a8 <error@@Base+0xc888>
  410b28:	ldrb	w0, [x20, #32]
  410b2c:	orr	w0, w0, #0x1
  410b30:	strb	w0, [x20, #32]
  410b34:	tbz	w27, #8, 410b44 <error@@Base+0xcd24>
  410b38:	ldr	x0, [x19]
  410b3c:	orr	x0, x0, #0x400
  410b40:	str	x0, [x19]
  410b44:	ldr	x3, [x21, #72]
  410b48:	mov	x1, x21
  410b4c:	mov	x2, x27
  410b50:	mov	x0, x22
  410b54:	add	x7, x3, w28, sxtw
  410b58:	str	x7, [x21, #72]
  410b5c:	bl	406460 <error@@Base+0x2640>
  410b60:	mov	w28, w0
  410b64:	ldrb	w1, [x22, #8]
  410b68:	cmp	w1, #0x2
  410b6c:	b.eq	410fa8 <error@@Base+0xd188>  // b.none
  410b70:	mov	w0, #0x1                   	// #1
  410b74:	stp	x23, x24, [sp, #48]
  410b78:	str	w0, [sp, #120]
  410b7c:	b	41049c <error@@Base+0xc67c>
  410b80:	mov	x0, x19
  410b84:	str	xzr, [sp, #96]
  410b88:	bl	401a20 <free@plt>
  410b8c:	mov	x0, x20
  410b90:	bl	401a20 <free@plt>
  410b94:	ldr	x1, [sp, #112]
  410b98:	mov	w0, #0xc                   	// #12
  410b9c:	str	w0, [x1]
  410ba0:	b	410110 <error@@Base+0xc2f0>
  410ba4:	cmp	w1, #0x3
  410ba8:	b.ne	410bf0 <error@@Base+0xcdd0>  // b.any
  410bac:	ldr	x1, [sp, #168]
  410bb0:	mov	x0, x19
  410bb4:	bl	40b440 <error@@Base+0x7620>
  410bb8:	ldr	x1, [sp, #112]
  410bbc:	str	w0, [x1]
  410bc0:	cbz	w0, 41054c <error@@Base+0xc72c>
  410bc4:	ldp	x23, x24, [sp, #48]
  410bc8:	mov	x0, x19
  410bcc:	bl	401a20 <free@plt>
  410bd0:	mov	x0, x20
  410bd4:	bl	407790 <error@@Base+0x3970>
  410bd8:	ldr	x0, [sp, #112]
  410bdc:	ldr	w0, [x0]
  410be0:	cbnz	w0, 4105a8 <error@@Base+0xc788>
  410be4:	stp	x23, x24, [sp, #48]
  410be8:	str	xzr, [sp, #96]
  410bec:	b	410178 <error@@Base+0xc358>
  410bf0:	cmp	w1, #0x4
  410bf4:	b.ne	4111b8 <error@@Base+0xd398>  // b.any
  410bf8:	ldr	x0, [x21, #120]
  410bfc:	mov	x1, x19
  410c00:	ldr	x5, [sp, #168]
  410c04:	mov	x6, x27
  410c08:	add	x4, sp, #0x98
  410c0c:	add	x3, x20, #0x48
  410c10:	add	x2, x20, #0x18
  410c14:	bl	40b4a0 <error@@Base+0x7680>
  410c18:	ldr	x1, [sp, #112]
  410c1c:	str	w0, [x1]
  410c20:	cbz	w0, 41054c <error@@Base+0xc72c>
  410c24:	b	410bc4 <error@@Base+0xcda4>
  410c28:	ldr	x1, [sp, #168]
  410c2c:	mov	x0, x19
  410c30:	bl	40b440 <error@@Base+0x7620>
  410c34:	ldr	x1, [sp, #112]
  410c38:	str	w0, [x1]
  410c3c:	cbz	w0, 41054c <error@@Base+0xc72c>
  410c40:	b	410bc4 <error@@Base+0xcda4>
  410c44:	ldrb	w1, [sp, #168]
  410c48:	mov	x0, #0x1                   	// #1
  410c4c:	ubfx	x2, x1, #6, #2
  410c50:	lsl	x1, x0, x1
  410c54:	ldr	x0, [x19, x2, lsl #3]
  410c58:	orr	x0, x0, x1
  410c5c:	str	x0, [x19, x2, lsl #3]
  410c60:	b	41054c <error@@Base+0xc72c>
  410c64:	ldr	x1, [sp, #112]
  410c68:	mov	w0, #0x7                   	// #7
  410c6c:	ldp	x23, x24, [sp, #48]
  410c70:	str	w0, [x1]
  410c74:	b	410bc8 <error@@Base+0xcda8>
  410c78:	mov	x2, x27
  410c7c:	mov	x1, x21
  410c80:	mov	x0, x22
  410c84:	str	x4, [sp, #96]
  410c88:	bl	40f878 <error@@Base+0xba58>
  410c8c:	mov	w6, w0
  410c90:	ldr	x7, [x21, #72]
  410c94:	mov	x3, x27
  410c98:	ldr	x4, [sp, #96]
  410c9c:	mov	x2, x22
  410ca0:	ldr	x5, [sp, #112]
  410ca4:	add	x6, x7, w6, sxtw
  410ca8:	str	x6, [x21, #72]
  410cac:	mov	x1, x19
  410cb0:	mov	x0, x21
  410cb4:	bl	40ffb0 <error@@Base+0xc190>
  410cb8:	str	x0, [sp, #96]
  410cbc:	b	410110 <error@@Base+0xc2f0>
  410cc0:	ldr	x0, [x21, #72]
  410cc4:	add	x7, x0, w28, sxtw
  410cc8:	ldr	w0, [sp, #120]
  410ccc:	str	x7, [x21, #72]
  410cd0:	cbz	w0, 410cf0 <error@@Base+0xced0>
  410cd4:	mov	x0, #0x0                   	// #0
  410cd8:	ldr	x1, [x19, x0, lsl #3]
  410cdc:	mvn	x1, x1
  410ce0:	str	x1, [x19, x0, lsl #3]
  410ce4:	add	x0, x0, #0x1
  410ce8:	cmp	x0, #0x4
  410cec:	b.ne	410cd8 <error@@Base+0xceb8>  // b.any
  410cf0:	ldr	w2, [x26, #180]
  410cf4:	cmp	w2, #0x1
  410cf8:	b.le	410d20 <error@@Base+0xcf00>
  410cfc:	ldr	x3, [x26, #120]
  410d00:	mov	x0, #0x0                   	// #0
  410d04:	ldr	x1, [x19, x0]
  410d08:	ldr	x4, [x3, x0]
  410d0c:	and	x1, x1, x4
  410d10:	str	x1, [x19, x0]
  410d14:	add	x0, x0, #0x8
  410d18:	cmp	x0, #0x20
  410d1c:	b.ne	410d04 <error@@Base+0xcee4>  // b.any
  410d20:	ldr	x0, [x20, #40]
  410d24:	cbnz	x0, 410fec <error@@Base+0xd1cc>
  410d28:	ldr	x0, [x20, #48]
  410d2c:	cbnz	x0, 410fec <error@@Base+0xd1cc>
  410d30:	ldr	x0, [x20, #56]
  410d34:	cbnz	x0, 410fec <error@@Base+0xd1cc>
  410d38:	ldr	x0, [x20, #64]
  410d3c:	cbnz	x0, 410fec <error@@Base+0xd1cc>
  410d40:	cmp	w2, #0x1
  410d44:	b.le	410d58 <error@@Base+0xcf38>
  410d48:	ldr	x0, [x20, #72]
  410d4c:	cbnz	x0, 410fec <error@@Base+0xd1cc>
  410d50:	ldrb	w0, [x20, #32]
  410d54:	tbnz	w0, #0, 410fec <error@@Base+0xd1cc>
  410d58:	mov	x0, x20
  410d5c:	bl	407790 <error@@Base+0x3970>
  410d60:	mov	w5, #0x3                   	// #3
  410d64:	mov	x4, x23
  410d68:	add	x1, x26, #0x80
  410d6c:	add	x0, x26, #0x70
  410d70:	mov	x3, #0x0                   	// #0
  410d74:	mov	x2, #0x0                   	// #0
  410d78:	str	x19, [sp, #208]
  410d7c:	strb	w5, [sp, #216]
  410d80:	bl	4084c8 <error@@Base+0x46a8>
  410d84:	str	x0, [sp, #96]
  410d88:	cbnz	x0, 410178 <error@@Base+0xc358>
  410d8c:	mov	w0, #0xc                   	// #12
  410d90:	ldr	x1, [sp, #112]
  410d94:	str	w0, [x1]
  410d98:	b	410bc4 <error@@Base+0xcda4>
  410d9c:	mov	w0, #0x6                   	// #6
  410da0:	str	w0, [x22]
  410da4:	mov	x1, x26
  410da8:	mov	x4, x22
  410dac:	mov	x0, x24
  410db0:	mov	x3, #0x0                   	// #0
  410db4:	mov	x2, #0x0                   	// #0
  410db8:	bl	4084c8 <error@@Base+0x46a8>
  410dbc:	mov	w1, #0x9                   	// #9
  410dc0:	mov	x20, x0
  410dc4:	str	w1, [x22]
  410dc8:	b	4100a0 <error@@Base+0xc280>
  410dcc:	ldr	x3, [x21, #72]
  410dd0:	mov	x1, x21
  410dd4:	mov	x2, x27
  410dd8:	add	x0, sp, #0xc0
  410ddc:	add	x3, x3, w28, sxtw
  410de0:	str	x3, [x21, #72]
  410de4:	bl	406460 <error@@Base+0x2640>
  410de8:	mov	w3, w0
  410dec:	ldrb	w1, [sp, #200]
  410df0:	cmp	w1, #0x2
  410df4:	b.eq	410c64 <error@@Base+0xce44>  // b.none
  410df8:	cmp	w1, #0x15
  410dfc:	b.eq	410fb8 <error@@Base+0xd198>  // b.none
  410e00:	add	x6, sp, #0xf0
  410e04:	mov	x4, x27
  410e08:	add	x2, sp, #0xc0
  410e0c:	mov	x1, x21
  410e10:	add	x0, sp, #0xb0
  410e14:	mov	w5, #0x1                   	// #1
  410e18:	str	w24, [sp, #176]
  410e1c:	str	x6, [sp, #184]
  410e20:	bl	40f638 <error@@Base+0xb818>
  410e24:	cbnz	w0, 410d90 <error@@Base+0xcf70>
  410e28:	mov	x2, x27
  410e2c:	mov	x1, x21
  410e30:	mov	x0, x22
  410e34:	bl	406460 <error@@Base+0x2640>
  410e38:	ldr	w1, [x26, #180]
  410e3c:	mov	w28, w0
  410e40:	ldr	w2, [sp, #160]
  410e44:	cmp	w1, #0x2
  410e48:	sub	w0, w2, #0x2
  410e4c:	csel	x25, x20, xzr, ge  // ge = tcont
  410e50:	tst	w0, #0xfffffffd
  410e54:	b.eq	4110c4 <error@@Base+0xd2a4>  // b.none
  410e58:	ldr	w1, [sp, #176]
  410e5c:	sub	w0, w1, #0x2
  410e60:	tst	w0, #0xfffffffd
  410e64:	b.eq	4110c4 <error@@Base+0xd2a4>  // b.none
  410e68:	cmp	w2, #0x3
  410e6c:	cset	w0, eq  // eq = none
  410e70:	str	w0, [sp, #128]
  410e74:	b.eq	411240 <error@@Base+0xd420>  // b.none
  410e78:	cmp	w1, #0x3
  410e7c:	b.eq	4112a4 <error@@Base+0xd484>  // b.none
  410e80:	cbnz	w2, 410f70 <error@@Base+0xd150>
  410e84:	ldrb	w3, [sp, #168]
  410e88:	ldr	w0, [sp, #128]
  410e8c:	cmp	w2, #0x0
  410e90:	csinc	w0, w0, wzr, ne  // ne = any
  410e94:	cbz	w1, 4110d8 <error@@Base+0xd2b8>
  410e98:	cmp	w1, #0x3
  410e9c:	b.ne	410f7c <error@@Base+0xd15c>  // b.any
  410ea0:	ldr	x2, [sp, #184]
  410ea4:	ldrb	w4, [x2]
  410ea8:	cbz	w0, 4110a0 <error@@Base+0xd280>
  410eac:	cbz	x25, 4110ac <error@@Base+0xd28c>
  410eb0:	mov	w0, w3
  410eb4:	str	w4, [sp, #128]
  410eb8:	bl	401950 <btowc@plt>
  410ebc:	mov	w3, w0
  410ec0:	ldr	w1, [sp, #176]
  410ec4:	ldr	w4, [sp, #128]
  410ec8:	cmp	w1, #0x0
  410ecc:	ccmp	w1, #0x3, #0x4, ne  // ne = any
  410ed0:	b.ne	410f84 <error@@Base+0xd164>  // b.any
  410ed4:	mov	w0, w4
  410ed8:	str	w3, [sp, #128]
  410edc:	bl	401950 <btowc@plt>
  410ee0:	mov	w4, w0
  410ee4:	ldr	w3, [sp, #128]
  410ee8:	cmn	w3, #0x1
  410eec:	ccmn	w4, #0x1, #0x4, ne  // ne = any
  410ef0:	b.eq	41108c <error@@Base+0xd26c>  // b.none
  410ef4:	tst	x27, #0x10000
  410ef8:	ccmp	w4, w3, #0x2, ne  // ne = any
  410efc:	b.cc	4110c4 <error@@Base+0xd2a4>  // b.lo, b.ul, b.last
  410f00:	cbz	x25, 410f2c <error@@Base+0xd10c>
  410f04:	ldr	x0, [x25, #64]
  410f08:	ldr	x1, [sp, #104]
  410f0c:	ldr	x2, [x25, #8]
  410f10:	cmp	x0, x1
  410f14:	b.eq	4111e8 <error@@Base+0xd3c8>  // b.none
  410f18:	ldr	x1, [x25, #16]
  410f1c:	str	w3, [x2, x0, lsl #2]
  410f20:	add	x2, x0, #0x1
  410f24:	str	x2, [x25, #64]
  410f28:	str	w4, [x1, x0, lsl #2]
  410f2c:	mov	x1, #0x0                   	// #0
  410f30:	mov	x6, #0x1                   	// #1
  410f34:	nop
  410f38:	cmp	w1, w3
  410f3c:	ccmp	w1, w4, #0x2, cs  // cs = hs, nlast
  410f40:	b.hi	410f58 <error@@Base+0xd138>  // b.pmore
  410f44:	asr	x5, x1, #6
  410f48:	lsl	x0, x6, x1
  410f4c:	ldr	x2, [x19, x5, lsl #3]
  410f50:	orr	x0, x2, x0
  410f54:	str	x0, [x19, x5, lsl #3]
  410f58:	add	x1, x1, #0x1
  410f5c:	cmp	x1, #0x100
  410f60:	b.ne	410f38 <error@@Base+0xd118>  // b.any
  410f64:	ldr	x0, [sp, #112]
  410f68:	str	wzr, [x0]
  410f6c:	b	41054c <error@@Base+0xc72c>
  410f70:	ldrb	w0, [sp, #128]
  410f74:	mov	w3, #0x0                   	// #0
  410f78:	cbz	w1, 4110d8 <error@@Base+0xd2b8>
  410f7c:	cbnz	w0, 411298 <error@@Base+0xd478>
  410f80:	ldr	w3, [sp, #168]
  410f84:	ldr	w4, [sp, #184]
  410f88:	b	410ee8 <error@@Base+0xd0c8>
  410f8c:	ldrb	w0, [x22, #8]
  410f90:	cmp	w0, #0x2
  410f94:	b.ne	4108a0 <error@@Base+0xca80>  // b.any
  410f98:	ldr	x1, [sp, #112]
  410f9c:	mov	w0, #0x9                   	// #9
  410fa0:	str	w0, [x1]
  410fa4:	b	4108ac <error@@Base+0xca8c>
  410fa8:	ldr	x1, [sp, #112]
  410fac:	mov	w0, #0x2                   	// #2
  410fb0:	str	w0, [x1]
  410fb4:	b	410bc8 <error@@Base+0xcda8>
  410fb8:	ldr	x3, [x21, #72]
  410fbc:	neg	w0, w28
  410fc0:	mov	w2, #0x1                   	// #1
  410fc4:	ldr	w1, [sp, #160]
  410fc8:	add	x0, x3, w0, sxtw
  410fcc:	str	x0, [x21, #72]
  410fd0:	strb	w2, [x22, #8]
  410fd4:	b	410518 <error@@Base+0xc6f8>
  410fd8:	ldr	x1, [sp, #112]
  410fdc:	mov	w0, #0x6                   	// #6
  410fe0:	str	xzr, [sp, #96]
  410fe4:	str	w0, [x1]
  410fe8:	b	410110 <error@@Base+0xc2f0>
  410fec:	ldrb	w1, [x26, #176]
  410ff0:	mov	w5, #0x6                   	// #6
  410ff4:	add	x24, x26, #0x70
  410ff8:	add	x25, x26, #0x80
  410ffc:	orr	w1, w1, #0x2
  411000:	strb	w1, [x26, #176]
  411004:	mov	x2, #0x0                   	// #0
  411008:	mov	x0, x24
  41100c:	mov	x1, x25
  411010:	mov	x4, x23
  411014:	mov	x3, #0x0                   	// #0
  411018:	str	x20, [sp, #208]
  41101c:	strb	w5, [sp, #216]
  411020:	bl	4084c8 <error@@Base+0x46a8>
  411024:	str	x0, [sp, #96]
  411028:	mov	x2, #0x0                   	// #0
  41102c:	cbz	x0, 410d8c <error@@Base+0xcf6c>
  411030:	ldr	x0, [x19, x2, lsl #3]
  411034:	cbnz	x0, 4110e0 <error@@Base+0xd2c0>
  411038:	add	x2, x2, #0x1
  41103c:	cmp	x2, #0x4
  411040:	b.ne	411030 <error@@Base+0xd210>  // b.any
  411044:	mov	x0, x19
  411048:	bl	401a20 <free@plt>
  41104c:	b	410178 <error@@Base+0xc358>
  411050:	lsl	x1, x2, #1
  411054:	add	x1, x1, #0x1
  411058:	str	x1, [sp, #96]
  41105c:	lsl	x1, x1, #2
  411060:	bl	4018d0 <realloc@plt>
  411064:	cbz	x0, 410d8c <error@@Base+0xcf6c>
  411068:	str	x0, [x20]
  41106c:	ldr	x1, [x20, #40]
  411070:	b	41053c <error@@Base+0xc71c>
  411074:	ldr	x0, [sp, #184]
  411078:	stp	w2, w1, [sp, #136]
  41107c:	bl	401740 <strlen@plt>
  411080:	cmp	x0, #0x1
  411084:	ldp	w2, w1, [sp, #136]
  411088:	b.ls	411260 <error@@Base+0xd440>  // b.plast
  41108c:	ldr	x1, [sp, #112]
  411090:	mov	w0, #0x3                   	// #3
  411094:	ldp	x23, x24, [sp, #48]
  411098:	str	w0, [x1]
  41109c:	b	410bc8 <error@@Base+0xcda8>
  4110a0:	ldr	w3, [sp, #168]
  4110a4:	cbnz	x25, 410ed4 <error@@Base+0xd0b4>
  4110a8:	b	410ee8 <error@@Base+0xd0c8>
  4110ac:	cmp	w1, #0x0
  4110b0:	ccmp	w1, #0x3, #0x4, ne  // ne = any
  4110b4:	b.ne	410f84 <error@@Base+0xd164>  // b.any
  4110b8:	tst	x27, #0x10000
  4110bc:	ccmp	w4, w3, #0x2, ne  // ne = any
  4110c0:	b.cs	410f2c <error@@Base+0xd10c>  // b.hs, b.nlast
  4110c4:	ldr	x1, [sp, #112]
  4110c8:	mov	w0, #0xb                   	// #11
  4110cc:	ldp	x23, x24, [sp, #48]
  4110d0:	str	w0, [x1]
  4110d4:	b	410bc8 <error@@Base+0xcda8>
  4110d8:	ldrb	w4, [sp, #184]
  4110dc:	b	410ea8 <error@@Base+0xd088>
  4110e0:	mov	w5, #0x3                   	// #3
  4110e4:	mov	x2, #0x0                   	// #0
  4110e8:	mov	x4, x23
  4110ec:	mov	x1, x25
  4110f0:	mov	x0, x24
  4110f4:	mov	x3, #0x0                   	// #0
  4110f8:	str	x19, [sp, #208]
  4110fc:	strb	w5, [sp, #216]
  411100:	bl	4084c8 <error@@Base+0x46a8>
  411104:	mov	x2, x0
  411108:	cbz	x0, 410d8c <error@@Base+0xcf6c>
  41110c:	ldr	x3, [sp, #96]
  411110:	mov	w5, #0xa                   	// #10
  411114:	mov	x1, x25
  411118:	mov	x0, x24
  41111c:	add	x4, sp, #0xf0
  411120:	strb	w5, [sp, #248]
  411124:	bl	4084c8 <error@@Base+0x46a8>
  411128:	str	x0, [sp, #96]
  41112c:	cbnz	x0, 410178 <error@@Base+0xc358>
  411130:	mov	w0, #0xc                   	// #12
  411134:	b	410d90 <error@@Base+0xcf70>
  411138:	mov	w20, #0x80                  	// #128
  41113c:	mov	w19, #0x2                   	// #2
  411140:	bl	401a00 <__ctype_b_loc@plt>
  411144:	ldr	x5, [x0]
  411148:	sxtw	x3, w19
  41114c:	add	x4, x26, #0xb8
  411150:	mov	x6, #0x1                   	// #1
  411154:	add	x5, x5, w20, sxtw #1
  411158:	mov	x0, #0x0                   	// #0
  41115c:	nop
  411160:	ldrh	w1, [x5, x0, lsl #1]
  411164:	add	w2, w20, w0
  411168:	cmp	w2, #0x5f
  41116c:	and	w1, w1, #0x8
  411170:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  411174:	b.eq	411188 <error@@Base+0xd368>  // b.none
  411178:	ldr	x1, [x4, x3, lsl #3]
  41117c:	lsl	x2, x6, x0
  411180:	orr	x1, x1, x2
  411184:	str	x1, [x4, x3, lsl #3]
  411188:	add	x0, x0, #0x1
  41118c:	cmp	x0, #0x40
  411190:	b.ne	411160 <error@@Base+0xd340>  // b.any
  411194:	add	x3, x3, #0x1
  411198:	add	w20, w20, #0x40
  41119c:	cmp	w3, #0x3
  4111a0:	add	x5, x5, #0x80
  4111a4:	b.le	411158 <error@@Base+0xd338>
  4111a8:	b	410058 <error@@Base+0xc238>
  4111ac:	mov	w20, #0x0                   	// #0
  4111b0:	mov	w19, #0x0                   	// #0
  4111b4:	b	411140 <error@@Base+0xd320>
  4111b8:	adrp	x3, 414000 <error@@Base+0x101e0>
  4111bc:	add	x3, x3, #0xca8
  4111c0:	adrp	x1, 414000 <error@@Base+0x101e0>
  4111c4:	adrp	x0, 414000 <error@@Base+0x101e0>
  4111c8:	add	x3, x3, #0x40
  4111cc:	add	x1, x1, #0xb28
  4111d0:	add	x0, x0, #0xa10
  4111d4:	mov	w2, #0xced                 	// #3309
  4111d8:	bl	401b10 <__assert_fail@plt>
  4111dc:	adrp	x1, 407000 <error@@Base+0x31e0>
  4111e0:	add	x19, x1, #0x800
  4111e4:	b	410764 <error@@Base+0xc944>
  4111e8:	lsl	x1, x1, #1
  4111ec:	mov	x0, x2
  4111f0:	add	x1, x1, #0x1
  4111f4:	str	x1, [sp, #104]
  4111f8:	stp	w4, w3, [sp, #136]
  4111fc:	lsl	x1, x1, #2
  411200:	str	x1, [sp, #128]
  411204:	bl	4018d0 <realloc@plt>
  411208:	mov	x2, x0
  41120c:	ldr	x0, [x25, #16]
  411210:	ldr	x1, [sp, #128]
  411214:	str	x2, [sp, #128]
  411218:	bl	4018d0 <realloc@plt>
  41121c:	mov	x1, x0
  411220:	ldr	x2, [sp, #128]
  411224:	ldp	w4, w3, [sp, #136]
  411228:	cmp	x2, #0x0
  41122c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411230:	b.eq	41126c <error@@Base+0xd44c>  // b.none
  411234:	stp	x2, x1, [x25, #8]
  411238:	ldr	x0, [x25, #64]
  41123c:	b	410f18 <error@@Base+0xd0f8>
  411240:	ldr	x0, [sp, #168]
  411244:	stp	w2, w1, [sp, #136]
  411248:	bl	401740 <strlen@plt>
  41124c:	cmp	x0, #0x1
  411250:	ldp	w2, w1, [sp, #136]
  411254:	b.hi	41108c <error@@Base+0xd26c>  // b.pmore
  411258:	cmp	w1, #0x3
  41125c:	b.eq	411074 <error@@Base+0xd254>  // b.none
  411260:	ldr	x0, [sp, #168]
  411264:	ldrb	w3, [x0]
  411268:	b	410e88 <error@@Base+0xd068>
  41126c:	mov	x0, x2
  411270:	str	x1, [sp, #96]
  411274:	bl	401a20 <free@plt>
  411278:	ldr	x1, [sp, #96]
  41127c:	mov	x0, x1
  411280:	bl	401a20 <free@plt>
  411284:	ldr	x1, [sp, #112]
  411288:	mov	w0, #0xc                   	// #12
  41128c:	ldp	x23, x24, [sp, #48]
  411290:	str	w0, [x1]
  411294:	b	410bc8 <error@@Base+0xcda8>
  411298:	cbz	x25, 410f84 <error@@Base+0xd164>
  41129c:	mov	w4, #0x0                   	// #0
  4112a0:	b	410eb0 <error@@Base+0xd090>
  4112a4:	ldr	x0, [sp, #184]
  4112a8:	stp	w2, w1, [sp, #136]
  4112ac:	bl	401740 <strlen@plt>
  4112b0:	cmp	x0, #0x1
  4112b4:	b.hi	41108c <error@@Base+0xd26c>  // b.pmore
  4112b8:	ldp	w2, w1, [sp, #136]
  4112bc:	cbz	w2, 410e84 <error@@Base+0xd064>
  4112c0:	ldrb	w0, [sp, #128]
  4112c4:	mov	w3, #0x0                   	// #0
  4112c8:	b	410ea0 <error@@Base+0xd080>
  4112cc:	ldr	x28, [sp, #96]
  4112d0:	mov	x25, x28
  4112d4:	b	410920 <error@@Base+0xcb00>
  4112d8:	mov	x25, #0x0                   	// #0
  4112dc:	ldr	x28, [sp, #96]
  4112e0:	b	410210 <error@@Base+0xc3f0>
  4112e4:	nop
  4112e8:	stp	x29, x30, [sp, #-128]!
  4112ec:	mov	x29, sp
  4112f0:	stp	x27, x28, [sp, #80]
  4112f4:	mov	x27, x5
  4112f8:	stp	x19, x20, [sp, #16]
  4112fc:	mov	x20, x1
  411300:	stp	x21, x22, [sp, #32]
  411304:	mov	x22, x0
  411308:	mov	x21, x4
  41130c:	stp	x23, x24, [sp, #48]
  411310:	mov	x23, x3
  411314:	stp	x25, x26, [sp, #64]
  411318:	mov	x26, x2
  41131c:	ldr	x25, [x1]
  411320:	bl	40ffb0 <error@@Base+0xc190>
  411324:	ldr	w1, [x27]
  411328:	cmp	w1, #0x0
  41132c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  411330:	b.eq	41148c <error@@Base+0xd66c>  // b.none
  411334:	ldrb	w6, [x26, #8]
  411338:	mov	x28, x0
  41133c:	and	w0, w6, #0xfffffff7
  411340:	cmp	w0, #0x2
  411344:	b.eq	4113f8 <error@@Base+0xd5d8>  // b.none
  411348:	cmp	x21, #0x0
  41134c:	add	x0, x25, #0x80
  411350:	cset	w24, eq  // eq = none
  411354:	add	x25, x25, #0x70
  411358:	str	x0, [sp, #104]
  41135c:	b	411378 <error@@Base+0xd558>
  411360:	ldrb	w6, [x26, #8]
  411364:	cmp	x28, #0x0
  411368:	csel	x28, x28, x0, ne  // ne = any
  41136c:	and	w0, w6, #0xfffffff7
  411370:	cmp	w0, #0x2
  411374:	b.eq	4113f8 <error@@Base+0xd5d8>  // b.none
  411378:	cmp	w24, #0x0
  41137c:	mov	x5, x27
  411380:	mov	x4, x21
  411384:	mov	x3, x23
  411388:	mov	x2, x26
  41138c:	mov	x1, x20
  411390:	mov	x0, x22
  411394:	ccmp	w6, #0x9, #0x0, eq  // eq = none
  411398:	b.eq	4113f8 <error@@Base+0xd5d8>  // b.none
  41139c:	bl	40ffb0 <error@@Base+0xc190>
  4113a0:	mov	x19, x0
  4113a4:	ldr	w1, [x27]
  4113a8:	cmp	w1, #0x0
  4113ac:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4113b0:	b.eq	411418 <error@@Base+0xd5f8>  // b.none
  4113b4:	cmp	x28, #0x0
  4113b8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4113bc:	b.eq	411360 <error@@Base+0xd540>  // b.none
  4113c0:	ldr	x1, [sp, #104]
  4113c4:	mov	w5, #0x10                  	// #16
  4113c8:	mov	x3, x0
  4113cc:	add	x4, sp, #0x70
  4113d0:	mov	x2, x28
  4113d4:	mov	x0, x25
  4113d8:	strb	w5, [sp, #120]
  4113dc:	bl	4084c8 <error@@Base+0x46a8>
  4113e0:	cbz	x0, 411438 <error@@Base+0xd618>
  4113e4:	ldrb	w6, [x26, #8]
  4113e8:	mov	x28, x0
  4113ec:	and	w0, w6, #0xfffffff7
  4113f0:	cmp	w0, #0x2
  4113f4:	b.ne	411378 <error@@Base+0xd558>  // b.any
  4113f8:	mov	x0, x28
  4113fc:	ldp	x19, x20, [sp, #16]
  411400:	ldp	x21, x22, [sp, #32]
  411404:	ldp	x23, x24, [sp, #48]
  411408:	ldp	x25, x26, [sp, #64]
  41140c:	ldp	x27, x28, [sp, #80]
  411410:	ldp	x29, x30, [sp], #128
  411414:	ret
  411418:	cbz	x28, 41148c <error@@Base+0xd66c>
  41141c:	mov	x0, x28
  411420:	adrp	x1, 407000 <error@@Base+0x31e0>
  411424:	mov	x2, #0x0                   	// #0
  411428:	add	x1, x1, #0x800
  41142c:	mov	x28, #0x0                   	// #0
  411430:	bl	4068a0 <error@@Base+0x2a80>
  411434:	b	4113f8 <error@@Base+0xd5d8>
  411438:	adrp	x20, 407000 <error@@Base+0x31e0>
  41143c:	add	x20, x20, #0x800
  411440:	mov	x1, x20
  411444:	mov	x0, x19
  411448:	mov	x2, #0x0                   	// #0
  41144c:	bl	4068a0 <error@@Base+0x2a80>
  411450:	mov	x1, x20
  411454:	mov	x0, x28
  411458:	mov	x2, #0x0                   	// #0
  41145c:	bl	4068a0 <error@@Base+0x2a80>
  411460:	mov	w0, #0xc                   	// #12
  411464:	str	w0, [x27]
  411468:	mov	x28, #0x0                   	// #0
  41146c:	mov	x0, x28
  411470:	ldp	x19, x20, [sp, #16]
  411474:	ldp	x21, x22, [sp, #32]
  411478:	ldp	x23, x24, [sp, #48]
  41147c:	ldp	x25, x26, [sp, #64]
  411480:	ldp	x27, x28, [sp, #80]
  411484:	ldp	x29, x30, [sp], #128
  411488:	ret
  41148c:	mov	x28, #0x0                   	// #0
  411490:	b	4113f8 <error@@Base+0xd5d8>
  411494:	nop
  411498:	stp	x29, x30, [sp, #-128]!
  41149c:	mov	x29, sp
  4114a0:	stp	x19, x20, [sp, #16]
  4114a4:	mov	x20, x5
  4114a8:	ldr	x19, [x1]
  4114ac:	stp	x21, x22, [sp, #32]
  4114b0:	mov	x22, x1
  4114b4:	mov	x21, x4
  4114b8:	stp	x23, x24, [sp, #48]
  4114bc:	mov	x23, x3
  4114c0:	ldr	x6, [x19, #168]
  4114c4:	stp	x25, x26, [sp, #64]
  4114c8:	mov	x26, x0
  4114cc:	mov	x25, x2
  4114d0:	stp	x27, x28, [sp, #80]
  4114d4:	str	x6, [sp, #104]
  4114d8:	bl	4112e8 <error@@Base+0xd4c8>
  4114dc:	ldr	w1, [x20]
  4114e0:	cmp	w1, #0x0
  4114e4:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4114e8:	b.eq	411620 <error@@Base+0xd800>  // b.none
  4114ec:	mov	x28, x0
  4114f0:	orr	x24, x23, #0x800000
  4114f4:	add	x0, x19, #0x80
  4114f8:	str	x0, [sp, #96]
  4114fc:	b	411560 <error@@Base+0xd740>
  411500:	cmp	x21, #0x0
  411504:	ccmp	w10, #0x9, #0x0, ne  // ne = any
  411508:	b.eq	4115b4 <error@@Base+0xd794>  // b.none
  41150c:	ldr	x6, [sp, #104]
  411510:	ldr	x27, [x19, #168]
  411514:	str	x6, [x19, #168]
  411518:	bl	4112e8 <error@@Base+0xd4c8>
  41151c:	mov	x3, x0
  411520:	ldr	w1, [x20]
  411524:	cmp	w1, #0x0
  411528:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  41152c:	b.eq	4115bc <error@@Base+0xd79c>  // b.none
  411530:	ldr	x0, [x19, #168]
  411534:	orr	x27, x0, x27
  411538:	str	x27, [x19, #168]
  41153c:	ldr	x1, [sp, #96]
  411540:	mov	w5, #0xa                   	// #10
  411544:	mov	x2, x28
  411548:	add	x4, sp, #0x70
  41154c:	add	x0, x19, #0x70
  411550:	strb	w5, [sp, #120]
  411554:	bl	4084c8 <error@@Base+0x46a8>
  411558:	mov	x28, x0
  41155c:	cbz	x0, 4115f8 <error@@Base+0xd7d8>
  411560:	ldrb	w3, [x25, #8]
  411564:	mov	x2, x24
  411568:	mov	x1, x26
  41156c:	mov	x0, x25
  411570:	cmp	w3, #0xa
  411574:	b.ne	4115d8 <error@@Base+0xd7b8>  // b.any
  411578:	bl	40f878 <error@@Base+0xba58>
  41157c:	mov	w9, w0
  411580:	ldr	x11, [x26, #72]
  411584:	mov	x5, x20
  411588:	ldrb	w10, [x25, #8]
  41158c:	mov	x4, x21
  411590:	mov	x3, x23
  411594:	mov	x2, x25
  411598:	add	x9, x11, w9, sxtw
  41159c:	str	x9, [x26, #72]
  4115a0:	and	w9, w10, #0xfffffff7
  4115a4:	mov	x1, x22
  4115a8:	mov	x0, x26
  4115ac:	cmp	w9, #0x2
  4115b0:	b.ne	411500 <error@@Base+0xd6e0>  // b.any
  4115b4:	mov	x3, #0x0                   	// #0
  4115b8:	b	41153c <error@@Base+0xd71c>
  4115bc:	cbz	x28, 411620 <error@@Base+0xd800>
  4115c0:	mov	x0, x28
  4115c4:	adrp	x1, 407000 <error@@Base+0x31e0>
  4115c8:	mov	x2, #0x0                   	// #0
  4115cc:	add	x1, x1, #0x800
  4115d0:	mov	x28, #0x0                   	// #0
  4115d4:	bl	4068a0 <error@@Base+0x2a80>
  4115d8:	mov	x0, x28
  4115dc:	ldp	x19, x20, [sp, #16]
  4115e0:	ldp	x21, x22, [sp, #32]
  4115e4:	ldp	x23, x24, [sp, #48]
  4115e8:	ldp	x25, x26, [sp, #64]
  4115ec:	ldp	x27, x28, [sp, #80]
  4115f0:	ldp	x29, x30, [sp], #128
  4115f4:	ret
  4115f8:	mov	w0, #0xc                   	// #12
  4115fc:	str	w0, [x20]
  411600:	mov	x0, x28
  411604:	ldp	x19, x20, [sp, #16]
  411608:	ldp	x21, x22, [sp, #32]
  41160c:	ldp	x23, x24, [sp, #48]
  411610:	ldp	x25, x26, [sp, #64]
  411614:	ldp	x27, x28, [sp, #80]
  411618:	ldp	x29, x30, [sp], #128
  41161c:	ret
  411620:	mov	x28, #0x0                   	// #0
  411624:	b	4115d8 <error@@Base+0xd7b8>
  411628:	stp	x29, x30, [sp, #-320]!
  41162c:	mov	x29, sp
  411630:	stp	x21, x22, [sp, #32]
  411634:	mov	x21, x0
  411638:	mov	x22, x1
  41163c:	stp	x19, x20, [sp, #16]
  411640:	mov	x20, x2
  411644:	ldrb	w0, [x0, #56]
  411648:	ldp	x19, x1, [x21]
  41164c:	stp	x23, x24, [sp, #48]
  411650:	mov	x24, x3
  411654:	mov	w3, #0xffffff90            	// #-112
  411658:	and	w0, w0, w3
  41165c:	stp	xzr, x24, [x21, #16]
  411660:	str	xzr, [x21, #48]
  411664:	cmp	x1, #0xe7
  411668:	strb	w0, [x21, #56]
  41166c:	str	wzr, [sp, #124]
  411670:	b.ls	4122e4 <error@@Base+0xe4c4>  // b.plast
  411674:	mov	x2, #0xe8                  	// #232
  411678:	str	x2, [x21, #16]
  41167c:	mov	x0, x19
  411680:	mov	w1, #0x0                   	// #0
  411684:	bl	4018b0 <memset@plt>
  411688:	mov	w0, #0xf                   	// #15
  41168c:	str	w0, [x19, #128]
  411690:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  411694:	movk	x0, #0x555, lsl #48
  411698:	cmp	x20, x0
  41169c:	b.cs	411c04 <error@@Base+0xdde4>  // b.hs, b.nlast
  4116a0:	stp	x25, x26, [sp, #64]
  4116a4:	add	x25, x20, #0x1
  4116a8:	str	x25, [x19, #8]
  4116ac:	lsl	x0, x25, #4
  4116b0:	bl	401840 <malloc@plt>
  4116b4:	str	x0, [x19]
  4116b8:	cbz	x20, 412304 <error@@Base+0xe4e4>
  4116bc:	mov	x1, #0x1                   	// #1
  4116c0:	lsl	x1, x1, #1
  4116c4:	cmp	x20, x1
  4116c8:	b.cs	4116c0 <error@@Base+0xd8a0>  // b.hs, b.nlast
  4116cc:	sub	x23, x1, #0x1
  4116d0:	mov	x0, #0x18                  	// #24
  4116d4:	bl	4018c0 <calloc@plt>
  4116d8:	str	x0, [x19, #64]
  4116dc:	str	x23, [x19, #136]
  4116e0:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4116e4:	str	w0, [x19, #180]
  4116e8:	mov	w0, #0xe                   	// #14
  4116ec:	bl	401810 <nl_langinfo@plt>
  4116f0:	ldrb	w1, [x0]
  4116f4:	and	w1, w1, #0xffffffdf
  4116f8:	and	w1, w1, #0xff
  4116fc:	cmp	w1, #0x55
  411700:	b.ne	411760 <error@@Base+0xd940>  // b.any
  411704:	ldrb	w1, [x0, #1]
  411708:	and	w1, w1, #0xffffffdf
  41170c:	and	w1, w1, #0xff
  411710:	cmp	w1, #0x54
  411714:	b.ne	411760 <error@@Base+0xd940>  // b.any
  411718:	ldrb	w1, [x0, #2]
  41171c:	and	w1, w1, #0xffffffdf
  411720:	and	w1, w1, #0xff
  411724:	cmp	w1, #0x46
  411728:	b.ne	411760 <error@@Base+0xd940>  // b.any
  41172c:	ldrb	w1, [x0, #3]
  411730:	cmp	w1, #0x2d
  411734:	cset	x1, eq  // eq = none
  411738:	add	x1, x1, #0x3
  41173c:	add	x2, x0, x1
  411740:	ldrb	w0, [x0, x1]
  411744:	cmp	w0, #0x38
  411748:	b.ne	411760 <error@@Base+0xd940>  // b.any
  41174c:	ldrb	w0, [x2, #1]
  411750:	cbnz	w0, 411760 <error@@Base+0xd940>
  411754:	ldrb	w0, [x19, #176]
  411758:	orr	w0, w0, #0x4
  41175c:	strb	w0, [x19, #176]
  411760:	ldrb	w0, [x19, #176]
  411764:	ldr	w1, [x19, #180]
  411768:	and	w2, w0, #0xfffffff7
  41176c:	strb	w2, [x19, #176]
  411770:	cmp	w1, #0x1
  411774:	b.le	411788 <error@@Base+0xd968>
  411778:	tbz	w0, #2, 411c30 <error@@Base+0xde10>
  41177c:	adrp	x0, 414000 <error@@Base+0x101e0>
  411780:	add	x0, x0, #0xca8
  411784:	str	x0, [x19, #120]
  411788:	ldr	x0, [x19]
  41178c:	cbz	x0, 411c00 <error@@Base+0xdde0>
  411790:	ldr	x0, [x19, #64]
  411794:	cbz	x0, 411c00 <error@@Base+0xdde0>
  411798:	stp	xzr, xzr, [sp, #208]
  41179c:	ands	x23, x24, #0x400000
  4117a0:	cset	w6, ne  // ne = any
  4117a4:	stp	xzr, xzr, [sp, #224]
  4117a8:	stp	xzr, xzr, [sp, #240]
  4117ac:	stp	xzr, xzr, [sp, #256]
  4117b0:	stp	xzr, xzr, [sp, #272]
  4117b4:	stp	xzr, xzr, [sp, #288]
  4117b8:	stp	xzr, xzr, [sp, #304]
  4117bc:	ldr	x4, [x21, #40]
  4117c0:	str	wzr, [sp, #124]
  4117c4:	ldrb	w1, [x19, #176]
  4117c8:	orr	x26, x4, x23
  4117cc:	ldr	w2, [x19, #180]
  4117d0:	cmp	x26, #0x0
  4117d4:	str	x22, [sp, #168]
  4117d8:	ubfx	x5, x1, #2, #1
  4117dc:	cset	w3, ne  // ne = any
  4117e0:	ubfx	x1, x1, #3, #1
  4117e4:	stp	xzr, xzr, [sp, #176]
  4117e8:	stp	xzr, xzr, [sp, #192]
  4117ec:	stp	x20, x20, [sp, #248]
  4117f0:	stp	x20, x20, [sp, #264]
  4117f4:	str	x4, [sp, #288]
  4117f8:	strb	w6, [sp, #304]
  4117fc:	strb	w5, [sp, #305]
  411800:	strb	w1, [sp, #306]
  411804:	strb	w3, [sp, #307]
  411808:	str	w2, [sp, #312]
  41180c:	cbnz	x20, 411be4 <error@@Base+0xddc4>
  411810:	ldr	x0, [sp, #176]
  411814:	cmp	w3, #0x0
  411818:	csel	x22, x0, x22, ne  // ne = any
  41181c:	str	x22, [sp, #176]
  411820:	cmp	w2, #0x1
  411824:	cbz	x23, 4118d8 <error@@Base+0xdab8>
  411828:	b.le	4122d4 <error@@Base+0xe4b4>
  41182c:	add	x0, sp, #0xa8
  411830:	bl	406fa0 <error@@Base+0x3180>
  411834:	cbnz	w0, 411870 <error@@Base+0xda50>
  411838:	ldr	x0, [sp, #224]
  41183c:	cmp	x20, x0
  411840:	b.le	41236c <error@@Base+0xe54c>
  411844:	ldr	x2, [sp, #216]
  411848:	ldrsw	x0, [x19, #180]
  41184c:	ldr	x1, [sp, #232]
  411850:	add	x0, x0, x2
  411854:	cmp	x1, x0
  411858:	b.gt	41236c <error@@Base+0xe54c>
  41185c:	lsl	x1, x1, #1
  411860:	add	x0, sp, #0xa8
  411864:	bl	4069c0 <error@@Base+0x2ba0>
  411868:	cbz	w0, 41182c <error@@Base+0xda0c>
  41186c:	nop
  411870:	ldr	x20, [x21]
  411874:	str	w0, [sp, #124]
  411878:	ldr	x22, [x20, #112]
  41187c:	cbz	x22, 411890 <error@@Base+0xda70>
  411880:	mov	x0, x22
  411884:	ldr	x22, [x22]
  411888:	bl	401a20 <free@plt>
  41188c:	cbnz	x22, 411880 <error@@Base+0xda60>
  411890:	ldr	x0, [x20, #32]
  411894:	mov	w1, #0xf                   	// #15
  411898:	stp	xzr, xzr, [x20, #104]
  41189c:	str	w1, [x20, #128]
  4118a0:	bl	401a20 <free@plt>
  4118a4:	str	xzr, [x20, #32]
  4118a8:	add	x0, sp, #0xa8
  4118ac:	bl	407d80 <error@@Base+0x3f60>
  4118b0:	mov	x0, x19
  4118b4:	bl	407dc8 <error@@Base+0x3fa8>
  4118b8:	ldp	x25, x26, [sp, #64]
  4118bc:	stp	xzr, xzr, [x21]
  4118c0:	ldr	w0, [sp, #124]
  4118c4:	ldp	x19, x20, [sp, #16]
  4118c8:	ldp	x21, x22, [sp, #32]
  4118cc:	ldp	x23, x24, [sp, #48]
  4118d0:	ldp	x29, x30, [sp], #320
  4118d4:	ret
  4118d8:	b.gt	41216c <error@@Base+0xe34c>
  4118dc:	ldr	x1, [sp, #232]
  4118e0:	cbz	x26, 411d88 <error@@Base+0xdf68>
  4118e4:	ldr	x2, [sp, #256]
  4118e8:	ldr	x0, [sp, #216]
  4118ec:	cmp	x2, x1
  4118f0:	csel	x2, x2, x1, le
  4118f4:	cmp	x2, x0
  4118f8:	b.gt	411904 <error@@Base+0xdae4>
  4118fc:	b	412444 <error@@Base+0xe624>
  411900:	ldr	x22, [sp, #176]
  411904:	ldr	x1, [sp, #168]
  411908:	ldr	x4, [sp, #208]
  41190c:	add	x1, x1, x0
  411910:	ldr	x3, [sp, #288]
  411914:	ldrb	w1, [x1, x4]
  411918:	ldrb	w1, [x3, x1]
  41191c:	strb	w1, [x22, x0]
  411920:	add	x0, x0, #0x1
  411924:	cmp	x2, x0
  411928:	b.ne	411900 <error@@Base+0xdae0>  // b.any
  41192c:	str	wzr, [sp, #124]
  411930:	stp	x2, x2, [sp, #216]
  411934:	orr	x2, x24, #0x800000
  411938:	ldr	x20, [x21]
  41193c:	str	xzr, [x21, #48]
  411940:	add	x1, sp, #0xa8
  411944:	add	x0, sp, #0x80
  411948:	str	x24, [x20, #216]
  41194c:	bl	40f878 <error@@Base+0xba58>
  411950:	ldr	x6, [sp, #240]
  411954:	mov	x1, x21
  411958:	mov	x3, x24
  41195c:	add	x2, sp, #0x80
  411960:	add	x5, sp, #0x7c
  411964:	mov	x4, #0x0                   	// #0
  411968:	add	x6, x6, w0, sxtw
  41196c:	add	x0, sp, #0xa8
  411970:	str	x6, [sp, #240]
  411974:	bl	411498 <error@@Base+0xd678>
  411978:	mov	x22, x0
  41197c:	ldr	w1, [sp, #124]
  411980:	cbnz	w1, 412324 <error@@Base+0xe504>
  411984:	add	x26, x20, #0x70
  411988:	mov	w5, #0x2                   	// #2
  41198c:	add	x20, x20, #0x80
  411990:	add	x25, sp, #0x90
  411994:	mov	x1, x20
  411998:	mov	x0, x26
  41199c:	mov	x4, x25
  4119a0:	mov	x3, #0x0                   	// #0
  4119a4:	mov	x2, #0x0                   	// #0
  4119a8:	strb	w5, [sp, #152]
  4119ac:	bl	4084c8 <error@@Base+0x46a8>
  4119b0:	mov	x24, x0
  4119b4:	mov	x1, x0
  4119b8:	cbz	x22, 4119e4 <error@@Base+0xdbc4>
  4119bc:	mov	w5, #0x10                  	// #16
  4119c0:	mov	x1, x20
  4119c4:	mov	x3, x24
  4119c8:	mov	x2, x22
  4119cc:	mov	x0, x26
  4119d0:	mov	x4, x25
  4119d4:	strb	w5, [sp, #152]
  4119d8:	bl	4084c8 <error@@Base+0x46a8>
  4119dc:	mov	x1, x24
  4119e0:	mov	x24, x0
  4119e4:	cmp	x1, #0x0
  4119e8:	cset	w0, eq  // eq = none
  4119ec:	cmp	x24, #0x0
  4119f0:	csinc	w0, w0, wzr, ne  // ne = any
  4119f4:	ldr	x20, [x21]
  4119f8:	cbnz	w0, 41235c <error@@Base+0xe53c>
  4119fc:	ldr	x22, [x20, #8]
  411a00:	str	x24, [x19, #104]
  411a04:	lsl	x26, x22, #3
  411a08:	add	x22, x22, x22, lsl #1
  411a0c:	mov	x0, x26
  411a10:	bl	401840 <malloc@plt>
  411a14:	mov	x24, x0
  411a18:	str	x24, [x20, #24]
  411a1c:	mov	x0, x26
  411a20:	lsl	x22, x22, #3
  411a24:	bl	401840 <malloc@plt>
  411a28:	mov	x26, x0
  411a2c:	str	x26, [x20, #32]
  411a30:	mov	x0, x22
  411a34:	bl	401840 <malloc@plt>
  411a38:	mov	x1, x0
  411a3c:	str	x1, [x20, #40]
  411a40:	mov	x0, x22
  411a44:	mov	x22, x1
  411a48:	bl	401840 <malloc@plt>
  411a4c:	str	x0, [x20, #48]
  411a50:	cbz	x24, 412160 <error@@Base+0xe340>
  411a54:	cbz	x26, 412160 <error@@Base+0xe340>
  411a58:	cbz	x22, 412160 <error@@Base+0xe340>
  411a5c:	cbz	x0, 412160 <error@@Base+0xe340>
  411a60:	ldr	x22, [x21, #48]
  411a64:	lsl	x0, x22, #3
  411a68:	bl	401840 <malloc@plt>
  411a6c:	str	x0, [x20, #224]
  411a70:	cbz	x0, 411ad0 <error@@Base+0xdcb0>
  411a74:	mov	x1, #0x0                   	// #0
  411a78:	cbz	x22, 411a90 <error@@Base+0xdc70>
  411a7c:	nop
  411a80:	str	x1, [x0, x1, lsl #3]
  411a84:	add	x1, x1, #0x1
  411a88:	cmp	x1, x22
  411a8c:	b.ne	411a80 <error@@Base+0xdc60>  // b.any
  411a90:	ldr	x0, [x20, #104]
  411a94:	mov	x2, x20
  411a98:	adrp	x1, 408000 <error@@Base+0x41e0>
  411a9c:	add	x1, x1, #0x208
  411aa0:	bl	406920 <error@@Base+0x2b00>
  411aa4:	ldr	x3, [x21, #48]
  411aa8:	cbz	x3, 412310 <error@@Base+0xe4f0>
  411aac:	mov	x1, #0x0                   	// #0
  411ab0:	ldr	x0, [x20, #224]
  411ab4:	b	411ac4 <error@@Base+0xdca4>
  411ab8:	add	x1, x1, #0x1
  411abc:	cmp	x1, x3
  411ac0:	b.eq	412318 <error@@Base+0xe4f8>  // b.none
  411ac4:	ldr	x2, [x0, x1, lsl #3]
  411ac8:	cmp	x1, x2
  411acc:	b.eq	411ab8 <error@@Base+0xdc98>  // b.none
  411ad0:	ldr	x0, [x20, #104]
  411ad4:	adrp	x1, 408000 <error@@Base+0x41e0>
  411ad8:	mov	x2, x21
  411adc:	add	x1, x1, #0x898
  411ae0:	bl	4068a0 <error@@Base+0x2a80>
  411ae4:	cbnz	w0, 411870 <error@@Base+0xda50>
  411ae8:	ldr	x0, [x20, #104]
  411aec:	adrp	x1, 40b000 <error@@Base+0x71e0>
  411af0:	mov	x2, x20
  411af4:	add	x1, x1, #0x268
  411af8:	bl	4068a0 <error@@Base+0x2a80>
  411afc:	cbnz	w0, 411870 <error@@Base+0xda50>
  411b00:	ldr	x0, [x20, #104]
  411b04:	mov	x2, x20
  411b08:	adrp	x1, 408000 <error@@Base+0x41e0>
  411b0c:	add	x1, x1, #0x2b0
  411b10:	stp	x27, x28, [sp, #80]
  411b14:	mov	x24, #0x1                   	// #1
  411b18:	bl	406920 <error@@Base+0x2b00>
  411b1c:	ldr	x22, [x20, #104]
  411b20:	mov	x27, #0x2                   	// #2
  411b24:	ldrb	w0, [x22, #48]
  411b28:	ldr	x1, [x22, #56]
  411b2c:	cmp	w0, #0xb
  411b30:	b.hi	411bac <error@@Base+0xdd8c>  // b.pmore
  411b34:	nop
  411b38:	cmp	w0, #0x9
  411b3c:	b.hi	411dec <error@@Base+0xdfcc>  // b.pmore
  411b40:	cmp	w0, #0x4
  411b44:	b.eq	411e64 <error@@Base+0xe044>  // b.none
  411b48:	b.ls	411d94 <error@@Base+0xdf74>  // b.plast
  411b4c:	sub	w2, w0, #0x8
  411b50:	and	w2, w2, #0xff
  411b54:	cmp	w2, #0x1
  411b58:	b.hi	411bbc <error@@Base+0xdd9c>  // b.pmore
  411b5c:	ldr	x3, [x22, #32]
  411b60:	add	x1, x1, x1, lsl #1
  411b64:	ldr	x2, [x20, #40]
  411b68:	mov	x0, #0x8                   	// #8
  411b6c:	ldr	x26, [x3, #56]
  411b70:	add	x28, x2, x1, lsl #3
  411b74:	str	x24, [x2, x1, lsl #3]
  411b78:	str	x24, [x28, #8]
  411b7c:	bl	401840 <malloc@plt>
  411b80:	str	x0, [x28, #16]
  411b84:	cbz	x0, 412400 <error@@Base+0xe5e0>
  411b88:	str	x26, [x0]
  411b8c:	nop
  411b90:	ldr	x28, [x22, #8]
  411b94:	cbz	x28, 411cd8 <error@@Base+0xdeb8>
  411b98:	mov	x22, x28
  411b9c:	ldrb	w0, [x22, #48]
  411ba0:	ldr	x1, [x22, #56]
  411ba4:	cmp	w0, #0xb
  411ba8:	b.ls	411b38 <error@@Base+0xdd18>  // b.plast
  411bac:	cmp	w0, #0xc
  411bb0:	b.eq	411b5c <error@@Base+0xdd3c>  // b.none
  411bb4:	cmp	w0, #0x10
  411bb8:	b.eq	411b90 <error@@Base+0xdd70>  // b.none
  411bbc:	tbz	w0, #3, 411e94 <error@@Base+0xe074>
  411bc0:	adrp	x3, 414000 <error@@Base+0x101e0>
  411bc4:	add	x3, x3, #0xca8
  411bc8:	adrp	x1, 414000 <error@@Base+0x101e0>
  411bcc:	adrp	x0, 414000 <error@@Base+0x101e0>
  411bd0:	add	x3, x3, #0x58
  411bd4:	add	x1, x1, #0xb28
  411bd8:	add	x0, x0, #0xb78
  411bdc:	mov	w2, #0x5c2                 	// #1474
  411be0:	bl	401b10 <__assert_fail@plt>
  411be4:	mov	x1, x25
  411be8:	add	x0, sp, #0xa8
  411bec:	bl	4069c0 <error@@Base+0x2ba0>
  411bf0:	cbnz	w0, 411870 <error@@Base+0xda50>
  411bf4:	ldrb	w3, [sp, #307]
  411bf8:	ldr	w2, [x19, #180]
  411bfc:	b	411810 <error@@Base+0xd9f0>
  411c00:	ldp	x25, x26, [sp, #64]
  411c04:	mov	w1, #0xc                   	// #12
  411c08:	mov	x0, x19
  411c0c:	str	w1, [sp, #124]
  411c10:	bl	407dc8 <error@@Base+0x3fa8>
  411c14:	stp	xzr, xzr, [x21]
  411c18:	ldr	w0, [sp, #124]
  411c1c:	ldp	x19, x20, [sp, #16]
  411c20:	ldp	x21, x22, [sp, #32]
  411c24:	ldp	x23, x24, [sp, #48]
  411c28:	ldp	x29, x30, [sp], #320
  411c2c:	ret
  411c30:	mov	x1, #0x1                   	// #1
  411c34:	mov	x0, #0x20                  	// #32
  411c38:	bl	4018c0 <calloc@plt>
  411c3c:	str	x0, [x19, #120]
  411c40:	cbz	x0, 411c00 <error@@Base+0xdde0>
  411c44:	mov	x26, #0x1                   	// #1
  411c48:	stp	x27, x28, [sp, #80]
  411c4c:	mov	x27, #0x0                   	// #0
  411c50:	lsl	w23, w27, #3
  411c54:	mov	w28, #0x0                   	// #0
  411c58:	b	411c7c <error@@Base+0xde5c>
  411c5c:	cbnz	w3, 411c6c <error@@Base+0xde4c>
  411c60:	ldrb	w0, [x19, #176]
  411c64:	orr	w0, w0, #0x8
  411c68:	strb	w0, [x19, #176]
  411c6c:	add	w28, w28, #0x1
  411c70:	add	w23, w23, #0x1
  411c74:	cmp	w28, #0x40
  411c78:	b.eq	411cc0 <error@@Base+0xdea0>  // b.none
  411c7c:	mov	w0, w23
  411c80:	bl	401950 <btowc@plt>
  411c84:	and	w3, w23, #0xffffff80
  411c88:	cmn	w0, #0x1
  411c8c:	b.eq	411c5c <error@@Base+0xde3c>  // b.none
  411c90:	ldr	x4, [x19, #120]
  411c94:	lsl	x1, x26, x28
  411c98:	ldr	x2, [x4, x27]
  411c9c:	orr	x1, x2, x1
  411ca0:	str	x1, [x4, x27]
  411ca4:	cbnz	w3, 411c6c <error@@Base+0xde4c>
  411ca8:	cmp	w0, w23
  411cac:	b.ne	411c60 <error@@Base+0xde40>  // b.any
  411cb0:	add	w28, w28, #0x1
  411cb4:	add	w23, w23, #0x1
  411cb8:	cmp	w28, #0x40
  411cbc:	b.ne	411c7c <error@@Base+0xde5c>  // b.any
  411cc0:	add	x27, x27, #0x8
  411cc4:	cmp	x27, #0x20
  411cc8:	b.ne	411c50 <error@@Base+0xde30>  // b.any
  411ccc:	ldp	x27, x28, [sp, #80]
  411cd0:	b	411788 <error@@Base+0xd968>
  411cd4:	mov	x22, x0
  411cd8:	ldr	x0, [x22, #16]
  411cdc:	cmp	x0, #0x0
  411ce0:	cset	w26, eq  // eq = none
  411ce4:	cmp	x0, x28
  411ce8:	csinc	w26, w26, wzr, ne  // ne = any
  411cec:	cbz	w26, 412294 <error@@Base+0xe474>
  411cf0:	ldr	x0, [x22]
  411cf4:	mov	x28, x22
  411cf8:	cbnz	x0, 411cd4 <error@@Base+0xdeb4>
  411cfc:	ldr	x1, [x20, #16]
  411d00:	mov	w27, #0x0                   	// #0
  411d04:	mov	x22, #0x0                   	// #0
  411d08:	cmp	x22, x1
  411d0c:	b.eq	411d34 <error@@Base+0xdf14>  // b.none
  411d10:	add	x24, x22, x22, lsl #1
  411d14:	lsl	x24, x24, #3
  411d18:	ldr	x0, [x20, #48]
  411d1c:	add	x0, x0, x24
  411d20:	ldr	x0, [x0, #8]
  411d24:	cbz	x0, 411d54 <error@@Base+0xdf34>
  411d28:	add	x22, x22, #0x1
  411d2c:	cmp	x22, x1
  411d30:	b.ne	411d10 <error@@Base+0xdef0>  // b.any
  411d34:	cbz	w27, 411eb0 <error@@Base+0xe090>
  411d38:	ldr	x0, [x20, #48]
  411d3c:	mov	x24, #0x0                   	// #0
  411d40:	mov	w27, #0x0                   	// #0
  411d44:	mov	x22, #0x0                   	// #0
  411d48:	add	x0, x0, x24
  411d4c:	ldr	x0, [x0, #8]
  411d50:	cbnz	x0, 411d28 <error@@Base+0xdf08>
  411d54:	mov	x2, x22
  411d58:	mov	x1, x20
  411d5c:	mov	x0, x25
  411d60:	mov	w3, #0x1                   	// #1
  411d64:	bl	408be8 <error@@Base+0x4dc8>
  411d68:	cbnz	w0, 412158 <error@@Base+0xe338>
  411d6c:	ldr	x0, [x20, #48]
  411d70:	add	x22, x22, #0x1
  411d74:	add	x24, x0, x24
  411d78:	ldr	x0, [x24, #8]
  411d7c:	cbz	x0, 411dc8 <error@@Base+0xdfa8>
  411d80:	ldr	x1, [x20, #16]
  411d84:	b	411d08 <error@@Base+0xdee8>
  411d88:	str	wzr, [sp, #124]
  411d8c:	stp	x1, x1, [sp, #216]
  411d90:	b	411934 <error@@Base+0xdb14>
  411d94:	cmp	w0, #0x2
  411d98:	b.ne	411e94 <error@@Base+0xe074>  // b.any
  411d9c:	ldr	x0, [x22, #32]
  411da0:	cbz	x0, 411b90 <error@@Base+0xdd70>
  411da4:	adrp	x3, 414000 <error@@Base+0x101e0>
  411da8:	add	x3, x3, #0xca8
  411dac:	adrp	x1, 414000 <error@@Base+0x101e0>
  411db0:	adrp	x0, 414000 <error@@Base+0x101e0>
  411db4:	add	x3, x3, #0x58
  411db8:	add	x1, x1, #0xb28
  411dbc:	add	x0, x0, #0xb40
  411dc0:	mov	w2, #0x59f                 	// #1439
  411dc4:	bl	401b10 <__assert_fail@plt>
  411dc8:	ldr	x0, [sp, #160]
  411dcc:	bl	401a20 <free@plt>
  411dd0:	ldr	x1, [x20, #16]
  411dd4:	cmp	x1, x22
  411dd8:	b.eq	412148 <error@@Base+0xe328>  // b.none
  411ddc:	add	x24, x22, x22, lsl #1
  411de0:	mov	w27, w26
  411de4:	lsl	x24, x24, #3
  411de8:	b	411d18 <error@@Base+0xdef8>
  411dec:	ldrb	w0, [x20, #176]
  411df0:	orr	w0, w0, #0x1
  411df4:	strb	w0, [x20, #176]
  411df8:	ldr	x28, [x22, #8]
  411dfc:	cbz	x28, 4122bc <error@@Base+0xe49c>
  411e00:	ldr	x0, [x28, #24]
  411e04:	ldr	x26, [x0, #56]
  411e08:	ldr	x0, [x22, #16]
  411e0c:	cbz	x0, 4122b0 <error@@Base+0xe490>
  411e10:	ldr	x0, [x0, #24]
  411e14:	ldr	x2, [x0, #56]
  411e18:	tbnz	x26, #63, 41249c <error@@Base+0xe67c>
  411e1c:	tbnz	x2, #63, 4124c0 <error@@Base+0xe6a0>
  411e20:	ldr	x3, [x20, #40]
  411e24:	add	x1, x1, x1, lsl #1
  411e28:	mov	x0, #0x10                  	// #16
  411e2c:	add	x4, x3, x1, lsl #3
  411e30:	str	x27, [x3, x1, lsl #3]
  411e34:	stp	x4, x2, [sp, #96]
  411e38:	bl	401840 <malloc@plt>
  411e3c:	ldp	x4, x2, [sp, #96]
  411e40:	str	x0, [x4, #16]
  411e44:	cbz	x0, 411f78 <error@@Base+0xe158>
  411e48:	cmp	x26, x2
  411e4c:	b.eq	4122a0 <error@@Base+0xe480>  // b.none
  411e50:	str	x27, [x4, #8]
  411e54:	b.ge	4122c8 <error@@Base+0xe4a8>  // b.tcont
  411e58:	stp	x26, x2, [x0]
  411e5c:	cbnz	x28, 411b98 <error@@Base+0xdd78>
  411e60:	b	411cd8 <error@@Base+0xdeb8>
  411e64:	ldr	x2, [x22, #32]
  411e68:	ldr	x0, [x20, #24]
  411e6c:	ldr	x26, [x2, #56]
  411e70:	str	x26, [x0, x1, lsl #3]
  411e74:	ldrb	w0, [x22, #48]
  411e78:	cmp	w0, #0x4
  411e7c:	b.ne	411b90 <error@@Base+0xdd70>  // b.any
  411e80:	ldr	x2, [x20, #40]
  411e84:	add	x1, x1, x1, lsl #1
  411e88:	mov	x0, #0x8                   	// #8
  411e8c:	add	x28, x2, x1, lsl #3
  411e90:	b	411b74 <error@@Base+0xdd54>
  411e94:	ldr	x2, [x22, #32]
  411e98:	ldr	x0, [x20, #24]
  411e9c:	ldr	x28, [x22, #8]
  411ea0:	ldr	x2, [x2, #56]
  411ea4:	str	x2, [x0, x1, lsl #3]
  411ea8:	cbnz	x28, 411b98 <error@@Base+0xdd78>
  411eac:	b	411cd8 <error@@Base+0xdeb8>
  411eb0:	ldrb	w0, [x21, #56]
  411eb4:	tbnz	w0, #4, 411ec8 <error@@Base+0xe0a8>
  411eb8:	ldr	x0, [x21, #48]
  411ebc:	cbz	x0, 411ec8 <error@@Base+0xe0a8>
  411ec0:	ldrb	w0, [x20, #176]
  411ec4:	tbnz	w0, #0, 411ed0 <error@@Base+0xe0b0>
  411ec8:	ldr	x0, [x20, #152]
  411ecc:	cbz	x0, 411f98 <error@@Base+0xe178>
  411ed0:	add	x0, x22, x22, lsl #1
  411ed4:	lsl	x0, x0, #3
  411ed8:	bl	401840 <malloc@plt>
  411edc:	str	x0, [x20, #56]
  411ee0:	cbz	x0, 41244c <error@@Base+0xe62c>
  411ee4:	mov	x2, #0x0                   	// #0
  411ee8:	mov	x1, #0x0                   	// #0
  411eec:	cbnz	x22, 411ef8 <error@@Base+0xe0d8>
  411ef0:	b	411f98 <error@@Base+0xe178>
  411ef4:	ldr	x0, [x20, #56]
  411ef8:	add	x0, x0, x2
  411efc:	add	x1, x1, #0x1
  411f00:	add	x2, x2, #0x18
  411f04:	stp	xzr, xzr, [x0]
  411f08:	str	xzr, [x0, #16]
  411f0c:	ldr	x3, [x20, #16]
  411f10:	cmp	x3, x1
  411f14:	b.hi	411ef4 <error@@Base+0xe0d4>  // b.pmore
  411f18:	cbz	x3, 411f98 <error@@Base+0xe178>
  411f1c:	ldr	x0, [x20, #48]
  411f20:	mov	x24, #0x0                   	// #0
  411f24:	mov	x26, #0x0                   	// #0
  411f28:	add	x1, x0, x24
  411f2c:	mov	x22, #0x0                   	// #0
  411f30:	ldp	x2, x28, [x1, #8]
  411f34:	cmp	x2, #0x0
  411f38:	b.gt	411f58 <error@@Base+0xe138>
  411f3c:	b	411f88 <error@@Base+0xe168>
  411f40:	ldr	x0, [x20, #48]
  411f44:	add	x22, x22, #0x1
  411f48:	add	x2, x0, x24
  411f4c:	ldr	x2, [x2, #8]
  411f50:	cmp	x22, x2
  411f54:	b.ge	411f84 <error@@Base+0xe164>  // b.tcont
  411f58:	ldr	x2, [x28, x22, lsl #3]
  411f5c:	mov	x1, x26
  411f60:	ldr	x0, [x20, #56]
  411f64:	add	x2, x2, x2, lsl #1
  411f68:	add	x0, x0, x2, lsl #3
  411f6c:	bl	406a60 <error@@Base+0x2c40>
  411f70:	tst	w0, #0xff
  411f74:	b.ne	411f40 <error@@Base+0xe120>  // b.any
  411f78:	mov	w0, #0xc                   	// #12
  411f7c:	ldp	x27, x28, [sp, #80]
  411f80:	b	411870 <error@@Base+0xda50>
  411f84:	ldr	x3, [x20, #16]
  411f88:	add	x26, x26, #0x1
  411f8c:	add	x24, x24, #0x18
  411f90:	cmp	x3, x26
  411f94:	b.hi	411f28 <error@@Base+0xe108>  // b.pmore
  411f98:	ldrb	w0, [x19, #176]
  411f9c:	cmp	x23, #0x0
  411fa0:	str	wzr, [sp, #124]
  411fa4:	cset	w1, eq  // eq = none
  411fa8:	ands	w1, w1, w0, lsr #2
  411fac:	b.ne	41217c <error@@Base+0xe35c>  // b.any
  411fb0:	ldr	x2, [x19, #104]
  411fb4:	mov	x0, x25
  411fb8:	ldr	x1, [x19, #48]
  411fbc:	ldr	x2, [x2, #24]
  411fc0:	ldr	x2, [x2, #56]
  411fc4:	str	x2, [x19, #144]
  411fc8:	add	x2, x2, x2, lsl #1
  411fcc:	add	x1, x1, x2, lsl #3
  411fd0:	bl	408fc0 <error@@Base+0x51a0>
  411fd4:	str	w0, [sp, #128]
  411fd8:	mov	w20, w0
  411fdc:	cbnz	w0, 41205c <error@@Base+0xe23c>
  411fe0:	ldr	x0, [x19, #152]
  411fe4:	cmp	x0, #0x0
  411fe8:	b.le	412028 <error@@Base+0xe208>
  411fec:	ldr	x7, [sp, #152]
  411ff0:	cmp	x7, #0x0
  411ff4:	b.le	412028 <error@@Base+0xe208>
  411ff8:	add	x22, x25, #0x10
  411ffc:	mov	x6, #0x0                   	// #0
  412000:	ldr	x4, [sp, #160]
  412004:	ldr	x3, [x19]
  412008:	ldr	x1, [x4, x6, lsl #3]
  41200c:	add	x5, x3, x1, lsl #4
  412010:	ldrb	w0, [x5, #8]
  412014:	cmp	w0, #0x4
  412018:	b.eq	4120c4 <error@@Base+0xe2a4>  // b.none
  41201c:	add	x6, x6, #0x1
  412020:	cmp	x7, x6
  412024:	b.gt	412000 <error@@Base+0xe1e0>
  412028:	mov	x2, x25
  41202c:	mov	x1, x19
  412030:	add	x0, sp, #0x80
  412034:	mov	w3, #0x0                   	// #0
  412038:	bl	4091c0 <error@@Base+0x53a0>
  41203c:	str	x0, [x19, #72]
  412040:	cbz	x0, 41228c <error@@Base+0xe46c>
  412044:	ldrsb	w1, [x0, #104]
  412048:	tbnz	w1, #31, 41222c <error@@Base+0xe40c>
  41204c:	stp	x0, x0, [x19, #80]
  412050:	str	x0, [x19, #96]
  412054:	ldr	x0, [sp, #160]
  412058:	bl	401a20 <free@plt>
  41205c:	ldr	x22, [x21]
  412060:	str	w20, [sp, #124]
  412064:	ldr	x20, [x22, #112]
  412068:	cbz	x20, 412080 <error@@Base+0xe260>
  41206c:	nop
  412070:	mov	x0, x20
  412074:	ldr	x20, [x20]
  412078:	bl	401a20 <free@plt>
  41207c:	cbnz	x20, 412070 <error@@Base+0xe250>
  412080:	ldr	x0, [x22, #32]
  412084:	mov	w1, #0xf                   	// #15
  412088:	stp	xzr, xzr, [x22, #104]
  41208c:	str	w1, [x22, #128]
  412090:	bl	401a20 <free@plt>
  412094:	str	xzr, [x22, #32]
  412098:	add	x0, sp, #0xa8
  41209c:	bl	407d80 <error@@Base+0x3f60>
  4120a0:	ldr	w0, [sp, #124]
  4120a4:	cbnz	w0, 412374 <error@@Base+0xe554>
  4120a8:	ldp	x19, x20, [sp, #16]
  4120ac:	ldp	x21, x22, [sp, #32]
  4120b0:	ldp	x23, x24, [sp, #48]
  4120b4:	ldp	x25, x26, [sp, #64]
  4120b8:	ldp	x27, x28, [sp, #80]
  4120bc:	ldp	x29, x30, [sp], #320
  4120c0:	ret
  4120c4:	mov	x2, #0x0                   	// #0
  4120c8:	b	4120d8 <error@@Base+0xe2b8>
  4120cc:	add	x2, x2, #0x1
  4120d0:	cmp	x2, x7
  4120d4:	b.eq	41201c <error@@Base+0xe1fc>  // b.none
  4120d8:	ldr	x0, [x4, x2, lsl #3]
  4120dc:	lsl	x0, x0, #4
  4120e0:	add	x8, x3, x0
  4120e4:	ldrb	w8, [x8, #8]
  4120e8:	cmp	w8, #0x9
  4120ec:	b.ne	4120cc <error@@Base+0xe2ac>  // b.any
  4120f0:	ldr	x8, [x3, x0]
  4120f4:	ldr	x0, [x5]
  4120f8:	cmp	x8, x0
  4120fc:	b.ne	4120cc <error@@Base+0xe2ac>  // b.any
  412100:	ldr	x3, [x19, #40]
  412104:	add	x2, x1, x1, lsl #1
  412108:	mov	x0, x7
  41210c:	mov	x1, x22
  412110:	add	x2, x3, x2, lsl #3
  412114:	ldr	x2, [x2, #16]
  412118:	ldr	x2, [x2]
  41211c:	bl	408050 <error@@Base+0x4230>
  412120:	cbnz	x0, 41201c <error@@Base+0xe1fc>
  412124:	ldr	x1, [x19, #48]
  412128:	add	x2, x2, x2, lsl #1
  41212c:	mov	x0, x25
  412130:	add	x1, x1, x2, lsl #3
  412134:	bl	408a40 <error@@Base+0x4c20>
  412138:	cbnz	w0, 412410 <error@@Base+0xe5f0>
  41213c:	mov	x6, #0x1                   	// #1
  412140:	ldr	x7, [sp, #152]
  412144:	b	412020 <error@@Base+0xe200>
  412148:	mov	w27, #0x0                   	// #0
  41214c:	mov	x22, #0x0                   	// #0
  412150:	mov	x24, #0x0                   	// #0
  412154:	b	411d18 <error@@Base+0xdef8>
  412158:	ldp	x27, x28, [sp, #80]
  41215c:	b	411870 <error@@Base+0xda50>
  412160:	mov	w0, #0xc                   	// #12
  412164:	str	w0, [sp, #124]
  412168:	b	411878 <error@@Base+0xda58>
  41216c:	add	x0, sp, #0xa8
  412170:	bl	406dc0 <error@@Base+0x2fa0>
  412174:	str	wzr, [sp, #124]
  412178:	b	411934 <error@@Base+0xdb14>
  41217c:	ldr	x0, [x21, #40]
  412180:	cbnz	x0, 411fb0 <error@@Base+0xe190>
  412184:	ldr	x6, [x19, #16]
  412188:	cbz	x6, 412470 <error@@Base+0xe650>
  41218c:	ldr	x7, [x19]
  412190:	mov	w2, #0x10001               	// #65537
  412194:	mov	w8, #0x0                   	// #0
  412198:	mov	x5, #0x0                   	// #0
  41219c:	mov	x4, x7
  4121a0:	mov	x3, #0x1                   	// #1
  4121a4:	movk	x2, #0x1, lsl #48
  4121a8:	ldrb	w0, [x4, #8]
  4121ac:	cmp	w0, #0x5
  4121b0:	b.eq	41243c <error@@Base+0xe61c>  // b.none
  4121b4:	b.hi	4123a8 <error@@Base+0xe588>  // b.pmore
  4121b8:	cmp	w0, #0x3
  4121bc:	b.eq	412424 <error@@Base+0xe604>  // b.none
  4121c0:	cmp	w0, #0x4
  4121c4:	b.ne	412390 <error@@Base+0xe570>  // b.any
  4121c8:	add	x5, x5, #0x1
  4121cc:	add	x4, x4, #0x10
  4121d0:	cmp	x5, x6
  4121d4:	b.ne	4121a8 <error@@Base+0xe388>  // b.any
  4121d8:	orr	w8, w8, w27
  4121dc:	add	x5, x7, x5, lsl #4
  4121e0:	tst	w8, #0xff
  4121e4:	mov	w1, #0x7                   	// #7
  4121e8:	b.ne	412208 <error@@Base+0xe3e8>  // b.any
  4121ec:	b	41246c <error@@Base+0xe64c>
  4121f0:	cmp	w0, #0x5
  4121f4:	b.ne	4121fc <error@@Base+0xe3dc>  // b.any
  4121f8:	strb	w1, [x7, #8]
  4121fc:	add	x7, x7, #0x10
  412200:	cmp	x5, x7
  412204:	b.eq	412470 <error@@Base+0xe650>  // b.none
  412208:	ldrb	w0, [x7, #8]
  41220c:	cmp	w0, #0x1
  412210:	b.ne	4121f0 <error@@Base+0xe3d0>  // b.any
  412214:	ldrsb	w0, [x7]
  412218:	tbz	w0, #31, 4121fc <error@@Base+0xe3dc>
  41221c:	ldrb	w0, [x7, #10]
  412220:	and	w0, w0, #0xffffffdf
  412224:	strb	w0, [x7, #10]
  412228:	b	4121fc <error@@Base+0xe3dc>
  41222c:	mov	x2, x25
  412230:	mov	x1, x19
  412234:	mov	w3, #0x1                   	// #1
  412238:	add	x0, sp, #0x80
  41223c:	bl	4091c0 <error@@Base+0x53a0>
  412240:	str	x0, [x19, #80]
  412244:	mov	x2, x25
  412248:	mov	x1, x19
  41224c:	mov	w3, #0x2                   	// #2
  412250:	add	x0, sp, #0x80
  412254:	bl	4091c0 <error@@Base+0x53a0>
  412258:	str	x0, [x19, #88]
  41225c:	mov	x1, x19
  412260:	mov	x2, x25
  412264:	add	x0, sp, #0x80
  412268:	mov	w3, #0x6                   	// #6
  41226c:	bl	4091c0 <error@@Base+0x53a0>
  412270:	str	x0, [x19, #96]
  412274:	ldr	x1, [x19, #80]
  412278:	cbz	x1, 41228c <error@@Base+0xe46c>
  41227c:	ldr	x1, [x19, #88]
  412280:	cmp	x1, #0x0
  412284:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  412288:	b.ne	412054 <error@@Base+0xe234>  // b.any
  41228c:	ldr	w20, [sp, #128]
  412290:	b	41205c <error@@Base+0xe23c>
  412294:	mov	x28, x0
  412298:	mov	x22, x28
  41229c:	b	411b9c <error@@Base+0xdd7c>
  4122a0:	str	x24, [x4, #8]
  4122a4:	str	x26, [x0]
  4122a8:	cbnz	x28, 411b98 <error@@Base+0xdd78>
  4122ac:	b	411cd8 <error@@Base+0xdeb8>
  4122b0:	ldr	x0, [x22, #32]
  4122b4:	ldr	x2, [x0, #56]
  4122b8:	b	411e18 <error@@Base+0xdff8>
  4122bc:	ldr	x0, [x22, #32]
  4122c0:	ldr	x26, [x0, #56]
  4122c4:	b	411e08 <error@@Base+0xdfe8>
  4122c8:	stp	x2, x26, [x0]
  4122cc:	cbnz	x28, 411b98 <error@@Base+0xdd78>
  4122d0:	b	411cd8 <error@@Base+0xdeb8>
  4122d4:	add	x0, sp, #0xa8
  4122d8:	bl	406d20 <error@@Base+0x2f00>
  4122dc:	str	wzr, [sp, #124]
  4122e0:	b	411934 <error@@Base+0xdb14>
  4122e4:	mov	x0, x19
  4122e8:	mov	x1, #0xe8                  	// #232
  4122ec:	bl	4018d0 <realloc@plt>
  4122f0:	mov	x19, x0
  4122f4:	cbz	x0, 4124e4 <error@@Base+0xe6c4>
  4122f8:	mov	x0, #0xe8                  	// #232
  4122fc:	stp	x19, x0, [x21]
  412300:	b	411674 <error@@Base+0xd854>
  412304:	mov	x23, #0x0                   	// #0
  412308:	mov	x1, #0x1                   	// #1
  41230c:	b	4116d0 <error@@Base+0xd8b0>
  412310:	ldr	x0, [x20, #224]
  412314:	nop
  412318:	bl	401a20 <free@plt>
  41231c:	str	xzr, [x20, #224]
  412320:	b	411ad0 <error@@Base+0xdcb0>
  412324:	cbz	x0, 412460 <error@@Base+0xe640>
  412328:	mov	w5, #0x2                   	// #2
  41232c:	add	x26, x20, #0x70
  412330:	add	x25, sp, #0x90
  412334:	add	x20, x20, #0x80
  412338:	mov	x1, x20
  41233c:	mov	x0, x26
  412340:	mov	x4, x25
  412344:	mov	x3, #0x0                   	// #0
  412348:	mov	x2, #0x0                   	// #0
  41234c:	strb	w5, [sp, #152]
  412350:	bl	4084c8 <error@@Base+0x46a8>
  412354:	mov	x24, x0
  412358:	b	4119bc <error@@Base+0xdb9c>
  41235c:	mov	w0, #0xc                   	// #12
  412360:	str	xzr, [x19, #104]
  412364:	str	w0, [sp, #124]
  412368:	b	411878 <error@@Base+0xda58>
  41236c:	str	wzr, [sp, #124]
  412370:	b	411934 <error@@Base+0xdb14>
  412374:	mov	x0, x19
  412378:	bl	407dc8 <error@@Base+0x3fa8>
  41237c:	ldr	w0, [sp, #124]
  412380:	ldp	x25, x26, [sp, #64]
  412384:	ldp	x27, x28, [sp, #80]
  412388:	stp	xzr, xzr, [x21]
  41238c:	b	411c1c <error@@Base+0xddfc>
  412390:	cmp	w0, #0x1
  412394:	b.ne	4123c4 <error@@Base+0xe5a4>  // b.any
  412398:	ldrsb	w0, [x4]
  41239c:	cmp	w0, #0x0
  4123a0:	csel	w8, w8, w1, ge  // ge = tcont
  4123a4:	b	4121c8 <error@@Base+0xe3a8>
  4123a8:	cmp	w0, #0xb
  4123ac:	b.hi	4123d0 <error@@Base+0xe5b0>  // b.pmore
  4123b0:	cmp	w0, #0x7
  4123b4:	b.hi	4121c8 <error@@Base+0xe3a8>  // b.pmore
  4123b8:	cmp	w0, #0x6
  4123bc:	b.eq	411fb0 <error@@Base+0xe190>  // b.none
  4123c0:	bl	401970 <abort@plt>
  4123c4:	cmp	w0, #0x2
  4123c8:	b.eq	4121c8 <error@@Base+0xe3a8>  // b.none
  4123cc:	bl	401970 <abort@plt>
  4123d0:	cmp	w0, #0xc
  4123d4:	b.ne	4123c0 <error@@Base+0xe5a0>  // b.any
  4123d8:	ldr	w0, [x4]
  4123dc:	cmp	w0, #0x40
  4123e0:	b.hi	412418 <error@@Base+0xe5f8>  // b.pmore
  4123e4:	cmp	w0, #0xf
  4123e8:	b.ls	411fb0 <error@@Base+0xe190>  // b.plast
  4123ec:	sub	w0, w0, #0x10
  4123f0:	lsl	x0, x3, x0
  4123f4:	tst	x0, x2
  4123f8:	b.eq	411fb0 <error@@Base+0xe190>  // b.none
  4123fc:	b	4121c8 <error@@Base+0xe3a8>
  412400:	mov	w0, #0xc                   	// #12
  412404:	stp	xzr, xzr, [x28]
  412408:	ldp	x27, x28, [sp, #80]
  41240c:	b	411870 <error@@Base+0xda50>
  412410:	mov	w20, w0
  412414:	b	41205c <error@@Base+0xe23c>
  412418:	cmp	w0, #0x80
  41241c:	b.eq	4121c8 <error@@Base+0xe3a8>  // b.none
  412420:	b	411fb0 <error@@Base+0xe190>
  412424:	ldr	x0, [x4]
  412428:	ldr	x9, [x0, #16]
  41242c:	cbnz	x9, 411fb0 <error@@Base+0xe190>
  412430:	ldr	x0, [x0, #24]
  412434:	cbz	x0, 4121c8 <error@@Base+0xe3a8>
  412438:	b	411fb0 <error@@Base+0xe190>
  41243c:	mov	w27, w1
  412440:	b	4121c8 <error@@Base+0xe3a8>
  412444:	mov	x2, x0
  412448:	b	41192c <error@@Base+0xdb0c>
  41244c:	mov	w0, #0xc                   	// #12
  412450:	str	w0, [sp, #124]
  412454:	ldr	x20, [x21]
  412458:	ldp	x27, x28, [sp, #80]
  41245c:	b	411878 <error@@Base+0xda58>
  412460:	ldr	x20, [x21]
  412464:	str	xzr, [x19, #104]
  412468:	b	411878 <error@@Base+0xda58>
  41246c:	mov	w27, #0x0                   	// #0
  412470:	ldr	x2, [x19, #152]
  412474:	mov	w1, #0x1                   	// #1
  412478:	ldrb	w0, [x19, #176]
  41247c:	cmp	x2, #0x0
  412480:	str	w1, [x19, #180]
  412484:	ccmp	w27, #0x0, #0x0, le
  412488:	and	w1, w0, #0xfffffff9
  41248c:	cset	w0, ne  // ne = any
  412490:	orr	w0, w1, w0, lsl #1
  412494:	strb	w0, [x19, #176]
  412498:	b	411fb0 <error@@Base+0xe190>
  41249c:	adrp	x3, 414000 <error@@Base+0x101e0>
  4124a0:	add	x3, x3, #0xca8
  4124a4:	adrp	x1, 414000 <error@@Base+0x101e0>
  4124a8:	adrp	x0, 414000 <error@@Base+0x101e0>
  4124ac:	add	x3, x3, #0x58
  4124b0:	add	x1, x1, #0xb28
  4124b4:	add	x0, x0, #0xb58
  4124b8:	mov	w2, #0x5af                 	// #1455
  4124bc:	bl	401b10 <__assert_fail@plt>
  4124c0:	adrp	x3, 414000 <error@@Base+0x101e0>
  4124c4:	add	x3, x3, #0xca8
  4124c8:	adrp	x1, 414000 <error@@Base+0x101e0>
  4124cc:	adrp	x0, 414000 <error@@Base+0x101e0>
  4124d0:	add	x3, x3, #0x58
  4124d4:	add	x1, x1, #0xb28
  4124d8:	add	x0, x0, #0xb68
  4124dc:	mov	w2, #0x5b0                 	// #1456
  4124e0:	bl	401b10 <__assert_fail@plt>
  4124e4:	mov	w0, #0xc                   	// #12
  4124e8:	b	411c1c <error@@Base+0xddfc>
  4124ec:	nop
  4124f0:	stp	x29, x30, [sp, #-16]!
  4124f4:	adrp	x3, 428000 <error@@Base+0x241e0>
  4124f8:	mov	x5, x2
  4124fc:	mov	x29, sp
  412500:	ldr	x3, [x3, #1728]
  412504:	mov	w7, #0x6f                  	// #111
  412508:	ldrb	w6, [x2, #56]
  41250c:	mov	x2, x1
  412510:	mov	x1, x0
  412514:	mov	x0, x5
  412518:	ubfx	w4, w3, #25, #1
  41251c:	and	w6, w6, w7
  412520:	ubfiz	w4, w4, #4, #4
  412524:	orr	w4, w4, #0xffffff80
  412528:	orr	w4, w4, w6
  41252c:	strb	w4, [x5, #56]
  412530:	bl	411628 <error@@Base+0xd808>
  412534:	cbz	w0, 412564 <error@@Base+0xe744>
  412538:	adrp	x1, 414000 <error@@Base+0x101e0>
  41253c:	add	x1, x1, #0xca8
  412540:	add	x4, x1, #0x1e8
  412544:	mov	w3, w0
  412548:	ldp	x29, x30, [sp], #16
  41254c:	add	x1, x1, #0x68
  412550:	ldr	x3, [x4, w3, sxtw #3]
  412554:	mov	w2, #0x5                   	// #5
  412558:	mov	x0, #0x0                   	// #0
  41255c:	add	x1, x1, x3
  412560:	b	401ac0 <dcgettext@plt>
  412564:	mov	x0, #0x0                   	// #0
  412568:	ldp	x29, x30, [sp], #16
  41256c:	ret
  412570:	adrp	x1, 428000 <error@@Base+0x241e0>
  412574:	mov	x2, x0
  412578:	ldr	x0, [x1, #1728]
  41257c:	str	x2, [x1, #1728]
  412580:	ret
  412584:	nop
  412588:	stp	x29, x30, [sp, #-48]!
  41258c:	mov	x2, #0x100                 	// #256
  412590:	mov	w1, #0x0                   	// #0
  412594:	mov	x29, sp
  412598:	stp	x19, x20, [sp, #16]
  41259c:	mov	x19, x0
  4125a0:	ldr	x20, [x0]
  4125a4:	str	x21, [sp, #32]
  4125a8:	ldr	x21, [x0, #32]
  4125ac:	mov	x0, x21
  4125b0:	bl	4018b0 <memset@plt>
  4125b4:	ldr	x1, [x20, #72]
  4125b8:	mov	x0, x19
  4125bc:	mov	x3, x21
  4125c0:	add	x2, x1, #0x18
  4125c4:	add	x1, x1, #0x10
  4125c8:	bl	40bea0 <error@@Base+0x8080>
  4125cc:	ldp	x1, x0, [x20, #72]
  4125d0:	cmp	x1, x0
  4125d4:	b.eq	4125f0 <error@@Base+0xe7d0>  // b.none
  4125d8:	add	x2, x0, #0x18
  4125dc:	add	x1, x0, #0x10
  4125e0:	mov	x3, x21
  4125e4:	mov	x0, x19
  4125e8:	bl	40bea0 <error@@Base+0x8080>
  4125ec:	ldr	x0, [x20, #72]
  4125f0:	ldr	x1, [x20, #88]
  4125f4:	cmp	x1, x0
  4125f8:	b.eq	412614 <error@@Base+0xe7f4>  // b.none
  4125fc:	add	x2, x1, #0x18
  412600:	mov	x0, x19
  412604:	mov	x3, x21
  412608:	add	x1, x1, #0x10
  41260c:	bl	40bea0 <error@@Base+0x8080>
  412610:	ldr	x0, [x20, #72]
  412614:	ldr	x1, [x20, #96]
  412618:	cmp	x1, x0
  41261c:	b.eq	412634 <error@@Base+0xe814>  // b.none
  412620:	add	x2, x1, #0x18
  412624:	mov	x3, x21
  412628:	add	x1, x1, #0x10
  41262c:	mov	x0, x19
  412630:	bl	40bea0 <error@@Base+0x8080>
  412634:	ldrb	w1, [x19, #56]
  412638:	mov	w0, #0x0                   	// #0
  41263c:	ldr	x21, [sp, #32]
  412640:	orr	w1, w1, #0x8
  412644:	strb	w1, [x19, #56]
  412648:	ldp	x19, x20, [sp, #16]
  41264c:	ldp	x29, x30, [sp], #48
  412650:	ret
  412654:	nop
  412658:	sub	sp, sp, #0x80
  41265c:	cmp	x3, #0x0
  412660:	ccmp	x3, x2, #0x0, ge  // ge = tcont
  412664:	stp	x29, x30, [sp, #16]
  412668:	add	x29, sp, #0x10
  41266c:	stp	x19, x20, [sp, #32]
  412670:	stp	x23, x24, [sp, #64]
  412674:	add	x23, x3, x4
  412678:	b.gt	4128d8 <error@@Base+0xeab8>
  41267c:	stp	x21, x22, [sp, #48]
  412680:	mov	x19, x3
  412684:	mov	x24, x2
  412688:	stp	x25, x26, [sp, #80]
  41268c:	mov	x20, x0
  412690:	mov	x21, x6
  412694:	stp	x27, x28, [sp, #96]
  412698:	and	w25, w7, #0xff
  41269c:	mov	x27, x5
  4126a0:	cmp	x23, x2
  4126a4:	b.gt	4128bc <error@@Base+0xea9c>
  4126a8:	cmp	x4, #0x0
  4126ac:	ccmp	x3, x23, #0x4, ge  // ge = tcont
  4126b0:	b.gt	4128bc <error@@Base+0xea9c>
  4126b4:	tbnz	x23, #63, 4128c4 <error@@Base+0xeaa4>
  4126b8:	cmp	x4, #0x0
  4126bc:	ccmp	x3, x23, #0x0, lt  // lt = tstop
  4126c0:	b.le	4128c4 <error@@Base+0xeaa4>
  4126c4:	ldrb	w0, [x20, #56]
  4126c8:	cmp	x23, x19
  4126cc:	ubfx	x2, x0, #5, #2
  4126d0:	str	x2, [sp, #120]
  4126d4:	b.le	4126e4 <error@@Base+0xe8c4>
  4126d8:	ldr	x2, [x20, #32]
  4126dc:	cbz	x2, 4126e4 <error@@Base+0xe8c4>
  4126e0:	tbz	w0, #3, 412874 <error@@Base+0xea54>
  4126e4:	ldrb	w2, [x20, #56]
  4126e8:	cmp	x21, #0x0
  4126ec:	cset	w0, eq  // eq = none
  4126f0:	ubfx	x3, x2, #4, #1
  4126f4:	orr	w0, w0, w3
  4126f8:	tbnz	w0, #0, 412860 <error@@Base+0xea40>
  4126fc:	and	w2, w2, #0x6
  412700:	cmp	w2, #0x4
  412704:	ldr	x0, [x20, #48]
  412708:	b.eq	412908 <error@@Base+0xeae8>  // b.none
  41270c:	add	x28, x0, #0x1
  412710:	mov	x26, x28
  412714:	lsl	x0, x28, #4
  412718:	str	x1, [sp, #112]
  41271c:	bl	401840 <malloc@plt>
  412720:	mov	x22, x0
  412724:	cbz	x0, 4128f4 <error@@Base+0xead4>
  412728:	ldr	x1, [sp, #112]
  41272c:	mov	x7, x0
  412730:	ldr	w0, [sp, #120]
  412734:	mov	x5, x27
  412738:	str	w0, [sp]
  41273c:	mov	x4, x23
  412740:	mov	x2, x24
  412744:	mov	x6, x28
  412748:	mov	x3, x19
  41274c:	mov	x0, x20
  412750:	bl	40dd38 <error@@Base+0x9f18>
  412754:	cbnz	w0, 412824 <error@@Base+0xea04>
  412758:	cbz	x21, 412808 <error@@Base+0xe9e8>
  41275c:	ldrb	w0, [x20, #56]
  412760:	add	x24, x26, #0x1
  412764:	ubfx	x0, x0, #1, #2
  412768:	cbz	w0, 412888 <error@@Base+0xea68>
  41276c:	cmp	w0, #0x1
  412770:	b.eq	412934 <error@@Base+0xeb14>  // b.none
  412774:	cmp	w0, #0x2
  412778:	b.ne	4129f4 <error@@Base+0xebd4>  // b.any
  41277c:	ldr	x1, [x21]
  412780:	mov	w23, w0
  412784:	cmp	x28, x1
  412788:	b.hi	4129d0 <error@@Base+0xebb0>  // b.pmore
  41278c:	cmp	x26, #0x0
  412790:	b.le	412978 <error@@Base+0xeb58>
  412794:	ldp	x4, x3, [x21, #8]
  412798:	mov	x0, x22
  41279c:	mov	x1, #0x0                   	// #0
  4127a0:	ldr	x2, [x0]
  4127a4:	str	x2, [x4, x1, lsl #3]
  4127a8:	add	x0, x0, #0x10
  4127ac:	ldur	x2, [x0, #-8]
  4127b0:	str	x2, [x3, x1, lsl #3]
  4127b4:	add	x1, x1, #0x1
  4127b8:	cmp	x26, x1
  4127bc:	b.ne	4127a0 <error@@Base+0xe980>  // b.any
  4127c0:	mov	x0, x1
  4127c4:	ldr	x2, [x21]
  4127c8:	cmp	x2, x0
  4127cc:	b.ls	4127f4 <error@@Base+0xe9d4>  // b.plast
  4127d0:	ldp	x5, x4, [x21, #8]
  4127d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4127d8:	str	x2, [x4, x0, lsl #3]
  4127dc:	add	x1, x1, #0x1
  4127e0:	str	x2, [x5, x0, lsl #3]
  4127e4:	mov	x0, x1
  4127e8:	ldr	x3, [x21]
  4127ec:	cmp	x3, x1
  4127f0:	b.hi	4127d8 <error@@Base+0xe9b8>  // b.pmore
  4127f4:	ldrb	w0, [x20, #56]
  4127f8:	bfi	w0, w23, #1, #2
  4127fc:	strb	w0, [x20, #56]
  412800:	tst	w0, #0x6
  412804:	b.eq	412830 <error@@Base+0xea10>  // b.none
  412808:	ldr	x20, [x22]
  41280c:	cbz	w25, 412834 <error@@Base+0xea14>
  412810:	cmp	x19, x20
  412814:	b.ne	4129ac <error@@Base+0xeb8c>  // b.any
  412818:	ldr	x0, [x22, #8]
  41281c:	sub	x20, x0, x20
  412820:	b	412834 <error@@Base+0xea14>
  412824:	cmp	w0, #0x1
  412828:	mov	x20, #0xffffffffffffffff    	// #-1
  41282c:	b.eq	412834 <error@@Base+0xea14>  // b.none
  412830:	mov	x20, #0xfffffffffffffffe    	// #-2
  412834:	mov	x0, x22
  412838:	bl	401a20 <free@plt>
  41283c:	ldp	x21, x22, [sp, #48]
  412840:	ldp	x25, x26, [sp, #80]
  412844:	ldp	x27, x28, [sp, #96]
  412848:	mov	x0, x20
  41284c:	ldp	x29, x30, [sp, #16]
  412850:	ldp	x19, x20, [sp, #32]
  412854:	ldp	x23, x24, [sp, #64]
  412858:	add	sp, sp, #0x80
  41285c:	ret
  412860:	mov	x28, #0x1                   	// #1
  412864:	mov	x0, #0x10                  	// #16
  412868:	mov	x26, x28
  41286c:	mov	x21, #0x0                   	// #0
  412870:	b	412718 <error@@Base+0xe8f8>
  412874:	mov	x0, x20
  412878:	str	x1, [sp, #112]
  41287c:	bl	412588 <error@@Base+0xe768>
  412880:	ldr	x1, [sp, #112]
  412884:	b	4126e4 <error@@Base+0xe8c4>
  412888:	lsl	x27, x24, #3
  41288c:	mov	x0, x27
  412890:	bl	401840 <malloc@plt>
  412894:	str	x0, [x21, #8]
  412898:	mov	x23, x0
  41289c:	cbz	x0, 412984 <error@@Base+0xeb64>
  4128a0:	mov	x0, x27
  4128a4:	bl	401840 <malloc@plt>
  4128a8:	str	x0, [x21, #16]
  4128ac:	cbz	x0, 41298c <error@@Base+0xeb6c>
  4128b0:	mov	w23, #0x1                   	// #1
  4128b4:	str	x24, [x21]
  4128b8:	b	41278c <error@@Base+0xe96c>
  4128bc:	mov	x23, x24
  4128c0:	b	4126c4 <error@@Base+0xe8a4>
  4128c4:	ldrb	w28, [x20, #56]
  4128c8:	mov	x23, #0x0                   	// #0
  4128cc:	ubfx	x0, x28, #5, #2
  4128d0:	str	x0, [sp, #120]
  4128d4:	b	4126e4 <error@@Base+0xe8c4>
  4128d8:	mov	x20, #0xffffffffffffffff    	// #-1
  4128dc:	mov	x0, x20
  4128e0:	ldp	x29, x30, [sp, #16]
  4128e4:	ldp	x19, x20, [sp, #32]
  4128e8:	ldp	x23, x24, [sp, #64]
  4128ec:	add	sp, sp, #0x80
  4128f0:	ret
  4128f4:	mov	x20, #0xfffffffffffffffe    	// #-2
  4128f8:	ldp	x21, x22, [sp, #48]
  4128fc:	ldp	x25, x26, [sp, #80]
  412900:	ldp	x27, x28, [sp, #96]
  412904:	b	412848 <error@@Base+0xea28>
  412908:	ldr	x28, [x21]
  41290c:	cmp	x28, x0
  412910:	b.hi	41270c <error@@Base+0xe8ec>  // b.pmore
  412914:	cmp	x28, #0x0
  412918:	mov	x26, x28
  41291c:	b.gt	412714 <error@@Base+0xe8f4>
  412920:	mov	x28, #0x1                   	// #1
  412924:	mov	x0, #0x10                  	// #16
  412928:	mov	x26, x28
  41292c:	mov	x21, #0x0                   	// #0
  412930:	b	412718 <error@@Base+0xe8f8>
  412934:	ldr	x1, [x21]
  412938:	mov	w23, w0
  41293c:	cmp	x1, x24
  412940:	b.cs	41278c <error@@Base+0xe96c>  // b.hs, b.nlast
  412944:	ldr	x0, [x21, #8]
  412948:	lsl	x28, x24, #3
  41294c:	mov	x1, x28
  412950:	bl	4018d0 <realloc@plt>
  412954:	mov	x27, x0
  412958:	cbz	x0, 412984 <error@@Base+0xeb64>
  41295c:	ldr	x0, [x21, #16]
  412960:	mov	x1, x28
  412964:	bl	4018d0 <realloc@plt>
  412968:	cbz	x0, 41299c <error@@Base+0xeb7c>
  41296c:	stp	x24, x27, [x21]
  412970:	str	x0, [x21, #16]
  412974:	b	41278c <error@@Base+0xe96c>
  412978:	mov	x0, #0x0                   	// #0
  41297c:	mov	x1, #0x0                   	// #0
  412980:	b	4127c4 <error@@Base+0xe9a4>
  412984:	mov	w23, #0x0                   	// #0
  412988:	b	4127f4 <error@@Base+0xe9d4>
  41298c:	mov	x0, x23
  412990:	mov	w23, #0x0                   	// #0
  412994:	bl	401a20 <free@plt>
  412998:	b	4127f4 <error@@Base+0xe9d4>
  41299c:	mov	x0, x27
  4129a0:	mov	w23, #0x0                   	// #0
  4129a4:	bl	401a20 <free@plt>
  4129a8:	b	4127f4 <error@@Base+0xe9d4>
  4129ac:	adrp	x3, 414000 <error@@Base+0x101e0>
  4129b0:	add	x3, x3, #0xca8
  4129b4:	adrp	x1, 414000 <error@@Base+0x101e0>
  4129b8:	adrp	x0, 414000 <error@@Base+0x101e0>
  4129bc:	add	x3, x3, #0x280
  4129c0:	add	x1, x1, #0xa90
  4129c4:	add	x0, x0, #0xbd8
  4129c8:	mov	w2, #0x1be                 	// #446
  4129cc:	bl	401b10 <__assert_fail@plt>
  4129d0:	adrp	x3, 414000 <error@@Base+0x101e0>
  4129d4:	add	x3, x3, #0xca8
  4129d8:	adrp	x1, 414000 <error@@Base+0x101e0>
  4129dc:	adrp	x0, 414000 <error@@Base+0x101e0>
  4129e0:	add	x3, x3, #0x270
  4129e4:	add	x1, x1, #0xa90
  4129e8:	add	x0, x0, #0xbc0
  4129ec:	mov	w2, #0x1fb                 	// #507
  4129f0:	bl	401b10 <__assert_fail@plt>
  4129f4:	adrp	x3, 414000 <error@@Base+0x101e0>
  4129f8:	add	x3, x3, #0xca8
  4129fc:	adrp	x1, 414000 <error@@Base+0x101e0>
  412a00:	adrp	x0, 414000 <error@@Base+0x101e0>
  412a04:	add	x3, x3, #0x270
  412a08:	add	x1, x1, #0xa90
  412a0c:	add	x0, x0, #0xba0
  412a10:	mov	w2, #0x1f9                 	// #505
  412a14:	bl	401b10 <__assert_fail@plt>
  412a18:	stp	x29, x30, [sp, #-112]!
  412a1c:	cmp	x4, #0x0
  412a20:	mov	x29, sp
  412a24:	stp	x27, x28, [sp, #80]
  412a28:	ldr	x27, [sp, #112]
  412a2c:	stp	x19, x20, [sp, #16]
  412a30:	stp	x25, x26, [sp, #64]
  412a34:	ccmp	x27, #0x0, #0x1, ge  // ge = tcont
  412a38:	mov	x25, x7
  412a3c:	ccmp	x2, #0x0, #0x1, ge  // ge = tcont
  412a40:	ldrb	w7, [sp, #120]
  412a44:	b.lt	412b10 <error@@Base+0xecf0>  // b.tstop
  412a48:	mov	x19, x4
  412a4c:	mov	x20, x2
  412a50:	adds	x28, x2, x4
  412a54:	b.vs	412b10 <error@@Base+0xecf0>
  412a58:	stp	x21, x22, [sp, #32]
  412a5c:	mov	x22, x0
  412a60:	stp	x23, x24, [sp, #48]
  412a64:	mov	x23, x5
  412a68:	mov	x24, x6
  412a6c:	cbz	x4, 412b2c <error@@Base+0xed0c>
  412a70:	str	x1, [sp, #96]
  412a74:	mov	x21, x3
  412a78:	mov	x26, #0x0                   	// #0
  412a7c:	cbnz	x2, 412acc <error@@Base+0xecac>
  412a80:	mov	x6, x25
  412a84:	mov	x5, x27
  412a88:	mov	x4, x24
  412a8c:	mov	x3, x23
  412a90:	mov	x2, x28
  412a94:	mov	x1, x21
  412a98:	mov	x0, x22
  412a9c:	bl	412658 <error@@Base+0xe838>
  412aa0:	mov	x19, x0
  412aa4:	mov	x0, x26
  412aa8:	bl	401a20 <free@plt>
  412aac:	mov	x0, x19
  412ab0:	ldp	x19, x20, [sp, #16]
  412ab4:	ldp	x21, x22, [sp, #32]
  412ab8:	ldp	x23, x24, [sp, #48]
  412abc:	ldp	x25, x26, [sp, #64]
  412ac0:	ldp	x27, x28, [sp, #80]
  412ac4:	ldp	x29, x30, [sp], #112
  412ac8:	ret
  412acc:	mov	x0, x28
  412ad0:	str	w7, [sp, #108]
  412ad4:	bl	401840 <malloc@plt>
  412ad8:	mov	x26, x0
  412adc:	cbz	x0, 412b08 <error@@Base+0xece8>
  412ae0:	ldr	x1, [sp, #96]
  412ae4:	mov	x2, x20
  412ae8:	bl	401710 <memcpy@plt>
  412aec:	mov	x1, x21
  412af0:	mov	x2, x19
  412af4:	add	x0, x26, x20
  412af8:	bl	401710 <memcpy@plt>
  412afc:	ldr	w7, [sp, #108]
  412b00:	mov	x21, x26
  412b04:	b	412a80 <error@@Base+0xec60>
  412b08:	ldp	x21, x22, [sp, #32]
  412b0c:	ldp	x23, x24, [sp, #48]
  412b10:	mov	x19, #0xfffffffffffffffe    	// #-2
  412b14:	mov	x0, x19
  412b18:	ldp	x19, x20, [sp, #16]
  412b1c:	ldp	x25, x26, [sp, #64]
  412b20:	ldp	x27, x28, [sp, #80]
  412b24:	ldp	x29, x30, [sp], #112
  412b28:	ret
  412b2c:	mov	x21, x1
  412b30:	mov	x26, #0x0                   	// #0
  412b34:	b	412a80 <error@@Base+0xec60>
  412b38:	stp	x29, x30, [sp, #-64]!
  412b3c:	mov	x29, sp
  412b40:	stp	x19, x20, [sp, #16]
  412b44:	mov	w19, w2
  412b48:	mov	x20, x0
  412b4c:	tst	x19, #0x1
  412b50:	stp	x21, x22, [sp, #32]
  412b54:	mov	x21, #0xb2fc                	// #45820
  412b58:	str	x23, [sp, #48]
  412b5c:	mov	x23, #0x2c6                 	// #710
  412b60:	stp	xzr, xzr, [x0]
  412b64:	mov	x22, x1
  412b68:	movk	x21, #0x3, lsl #16
  412b6c:	str	xzr, [x0, #16]
  412b70:	movk	x23, #0x101, lsl #16
  412b74:	mov	x0, #0x100                 	// #256
  412b78:	csel	x23, x21, x23, ne  // ne = any
  412b7c:	bl	401840 <malloc@plt>
  412b80:	str	x0, [x20, #32]
  412b84:	cbz	x0, 412c30 <error@@Base+0xee10>
  412b88:	sbfiz	x21, x19, #21, #32
  412b8c:	mov	w0, #0x0                   	// #0
  412b90:	and	x21, x21, #0x400000
  412b94:	orr	x21, x21, x23
  412b98:	tbnz	w19, #2, 412c0c <error@@Base+0xedec>
  412b9c:	ldrb	w1, [x20, #56]
  412ba0:	ubfx	x19, x19, #3, #1
  412ba4:	ubfiz	w0, w0, #7, #1
  412ba8:	mov	w2, #0x6f                  	// #111
  412bac:	orr	w19, w0, w19, lsl #4
  412bb0:	and	w0, w1, w2
  412bb4:	orr	w19, w19, w0
  412bb8:	str	xzr, [x20, #40]
  412bbc:	strb	w19, [x20, #56]
  412bc0:	mov	x0, x22
  412bc4:	bl	401740 <strlen@plt>
  412bc8:	mov	x2, x0
  412bcc:	mov	x3, x21
  412bd0:	mov	x1, x22
  412bd4:	mov	x0, x20
  412bd8:	bl	411628 <error@@Base+0xd808>
  412bdc:	mov	w19, w0
  412be0:	cmp	w0, #0x10
  412be4:	b.eq	412c1c <error@@Base+0xedfc>  // b.none
  412be8:	cbnz	w0, 412c20 <error@@Base+0xee00>
  412bec:	mov	x0, x20
  412bf0:	bl	412588 <error@@Base+0xe768>
  412bf4:	mov	w0, w19
  412bf8:	ldp	x19, x20, [sp, #16]
  412bfc:	ldp	x21, x22, [sp, #32]
  412c00:	ldr	x23, [sp, #48]
  412c04:	ldp	x29, x30, [sp], #64
  412c08:	ret
  412c0c:	and	x21, x21, #0xffffffffffffffbf
  412c10:	mov	w0, #0x1                   	// #1
  412c14:	orr	x21, x21, #0x100
  412c18:	b	412b9c <error@@Base+0xed7c>
  412c1c:	mov	w19, #0x8                   	// #8
  412c20:	ldr	x0, [x20, #32]
  412c24:	bl	401a20 <free@plt>
  412c28:	str	xzr, [x20, #32]
  412c2c:	b	412bf4 <error@@Base+0xedd4>
  412c30:	mov	w19, #0xc                   	// #12
  412c34:	mov	w0, w19
  412c38:	ldp	x19, x20, [sp, #16]
  412c3c:	ldp	x21, x22, [sp, #32]
  412c40:	ldr	x23, [sp, #48]
  412c44:	ldp	x29, x30, [sp], #64
  412c48:	ret
  412c4c:	nop
  412c50:	stp	x29, x30, [sp, #-48]!
  412c54:	cmp	w0, #0x10
  412c58:	mov	x29, sp
  412c5c:	stp	x19, x20, [sp, #16]
  412c60:	stp	x21, x22, [sp, #32]
  412c64:	b.hi	412ce0 <error@@Base+0xeec0>  // b.pmore
  412c68:	adrp	x1, 414000 <error@@Base+0x101e0>
  412c6c:	add	x1, x1, #0xca8
  412c70:	mov	w4, w0
  412c74:	mov	x20, x3
  412c78:	add	x3, x1, #0x1e8
  412c7c:	add	x1, x1, #0x68
  412c80:	mov	x21, x2
  412c84:	mov	w2, #0x5                   	// #5
  412c88:	mov	x0, #0x0                   	// #0
  412c8c:	ldr	x3, [x3, w4, sxtw #3]
  412c90:	add	x1, x1, x3
  412c94:	bl	401ac0 <dcgettext@plt>
  412c98:	mov	x22, x0
  412c9c:	bl	401740 <strlen@plt>
  412ca0:	add	x19, x0, #0x1
  412ca4:	cbz	x20, 412cc0 <error@@Base+0xeea0>
  412ca8:	cmp	x19, x20
  412cac:	mov	x2, x19
  412cb0:	b.hi	412cd4 <error@@Base+0xeeb4>  // b.pmore
  412cb4:	mov	x1, x22
  412cb8:	mov	x0, x21
  412cbc:	bl	401710 <memcpy@plt>
  412cc0:	mov	x0, x19
  412cc4:	ldp	x19, x20, [sp, #16]
  412cc8:	ldp	x21, x22, [sp, #32]
  412ccc:	ldp	x29, x30, [sp], #48
  412cd0:	ret
  412cd4:	sub	x2, x20, #0x1
  412cd8:	strb	wzr, [x21, x2]
  412cdc:	b	412cb4 <error@@Base+0xee94>
  412ce0:	bl	401970 <abort@plt>
  412ce4:	nop
  412ce8:	stp	x29, x30, [sp, #-32]!
  412cec:	mov	x29, sp
  412cf0:	str	x19, [sp, #16]
  412cf4:	mov	x19, x0
  412cf8:	ldr	x0, [x0]
  412cfc:	cbz	x0, 412d04 <error@@Base+0xeee4>
  412d00:	bl	407dc8 <error@@Base+0x3fa8>
  412d04:	ldr	x0, [x19, #32]
  412d08:	stp	xzr, xzr, [x19]
  412d0c:	bl	401a20 <free@plt>
  412d10:	str	xzr, [x19, #32]
  412d14:	ldr	x0, [x19, #40]
  412d18:	bl	401a20 <free@plt>
  412d1c:	str	xzr, [x19, #40]
  412d20:	ldr	x19, [sp, #16]
  412d24:	ldp	x29, x30, [sp], #32
  412d28:	ret
  412d2c:	nop
  412d30:	tst	w4, #0xfffffff8
  412d34:	b.ne	412e0c <error@@Base+0xefec>  // b.any
  412d38:	sub	sp, sp, #0x50
  412d3c:	stp	x29, x30, [sp, #16]
  412d40:	add	x29, sp, #0x10
  412d44:	stp	x19, x20, [sp, #32]
  412d48:	mov	w19, w4
  412d4c:	mov	x20, x0
  412d50:	stp	x21, x22, [sp, #48]
  412d54:	mov	x21, x1
  412d58:	mov	x22, x3
  412d5c:	str	x23, [sp, #64]
  412d60:	mov	x23, x2
  412d64:	tbnz	w19, #2, 412dc0 <error@@Base+0xefa0>
  412d68:	mov	x0, x1
  412d6c:	bl	401740 <strlen@plt>
  412d70:	mov	x5, x0
  412d74:	ldrb	w0, [x20, #56]
  412d78:	str	w19, [sp]
  412d7c:	mov	x3, #0x0                   	// #0
  412d80:	tbz	w0, #4, 412dd0 <error@@Base+0xefb0>
  412d84:	mov	x1, x21
  412d88:	mov	x0, x20
  412d8c:	mov	x4, x5
  412d90:	mov	x2, x5
  412d94:	mov	x7, #0x0                   	// #0
  412d98:	mov	x6, #0x0                   	// #0
  412d9c:	bl	40dd38 <error@@Base+0x9f18>
  412da0:	cmp	w0, #0x0
  412da4:	cset	w0, ne  // ne = any
  412da8:	ldp	x29, x30, [sp, #16]
  412dac:	ldp	x19, x20, [sp, #32]
  412db0:	ldp	x21, x22, [sp, #48]
  412db4:	ldr	x23, [sp, #64]
  412db8:	add	sp, sp, #0x50
  412dbc:	ret
  412dc0:	ldrb	w0, [x20, #56]
  412dc4:	ldp	x3, x5, [x3]
  412dc8:	str	w19, [sp]
  412dcc:	tbnz	w0, #4, 412d84 <error@@Base+0xef64>
  412dd0:	mov	x7, x22
  412dd4:	mov	x6, x23
  412dd8:	mov	x1, x21
  412ddc:	mov	x0, x20
  412de0:	mov	x4, x5
  412de4:	mov	x2, x5
  412de8:	bl	40dd38 <error@@Base+0x9f18>
  412dec:	cmp	w0, #0x0
  412df0:	cset	w0, ne  // ne = any
  412df4:	ldp	x29, x30, [sp, #16]
  412df8:	ldp	x19, x20, [sp, #32]
  412dfc:	ldp	x21, x22, [sp, #48]
  412e00:	ldr	x23, [sp, #64]
  412e04:	add	sp, sp, #0x50
  412e08:	ret
  412e0c:	mov	w0, #0x2                   	// #2
  412e10:	ret
  412e14:	nop
  412e18:	mov	x6, x4
  412e1c:	mov	x5, x2
  412e20:	mov	w7, #0x1                   	// #1
  412e24:	mov	x4, #0x0                   	// #0
  412e28:	b	412658 <error@@Base+0xe838>
  412e2c:	nop
  412e30:	mov	x6, x5
  412e34:	mov	w7, #0x0                   	// #0
  412e38:	mov	x5, x2
  412e3c:	b	412658 <error@@Base+0xe838>
  412e40:	sub	sp, sp, #0x20
  412e44:	mov	w8, #0x1                   	// #1
  412e48:	stp	x29, x30, [sp, #16]
  412e4c:	add	x29, sp, #0x10
  412e50:	str	x7, [sp]
  412e54:	mov	x7, x6
  412e58:	strb	w8, [sp, #8]
  412e5c:	mov	x6, #0x0                   	// #0
  412e60:	bl	412a18 <error@@Base+0xebf8>
  412e64:	ldp	x29, x30, [sp, #16]
  412e68:	add	sp, sp, #0x20
  412e6c:	ret
  412e70:	sub	sp, sp, #0x20
  412e74:	stp	x29, x30, [sp, #16]
  412e78:	add	x29, sp, #0x10
  412e7c:	ldr	x8, [sp, #32]
  412e80:	str	x8, [sp]
  412e84:	strb	wzr, [sp, #8]
  412e88:	bl	412a18 <error@@Base+0xebf8>
  412e8c:	ldp	x29, x30, [sp, #16]
  412e90:	add	sp, sp, #0x20
  412e94:	ret
  412e98:	cbz	x2, 412eb8 <error@@Base+0xf098>
  412e9c:	ldrb	w5, [x0, #56]
  412ea0:	mov	w6, #0x1                   	// #1
  412ea4:	bfi	w5, w6, #1, #2
  412ea8:	strb	w5, [x0, #56]
  412eac:	stp	x2, x3, [x1]
  412eb0:	str	x4, [x1, #16]
  412eb4:	ret
  412eb8:	ldrb	w2, [x0, #56]
  412ebc:	and	w2, w2, #0xfffffff9
  412ec0:	strb	w2, [x0, #56]
  412ec4:	stp	xzr, xzr, [x1]
  412ec8:	str	xzr, [x1, #16]
  412ecc:	ret
  412ed0:	stp	x29, x30, [sp, #-16]!
  412ed4:	mov	x1, #0x0                   	// #0
  412ed8:	mov	x29, sp
  412edc:	bl	401b60 <setlocale@plt>
  412ee0:	mov	w1, #0x1                   	// #1
  412ee4:	cbz	x0, 412f08 <error@@Base+0xf0e8>
  412ee8:	ldrb	w1, [x0]
  412eec:	cmp	w1, #0x43
  412ef0:	b.eq	412f14 <error@@Base+0xf0f4>  // b.none
  412ef4:	adrp	x1, 414000 <error@@Base+0x101e0>
  412ef8:	add	x1, x1, #0xf38
  412efc:	bl	4019f0 <strcmp@plt>
  412f00:	cmp	w0, #0x0
  412f04:	cset	w1, ne  // ne = any
  412f08:	mov	w0, w1
  412f0c:	ldp	x29, x30, [sp], #16
  412f10:	ret
  412f14:	ldrb	w2, [x0, #1]
  412f18:	mov	w1, #0x0                   	// #0
  412f1c:	cbnz	w2, 412ef4 <error@@Base+0xf0d4>
  412f20:	mov	w0, w1
  412f24:	ldp	x29, x30, [sp], #16
  412f28:	ret
  412f2c:	nop
  412f30:	stp	x29, x30, [sp, #-32]!
  412f34:	mov	x29, sp
  412f38:	str	x19, [sp, #16]
  412f3c:	mov	w19, w0
  412f40:	bl	401850 <wcwidth@plt>
  412f44:	tbz	w0, #31, 412f58 <error@@Base+0xf138>
  412f48:	mov	w0, w19
  412f4c:	bl	4017c0 <iswcntrl@plt>
  412f50:	cmp	w0, #0x0
  412f54:	cset	w0, eq  // eq = none
  412f58:	ldr	x19, [sp, #16]
  412f5c:	ldp	x29, x30, [sp], #32
  412f60:	ret
  412f64:	nop
  412f68:	stp	x29, x30, [sp, #-32]!
  412f6c:	mov	x29, sp
  412f70:	stp	x19, x20, [sp, #16]
  412f74:	mov	x20, x0
  412f78:	mov	x0, x1
  412f7c:	mov	x19, x1
  412f80:	ldr	x2, [x1, #8]
  412f84:	ldr	x1, [x0], #24
  412f88:	cmp	x1, x0
  412f8c:	b.eq	412fb8 <error@@Base+0xf198>  // b.none
  412f90:	str	x1, [x20]
  412f94:	ldrb	w0, [x19, #16]
  412f98:	str	x2, [x20, #8]
  412f9c:	strb	w0, [x20, #16]
  412fa0:	cbz	w0, 412fac <error@@Base+0xf18c>
  412fa4:	ldr	w0, [x19, #20]
  412fa8:	str	w0, [x20, #20]
  412fac:	ldp	x19, x20, [sp, #16]
  412fb0:	ldp	x29, x30, [sp], #32
  412fb4:	ret
  412fb8:	add	x3, x20, #0x18
  412fbc:	mov	x0, x3
  412fc0:	bl	401710 <memcpy@plt>
  412fc4:	ldr	x2, [x19, #8]
  412fc8:	str	x0, [x20]
  412fcc:	b	412f94 <error@@Base+0xf174>
  412fd0:	ubfx	x2, x0, #5, #3
  412fd4:	adrp	x1, 414000 <error@@Base+0x101e0>
  412fd8:	add	x1, x1, #0xf40
  412fdc:	ldr	w1, [x1, x2, lsl #2]
  412fe0:	lsr	w0, w1, w0
  412fe4:	and	w0, w0, #0x1
  412fe8:	ret
  412fec:	nop
  412ff0:	stp	x29, x30, [sp, #-64]!
  412ff4:	mov	x29, sp
  412ff8:	stp	x19, x20, [sp, #16]
  412ffc:	adrp	x20, 427000 <error@@Base+0x231e0>
  413000:	add	x20, x20, #0xdf0
  413004:	stp	x21, x22, [sp, #32]
  413008:	adrp	x21, 427000 <error@@Base+0x231e0>
  41300c:	add	x21, x21, #0xde8
  413010:	sub	x20, x20, x21
  413014:	mov	w22, w0
  413018:	stp	x23, x24, [sp, #48]
  41301c:	mov	x23, x1
  413020:	mov	x24, x2
  413024:	bl	4016c0 <mbrtowc@plt-0x40>
  413028:	cmp	xzr, x20, asr #3
  41302c:	b.eq	413058 <error@@Base+0xf238>  // b.none
  413030:	asr	x20, x20, #3
  413034:	mov	x19, #0x0                   	// #0
  413038:	ldr	x3, [x21, x19, lsl #3]
  41303c:	mov	x2, x24
  413040:	add	x19, x19, #0x1
  413044:	mov	x1, x23
  413048:	mov	w0, w22
  41304c:	blr	x3
  413050:	cmp	x20, x19
  413054:	b.ne	413038 <error@@Base+0xf218>  // b.any
  413058:	ldp	x19, x20, [sp, #16]
  41305c:	ldp	x21, x22, [sp, #32]
  413060:	ldp	x23, x24, [sp, #48]
  413064:	ldp	x29, x30, [sp], #64
  413068:	ret
  41306c:	nop
  413070:	ret

Disassembly of section .fini:

0000000000413074 <.fini>:
  413074:	stp	x29, x30, [sp, #-16]!
  413078:	mov	x29, sp
  41307c:	ldp	x29, x30, [sp], #16
  413080:	ret
