
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016e8 <.init>:
  4016e8:	stp	x29, x30, [sp, #-16]!
  4016ec:	mov	x29, sp
  4016f0:	bl	401bb0 <__fxstatat@plt+0x60>
  4016f4:	ldp	x29, x30, [sp], #16
  4016f8:	ret

Disassembly of section .plt:

0000000000401700 <mbrtowc@plt-0x20>:
  401700:	stp	x16, x30, [sp, #-16]!
  401704:	adrp	x16, 41a000 <__fxstatat@plt+0x184b0>
  401708:	ldr	x17, [x16, #4088]
  40170c:	add	x16, x16, #0xff8
  401710:	br	x17
  401714:	nop
  401718:	nop
  40171c:	nop

0000000000401720 <mbrtowc@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401724:	ldr	x17, [x16]
  401728:	add	x16, x16, #0x0
  40172c:	br	x17

0000000000401730 <memcpy@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401734:	ldr	x17, [x16, #8]
  401738:	add	x16, x16, #0x8
  40173c:	br	x17

0000000000401740 <memmove@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401744:	ldr	x17, [x16, #16]
  401748:	add	x16, x16, #0x10
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401754:	ldr	x17, [x16, #24]
  401758:	add	x16, x16, #0x18
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401764:	ldr	x17, [x16, #32]
  401768:	add	x16, x16, #0x20
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401774:	ldr	x17, [x16, #40]
  401778:	add	x16, x16, #0x28
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401784:	ldr	x17, [x16, #48]
  401788:	add	x16, x16, #0x30
  40178c:	br	x17

0000000000401790 <error@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401794:	ldr	x17, [x16, #56]
  401798:	add	x16, x16, #0x38
  40179c:	br	x17

00000000004017a0 <fchdir@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017a4:	ldr	x17, [x16, #64]
  4017a8:	add	x16, x16, #0x40
  4017ac:	br	x17

00000000004017b0 <getgrnam@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017b4:	ldr	x17, [x16, #72]
  4017b8:	add	x16, x16, #0x48
  4017bc:	br	x17

00000000004017c0 <ferror_unlocked@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017c4:	ldr	x17, [x16, #80]
  4017c8:	add	x16, x16, #0x50
  4017cc:	br	x17

00000000004017d0 <__cxa_atexit@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017d4:	ldr	x17, [x16, #88]
  4017d8:	add	x16, x16, #0x58
  4017dc:	br	x17

00000000004017e0 <qsort@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017e4:	ldr	x17, [x16, #96]
  4017e8:	add	x16, x16, #0x60
  4017ec:	br	x17

00000000004017f0 <endgrent@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017f4:	ldr	x17, [x16, #104]
  4017f8:	add	x16, x16, #0x68
  4017fc:	br	x17

0000000000401800 <lseek@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401804:	ldr	x17, [x16, #112]
  401808:	add	x16, x16, #0x70
  40180c:	br	x17

0000000000401810 <__fpending@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401814:	ldr	x17, [x16, #120]
  401818:	add	x16, x16, #0x78
  40181c:	br	x17

0000000000401820 <stpcpy@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401824:	ldr	x17, [x16, #128]
  401828:	add	x16, x16, #0x80
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401834:	ldr	x17, [x16, #136]
  401838:	add	x16, x16, #0x88
  40183c:	br	x17

0000000000401840 <fclose@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401844:	ldr	x17, [x16, #144]
  401848:	add	x16, x16, #0x90
  40184c:	br	x17

0000000000401850 <nl_langinfo@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401854:	ldr	x17, [x16, #152]
  401858:	add	x16, x16, #0x98
  40185c:	br	x17

0000000000401860 <malloc@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401864:	ldr	x17, [x16, #160]
  401868:	add	x16, x16, #0xa0
  40186c:	br	x17

0000000000401870 <open@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401874:	ldr	x17, [x16, #168]
  401878:	add	x16, x16, #0xa8
  40187c:	br	x17

0000000000401880 <strncmp@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401884:	ldr	x17, [x16, #176]
  401888:	add	x16, x16, #0xb0
  40188c:	br	x17

0000000000401890 <bindtextdomain@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401894:	ldr	x17, [x16, #184]
  401898:	add	x16, x16, #0xb8
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018a4:	ldr	x17, [x16, #192]
  4018a8:	add	x16, x16, #0xc0
  4018ac:	br	x17

00000000004018b0 <__printf_chk@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018b4:	ldr	x17, [x16, #200]
  4018b8:	add	x16, x16, #0xc8
  4018bc:	br	x17

00000000004018c0 <fstatfs@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018c4:	ldr	x17, [x16, #208]
  4018c8:	add	x16, x16, #0xd0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018d4:	ldr	x17, [x16, #216]
  4018d8:	add	x16, x16, #0xd8
  4018dc:	br	x17

00000000004018e0 <calloc@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018e4:	ldr	x17, [x16, #224]
  4018e8:	add	x16, x16, #0xe0
  4018ec:	br	x17

00000000004018f0 <bcmp@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018f4:	ldr	x17, [x16, #232]
  4018f8:	add	x16, x16, #0xe8
  4018fc:	br	x17

0000000000401900 <readdir@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401904:	ldr	x17, [x16, #240]
  401908:	add	x16, x16, #0xf0
  40190c:	br	x17

0000000000401910 <realloc@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401914:	ldr	x17, [x16, #248]
  401918:	add	x16, x16, #0xf8
  40191c:	br	x17

0000000000401920 <closedir@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401924:	ldr	x17, [x16, #256]
  401928:	add	x16, x16, #0x100
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401934:	ldr	x17, [x16, #264]
  401938:	add	x16, x16, #0x108
  40193c:	br	x17

0000000000401940 <strrchr@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401944:	ldr	x17, [x16, #272]
  401948:	add	x16, x16, #0x110
  40194c:	br	x17

0000000000401950 <__gmon_start__@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401954:	ldr	x17, [x16, #280]
  401958:	add	x16, x16, #0x118
  40195c:	br	x17

0000000000401960 <fdopendir@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401964:	ldr	x17, [x16, #288]
  401968:	add	x16, x16, #0x120
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401974:	ldr	x17, [x16, #296]
  401978:	add	x16, x16, #0x128
  40197c:	br	x17

0000000000401980 <mbsinit@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401984:	ldr	x17, [x16, #304]
  401988:	add	x16, x16, #0x130
  40198c:	br	x17

0000000000401990 <textdomain@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401994:	ldr	x17, [x16, #312]
  401998:	add	x16, x16, #0x138
  40199c:	br	x17

00000000004019a0 <getopt_long@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019a4:	ldr	x17, [x16, #320]
  4019a8:	add	x16, x16, #0x140
  4019ac:	br	x17

00000000004019b0 <__fprintf_chk@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019b4:	ldr	x17, [x16, #328]
  4019b8:	add	x16, x16, #0x148
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019c4:	ldr	x17, [x16, #336]
  4019c8:	add	x16, x16, #0x150
  4019cc:	br	x17

00000000004019d0 <getpwuid@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019d4:	ldr	x17, [x16, #344]
  4019d8:	add	x16, x16, #0x158
  4019dc:	br	x17

00000000004019e0 <__ctype_b_loc@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019e4:	ldr	x17, [x16, #352]
  4019e8:	add	x16, x16, #0x160
  4019ec:	br	x17

00000000004019f0 <fseeko@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019f4:	ldr	x17, [x16, #360]
  4019f8:	add	x16, x16, #0x168
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a04:	ldr	x17, [x16, #368]
  401a08:	add	x16, x16, #0x170
  401a0c:	br	x17

0000000000401a10 <__ctype_get_mb_cur_max@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a14:	ldr	x17, [x16, #376]
  401a18:	add	x16, x16, #0x178
  401a1c:	br	x17

0000000000401a20 <fchownat@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a24:	ldr	x17, [x16, #384]
  401a28:	add	x16, x16, #0x180
  401a2c:	br	x17

0000000000401a30 <strchr@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a34:	ldr	x17, [x16, #392]
  401a38:	add	x16, x16, #0x188
  401a3c:	br	x17

0000000000401a40 <fwrite@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a44:	ldr	x17, [x16, #400]
  401a48:	add	x16, x16, #0x190
  401a4c:	br	x17

0000000000401a50 <fcntl@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a54:	ldr	x17, [x16, #408]
  401a58:	add	x16, x16, #0x198
  401a5c:	br	x17

0000000000401a60 <fflush@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a64:	ldr	x17, [x16, #416]
  401a68:	add	x16, x16, #0x1a0
  401a6c:	br	x17

0000000000401a70 <dirfd@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a74:	ldr	x17, [x16, #424]
  401a78:	add	x16, x16, #0x1a8
  401a7c:	br	x17

0000000000401a80 <__lxstat@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a84:	ldr	x17, [x16, #432]
  401a88:	add	x16, x16, #0x1b0
  401a8c:	br	x17

0000000000401a90 <__fxstat@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a94:	ldr	x17, [x16, #440]
  401a98:	add	x16, x16, #0x1b8
  401a9c:	br	x17

0000000000401aa0 <dcgettext@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401aa4:	ldr	x17, [x16, #448]
  401aa8:	add	x16, x16, #0x1c0
  401aac:	br	x17

0000000000401ab0 <fputs_unlocked@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ab4:	ldr	x17, [x16, #456]
  401ab8:	add	x16, x16, #0x1c8
  401abc:	br	x17

0000000000401ac0 <__freading@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ac4:	ldr	x17, [x16, #464]
  401ac8:	add	x16, x16, #0x1d0
  401acc:	br	x17

0000000000401ad0 <iswprint@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ad4:	ldr	x17, [x16, #472]
  401ad8:	add	x16, x16, #0x1d8
  401adc:	br	x17

0000000000401ae0 <openat@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ae4:	ldr	x17, [x16, #480]
  401ae8:	add	x16, x16, #0x1e0
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401af4:	ldr	x17, [x16, #488]
  401af8:	add	x16, x16, #0x1e8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b04:	ldr	x17, [x16, #496]
  401b08:	add	x16, x16, #0x1f0
  401b0c:	br	x17

0000000000401b10 <__xstat@plt>:
  401b10:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b14:	ldr	x17, [x16, #504]
  401b18:	add	x16, x16, #0x1f8
  401b1c:	br	x17

0000000000401b20 <getgrgid@plt>:
  401b20:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b24:	ldr	x17, [x16, #512]
  401b28:	add	x16, x16, #0x200
  401b2c:	br	x17

0000000000401b30 <fchown@plt>:
  401b30:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b34:	ldr	x17, [x16, #520]
  401b38:	add	x16, x16, #0x208
  401b3c:	br	x17

0000000000401b40 <setlocale@plt>:
  401b40:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b44:	ldr	x17, [x16, #528]
  401b48:	add	x16, x16, #0x210
  401b4c:	br	x17

0000000000401b50 <__fxstatat@plt>:
  401b50:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b54:	ldr	x17, [x16, #536]
  401b58:	add	x16, x16, #0x218
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x1fa8
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x93b0
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x9430
  401ba8:	bl	4018a0 <__libc_start_main@plt>
  401bac:	bl	401970 <abort@plt>
  401bb0:	adrp	x0, 41a000 <__fxstatat@plt+0x184b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <__fxstatat@plt+0x70>
  401bbc:	b	401950 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	nop
  401bc8:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  401bcc:	add	x0, x0, #0x298
  401bd0:	adrp	x1, 41b000 <__fxstatat@plt+0x194b0>
  401bd4:	add	x1, x1, #0x298
  401bd8:	cmp	x1, x0
  401bdc:	b.eq	401bf4 <__fxstatat@plt+0xa4>  // b.none
  401be0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401be4:	ldr	x1, [x1, #1200]
  401be8:	cbz	x1, 401bf4 <__fxstatat@plt+0xa4>
  401bec:	mov	x16, x1
  401bf0:	br	x16
  401bf4:	ret
  401bf8:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  401bfc:	add	x0, x0, #0x298
  401c00:	adrp	x1, 41b000 <__fxstatat@plt+0x194b0>
  401c04:	add	x1, x1, #0x298
  401c08:	sub	x1, x1, x0
  401c0c:	lsr	x2, x1, #63
  401c10:	add	x1, x2, x1, asr #3
  401c14:	cmp	xzr, x1, asr #1
  401c18:	asr	x1, x1, #1
  401c1c:	b.eq	401c34 <__fxstatat@plt+0xe4>  // b.none
  401c20:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  401c24:	ldr	x2, [x2, #1208]
  401c28:	cbz	x2, 401c34 <__fxstatat@plt+0xe4>
  401c2c:	mov	x16, x2
  401c30:	br	x16
  401c34:	ret
  401c38:	stp	x29, x30, [sp, #-32]!
  401c3c:	mov	x29, sp
  401c40:	str	x19, [sp, #16]
  401c44:	adrp	x19, 41b000 <__fxstatat@plt+0x194b0>
  401c48:	ldrb	w0, [x19, #712]
  401c4c:	cbnz	w0, 401c5c <__fxstatat@plt+0x10c>
  401c50:	bl	401bc8 <__fxstatat@plt+0x78>
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	strb	w0, [x19, #712]
  401c5c:	ldr	x19, [sp, #16]
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	b	401bf8 <__fxstatat@plt+0xa8>
  401c6c:	stp	x29, x30, [sp, #-48]!
  401c70:	stp	x20, x19, [sp, #32]
  401c74:	mov	w19, w0
  401c78:	str	x21, [sp, #16]
  401c7c:	mov	x29, sp
  401c80:	cbnz	w0, 401e00 <__fxstatat@plt+0x2b0>
  401c84:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401c88:	add	x1, x1, #0x72f
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, xzr
  401c94:	bl	401aa0 <dcgettext@plt>
  401c98:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  401c9c:	ldr	x2, [x20, #760]
  401ca0:	mov	x1, x0
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	mov	x3, x2
  401cac:	bl	4018b0 <__printf_chk@plt>
  401cb0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401cb4:	add	x1, x1, #0x784
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	mov	x0, xzr
  401cc0:	bl	401aa0 <dcgettext@plt>
  401cc4:	adrp	x21, 41b000 <__fxstatat@plt+0x194b0>
  401cc8:	ldr	x1, [x21, #696]
  401ccc:	bl	401ab0 <fputs_unlocked@plt>
  401cd0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401cd4:	add	x1, x1, #0x7f0
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	mov	x0, xzr
  401ce0:	bl	401aa0 <dcgettext@plt>
  401ce4:	ldr	x1, [x21, #696]
  401ce8:	bl	401ab0 <fputs_unlocked@plt>
  401cec:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401cf0:	add	x1, x1, #0x8b9
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	401aa0 <dcgettext@plt>
  401d00:	ldr	x1, [x21, #696]
  401d04:	bl	401ab0 <fputs_unlocked@plt>
  401d08:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d0c:	add	x1, x1, #0x9a0
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	mov	x0, xzr
  401d18:	bl	401aa0 <dcgettext@plt>
  401d1c:	ldr	x1, [x21, #696]
  401d20:	bl	401ab0 <fputs_unlocked@plt>
  401d24:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d28:	add	x1, x1, #0xa17
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401aa0 <dcgettext@plt>
  401d38:	ldr	x1, [x21, #696]
  401d3c:	bl	401ab0 <fputs_unlocked@plt>
  401d40:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d44:	add	x1, x1, #0xa97
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	mov	x0, xzr
  401d50:	bl	401aa0 <dcgettext@plt>
  401d54:	ldr	x1, [x21, #696]
  401d58:	bl	401ab0 <fputs_unlocked@plt>
  401d5c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d60:	add	x1, x1, #0xb01
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	mov	x0, xzr
  401d6c:	bl	401aa0 <dcgettext@plt>
  401d70:	ldr	x1, [x21, #696]
  401d74:	bl	401ab0 <fputs_unlocked@plt>
  401d78:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d7c:	add	x1, x1, #0xb48
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	mov	x0, xzr
  401d88:	bl	401aa0 <dcgettext@plt>
  401d8c:	ldr	x1, [x21, #696]
  401d90:	bl	401ab0 <fputs_unlocked@plt>
  401d94:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d98:	add	x1, x1, #0xd19
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	mov	x0, xzr
  401da4:	bl	401aa0 <dcgettext@plt>
  401da8:	ldr	x1, [x21, #696]
  401dac:	bl	401ab0 <fputs_unlocked@plt>
  401db0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401db4:	add	x1, x1, #0xd46
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	mov	x0, xzr
  401dc0:	bl	401aa0 <dcgettext@plt>
  401dc4:	ldr	x1, [x21, #696]
  401dc8:	bl	401ab0 <fputs_unlocked@plt>
  401dcc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401dd0:	add	x1, x1, #0xd7c
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401aa0 <dcgettext@plt>
  401de0:	ldr	x2, [x20, #760]
  401de4:	mov	x1, x0
  401de8:	mov	w0, #0x1                   	// #1
  401dec:	mov	x3, x2
  401df0:	bl	4018b0 <__printf_chk@plt>
  401df4:	bl	401e3c <__fxstatat@plt+0x2ec>
  401df8:	mov	w0, w19
  401dfc:	bl	401780 <exit@plt>
  401e00:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  401e04:	ldr	x20, [x8, #672]
  401e08:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401e0c:	add	x1, x1, #0x708
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	401aa0 <dcgettext@plt>
  401e1c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  401e20:	ldr	x3, [x8, #760]
  401e24:	mov	x2, x0
  401e28:	mov	w1, #0x1                   	// #1
  401e2c:	mov	x0, x20
  401e30:	bl	4019b0 <__fprintf_chk@plt>
  401e34:	mov	w0, w19
  401e38:	bl	401780 <exit@plt>
  401e3c:	sub	sp, sp, #0xa0
  401e40:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  401e44:	add	x8, x8, #0x698
  401e48:	ldp	q0, q4, [x8]
  401e4c:	ldp	q1, q2, [x8, #48]
  401e50:	stp	x20, x19, [sp, #144]
  401e54:	adrp	x19, 409000 <__fxstatat@plt+0x74b0>
  401e58:	str	q0, [sp]
  401e5c:	ldr	q0, [x8, #32]
  401e60:	str	q1, [sp, #48]
  401e64:	ldp	q3, q1, [x8, #80]
  401e68:	ldr	x1, [sp]
  401e6c:	str	x21, [sp, #128]
  401e70:	add	x19, x19, #0xe01
  401e74:	mov	x21, sp
  401e78:	stp	x29, x30, [sp, #112]
  401e7c:	add	x29, sp, #0x70
  401e80:	stp	q2, q3, [sp, #64]
  401e84:	str	q1, [sp, #96]
  401e88:	stp	q4, q0, [sp, #16]
  401e8c:	cbz	x1, 401eac <__fxstatat@plt+0x35c>
  401e90:	adrp	x20, 409000 <__fxstatat@plt+0x74b0>
  401e94:	add	x20, x20, #0xe01
  401e98:	mov	x0, x20
  401e9c:	bl	4019c0 <strcmp@plt>
  401ea0:	cbz	w0, 401eac <__fxstatat@plt+0x35c>
  401ea4:	ldr	x1, [x21, #16]!
  401ea8:	cbnz	x1, 401e98 <__fxstatat@plt+0x348>
  401eac:	ldr	x8, [x21, #8]
  401eb0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401eb4:	add	x1, x1, #0xf1e
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	cmp	x8, #0x0
  401ec0:	mov	x0, xzr
  401ec4:	csel	x20, x19, x8, eq  // eq = none
  401ec8:	bl	401aa0 <dcgettext@plt>
  401ecc:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  401ed0:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  401ed4:	mov	x1, x0
  401ed8:	add	x2, x2, #0xe22
  401edc:	add	x3, x3, #0xf35
  401ee0:	mov	w0, #0x1                   	// #1
  401ee4:	bl	4018b0 <__printf_chk@plt>
  401ee8:	mov	w0, #0x5                   	// #5
  401eec:	mov	x1, xzr
  401ef0:	bl	401b40 <setlocale@plt>
  401ef4:	cbz	x0, 401f2c <__fxstatat@plt+0x3dc>
  401ef8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401efc:	add	x1, x1, #0xf5d
  401f00:	mov	w2, #0x3                   	// #3
  401f04:	bl	401880 <strncmp@plt>
  401f08:	cbz	w0, 401f2c <__fxstatat@plt+0x3dc>
  401f0c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401f10:	add	x1, x1, #0xf61
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401aa0 <dcgettext@plt>
  401f20:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  401f24:	ldr	x1, [x8, #696]
  401f28:	bl	401ab0 <fputs_unlocked@plt>
  401f2c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401f30:	add	x1, x1, #0xfa8
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	mov	x0, xzr
  401f3c:	bl	401aa0 <dcgettext@plt>
  401f40:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  401f44:	mov	x1, x0
  401f48:	add	x2, x2, #0xf35
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	mov	x3, x19
  401f54:	bl	4018b0 <__printf_chk@plt>
  401f58:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401f5c:	add	x1, x1, #0xfc3
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	mov	x0, xzr
  401f68:	bl	401aa0 <dcgettext@plt>
  401f6c:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  401f70:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  401f74:	add	x8, x8, #0xd18
  401f78:	add	x9, x9, #0xedb
  401f7c:	cmp	x20, x19
  401f80:	mov	x1, x0
  401f84:	csel	x3, x9, x8, eq  // eq = none
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	mov	x2, x20
  401f90:	bl	4018b0 <__printf_chk@plt>
  401f94:	ldp	x20, x19, [sp, #144]
  401f98:	ldr	x21, [sp, #128]
  401f9c:	ldp	x29, x30, [sp, #112]
  401fa0:	add	sp, sp, #0xa0
  401fa4:	ret
  401fa8:	sub	sp, sp, #0x110
  401fac:	stp	x29, x30, [sp, #176]
  401fb0:	stp	x28, x27, [sp, #192]
  401fb4:	stp	x26, x25, [sp, #208]
  401fb8:	stp	x24, x23, [sp, #224]
  401fbc:	stp	x22, x21, [sp, #240]
  401fc0:	stp	x20, x19, [sp, #256]
  401fc4:	ldr	x8, [x1]
  401fc8:	mov	w20, w0
  401fcc:	add	x29, sp, #0xb0
  401fd0:	mov	x19, x1
  401fd4:	mov	x0, x8
  401fd8:	bl	40335c <__fxstatat@plt+0x180c>
  401fdc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401fe0:	add	x1, x1, #0xd18
  401fe4:	mov	w0, #0x6                   	// #6
  401fe8:	bl	401b40 <setlocale@plt>
  401fec:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  401ff0:	add	x21, x21, #0xe26
  401ff4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401ff8:	add	x1, x1, #0xe07
  401ffc:	mov	x0, x21
  402000:	bl	401890 <bindtextdomain@plt>
  402004:	mov	x0, x21
  402008:	bl	401990 <textdomain@plt>
  40200c:	adrp	x0, 403000 <__fxstatat@plt+0x14b0>
  402010:	add	x0, x0, #0x220
  402014:	bl	409438 <__fxstatat@plt+0x78e8>
  402018:	sub	x0, x29, #0x30
  40201c:	bl	402474 <__fxstatat@plt+0x924>
  402020:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402024:	adrp	x22, 409000 <__fxstatat@plt+0x74b0>
  402028:	adrp	x27, 409000 <__fxstatat@plt+0x74b0>
  40202c:	adrp	x28, 409000 <__fxstatat@plt+0x74b0>
  402030:	mov	w23, wzr
  402034:	mov	w26, #0xffffffff            	// #-1
  402038:	mov	w8, #0x10                  	// #16
  40203c:	add	x21, x21, #0xe19
  402040:	add	x22, x22, #0x4f8
  402044:	add	x27, x27, #0x4ef
  402048:	adrp	x24, 41b000 <__fxstatat@plt+0x194b0>
  40204c:	add	x28, x28, #0x4c0
  402050:	mov	w0, w20
  402054:	mov	x1, x19
  402058:	mov	x2, x21
  40205c:	mov	x3, x22
  402060:	mov	x4, xzr
  402064:	mov	w25, w8
  402068:	bl	4019a0 <getopt_long@plt>
  40206c:	cmp	w0, #0x47
  402070:	b.le	402140 <__fxstatat@plt+0x5f0>
  402074:	sub	w8, w0, #0x48
  402078:	cmp	w8, #0x2e
  40207c:	b.hi	40209c <__fxstatat@plt+0x54c>  // b.pmore
  402080:	adr	x9, 402050 <__fxstatat@plt+0x500>
  402084:	ldrb	w10, [x28, x8]
  402088:	add	x9, x9, x10, lsl #2
  40208c:	mov	w8, #0x11                  	// #17
  402090:	br	x9
  402094:	mov	w8, #0x2                   	// #2
  402098:	b	402050 <__fxstatat@plt+0x500>
  40209c:	sub	w8, w0, #0x100
  4020a0:	cmp	w8, #0x3
  4020a4:	b.hi	402304 <__fxstatat@plt+0x7b4>  // b.pmore
  4020a8:	adr	x9, 4020b8 <__fxstatat@plt+0x568>
  4020ac:	ldrb	w10, [x27, x8]
  4020b0:	add	x9, x9, x10, lsl #2
  4020b4:	br	x9
  4020b8:	mov	w26, #0x1                   	// #1
  4020bc:	mov	w8, w25
  4020c0:	b	402050 <__fxstatat@plt+0x500>
  4020c4:	mov	w8, #0x1                   	// #1
  4020c8:	stur	w8, [x29, #-48]
  4020cc:	mov	w8, w25
  4020d0:	b	402050 <__fxstatat@plt+0x500>
  4020d4:	mov	w23, #0x1                   	// #1
  4020d8:	mov	w8, w25
  4020dc:	b	402050 <__fxstatat@plt+0x500>
  4020e0:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4020e4:	ldr	x8, [x8, #680]
  4020e8:	str	x8, [x24, #720]
  4020ec:	mov	w8, w25
  4020f0:	b	402050 <__fxstatat@plt+0x500>
  4020f4:	mov	w8, #0x1                   	// #1
  4020f8:	sturb	w8, [x29, #-44]
  4020fc:	mov	w8, w25
  402100:	b	402050 <__fxstatat@plt+0x500>
  402104:	mov	w23, wzr
  402108:	mov	w8, w25
  40210c:	b	402050 <__fxstatat@plt+0x500>
  402110:	mov	w8, #0x10                  	// #16
  402114:	b	402050 <__fxstatat@plt+0x500>
  402118:	mov	w26, wzr
  40211c:	mov	w8, w25
  402120:	b	402050 <__fxstatat@plt+0x500>
  402124:	mov	w8, #0x1                   	// #1
  402128:	sturb	w8, [x29, #-31]
  40212c:	mov	w8, w25
  402130:	b	402050 <__fxstatat@plt+0x500>
  402134:	stur	wzr, [x29, #-48]
  402138:	mov	w8, w25
  40213c:	b	402050 <__fxstatat@plt+0x500>
  402140:	cmn	w0, #0x1
  402144:	b.ne	402268 <__fxstatat@plt+0x718>  // b.any
  402148:	ldurb	w8, [x29, #-44]
  40214c:	cbz	w8, 402164 <__fxstatat@plt+0x614>
  402150:	cmp	w25, #0x10
  402154:	b.ne	402168 <__fxstatat@plt+0x618>  // b.any
  402158:	cmp	w26, #0x1
  40215c:	b.eq	4023a4 <__fxstatat@plt+0x854>  // b.none
  402160:	mov	w26, wzr
  402164:	mov	w25, #0x10                  	// #16
  402168:	adrp	x21, 41b000 <__fxstatat@plt+0x194b0>
  40216c:	ldr	x0, [x24, #720]
  402170:	ldrsw	x8, [x21, #688]
  402174:	cmp	w26, #0x0
  402178:	mov	w9, #0x1                   	// #1
  40217c:	cset	w10, ne  // ne = any
  402180:	cmp	x0, #0x0
  402184:	sub	w11, w20, w8
  402188:	cinc	w9, w9, eq  // eq = none
  40218c:	cmp	w11, w9
  402190:	sturb	w10, [x29, #-32]
  402194:	b.lt	4022c0 <__fxstatat@plt+0x770>  // b.tstop
  402198:	cbz	x0, 4021c4 <__fxstatat@plt+0x674>
  40219c:	mov	x1, sp
  4021a0:	bl	409448 <__fxstatat@plt+0x78f8>
  4021a4:	cbnz	w0, 40230c <__fxstatat@plt+0x7bc>
  4021a8:	ldr	w20, [sp, #28]
  4021ac:	mov	w0, w20
  4021b0:	bl	4024c0 <__fxstatat@plt+0x970>
  4021b4:	stur	x0, [x29, #-16]
  4021b8:	ldurb	w8, [x29, #-44]
  4021bc:	cbnz	w8, 402200 <__fxstatat@plt+0x6b0>
  4021c0:	b	40221c <__fxstatat@plt+0x6cc>
  4021c4:	add	w9, w8, #0x1
  4021c8:	str	w9, [x21, #688]
  4021cc:	ldr	x20, [x19, x8, lsl #3]
  4021d0:	ldrb	w8, [x20]
  4021d4:	cbz	w8, 4021e4 <__fxstatat@plt+0x694>
  4021d8:	mov	x0, x20
  4021dc:	bl	405484 <__fxstatat@plt+0x3934>
  4021e0:	b	4021e8 <__fxstatat@plt+0x698>
  4021e4:	mov	x0, xzr
  4021e8:	stur	x0, [x29, #-16]
  4021ec:	mov	x0, x20
  4021f0:	bl	4023c8 <__fxstatat@plt+0x878>
  4021f4:	mov	w20, w0
  4021f8:	ldurb	w8, [x29, #-44]
  4021fc:	cbz	w8, 40221c <__fxstatat@plt+0x6cc>
  402200:	eor	w8, w23, #0x1
  402204:	tbnz	w8, #0, 40221c <__fxstatat@plt+0x6cc>
  402208:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  40220c:	add	x0, x0, #0x2d8
  402210:	bl	404dfc <__fxstatat@plt+0x32ac>
  402214:	stur	x0, [x29, #-40]
  402218:	cbz	x0, 402334 <__fxstatat@plt+0x7e4>
  40221c:	ldrsw	x8, [x21, #688]
  402220:	orr	w1, w25, #0x400
  402224:	sub	x6, x29, #0x30
  402228:	mov	w2, #0xffffffff            	// #-1
  40222c:	add	x0, x19, x8, lsl #3
  402230:	mov	w4, #0xffffffff            	// #-1
  402234:	mov	w5, #0xffffffff            	// #-1
  402238:	mov	w3, w20
  40223c:	bl	402548 <__fxstatat@plt+0x9f8>
  402240:	ldp	x20, x19, [sp, #256]
  402244:	ldp	x22, x21, [sp, #240]
  402248:	ldp	x24, x23, [sp, #224]
  40224c:	ldp	x26, x25, [sp, #208]
  402250:	ldp	x28, x27, [sp, #192]
  402254:	ldp	x29, x30, [sp, #176]
  402258:	mvn	w8, w0
  40225c:	and	w0, w8, #0x1
  402260:	add	sp, sp, #0x110
  402264:	ret
  402268:	cmn	w0, #0x3
  40226c:	b.ne	4022b0 <__fxstatat@plt+0x760>  // b.any
  402270:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  402274:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  402278:	ldr	x0, [x8, #696]
  40227c:	ldr	x3, [x9, #560]
  402280:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402284:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  402288:	adrp	x4, 409000 <__fxstatat@plt+0x74b0>
  40228c:	adrp	x5, 409000 <__fxstatat@plt+0x74b0>
  402290:	add	x1, x1, #0xe01
  402294:	add	x2, x2, #0xe22
  402298:	add	x4, x4, #0xe30
  40229c:	add	x5, x5, #0xe40
  4022a0:	mov	x6, xzr
  4022a4:	bl	405194 <__fxstatat@plt+0x3644>
  4022a8:	mov	w0, wzr
  4022ac:	bl	401780 <exit@plt>
  4022b0:	cmn	w0, #0x2
  4022b4:	b.ne	402304 <__fxstatat@plt+0x7b4>  // b.any
  4022b8:	mov	w0, wzr
  4022bc:	bl	401c6c <__fxstatat@plt+0x11c>
  4022c0:	cmp	w8, w20
  4022c4:	b.ge	402378 <__fxstatat@plt+0x828>  // b.tcont
  4022c8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4022cc:	add	x1, x1, #0xe87
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	mov	x0, xzr
  4022d8:	bl	401aa0 <dcgettext@plt>
  4022dc:	sub	w8, w20, #0x1
  4022e0:	ldr	x8, [x19, w8, sxtw #3]
  4022e4:	mov	x19, x0
  4022e8:	mov	x0, x8
  4022ec:	bl	4048f4 <__fxstatat@plt+0x2da4>
  4022f0:	mov	x3, x0
  4022f4:	mov	w0, wzr
  4022f8:	mov	w1, wzr
  4022fc:	mov	x2, x19
  402300:	bl	401790 <error@plt>
  402304:	mov	w0, #0x1                   	// #1
  402308:	bl	401c6c <__fxstatat@plt+0x11c>
  40230c:	bl	401b00 <__errno_location@plt>
  402310:	ldr	w19, [x0]
  402314:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402318:	add	x1, x1, #0xea0
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, xzr
  402324:	bl	401aa0 <dcgettext@plt>
  402328:	ldr	x1, [x24, #720]
  40232c:	mov	x20, x0
  402330:	b	40235c <__fxstatat@plt+0x80c>
  402334:	bl	401b00 <__errno_location@plt>
  402338:	ldr	w19, [x0]
  40233c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402340:	add	x1, x1, #0xea0
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	bl	401aa0 <dcgettext@plt>
  402350:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402354:	mov	x20, x0
  402358:	add	x1, x1, #0x464
  40235c:	mov	w0, #0x4                   	// #4
  402360:	bl	404674 <__fxstatat@plt+0x2b24>
  402364:	mov	x3, x0
  402368:	mov	w0, #0x1                   	// #1
  40236c:	mov	w1, w19
  402370:	mov	x2, x20
  402374:	bl	401790 <error@plt>
  402378:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  40237c:	add	x1, x1, #0xe77
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401aa0 <dcgettext@plt>
  40238c:	mov	x2, x0
  402390:	mov	w0, wzr
  402394:	mov	w1, wzr
  402398:	bl	401790 <error@plt>
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	bl	401c6c <__fxstatat@plt+0x11c>
  4023a4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4023a8:	add	x1, x1, #0xe4d
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401aa0 <dcgettext@plt>
  4023b8:	mov	x2, x0
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	mov	w1, wzr
  4023c4:	bl	401790 <error@plt>
  4023c8:	sub	sp, sp, #0x30
  4023cc:	stp	x29, x30, [sp, #16]
  4023d0:	stp	x20, x19, [sp, #32]
  4023d4:	ldrb	w8, [x0]
  4023d8:	add	x29, sp, #0x10
  4023dc:	cbz	w8, 4023f4 <__fxstatat@plt+0x8a4>
  4023e0:	mov	x19, x0
  4023e4:	bl	4017b0 <getgrnam@plt>
  4023e8:	cbz	x0, 4023fc <__fxstatat@plt+0x8ac>
  4023ec:	ldr	w20, [x0, #16]
  4023f0:	b	402428 <__fxstatat@plt+0x8d8>
  4023f4:	mov	w20, #0xffffffff            	// #-1
  4023f8:	b	40242c <__fxstatat@plt+0x8dc>
  4023fc:	adrp	x4, 409000 <__fxstatat@plt+0x74b0>
  402400:	add	x4, x4, #0xd18
  402404:	add	x3, sp, #0x8
  402408:	mov	w2, #0xa                   	// #10
  40240c:	mov	x0, x19
  402410:	mov	x1, xzr
  402414:	bl	405580 <__fxstatat@plt+0x3a30>
  402418:	cbnz	w0, 402440 <__fxstatat@plt+0x8f0>
  40241c:	ldr	x20, [sp, #8]
  402420:	lsr	x8, x20, #32
  402424:	cbnz	x8, 402440 <__fxstatat@plt+0x8f0>
  402428:	bl	4017f0 <endgrent@plt>
  40242c:	mov	w0, w20
  402430:	ldp	x20, x19, [sp, #32]
  402434:	ldp	x29, x30, [sp, #16]
  402438:	add	sp, sp, #0x30
  40243c:	ret
  402440:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402444:	add	x1, x1, #0x4a
  402448:	mov	w2, #0x5                   	// #5
  40244c:	mov	x0, xzr
  402450:	bl	401aa0 <dcgettext@plt>
  402454:	mov	x20, x0
  402458:	mov	x0, x19
  40245c:	bl	4048f4 <__fxstatat@plt+0x2da4>
  402460:	mov	x3, x0
  402464:	mov	w0, #0x1                   	// #1
  402468:	mov	w1, wzr
  40246c:	mov	x2, x20
  402470:	bl	401790 <error@plt>
  402474:	mov	w8, #0x2                   	// #2
  402478:	mov	w9, #0x1                   	// #1
  40247c:	str	xzr, [x0, #8]
  402480:	strb	wzr, [x0, #4]
  402484:	str	w8, [x0]
  402488:	strh	w9, [x0, #16]
  40248c:	stp	xzr, xzr, [x0, #24]
  402490:	ret
  402494:	stp	x29, x30, [sp, #-32]!
  402498:	str	x19, [sp, #16]
  40249c:	mov	x19, x0
  4024a0:	ldr	x0, [x0, #24]
  4024a4:	mov	x29, sp
  4024a8:	bl	401a00 <free@plt>
  4024ac:	ldr	x0, [x19, #32]
  4024b0:	bl	401a00 <free@plt>
  4024b4:	ldr	x19, [sp, #16]
  4024b8:	ldp	x29, x30, [sp], #32
  4024bc:	ret
  4024c0:	sub	sp, sp, #0x40
  4024c4:	stp	x29, x30, [sp, #32]
  4024c8:	str	x19, [sp, #48]
  4024cc:	add	x29, sp, #0x20
  4024d0:	mov	w19, w0
  4024d4:	bl	401b20 <getgrgid@plt>
  4024d8:	cbz	x0, 4024e4 <__fxstatat@plt+0x994>
  4024dc:	ldr	x0, [x0]
  4024e0:	b	4024f0 <__fxstatat@plt+0x9a0>
  4024e4:	mov	w0, w19
  4024e8:	add	x1, sp, #0x8
  4024ec:	bl	403324 <__fxstatat@plt+0x17d4>
  4024f0:	bl	405484 <__fxstatat@plt+0x3934>
  4024f4:	ldr	x19, [sp, #48]
  4024f8:	ldp	x29, x30, [sp, #32]
  4024fc:	add	sp, sp, #0x40
  402500:	ret
  402504:	sub	sp, sp, #0x40
  402508:	stp	x29, x30, [sp, #32]
  40250c:	str	x19, [sp, #48]
  402510:	add	x29, sp, #0x20
  402514:	mov	w19, w0
  402518:	bl	4019d0 <getpwuid@plt>
  40251c:	cbz	x0, 402528 <__fxstatat@plt+0x9d8>
  402520:	ldr	x0, [x0]
  402524:	b	402534 <__fxstatat@plt+0x9e4>
  402528:	mov	w0, w19
  40252c:	add	x1, sp, #0x8
  402530:	bl	403324 <__fxstatat@plt+0x17d4>
  402534:	bl	405484 <__fxstatat@plt+0x3934>
  402538:	ldr	x19, [sp, #48]
  40253c:	ldp	x29, x30, [sp, #32]
  402540:	add	sp, sp, #0x40
  402544:	ret
  402548:	stp	x29, x30, [sp, #-96]!
  40254c:	and	w8, w5, w4
  402550:	stp	x24, x23, [sp, #48]
  402554:	stp	x22, x21, [sp, #64]
  402558:	stp	x20, x19, [sp, #80]
  40255c:	mov	x19, x6
  402560:	mov	w20, w5
  402564:	mov	w21, w4
  402568:	mov	w22, w3
  40256c:	mov	w23, w2
  402570:	cmn	w8, #0x1
  402574:	str	x27, [sp, #16]
  402578:	stp	x26, x25, [sp, #32]
  40257c:	mov	x29, sp
  402580:	b.ne	40258c <__fxstatat@plt+0xa3c>  // b.any
  402584:	ldrb	w8, [x19, #16]
  402588:	cbz	w8, 402684 <__fxstatat@plt+0xb34>
  40258c:	mov	w8, wzr
  402590:	orr	w1, w8, w1
  402594:	mov	x2, xzr
  402598:	bl	4054f4 <__fxstatat@plt+0x39a4>
  40259c:	adrp	x25, 40a000 <__fxstatat@plt+0x84b0>
  4025a0:	mov	x24, x0
  4025a4:	mov	w27, #0x1                   	// #1
  4025a8:	add	x25, x25, #0x6b
  4025ac:	b	4025dc <__fxstatat@plt+0xa8c>
  4025b0:	mov	x1, x0
  4025b4:	mov	x0, x24
  4025b8:	mov	w2, w23
  4025bc:	mov	w3, w22
  4025c0:	mov	w4, w21
  4025c4:	mov	w5, w20
  4025c8:	mov	x6, x19
  4025cc:	bl	402698 <__fxstatat@plt+0xb48>
  4025d0:	and	w27, w27, w0
  4025d4:	mov	w8, #0x1                   	// #1
  4025d8:	tbz	w8, #0, 402628 <__fxstatat@plt+0xad8>
  4025dc:	mov	x0, x24
  4025e0:	bl	4062cc <__fxstatat@plt+0x477c>
  4025e4:	cbnz	x0, 4025b0 <__fxstatat@plt+0xa60>
  4025e8:	bl	401b00 <__errno_location@plt>
  4025ec:	ldr	w26, [x0]
  4025f0:	cbz	w26, 402620 <__fxstatat@plt+0xad0>
  4025f4:	ldrb	w8, [x19, #17]
  4025f8:	cbnz	w8, 40261c <__fxstatat@plt+0xacc>
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	mov	x0, xzr
  402604:	mov	x1, x25
  402608:	bl	401aa0 <dcgettext@plt>
  40260c:	mov	x2, x0
  402610:	mov	w0, wzr
  402614:	mov	w1, w26
  402618:	bl	401790 <error@plt>
  40261c:	mov	w27, wzr
  402620:	mov	w8, wzr
  402624:	tbnz	w8, #0, 4025dc <__fxstatat@plt+0xa8c>
  402628:	mov	x0, x24
  40262c:	bl	406148 <__fxstatat@plt+0x45f8>
  402630:	cbz	w0, 402664 <__fxstatat@plt+0xb14>
  402634:	bl	401b00 <__errno_location@plt>
  402638:	ldr	w19, [x0]
  40263c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402640:	add	x1, x1, #0x7b
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	401aa0 <dcgettext@plt>
  402650:	mov	x2, x0
  402654:	mov	w0, wzr
  402658:	mov	w1, w19
  40265c:	bl	401790 <error@plt>
  402660:	mov	w27, wzr
  402664:	and	w0, w27, #0x1
  402668:	ldp	x20, x19, [sp, #80]
  40266c:	ldp	x22, x21, [sp, #64]
  402670:	ldp	x24, x23, [sp, #48]
  402674:	ldp	x26, x25, [sp, #32]
  402678:	ldr	x27, [sp, #16]
  40267c:	ldp	x29, x30, [sp], #96
  402680:	ret
  402684:	ldr	w8, [x19]
  402688:	cmp	w8, #0x2
  40268c:	cset	w8, eq  // eq = none
  402690:	lsl	w8, w8, #3
  402694:	b	402590 <__fxstatat@plt+0xa40>
  402698:	sub	sp, sp, #0xf0
  40269c:	stp	x29, x30, [sp, #144]
  4026a0:	stp	x28, x27, [sp, #160]
  4026a4:	stp	x26, x25, [sp, #176]
  4026a8:	stp	x24, x23, [sp, #192]
  4026ac:	stp	x22, x21, [sp, #208]
  4026b0:	stp	x20, x19, [sp, #224]
  4026b4:	ldrh	w8, [x1, #108]
  4026b8:	ldp	x26, x9, [x1, #48]
  4026bc:	mov	x22, x6
  4026c0:	mov	w27, w5
  4026c4:	sub	w8, w8, #0x1
  4026c8:	mov	w28, w4
  4026cc:	mov	w23, w3
  4026d0:	mov	w24, w2
  4026d4:	mov	x20, x1
  4026d8:	mov	x19, x0
  4026dc:	cmp	w8, #0x9
  4026e0:	mov	w25, #0x1                   	// #1
  4026e4:	add	x29, sp, #0x90
  4026e8:	str	x9, [sp, #8]
  4026ec:	b.hi	402878 <__fxstatat@plt+0xd28>  // b.pmore
  4026f0:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4026f4:	add	x9, x9, #0x5c
  4026f8:	adr	x10, 402708 <__fxstatat@plt+0xbb8>
  4026fc:	ldrb	w11, [x9, x8]
  402700:	add	x10, x10, x11, lsl #2
  402704:	br	x10
  402708:	ldrb	w8, [x22, #4]
  40270c:	cbz	w8, 4029f0 <__fxstatat@plt+0xea0>
  402710:	ldr	x8, [x22, #8]
  402714:	cbz	x8, 4029bc <__fxstatat@plt+0xe6c>
  402718:	ldr	x9, [x20, #128]
  40271c:	ldr	x10, [x8]
  402720:	cmp	x9, x10
  402724:	b.ne	4029bc <__fxstatat@plt+0xe6c>  // b.any
  402728:	ldr	x9, [x20, #120]
  40272c:	ldr	x8, [x8, #8]
  402730:	cmp	x9, x8
  402734:	b.ne	4029bc <__fxstatat@plt+0xe6c>  // b.any
  402738:	ldr	x22, [sp, #8]
  40273c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402740:	add	x1, x1, #0x464
  402744:	mov	x0, x22
  402748:	bl	4019c0 <strcmp@plt>
  40274c:	cbz	w0, 402d64 <__fxstatat@plt+0x1214>
  402750:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402754:	add	x1, x1, #0xb9
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, xzr
  402760:	bl	401aa0 <dcgettext@plt>
  402764:	mov	x21, x0
  402768:	mov	w1, #0x4                   	// #4
  40276c:	mov	w0, wzr
  402770:	mov	x2, x22
  402774:	bl	4045a8 <__fxstatat@plt+0x2a58>
  402778:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40277c:	mov	x22, x0
  402780:	add	x2, x2, #0x464
  402784:	mov	w0, #0x1                   	// #1
  402788:	mov	w1, #0x4                   	// #4
  40278c:	bl	4045a8 <__fxstatat@plt+0x2a58>
  402790:	mov	x4, x0
  402794:	mov	w0, wzr
  402798:	mov	w1, wzr
  40279c:	mov	x2, x21
  4027a0:	mov	x3, x22
  4027a4:	bl	401790 <error@plt>
  4027a8:	b	402d9c <__fxstatat@plt+0x124c>
  4027ac:	ldrb	w8, [x22, #17]
  4027b0:	cbnz	w8, 4029a0 <__fxstatat@plt+0xe50>
  4027b4:	ldr	w21, [x20, #64]
  4027b8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4027bc:	add	x1, x1, #0x135
  4027c0:	b	4027e8 <__fxstatat@plt+0xc98>
  4027c4:	ldr	x8, [x20, #88]
  4027c8:	cbnz	x8, 4027d4 <__fxstatat@plt+0xc84>
  4027cc:	ldr	x8, [x20, #32]
  4027d0:	cbz	x8, 402a00 <__fxstatat@plt+0xeb0>
  4027d4:	ldrb	w8, [x22, #17]
  4027d8:	cbnz	w8, 4029a0 <__fxstatat@plt+0xe50>
  4027dc:	ldr	w21, [x20, #64]
  4027e0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4027e4:	add	x1, x1, #0x124
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	mov	x0, xzr
  4027f0:	bl	401aa0 <dcgettext@plt>
  4027f4:	ldr	x1, [sp, #8]
  4027f8:	mov	x25, x0
  4027fc:	mov	w0, #0x4                   	// #4
  402800:	bl	404674 <__fxstatat@plt+0x2b24>
  402804:	mov	x3, x0
  402808:	mov	w0, wzr
  40280c:	mov	w1, w21
  402810:	mov	x2, x25
  402814:	b	40299c <__fxstatat@plt+0xe4c>
  402818:	mov	x0, x19
  40281c:	mov	x1, x20
  402820:	bl	405544 <__fxstatat@plt+0x39f4>
  402824:	tbz	w0, #0, 4029c4 <__fxstatat@plt+0xe74>
  402828:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40282c:	add	x1, x1, #0x14e
  402830:	mov	w2, #0x5                   	// #5
  402834:	mov	x0, xzr
  402838:	bl	401aa0 <dcgettext@plt>
  40283c:	ldr	x2, [sp, #8]
  402840:	mov	x19, x0
  402844:	mov	w1, #0x3                   	// #3
  402848:	mov	w0, wzr
  40284c:	bl	404774 <__fxstatat@plt+0x2c24>
  402850:	mov	x3, x0
  402854:	mov	w0, wzr
  402858:	mov	w1, wzr
  40285c:	mov	x2, x19
  402860:	bl	401790 <error@plt>
  402864:	mov	w25, wzr
  402868:	b	402ddc <__fxstatat@plt+0x128c>
  40286c:	ldrb	w8, [x22, #4]
  402870:	mov	w25, #0x1                   	// #1
  402874:	cbz	w8, 402ddc <__fxstatat@plt+0x128c>
  402878:	str	x19, [sp]
  40287c:	cbz	w25, 4029ac <__fxstatat@plt+0xe5c>
  402880:	and	w8, w27, w28
  402884:	cmn	w8, #0x1
  402888:	b.ne	4028a8 <__fxstatat@plt+0xd58>  // b.any
  40288c:	ldr	w8, [x22]
  402890:	cmp	w8, #0x2
  402894:	b.ne	4028a8 <__fxstatat@plt+0xd58>  // b.any
  402898:	ldr	x8, [x22, #8]
  40289c:	cbnz	x8, 4028a8 <__fxstatat@plt+0xd58>
  4028a0:	ldrb	w8, [x22, #16]
  4028a4:	cbz	w8, 402a14 <__fxstatat@plt+0xec4>
  4028a8:	ldrb	w8, [x22, #16]
  4028ac:	add	x21, x20, #0x78
  4028b0:	cbz	w8, 402930 <__fxstatat@plt+0xde0>
  4028b4:	ldr	w8, [x20, #136]
  4028b8:	and	w8, w8, #0xf000
  4028bc:	cmp	w8, #0xa, lsl #12
  4028c0:	b.ne	402930 <__fxstatat@plt+0xde0>  // b.any
  4028c4:	ldr	w0, [x19, #44]
  4028c8:	add	x2, sp, #0x10
  4028cc:	mov	x1, x26
  4028d0:	mov	w3, wzr
  4028d4:	add	x21, sp, #0x10
  4028d8:	bl	409478 <__fxstatat@plt+0x7928>
  4028dc:	cbz	w0, 402930 <__fxstatat@plt+0xde0>
  4028e0:	ldrb	w8, [x22, #17]
  4028e4:	cbnz	w8, 402928 <__fxstatat@plt+0xdd8>
  4028e8:	bl	401b00 <__errno_location@plt>
  4028ec:	ldr	w21, [x0]
  4028f0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4028f4:	add	x1, x1, #0x208
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	mov	x0, xzr
  402900:	bl	401aa0 <dcgettext@plt>
  402904:	ldr	x1, [sp, #8]
  402908:	mov	x25, x0
  40290c:	mov	w0, #0x4                   	// #4
  402910:	bl	404674 <__fxstatat@plt+0x2b24>
  402914:	mov	x3, x0
  402918:	mov	w0, wzr
  40291c:	mov	w1, w21
  402920:	mov	x2, x25
  402924:	bl	401790 <error@plt>
  402928:	mov	w25, wzr
  40292c:	add	x21, sp, #0x10
  402930:	cbz	w25, 402960 <__fxstatat@plt+0xe10>
  402934:	cmn	w28, #0x1
  402938:	b.eq	4029d4 <__fxstatat@plt+0xe84>  // b.none
  40293c:	ldr	w8, [x21, #24]
  402940:	cmp	w8, w28
  402944:	cset	w19, eq  // eq = none
  402948:	cmn	w27, #0x1
  40294c:	b.eq	402958 <__fxstatat@plt+0xe08>  // b.none
  402950:	cmp	w8, w28
  402954:	b.eq	4029dc <__fxstatat@plt+0xe8c>  // b.none
  402958:	cbz	w25, 402adc <__fxstatat@plt+0xf8c>
  40295c:	b	402a20 <__fxstatat@plt+0xed0>
  402960:	mov	w19, wzr
  402964:	cbnz	w25, 402a20 <__fxstatat@plt+0xed0>
  402968:	b	402adc <__fxstatat@plt+0xf8c>
  40296c:	ldrb	w8, [x22, #17]
  402970:	cbnz	w8, 4029a0 <__fxstatat@plt+0xe50>
  402974:	ldr	x2, [sp, #8]
  402978:	ldr	w21, [x20, #64]
  40297c:	mov	w1, #0x3                   	// #3
  402980:	mov	w0, wzr
  402984:	bl	404774 <__fxstatat@plt+0x2c24>
  402988:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40298c:	mov	x3, x0
  402990:	add	x2, x2, #0x59
  402994:	mov	w0, wzr
  402998:	mov	w1, w21
  40299c:	bl	401790 <error@plt>
  4029a0:	mov	w25, wzr
  4029a4:	str	x19, [sp]
  4029a8:	cbnz	w25, 402880 <__fxstatat@plt+0xd30>
  4029ac:	mov	w19, wzr
  4029b0:	mov	x21, xzr
  4029b4:	cbz	w25, 402adc <__fxstatat@plt+0xf8c>
  4029b8:	b	402a20 <__fxstatat@plt+0xed0>
  4029bc:	mov	w25, #0x1                   	// #1
  4029c0:	b	402ddc <__fxstatat@plt+0x128c>
  4029c4:	mov	w25, #0x1                   	// #1
  4029c8:	str	x19, [sp]
  4029cc:	cbnz	w25, 402880 <__fxstatat@plt+0xd30>
  4029d0:	b	4029ac <__fxstatat@plt+0xe5c>
  4029d4:	cmn	w27, #0x1
  4029d8:	b.eq	402a18 <__fxstatat@plt+0xec8>  // b.none
  4029dc:	ldr	w8, [x21, #28]
  4029e0:	cmp	w8, w27
  4029e4:	cset	w19, eq  // eq = none
  4029e8:	cbnz	w25, 402a20 <__fxstatat@plt+0xed0>
  4029ec:	b	402adc <__fxstatat@plt+0xf8c>
  4029f0:	mov	w25, #0x1                   	// #1
  4029f4:	str	x19, [sp]
  4029f8:	cbz	w25, 4029ac <__fxstatat@plt+0xe5c>
  4029fc:	b	402880 <__fxstatat@plt+0xd30>
  402a00:	mov	w25, #0x1                   	// #1
  402a04:	str	x25, [x20, #32]
  402a08:	mov	w2, #0x1                   	// #1
  402a0c:	mov	x0, x19
  402a10:	b	402c68 <__fxstatat@plt+0x1118>
  402a14:	add	x21, x20, #0x78
  402a18:	mov	w19, #0x1                   	// #1
  402a1c:	cbz	w25, 402adc <__fxstatat@plt+0xf8c>
  402a20:	ldrh	w8, [x20, #108]
  402a24:	cmp	w8, #0x6
  402a28:	b.hi	402adc <__fxstatat@plt+0xf8c>  // b.pmore
  402a2c:	mov	w9, #0x1                   	// #1
  402a30:	lsl	w8, w9, w8
  402a34:	mov	w9, #0x56                  	// #86
  402a38:	tst	w8, w9
  402a3c:	b.eq	402adc <__fxstatat@plt+0xf8c>  // b.none
  402a40:	ldr	x8, [x22, #8]
  402a44:	cbz	x8, 402adc <__fxstatat@plt+0xf8c>
  402a48:	ldr	x9, [x21, #8]
  402a4c:	ldr	x10, [x8]
  402a50:	cmp	x9, x10
  402a54:	b.ne	402adc <__fxstatat@plt+0xf8c>  // b.any
  402a58:	ldr	x9, [x21]
  402a5c:	ldr	x8, [x8, #8]
  402a60:	cmp	x9, x8
  402a64:	b.ne	402adc <__fxstatat@plt+0xf8c>  // b.any
  402a68:	ldr	x20, [sp, #8]
  402a6c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402a70:	add	x1, x1, #0x464
  402a74:	mov	x0, x20
  402a78:	bl	4019c0 <strcmp@plt>
  402a7c:	cbz	w0, 402d00 <__fxstatat@plt+0x11b0>
  402a80:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402a84:	add	x1, x1, #0xb9
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401aa0 <dcgettext@plt>
  402a94:	mov	x19, x0
  402a98:	mov	w1, #0x4                   	// #4
  402a9c:	mov	w0, wzr
  402aa0:	mov	x2, x20
  402aa4:	bl	4045a8 <__fxstatat@plt+0x2a58>
  402aa8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  402aac:	mov	x20, x0
  402ab0:	add	x2, x2, #0x464
  402ab4:	mov	w0, #0x1                   	// #1
  402ab8:	mov	w1, #0x4                   	// #4
  402abc:	bl	4045a8 <__fxstatat@plt+0x2a58>
  402ac0:	mov	x4, x0
  402ac4:	mov	w0, wzr
  402ac8:	mov	w1, wzr
  402acc:	mov	x2, x19
  402ad0:	mov	x3, x20
  402ad4:	bl	401790 <error@plt>
  402ad8:	b	402d38 <__fxstatat@plt+0x11e8>
  402adc:	cbz	w19, 402b40 <__fxstatat@plt+0xff0>
  402ae0:	ldr	x9, [sp]
  402ae4:	ldrb	w8, [x22, #16]
  402ae8:	ldr	w0, [x9, #44]
  402aec:	cbz	w8, 402b48 <__fxstatat@plt+0xff8>
  402af0:	mov	x1, x26
  402af4:	mov	x2, x21
  402af8:	mov	w3, w24
  402afc:	mov	w4, w23
  402b00:	mov	w5, w28
  402b04:	mov	w6, w27
  402b08:	bl	402e04 <__fxstatat@plt+0x12b4>
  402b0c:	sub	w8, w0, #0x2
  402b10:	cmp	w8, #0x4
  402b14:	b.hi	402e00 <__fxstatat@plt+0x12b0>  // b.pmore
  402b18:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  402b1c:	add	x9, x9, #0x66
  402b20:	adr	x10, 402b34 <__fxstatat@plt+0xfe4>
  402b24:	ldrb	w11, [x9, x8]
  402b28:	add	x10, x10, x11, lsl #2
  402b2c:	mov	w28, #0x1                   	// #1
  402b30:	br	x10
  402b34:	mov	w19, wzr
  402b38:	mov	w25, wzr
  402b3c:	b	402b9c <__fxstatat@plt+0x104c>
  402b40:	mov	w28, #0x1                   	// #1
  402b44:	b	402c00 <__fxstatat@plt+0x10b0>
  402b48:	mov	x1, x26
  402b4c:	mov	w2, w24
  402b50:	mov	w3, w23
  402b54:	bl	40330c <__fxstatat@plt+0x17bc>
  402b58:	cmp	w0, #0x0
  402b5c:	cset	w25, eq  // eq = none
  402b60:	cbz	w0, 402b9c <__fxstatat@plt+0x104c>
  402b64:	bl	401b00 <__errno_location@plt>
  402b68:	ldr	w8, [x0]
  402b6c:	cmp	w8, #0x5f
  402b70:	cset	w25, eq  // eq = none
  402b74:	cset	w28, ne  // ne = any
  402b78:	b	402ba0 <__fxstatat@plt+0x1050>
  402b7c:	ldr	x8, [sp]
  402b80:	mov	x1, x26
  402b84:	mov	w2, w24
  402b88:	mov	w3, w23
  402b8c:	ldr	w0, [x8, #44]
  402b90:	bl	4032f4 <__fxstatat@plt+0x17a4>
  402b94:	cmp	w0, #0x0
  402b98:	cset	w25, eq  // eq = none
  402b9c:	mov	w28, #0x1                   	// #1
  402ba0:	tbnz	w25, #0, 402c00 <__fxstatat@plt+0x10b0>
  402ba4:	cbz	w19, 402c00 <__fxstatat@plt+0x10b0>
  402ba8:	ldrb	w8, [x22, #17]
  402bac:	cbnz	w8, 402c00 <__fxstatat@plt+0x10b0>
  402bb0:	bl	401b00 <__errno_location@plt>
  402bb4:	ldr	w26, [x0]
  402bb8:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  402bbc:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  402bc0:	add	x8, x8, #0x21e
  402bc4:	add	x9, x9, #0x237
  402bc8:	cmn	w24, #0x1
  402bcc:	csel	x1, x9, x8, eq  // eq = none
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	mov	x0, xzr
  402bd8:	bl	401aa0 <dcgettext@plt>
  402bdc:	ldr	x1, [sp, #8]
  402be0:	mov	x27, x0
  402be4:	mov	w0, #0x4                   	// #4
  402be8:	bl	404674 <__fxstatat@plt+0x2b24>
  402bec:	mov	x3, x0
  402bf0:	mov	w0, wzr
  402bf4:	mov	w1, w26
  402bf8:	mov	x2, x27
  402bfc:	bl	401790 <error@plt>
  402c00:	ldr	w8, [x22]
  402c04:	cmp	w8, #0x2
  402c08:	b.eq	402c58 <__fxstatat@plt+0x1108>  // b.none
  402c0c:	and	w9, w19, w25
  402c10:	and	w9, w28, w9
  402c14:	cmp	w9, #0x1
  402c18:	b.ne	402c4c <__fxstatat@plt+0x10fc>  // b.any
  402c1c:	cmn	w24, #0x1
  402c20:	b.eq	402c30 <__fxstatat@plt+0x10e0>  // b.none
  402c24:	ldr	w9, [x21, #24]
  402c28:	cmp	w9, w24
  402c2c:	b.ne	402c74 <__fxstatat@plt+0x1124>  // b.any
  402c30:	cmn	w23, #0x1
  402c34:	b.eq	402c4c <__fxstatat@plt+0x10fc>  // b.none
  402c38:	ldr	w9, [x21, #28]
  402c3c:	cmp	w9, w23
  402c40:	cset	w9, ne  // ne = any
  402c44:	cbnz	w8, 402c54 <__fxstatat@plt+0x1104>
  402c48:	b	402c7c <__fxstatat@plt+0x112c>
  402c4c:	mov	w9, wzr
  402c50:	cbz	w8, 402c7c <__fxstatat@plt+0x112c>
  402c54:	cbnz	w9, 402c7c <__fxstatat@plt+0x112c>
  402c58:	ldrb	w8, [x22, #4]
  402c5c:	cbnz	w8, 402ddc <__fxstatat@plt+0x128c>
  402c60:	ldr	x0, [sp]
  402c64:	mov	w2, #0x4                   	// #4
  402c68:	mov	x1, x20
  402c6c:	bl	4074b4 <__fxstatat@plt+0x5964>
  402c70:	b	402ddc <__fxstatat@plt+0x128c>
  402c74:	mov	w9, #0x1                   	// #1
  402c78:	cbnz	w8, 402c54 <__fxstatat@plt+0x1104>
  402c7c:	cmp	w9, #0x0
  402c80:	mov	w8, #0x4                   	// #4
  402c84:	mov	w9, #0x2                   	// #2
  402c88:	csel	w8, w9, w8, ne  // ne = any
  402c8c:	cmp	w28, #0x0
  402c90:	csinc	w8, w8, wzr, ne  // ne = any
  402c94:	cmp	w25, #0x0
  402c98:	mov	w9, #0x3                   	// #3
  402c9c:	csel	w23, w8, w9, ne  // ne = any
  402ca0:	cbz	x21, 402cf4 <__fxstatat@plt+0x11a4>
  402ca4:	ldr	w0, [x21, #24]
  402ca8:	bl	402504 <__fxstatat@plt+0x9b4>
  402cac:	mov	x24, x0
  402cb0:	cbz	x21, 402cc0 <__fxstatat@plt+0x1170>
  402cb4:	ldr	w0, [x21, #28]
  402cb8:	bl	4024c0 <__fxstatat@plt+0x970>
  402cbc:	mov	x21, x0
  402cc0:	ldp	x4, x5, [x22, #24]
  402cc4:	ldr	x0, [sp, #8]
  402cc8:	mov	w1, w23
  402ccc:	mov	x2, x24
  402cd0:	mov	x3, x21
  402cd4:	bl	402fb8 <__fxstatat@plt+0x1468>
  402cd8:	mov	x0, x24
  402cdc:	bl	401a00 <free@plt>
  402ce0:	mov	x0, x21
  402ce4:	bl	401a00 <free@plt>
  402ce8:	ldrb	w8, [x22, #4]
  402cec:	cbnz	w8, 402ddc <__fxstatat@plt+0x128c>
  402cf0:	b	402c60 <__fxstatat@plt+0x1110>
  402cf4:	mov	x24, xzr
  402cf8:	cbnz	x21, 402cb4 <__fxstatat@plt+0x1164>
  402cfc:	b	402cc0 <__fxstatat@plt+0x1170>
  402d00:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402d04:	add	x1, x1, #0x8c
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, xzr
  402d10:	bl	401aa0 <dcgettext@plt>
  402d14:	mov	x19, x0
  402d18:	mov	w0, #0x4                   	// #4
  402d1c:	mov	x1, x20
  402d20:	bl	404674 <__fxstatat@plt+0x2b24>
  402d24:	mov	x3, x0
  402d28:	mov	w0, wzr
  402d2c:	mov	w1, wzr
  402d30:	mov	x2, x19
  402d34:	bl	401790 <error@plt>
  402d38:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402d3c:	add	x1, x1, #0xf3
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	mov	x0, xzr
  402d48:	bl	401aa0 <dcgettext@plt>
  402d4c:	mov	x2, x0
  402d50:	mov	w0, wzr
  402d54:	mov	w1, wzr
  402d58:	bl	401790 <error@plt>
  402d5c:	mov	w25, wzr
  402d60:	b	402ddc <__fxstatat@plt+0x128c>
  402d64:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402d68:	add	x1, x1, #0x8c
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	mov	x0, xzr
  402d74:	bl	401aa0 <dcgettext@plt>
  402d78:	mov	x21, x0
  402d7c:	mov	w0, #0x4                   	// #4
  402d80:	mov	x1, x22
  402d84:	bl	404674 <__fxstatat@plt+0x2b24>
  402d88:	mov	x3, x0
  402d8c:	mov	w0, wzr
  402d90:	mov	w1, wzr
  402d94:	mov	x2, x21
  402d98:	bl	401790 <error@plt>
  402d9c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402da0:	add	x1, x1, #0xf3
  402da4:	mov	w2, #0x5                   	// #5
  402da8:	mov	x0, xzr
  402dac:	bl	401aa0 <dcgettext@plt>
  402db0:	mov	x2, x0
  402db4:	mov	w0, wzr
  402db8:	mov	w1, wzr
  402dbc:	bl	401790 <error@plt>
  402dc0:	mov	w2, #0x4                   	// #4
  402dc4:	mov	x0, x19
  402dc8:	mov	x1, x20
  402dcc:	bl	4074b4 <__fxstatat@plt+0x5964>
  402dd0:	mov	x0, x19
  402dd4:	bl	4062cc <__fxstatat@plt+0x477c>
  402dd8:	mov	w25, wzr
  402ddc:	mov	w0, w25
  402de0:	ldp	x20, x19, [sp, #224]
  402de4:	ldp	x22, x21, [sp, #208]
  402de8:	ldp	x24, x23, [sp, #192]
  402dec:	ldp	x26, x25, [sp, #176]
  402df0:	ldp	x28, x27, [sp, #160]
  402df4:	ldp	x29, x30, [sp, #144]
  402df8:	add	sp, sp, #0xf0
  402dfc:	ret
  402e00:	bl	401970 <abort@plt>
  402e04:	sub	sp, sp, #0xe0
  402e08:	and	w8, w6, w5
  402e0c:	cmn	w8, #0x1
  402e10:	stp	x29, x30, [sp, #128]
  402e14:	stp	x28, x27, [sp, #144]
  402e18:	stp	x26, x25, [sp, #160]
  402e1c:	stp	x24, x23, [sp, #176]
  402e20:	stp	x22, x21, [sp, #192]
  402e24:	stp	x20, x19, [sp, #208]
  402e28:	add	x29, sp, #0x80
  402e2c:	b.eq	402e6c <__fxstatat@plt+0x131c>  // b.none
  402e30:	ldr	w8, [x2, #16]
  402e34:	mov	w21, w6
  402e38:	mov	w23, w5
  402e3c:	mov	w19, w4
  402e40:	and	w8, w8, #0xf000
  402e44:	mov	w20, w3
  402e48:	mov	x24, x2
  402e4c:	mov	x25, x1
  402e50:	mov	w26, w0
  402e54:	cmp	w8, #0x8, lsl #12
  402e58:	b.eq	402e74 <__fxstatat@plt+0x1324>  // b.none
  402e5c:	cmp	w8, #0x4, lsl #12
  402e60:	b.ne	402e6c <__fxstatat@plt+0x131c>  // b.any
  402e64:	mov	w27, #0x4900                	// #18688
  402e68:	b	402e78 <__fxstatat@plt+0x1328>
  402e6c:	mov	w19, #0x5                   	// #5
  402e70:	b	402f8c <__fxstatat@plt+0x143c>
  402e74:	mov	w27, #0x900                 	// #2304
  402e78:	mov	w0, w26
  402e7c:	mov	x1, x25
  402e80:	mov	w2, w27
  402e84:	bl	401ae0 <openat@plt>
  402e88:	mov	w22, w0
  402e8c:	tbnz	w0, #31, 402ea8 <__fxstatat@plt+0x1358>
  402e90:	mov	x1, sp
  402e94:	mov	w0, w22
  402e98:	bl	409458 <__fxstatat@plt+0x7908>
  402e9c:	cbz	w0, 402ef8 <__fxstatat@plt+0x13a8>
  402ea0:	mov	w19, #0x6                   	// #6
  402ea4:	b	402f74 <__fxstatat@plt+0x1424>
  402ea8:	bl	401b00 <__errno_location@plt>
  402eac:	ldr	w8, [x0]
  402eb0:	mov	x28, x0
  402eb4:	cmp	w8, #0xd
  402eb8:	b.ne	402ee4 <__fxstatat@plt+0x1394>  // b.any
  402ebc:	ldr	w8, [x24, #16]
  402ec0:	and	w8, w8, #0xf000
  402ec4:	cmp	w8, #0x8, lsl #12
  402ec8:	b.ne	402ee4 <__fxstatat@plt+0x1394>  // b.any
  402ecc:	orr	w2, w27, #0x1
  402ed0:	mov	w0, w26
  402ed4:	mov	x1, x25
  402ed8:	bl	401ae0 <openat@plt>
  402edc:	mov	w22, w0
  402ee0:	tbz	w0, #31, 402e90 <__fxstatat@plt+0x1340>
  402ee4:	ldr	w8, [x28]
  402ee8:	cmp	w8, #0xd
  402eec:	mov	w8, #0x5                   	// #5
  402ef0:	cinc	w19, w8, ne  // ne = any
  402ef4:	b	402f8c <__fxstatat@plt+0x143c>
  402ef8:	ldr	x8, [x24, #8]
  402efc:	ldr	x9, [sp, #8]
  402f00:	cmp	x8, x9
  402f04:	b.ne	402f70 <__fxstatat@plt+0x1420>  // b.any
  402f08:	ldr	x8, [x24]
  402f0c:	ldr	x9, [sp]
  402f10:	cmp	x8, x9
  402f14:	b.ne	402f70 <__fxstatat@plt+0x1420>  // b.any
  402f18:	cmn	w23, #0x1
  402f1c:	b.eq	402f2c <__fxstatat@plt+0x13dc>  // b.none
  402f20:	ldr	w8, [sp, #24]
  402f24:	cmp	w8, w23
  402f28:	b.ne	402fb0 <__fxstatat@plt+0x1460>  // b.any
  402f2c:	cmn	w21, #0x1
  402f30:	b.eq	402f40 <__fxstatat@plt+0x13f0>  // b.none
  402f34:	ldr	w8, [sp, #28]
  402f38:	cmp	w8, w21
  402f3c:	b.ne	402fb0 <__fxstatat@plt+0x1460>  // b.any
  402f40:	mov	w0, w22
  402f44:	mov	w1, w20
  402f48:	mov	w2, w19
  402f4c:	bl	401b30 <fchown@plt>
  402f50:	mov	w19, #0x6                   	// #6
  402f54:	cbnz	w0, 402f74 <__fxstatat@plt+0x1424>
  402f58:	mov	w0, w22
  402f5c:	bl	401930 <close@plt>
  402f60:	cmp	w0, #0x0
  402f64:	mov	w8, #0x2                   	// #2
  402f68:	csel	w19, w8, w19, eq  // eq = none
  402f6c:	b	402f8c <__fxstatat@plt+0x143c>
  402f70:	mov	w19, #0x4                   	// #4
  402f74:	bl	401b00 <__errno_location@plt>
  402f78:	ldr	w21, [x0]
  402f7c:	mov	x20, x0
  402f80:	mov	w0, w22
  402f84:	bl	401930 <close@plt>
  402f88:	str	w21, [x20]
  402f8c:	mov	w0, w19
  402f90:	ldp	x20, x19, [sp, #208]
  402f94:	ldp	x22, x21, [sp, #192]
  402f98:	ldp	x24, x23, [sp, #176]
  402f9c:	ldp	x26, x25, [sp, #160]
  402fa0:	ldp	x28, x27, [sp, #144]
  402fa4:	ldp	x29, x30, [sp, #128]
  402fa8:	add	sp, sp, #0xe0
  402fac:	ret
  402fb0:	mov	w19, #0x2                   	// #2
  402fb4:	b	402f74 <__fxstatat@plt+0x1424>
  402fb8:	stp	x29, x30, [sp, #-80]!
  402fbc:	stp	x20, x19, [sp, #64]
  402fc0:	cmp	w1, #0x1
  402fc4:	mov	x19, x0
  402fc8:	str	x25, [sp, #16]
  402fcc:	stp	x24, x23, [sp, #32]
  402fd0:	stp	x22, x21, [sp, #48]
  402fd4:	mov	x29, sp
  402fd8:	b.ne	403014 <__fxstatat@plt+0x14c4>  // b.any
  402fdc:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402fe0:	add	x1, x1, #0x24c
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	mov	x0, xzr
  402fec:	bl	401aa0 <dcgettext@plt>
  402ff0:	mov	x20, x0
  402ff4:	mov	w0, #0x4                   	// #4
  402ff8:	mov	x1, x19
  402ffc:	bl	404674 <__fxstatat@plt+0x2b24>
  403000:	mov	x2, x0
  403004:	mov	w0, #0x1                   	// #1
  403008:	mov	x1, x20
  40300c:	bl	4018b0 <__printf_chk@plt>
  403010:	b	403154 <__fxstatat@plt+0x1604>
  403014:	mov	w24, w1
  403018:	mov	x0, x4
  40301c:	mov	x1, x5
  403020:	mov	x22, x5
  403024:	mov	x23, x4
  403028:	mov	x21, x3
  40302c:	mov	x25, x2
  403030:	bl	403170 <__fxstatat@plt+0x1620>
  403034:	cmp	x23, #0x0
  403038:	mov	x20, x0
  40303c:	csel	x0, x25, xzr, ne  // ne = any
  403040:	cmp	x22, #0x0
  403044:	csel	x1, x21, xzr, ne  // ne = any
  403048:	bl	403170 <__fxstatat@plt+0x1620>
  40304c:	cmp	w24, #0x4
  403050:	mov	x21, x0
  403054:	b.eq	40308c <__fxstatat@plt+0x153c>  // b.none
  403058:	cmp	w24, #0x3
  40305c:	b.eq	403078 <__fxstatat@plt+0x1528>  // b.none
  403060:	cmp	w24, #0x2
  403064:	b.ne	40316c <__fxstatat@plt+0x161c>  // b.any
  403068:	cbz	x23, 40309c <__fxstatat@plt+0x154c>
  40306c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403070:	add	x1, x1, #0x284
  403074:	b	403110 <__fxstatat@plt+0x15c0>
  403078:	cbz	x21, 4030b0 <__fxstatat@plt+0x1560>
  40307c:	cbz	x23, 4030d4 <__fxstatat@plt+0x1584>
  403080:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403084:	add	x1, x1, #0x2ec
  403088:	b	403110 <__fxstatat@plt+0x15c0>
  40308c:	cbz	x23, 4030c0 <__fxstatat@plt+0x1570>
  403090:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403094:	add	x1, x1, #0x3b6
  403098:	b	403110 <__fxstatat@plt+0x15c0>
  40309c:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4030a0:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4030a4:	add	x8, x8, #0x2ce
  4030a8:	add	x9, x9, #0x2ab
  4030ac:	b	4030e4 <__fxstatat@plt+0x1594>
  4030b0:	cbz	x23, 4030f0 <__fxstatat@plt+0x15a0>
  4030b4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4030b8:	add	x1, x1, #0x36a
  4030bc:	b	403108 <__fxstatat@plt+0x15b8>
  4030c0:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4030c4:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4030c8:	add	x8, x8, #0x3f2
  4030cc:	add	x9, x9, #0x3d6
  4030d0:	b	4030e4 <__fxstatat@plt+0x1594>
  4030d4:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4030d8:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4030dc:	add	x8, x8, #0x348
  4030e0:	add	x9, x9, #0x31c
  4030e4:	cmp	x22, #0x0
  4030e8:	csel	x1, x9, x8, ne  // ne = any
  4030ec:	b	403110 <__fxstatat@plt+0x15c0>
  4030f0:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4030f4:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4030f8:	add	x8, x8, #0x348
  4030fc:	add	x9, x9, #0x392
  403100:	cmp	x22, #0x0
  403104:	csel	x1, x9, x8, ne  // ne = any
  403108:	mov	x21, x20
  40310c:	mov	x20, xzr
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	x0, xzr
  403118:	bl	401aa0 <dcgettext@plt>
  40311c:	mov	x22, x0
  403120:	mov	w0, #0x4                   	// #4
  403124:	mov	x1, x19
  403128:	bl	404674 <__fxstatat@plt+0x2b24>
  40312c:	mov	x2, x0
  403130:	mov	w0, #0x1                   	// #1
  403134:	mov	x1, x22
  403138:	mov	x3, x21
  40313c:	mov	x4, x20
  403140:	bl	4018b0 <__printf_chk@plt>
  403144:	mov	x0, x21
  403148:	bl	401a00 <free@plt>
  40314c:	mov	x0, x20
  403150:	bl	401a00 <free@plt>
  403154:	ldp	x20, x19, [sp, #64]
  403158:	ldp	x22, x21, [sp, #48]
  40315c:	ldp	x24, x23, [sp, #32]
  403160:	ldr	x25, [sp, #16]
  403164:	ldp	x29, x30, [sp], #80
  403168:	ret
  40316c:	bl	401970 <abort@plt>
  403170:	stp	x29, x30, [sp, #-48]!
  403174:	stp	x20, x19, [sp, #32]
  403178:	mov	x19, x1
  40317c:	str	x21, [sp, #16]
  403180:	mov	x29, sp
  403184:	cbz	x0, 4031d0 <__fxstatat@plt+0x1680>
  403188:	mov	x20, x0
  40318c:	cbz	x19, 4031dc <__fxstatat@plt+0x168c>
  403190:	mov	x0, x20
  403194:	bl	401770 <strlen@plt>
  403198:	mov	x21, x0
  40319c:	mov	x0, x19
  4031a0:	bl	401770 <strlen@plt>
  4031a4:	add	x8, x21, x0
  4031a8:	add	x0, x8, #0x2
  4031ac:	bl	4052ac <__fxstatat@plt+0x375c>
  4031b0:	mov	x1, x20
  4031b4:	mov	x21, x0
  4031b8:	bl	401820 <stpcpy@plt>
  4031bc:	mov	w8, #0x3a                  	// #58
  4031c0:	strh	w8, [x0], #1
  4031c4:	mov	x1, x19
  4031c8:	bl	401820 <stpcpy@plt>
  4031cc:	b	4031f0 <__fxstatat@plt+0x16a0>
  4031d0:	cbz	x19, 4031ec <__fxstatat@plt+0x169c>
  4031d4:	mov	x0, x19
  4031d8:	b	4031e0 <__fxstatat@plt+0x1690>
  4031dc:	mov	x0, x20
  4031e0:	bl	405484 <__fxstatat@plt+0x3934>
  4031e4:	mov	x21, x0
  4031e8:	b	4031f0 <__fxstatat@plt+0x16a0>
  4031ec:	mov	x21, xzr
  4031f0:	mov	x0, x21
  4031f4:	ldp	x20, x19, [sp, #32]
  4031f8:	ldr	x21, [sp, #16]
  4031fc:	ldp	x29, x30, [sp], #48
  403200:	ret
  403204:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403208:	str	x0, [x8, #744]
  40320c:	ret
  403210:	and	w8, w0, #0x1
  403214:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  403218:	strb	w8, [x9, #752]
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-48]!
  403224:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403228:	ldr	x0, [x8, #696]
  40322c:	str	x21, [sp, #16]
  403230:	stp	x20, x19, [sp, #32]
  403234:	mov	x29, sp
  403238:	bl	407afc <__fxstatat@plt+0x5fac>
  40323c:	cbz	w0, 40325c <__fxstatat@plt+0x170c>
  403240:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403244:	ldrb	w8, [x8, #752]
  403248:	cbz	w8, 40327c <__fxstatat@plt+0x172c>
  40324c:	bl	401b00 <__errno_location@plt>
  403250:	ldr	w8, [x0]
  403254:	cmp	w8, #0x20
  403258:	b.ne	40327c <__fxstatat@plt+0x172c>  // b.any
  40325c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403260:	ldr	x0, [x8, #672]
  403264:	bl	407afc <__fxstatat@plt+0x5fac>
  403268:	cbnz	w0, 4032e8 <__fxstatat@plt+0x1798>
  40326c:	ldp	x20, x19, [sp, #32]
  403270:	ldr	x21, [sp, #16]
  403274:	ldp	x29, x30, [sp], #48
  403278:	ret
  40327c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403280:	add	x1, x1, #0x413
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	401aa0 <dcgettext@plt>
  403290:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403294:	ldr	x21, [x8, #744]
  403298:	mov	x19, x0
  40329c:	bl	401b00 <__errno_location@plt>
  4032a0:	ldr	w20, [x0]
  4032a4:	cbnz	x21, 4032c4 <__fxstatat@plt+0x1774>
  4032a8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4032ac:	add	x2, x2, #0x59
  4032b0:	mov	w0, wzr
  4032b4:	mov	w1, w20
  4032b8:	mov	x3, x19
  4032bc:	bl	401790 <error@plt>
  4032c0:	b	4032e8 <__fxstatat@plt+0x1798>
  4032c4:	mov	x0, x21
  4032c8:	bl	404744 <__fxstatat@plt+0x2bf4>
  4032cc:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4032d0:	mov	x3, x0
  4032d4:	add	x2, x2, #0x41f
  4032d8:	mov	w0, wzr
  4032dc:	mov	w1, w20
  4032e0:	mov	x4, x19
  4032e4:	bl	401790 <error@plt>
  4032e8:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4032ec:	ldr	w0, [x8, #568]
  4032f0:	bl	401750 <_exit@plt>
  4032f4:	stp	x29, x30, [sp, #-16]!
  4032f8:	mov	w4, wzr
  4032fc:	mov	x29, sp
  403300:	bl	401a20 <fchownat@plt>
  403304:	ldp	x29, x30, [sp], #16
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-16]!
  403310:	mov	w4, #0x100                 	// #256
  403314:	mov	x29, sp
  403318:	bl	401a20 <fchownat@plt>
  40331c:	ldp	x29, x30, [sp], #16
  403320:	ret
  403324:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403328:	movk	x8, #0xcccd
  40332c:	strb	wzr, [x1, #20]!
  403330:	mov	w9, #0xa                   	// #10
  403334:	umulh	x10, x0, x8
  403338:	lsr	x10, x10, #3
  40333c:	msub	w11, w10, w9, w0
  403340:	orr	w11, w11, #0x30
  403344:	cmp	x0, #0x9
  403348:	strb	w11, [x1, #-1]!
  40334c:	mov	x0, x10
  403350:	b.hi	403334 <__fxstatat@plt+0x17e4>  // b.pmore
  403354:	mov	x0, x1
  403358:	ret
  40335c:	stp	x29, x30, [sp, #-32]!
  403360:	stp	x20, x19, [sp, #16]
  403364:	mov	x29, sp
  403368:	cbz	x0, 4033e8 <__fxstatat@plt+0x1898>
  40336c:	mov	w1, #0x2f                  	// #47
  403370:	mov	x19, x0
  403374:	bl	401940 <strrchr@plt>
  403378:	cmp	x0, #0x0
  40337c:	csinc	x20, x19, x0, eq  // eq = none
  403380:	sub	x8, x20, x19
  403384:	cmp	x8, #0x7
  403388:	b.lt	4033cc <__fxstatat@plt+0x187c>  // b.tstop
  40338c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403390:	sub	x0, x20, #0x7
  403394:	add	x1, x1, #0x45e
  403398:	mov	w2, #0x7                   	// #7
  40339c:	bl	401880 <strncmp@plt>
  4033a0:	cbnz	w0, 4033cc <__fxstatat@plt+0x187c>
  4033a4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4033a8:	add	x1, x1, #0x466
  4033ac:	mov	w2, #0x3                   	// #3
  4033b0:	mov	x0, x20
  4033b4:	bl	401880 <strncmp@plt>
  4033b8:	mov	x19, x20
  4033bc:	cbnz	w0, 4033cc <__fxstatat@plt+0x187c>
  4033c0:	add	x19, x20, #0x3
  4033c4:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4033c8:	str	x19, [x8, #704]
  4033cc:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4033d0:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  4033d4:	str	x19, [x8, #760]
  4033d8:	str	x19, [x9, #664]
  4033dc:	ldp	x20, x19, [sp, #16]
  4033e0:	ldp	x29, x30, [sp], #32
  4033e4:	ret
  4033e8:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4033ec:	ldr	x3, [x8, #672]
  4033f0:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  4033f4:	add	x0, x0, #0x426
  4033f8:	mov	w1, #0x37                  	// #55
  4033fc:	mov	w2, #0x1                   	// #1
  403400:	bl	401a40 <fwrite@plt>
  403404:	bl	401970 <abort@plt>
  403408:	stp	x29, x30, [sp, #-48]!
  40340c:	str	x21, [sp, #16]
  403410:	stp	x20, x19, [sp, #32]
  403414:	mov	x29, sp
  403418:	mov	x19, x0
  40341c:	bl	401b00 <__errno_location@plt>
  403420:	ldr	w21, [x0]
  403424:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403428:	add	x8, x8, #0x300
  40342c:	cmp	x19, #0x0
  403430:	mov	x20, x0
  403434:	csel	x0, x8, x19, eq  // eq = none
  403438:	mov	w1, #0x38                  	// #56
  40343c:	bl	405440 <__fxstatat@plt+0x38f0>
  403440:	str	w21, [x20]
  403444:	ldp	x20, x19, [sp, #32]
  403448:	ldr	x21, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #48
  403450:	ret
  403454:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403458:	add	x8, x8, #0x300
  40345c:	cmp	x0, #0x0
  403460:	csel	x8, x8, x0, eq  // eq = none
  403464:	ldr	w0, [x8]
  403468:	ret
  40346c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403470:	add	x8, x8, #0x300
  403474:	cmp	x0, #0x0
  403478:	csel	x8, x8, x0, eq  // eq = none
  40347c:	str	w1, [x8]
  403480:	ret
  403484:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403488:	add	x8, x8, #0x300
  40348c:	cmp	x0, #0x0
  403490:	ubfx	w9, w1, #5, #3
  403494:	csel	x8, x8, x0, eq  // eq = none
  403498:	add	x8, x8, w9, uxtw #2
  40349c:	ldr	w9, [x8, #8]
  4034a0:	lsr	w10, w9, w1
  4034a4:	and	w0, w10, #0x1
  4034a8:	and	w10, w2, #0x1
  4034ac:	eor	w10, w0, w10
  4034b0:	lsl	w10, w10, w1
  4034b4:	eor	w9, w10, w9
  4034b8:	str	w9, [x8, #8]
  4034bc:	ret
  4034c0:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4034c4:	add	x8, x8, #0x300
  4034c8:	cmp	x0, #0x0
  4034cc:	csel	x8, x8, x0, eq  // eq = none
  4034d0:	ldr	w0, [x8, #4]
  4034d4:	str	w1, [x8, #4]
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-16]!
  4034e0:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4034e4:	add	x8, x8, #0x300
  4034e8:	cmp	x0, #0x0
  4034ec:	csel	x8, x8, x0, eq  // eq = none
  4034f0:	mov	w9, #0xa                   	// #10
  4034f4:	mov	x29, sp
  4034f8:	str	w9, [x8]
  4034fc:	cbz	x1, 403510 <__fxstatat@plt+0x19c0>
  403500:	cbz	x2, 403510 <__fxstatat@plt+0x19c0>
  403504:	stp	x1, x2, [x8, #40]
  403508:	ldp	x29, x30, [sp], #16
  40350c:	ret
  403510:	bl	401970 <abort@plt>
  403514:	sub	sp, sp, #0x60
  403518:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  40351c:	add	x8, x8, #0x300
  403520:	cmp	x4, #0x0
  403524:	stp	x29, x30, [sp, #16]
  403528:	str	x25, [sp, #32]
  40352c:	stp	x24, x23, [sp, #48]
  403530:	stp	x22, x21, [sp, #64]
  403534:	stp	x20, x19, [sp, #80]
  403538:	add	x29, sp, #0x10
  40353c:	mov	x19, x3
  403540:	mov	x20, x2
  403544:	mov	x21, x1
  403548:	mov	x22, x0
  40354c:	csel	x24, x8, x4, eq  // eq = none
  403550:	bl	401b00 <__errno_location@plt>
  403554:	ldp	w4, w5, [x24]
  403558:	ldp	x7, x8, [x24, #40]
  40355c:	ldr	w25, [x0]
  403560:	mov	x23, x0
  403564:	add	x6, x24, #0x8
  403568:	mov	x0, x22
  40356c:	mov	x1, x21
  403570:	mov	x2, x20
  403574:	mov	x3, x19
  403578:	str	x8, [sp]
  40357c:	bl	4035a0 <__fxstatat@plt+0x1a50>
  403580:	str	w25, [x23]
  403584:	ldp	x20, x19, [sp, #80]
  403588:	ldp	x22, x21, [sp, #64]
  40358c:	ldp	x24, x23, [sp, #48]
  403590:	ldr	x25, [sp, #32]
  403594:	ldp	x29, x30, [sp, #16]
  403598:	add	sp, sp, #0x60
  40359c:	ret
  4035a0:	sub	sp, sp, #0x120
  4035a4:	stp	x29, x30, [sp, #192]
  4035a8:	add	x29, sp, #0xc0
  4035ac:	ldr	x8, [x29, #96]
  4035b0:	stp	x28, x27, [sp, #208]
  4035b4:	stp	x26, x25, [sp, #224]
  4035b8:	stp	x24, x23, [sp, #240]
  4035bc:	stp	x22, x21, [sp, #256]
  4035c0:	stp	x20, x19, [sp, #272]
  4035c4:	str	x7, [sp, #80]
  4035c8:	stur	x6, [x29, #-48]
  4035cc:	mov	w19, w5
  4035d0:	mov	w20, w4
  4035d4:	mov	x23, x3
  4035d8:	mov	x21, x2
  4035dc:	mov	x27, x1
  4035e0:	str	x8, [sp, #96]
  4035e4:	mov	x24, x0
  4035e8:	bl	401a10 <__ctype_get_mb_cur_max@plt>
  4035ec:	mov	w1, w20
  4035f0:	mov	x22, xzr
  4035f4:	mov	w8, wzr
  4035f8:	mov	w28, wzr
  4035fc:	str	w19, [sp, #64]
  403600:	ubfx	w19, w19, #1, #1
  403604:	add	x9, x21, #0x1
  403608:	mov	w15, #0x1                   	// #1
  40360c:	str	x0, [sp, #56]
  403610:	stur	xzr, [x29, #-80]
  403614:	stur	xzr, [x29, #-56]
  403618:	str	wzr, [sp, #88]
  40361c:	stur	x9, [x29, #-72]
  403620:	cmp	w1, #0xa
  403624:	b.hi	4041f8 <__fxstatat@plt+0x26a8>  // b.pmore
  403628:	adrp	x12, 40a000 <__fxstatat@plt+0x84b0>
  40362c:	mov	w9, w1
  403630:	add	x12, x12, #0x470
  403634:	adr	x10, 403658 <__fxstatat@plt+0x1b08>
  403638:	ldrb	w11, [x12, x9]
  40363c:	add	x10, x10, x11, lsl #2
  403640:	mov	x26, x27
  403644:	mov	x20, xzr
  403648:	mov	w16, wzr
  40364c:	mov	w9, #0x1                   	// #1
  403650:	mov	w27, w28
  403654:	br	x10
  403658:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  40365c:	add	x0, x0, #0x5ce
  403660:	mov	w20, w1
  403664:	mov	w22, w15
  403668:	bl	404910 <__fxstatat@plt+0x2dc0>
  40366c:	str	x0, [sp, #80]
  403670:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  403674:	add	x0, x0, #0x5d0
  403678:	mov	w1, w20
  40367c:	bl	404910 <__fxstatat@plt+0x2dc0>
  403680:	mov	w15, w22
  403684:	mov	w1, w20
  403688:	str	x0, [sp, #96]
  40368c:	stur	w1, [x29, #-28]
  403690:	tbnz	w19, #0, 4036d0 <__fxstatat@plt+0x1b80>
  403694:	ldr	x8, [sp, #80]
  403698:	ldrb	w9, [x8]
  40369c:	cbz	w9, 4036d0 <__fxstatat@plt+0x1b80>
  4036a0:	mov	w27, w15
  4036a4:	mov	x10, xzr
  4036a8:	add	x8, x8, #0x1
  4036ac:	b	4036c0 <__fxstatat@plt+0x1b70>
  4036b0:	ldrb	w9, [x8, x10]
  4036b4:	add	x20, x10, #0x1
  4036b8:	mov	x10, x20
  4036bc:	cbz	w9, 4036d8 <__fxstatat@plt+0x1b88>
  4036c0:	cmp	x10, x26
  4036c4:	b.cs	4036b0 <__fxstatat@plt+0x1b60>  // b.hs, b.nlast
  4036c8:	strb	w9, [x24, x10]
  4036cc:	b	4036b0 <__fxstatat@plt+0x1b60>
  4036d0:	mov	w27, w15
  4036d4:	mov	x20, xzr
  4036d8:	ldr	x25, [sp, #96]
  4036dc:	mov	x0, x25
  4036e0:	bl	401770 <strlen@plt>
  4036e4:	ldur	w1, [x29, #-28]
  4036e8:	mov	x22, x0
  4036ec:	stur	x25, [x29, #-56]
  4036f0:	mov	w9, #0x1                   	// #1
  4036f4:	mov	w16, w19
  4036f8:	mov	w15, w27
  4036fc:	mov	w27, w28
  403700:	b	4037ac <__fxstatat@plt+0x1c5c>
  403704:	mov	w19, #0x1                   	// #1
  403708:	mov	w1, #0x5                   	// #5
  40370c:	tbz	w19, #0, 403738 <__fxstatat@plt+0x1be8>
  403710:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  403714:	mov	x20, xzr
  403718:	mov	w22, #0x1                   	// #1
  40371c:	add	x8, x8, #0x5cc
  403720:	stur	x8, [x29, #-56]
  403724:	b	403758 <__fxstatat@plt+0x1c08>
  403728:	mov	x20, xzr
  40372c:	mov	w16, wzr
  403730:	mov	w9, w8
  403734:	b	4037ac <__fxstatat@plt+0x1c5c>
  403738:	cbz	x26, 403744 <__fxstatat@plt+0x1bf4>
  40373c:	mov	w8, #0x22                  	// #34
  403740:	strb	w8, [x24]
  403744:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  403748:	add	x8, x8, #0x5cc
  40374c:	mov	w20, #0x1                   	// #1
  403750:	stur	x8, [x29, #-56]
  403754:	mov	w22, #0x1                   	// #1
  403758:	mov	w9, #0x1                   	// #1
  40375c:	b	4037a8 <__fxstatat@plt+0x1c58>
  403760:	mov	w8, #0x1                   	// #1
  403764:	mov	w19, #0x1                   	// #1
  403768:	eor	w9, w19, #0x1
  40376c:	orr	w8, w8, w9
  403770:	tbz	w19, #0, 403780 <__fxstatat@plt+0x1c30>
  403774:	mov	x20, xzr
  403778:	mov	w1, #0x2                   	// #2
  40377c:	b	403794 <__fxstatat@plt+0x1c44>
  403780:	cbz	x26, 40378c <__fxstatat@plt+0x1c3c>
  403784:	mov	w9, #0x27                  	// #39
  403788:	strb	w9, [x24]
  40378c:	mov	w1, #0x2                   	// #2
  403790:	mov	w20, #0x1                   	// #1
  403794:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  403798:	add	x9, x9, #0x5d0
  40379c:	stur	x9, [x29, #-56]
  4037a0:	mov	w22, #0x1                   	// #1
  4037a4:	mov	w9, w8
  4037a8:	mov	w16, w19
  4037ac:	ldur	x8, [x29, #-48]
  4037b0:	mov	w14, w9
  4037b4:	eor	w17, w16, #0x1
  4037b8:	stur	w17, [x29, #-60]
  4037bc:	cmp	x8, #0x0
  4037c0:	cset	w8, eq  // eq = none
  4037c4:	cmp	x22, #0x0
  4037c8:	cset	w9, ne  // ne = any
  4037cc:	cmp	w1, #0x2
  4037d0:	cset	w10, ne  // ne = any
  4037d4:	and	w13, w10, w14
  4037d8:	and	w11, w9, w16
  4037dc:	orr	w10, w10, w17
  4037e0:	and	w17, w9, w13
  4037e4:	orr	w9, w13, w16
  4037e8:	eor	w9, w9, #0x1
  4037ec:	cset	w12, eq  // eq = none
  4037f0:	orr	w8, w8, w9
  4037f4:	mov	x25, xzr
  4037f8:	and	w11, w14, w11
  4037fc:	stur	w10, [x29, #-84]
  403800:	and	w10, w12, w16
  403804:	stur	w8, [x29, #-24]
  403808:	eor	w8, w14, #0x1
  40380c:	str	w11, [sp, #72]
  403810:	str	w10, [sp, #92]
  403814:	stur	w14, [x29, #-64]
  403818:	str	w8, [sp, #76]
  40381c:	stp	w16, w1, [x29, #-32]
  403820:	stur	w17, [x29, #-36]
  403824:	b	40382c <__fxstatat@plt+0x1cdc>
  403828:	add	x25, x25, #0x1
  40382c:	cmn	x23, #0x1
  403830:	b.eq	403844 <__fxstatat@plt+0x1cf4>  // b.none
  403834:	cmp	x25, x23
  403838:	cset	w8, eq  // eq = none
  40383c:	tbz	w8, #0, 403854 <__fxstatat@plt+0x1d04>
  403840:	b	4040a8 <__fxstatat@plt+0x2558>
  403844:	ldrb	w8, [x21, x25]
  403848:	cmp	w8, #0x0
  40384c:	cset	w8, eq  // eq = none
  403850:	tbnz	w8, #0, 4040a8 <__fxstatat@plt+0x2558>
  403854:	cbz	w17, 403890 <__fxstatat@plt+0x1d40>
  403858:	cmp	x22, #0x2
  40385c:	add	x19, x25, x22
  403860:	b.cc	403888 <__fxstatat@plt+0x1d38>  // b.lo, b.ul, b.last
  403864:	cmn	x23, #0x1
  403868:	b.ne	403888 <__fxstatat@plt+0x1d38>  // b.any
  40386c:	mov	x0, x21
  403870:	mov	w23, w15
  403874:	bl	401770 <strlen@plt>
  403878:	ldp	w17, w16, [x29, #-36]
  40387c:	ldur	w1, [x29, #-28]
  403880:	mov	w15, w23
  403884:	mov	x23, x0
  403888:	cmp	x19, x23
  40388c:	b.ls	4039cc <__fxstatat@plt+0x1e7c>  // b.plast
  403890:	mov	w28, wzr
  403894:	ldrb	w19, [x21, x25]
  403898:	cmp	w19, #0x7e
  40389c:	b.hi	403b00 <__fxstatat@plt+0x1fb0>  // b.pmore
  4038a0:	adrp	x14, 40a000 <__fxstatat@plt+0x84b0>
  4038a4:	add	x14, x14, #0x47b
  4038a8:	adr	x13, 4038cc <__fxstatat@plt+0x1d7c>
  4038ac:	ldrb	w10, [x14, x19]
  4038b0:	add	x13, x13, x10, lsl #2
  4038b4:	mov	w11, wzr
  4038b8:	mov	w9, wzr
  4038bc:	mov	w8, #0x1                   	// #1
  4038c0:	mov	w12, #0x6e                  	// #110
  4038c4:	mov	w10, #0x61                  	// #97
  4038c8:	br	x13
  4038cc:	ldur	w10, [x29, #-24]
  4038d0:	tbnz	w10, #0, 4038f0 <__fxstatat@plt+0x1da0>
  4038d4:	ldur	x11, [x29, #-48]
  4038d8:	ubfx	w10, w19, #5, #3
  4038dc:	ldr	w10, [x11, w10, uxtw #2]
  4038e0:	lsr	w10, w10, w19
  4038e4:	tbz	w10, #0, 4038f0 <__fxstatat@plt+0x1da0>
  4038e8:	mov	w10, w19
  4038ec:	b	4038f8 <__fxstatat@plt+0x1da8>
  4038f0:	mov	w10, w19
  4038f4:	tbz	w28, #0, 403970 <__fxstatat@plt+0x1e20>
  4038f8:	tbz	w16, #0, 403904 <__fxstatat@plt+0x1db4>
  4038fc:	mov	w10, #0x10                  	// #16
  403900:	b	4039bc <__fxstatat@plt+0x1e6c>
  403904:	cmp	w1, #0x2
  403908:	cset	w9, ne  // ne = any
  40390c:	orr	w9, w9, w27
  403910:	tbnz	w9, #0, 403954 <__fxstatat@plt+0x1e04>
  403914:	cmp	x20, x26
  403918:	b.cs	403924 <__fxstatat@plt+0x1dd4>  // b.hs, b.nlast
  40391c:	mov	w9, #0x27                  	// #39
  403920:	strb	w9, [x24, x20]
  403924:	add	x9, x20, #0x1
  403928:	cmp	x9, x26
  40392c:	b.cs	403938 <__fxstatat@plt+0x1de8>  // b.hs, b.nlast
  403930:	mov	w11, #0x24                  	// #36
  403934:	strb	w11, [x24, x9]
  403938:	add	x9, x20, #0x2
  40393c:	cmp	x9, x26
  403940:	b.cs	40394c <__fxstatat@plt+0x1dfc>  // b.hs, b.nlast
  403944:	mov	w11, #0x27                  	// #39
  403948:	strb	w11, [x24, x9]
  40394c:	add	x20, x20, #0x3
  403950:	mov	w27, #0x1                   	// #1
  403954:	cmp	x20, x26
  403958:	b.cs	403964 <__fxstatat@plt+0x1e14>  // b.hs, b.nlast
  40395c:	mov	w9, #0x5c                  	// #92
  403960:	strb	w9, [x24, x20]
  403964:	add	x20, x20, #0x1
  403968:	mov	w9, #0x1                   	// #1
  40396c:	mov	w19, w10
  403970:	tbnz	w9, #0, 4039a4 <__fxstatat@plt+0x1e54>
  403974:	tbz	w27, #0, 4039a4 <__fxstatat@plt+0x1e54>
  403978:	cmp	x20, x26
  40397c:	b.cs	403988 <__fxstatat@plt+0x1e38>  // b.hs, b.nlast
  403980:	mov	w9, #0x27                  	// #39
  403984:	strb	w9, [x24, x20]
  403988:	add	x9, x20, #0x1
  40398c:	cmp	x9, x26
  403990:	b.cs	40399c <__fxstatat@plt+0x1e4c>  // b.hs, b.nlast
  403994:	mov	w10, #0x27                  	// #39
  403998:	strb	w10, [x24, x9]
  40399c:	mov	w27, wzr
  4039a0:	add	x20, x20, #0x2
  4039a4:	cmp	x20, x26
  4039a8:	b.cs	4039b0 <__fxstatat@plt+0x1e60>  // b.hs, b.nlast
  4039ac:	strb	w19, [x24, x20]
  4039b0:	mov	w10, wzr
  4039b4:	add	x20, x20, #0x1
  4039b8:	and	w15, w15, w8
  4039bc:	cbz	w10, 403828 <__fxstatat@plt+0x1cd8>
  4039c0:	cmp	w10, #0xf
  4039c4:	b.eq	403828 <__fxstatat@plt+0x1cd8>  // b.none
  4039c8:	b	40412c <__fxstatat@plt+0x25dc>
  4039cc:	ldur	x1, [x29, #-56]
  4039d0:	add	x0, x21, x25
  4039d4:	mov	x2, x22
  4039d8:	mov	w19, w15
  4039dc:	bl	4018f0 <bcmp@plt>
  4039e0:	ldur	w9, [x29, #-60]
  4039e4:	cmp	w0, #0x0
  4039e8:	cset	w8, ne  // ne = any
  4039ec:	cset	w28, eq  // eq = none
  4039f0:	orr	w8, w8, w9
  4039f4:	tbz	w8, #0, 403a08 <__fxstatat@plt+0x1eb8>
  4039f8:	ldp	w16, w1, [x29, #-32]
  4039fc:	ldur	w17, [x29, #-36]
  403a00:	mov	w15, w19
  403a04:	b	403894 <__fxstatat@plt+0x1d44>
  403a08:	ldp	w16, w1, [x29, #-32]
  403a0c:	ldur	w17, [x29, #-36]
  403a10:	mov	w10, #0x10                  	// #16
  403a14:	mov	w15, w19
  403a18:	b	4039bc <__fxstatat@plt+0x1e6c>
  403a1c:	cmp	x23, #0x1
  403a20:	b.eq	403a44 <__fxstatat@plt+0x1ef4>  // b.none
  403a24:	cmn	x23, #0x1
  403a28:	b.ne	403a48 <__fxstatat@plt+0x1ef8>  // b.any
  403a2c:	ldrb	w8, [x21, #1]
  403a30:	cbz	w8, 403a44 <__fxstatat@plt+0x1ef4>
  403a34:	mov	w9, wzr
  403a38:	mov	w8, wzr
  403a3c:	mov	x23, #0xffffffffffffffff    	// #-1
  403a40:	b	4038cc <__fxstatat@plt+0x1d7c>
  403a44:	cbz	x25, 403a54 <__fxstatat@plt+0x1f04>
  403a48:	mov	w9, wzr
  403a4c:	mov	w8, wzr
  403a50:	b	4038cc <__fxstatat@plt+0x1d7c>
  403a54:	mov	w11, #0x1                   	// #1
  403a58:	cmp	w1, #0x2
  403a5c:	b.ne	403a64 <__fxstatat@plt+0x1f14>  // b.any
  403a60:	tbnz	w16, #0, 4038fc <__fxstatat@plt+0x1dac>
  403a64:	mov	w9, wzr
  403a68:	mov	w8, w11
  403a6c:	b	4038cc <__fxstatat@plt+0x1d7c>
  403a70:	cmp	w1, #0x2
  403a74:	b.ne	403b30 <__fxstatat@plt+0x1fe0>  // b.any
  403a78:	tbnz	w16, #0, 4038fc <__fxstatat@plt+0x1dac>
  403a7c:	b	403b3c <__fxstatat@plt+0x1fec>
  403a80:	mov	w10, #0x66                  	// #102
  403a84:	b	403b54 <__fxstatat@plt+0x2004>
  403a88:	mov	w12, #0x74                  	// #116
  403a8c:	b	403b48 <__fxstatat@plt+0x1ff8>
  403a90:	mov	w10, #0x62                  	// #98
  403a94:	b	403b54 <__fxstatat@plt+0x2004>
  403a98:	mov	w12, #0x72                  	// #114
  403a9c:	b	403b48 <__fxstatat@plt+0x1ff8>
  403aa0:	ldur	w8, [x29, #-64]
  403aa4:	tbz	w8, #0, 403b68 <__fxstatat@plt+0x2018>
  403aa8:	tbnz	w16, #0, 4038fc <__fxstatat@plt+0x1dac>
  403aac:	cmp	w1, #0x2
  403ab0:	cset	w8, ne  // ne = any
  403ab4:	orr	w8, w8, w27
  403ab8:	tbz	w8, #0, 403fc8 <__fxstatat@plt+0x2478>
  403abc:	mov	x9, x20
  403ac0:	b	404008 <__fxstatat@plt+0x24b8>
  403ac4:	cmp	w1, #0x5
  403ac8:	b.eq	403ce4 <__fxstatat@plt+0x2194>  // b.none
  403acc:	cmp	w1, #0x2
  403ad0:	b.ne	403a48 <__fxstatat@plt+0x1ef8>  // b.any
  403ad4:	tbz	w16, #0, 403a48 <__fxstatat@plt+0x1ef8>
  403ad8:	b	4038fc <__fxstatat@plt+0x1dac>
  403adc:	mov	w10, #0x76                  	// #118
  403ae0:	b	403b54 <__fxstatat@plt+0x2004>
  403ae4:	cmp	w1, #0x2
  403ae8:	b.ne	403b78 <__fxstatat@plt+0x2028>  // b.any
  403aec:	tbz	w16, #0, 403dc8 <__fxstatat@plt+0x2278>
  403af0:	mov	w8, #0x1                   	// #1
  403af4:	mov	w10, #0x10                  	// #16
  403af8:	str	w8, [sp, #88]
  403afc:	b	4039bc <__fxstatat@plt+0x1e6c>
  403b00:	ldr	x8, [sp, #56]
  403b04:	str	w15, [sp, #52]
  403b08:	str	x24, [sp, #40]
  403b0c:	cmp	x8, #0x1
  403b10:	b.ne	403b80 <__fxstatat@plt+0x2030>  // b.any
  403b14:	bl	4019e0 <__ctype_b_loc@plt>
  403b18:	ldr	x8, [x0]
  403b1c:	ldur	w1, [x29, #-28]
  403b20:	mov	w24, #0x1                   	// #1
  403b24:	ldrh	w8, [x8, x19, lsl #1]
  403b28:	ubfx	w10, w8, #14, #1
  403b2c:	b	403e48 <__fxstatat@plt+0x22f8>
  403b30:	ldr	w8, [sp, #72]
  403b34:	mov	w12, w19
  403b38:	tbz	w8, #0, 403b48 <__fxstatat@plt+0x1ff8>
  403b3c:	mov	w9, wzr
  403b40:	mov	w8, wzr
  403b44:	b	403970 <__fxstatat@plt+0x1e20>
  403b48:	ldur	w8, [x29, #-84]
  403b4c:	mov	w10, w12
  403b50:	tbz	w8, #0, 4038fc <__fxstatat@plt+0x1dac>
  403b54:	ldur	w11, [x29, #-64]
  403b58:	mov	w9, wzr
  403b5c:	mov	w8, wzr
  403b60:	tbz	w11, #0, 4038cc <__fxstatat@plt+0x1d7c>
  403b64:	b	4038f8 <__fxstatat@plt+0x1da8>
  403b68:	ldr	w8, [sp, #64]
  403b6c:	tbz	w8, #0, 403a48 <__fxstatat@plt+0x1ef8>
  403b70:	mov	w10, #0xf                   	// #15
  403b74:	b	4039bc <__fxstatat@plt+0x1e6c>
  403b78:	mov	w9, wzr
  403b7c:	b	403e34 <__fxstatat@plt+0x22e4>
  403b80:	cmn	x23, #0x1
  403b84:	str	x22, [sp, #16]
  403b88:	stur	xzr, [x29, #-16]
  403b8c:	b.ne	403b9c <__fxstatat@plt+0x204c>  // b.any
  403b90:	mov	x0, x21
  403b94:	bl	401770 <strlen@plt>
  403b98:	mov	x23, x0
  403b9c:	sub	x8, x23, x25
  403ba0:	str	x8, [sp, #8]
  403ba4:	add	x8, x21, x25
  403ba8:	str	x8, [sp, #32]
  403bac:	ldur	x8, [x29, #-72]
  403bb0:	mov	x24, xzr
  403bb4:	add	x8, x8, x25
  403bb8:	str	x8, [sp, #24]
  403bbc:	mov	w8, #0x1                   	// #1
  403bc0:	str	w8, [sp, #68]
  403bc4:	add	x8, x24, x25
  403bc8:	add	x1, x21, x8
  403bcc:	sub	x2, x23, x8
  403bd0:	sub	x0, x29, #0x14
  403bd4:	sub	x3, x29, #0x10
  403bd8:	mov	w22, w27
  403bdc:	bl	4078e8 <__fxstatat@plt+0x5d98>
  403be0:	cbz	x0, 403c38 <__fxstatat@plt+0x20e8>
  403be4:	mov	x27, x0
  403be8:	cmn	x0, #0x1
  403bec:	b.eq	403c34 <__fxstatat@plt+0x20e4>  // b.none
  403bf0:	cmn	x27, #0x2
  403bf4:	b.ne	403c40 <__fxstatat@plt+0x20f0>  // b.any
  403bf8:	add	x8, x24, x25
  403bfc:	cmp	x8, x23
  403c00:	mov	w27, w22
  403c04:	b.cs	403c28 <__fxstatat@plt+0x20d8>  // b.hs, b.nlast
  403c08:	ldr	x9, [sp, #32]
  403c0c:	ldrb	w8, [x9, x24]
  403c10:	cbz	w8, 403c28 <__fxstatat@plt+0x20d8>
  403c14:	add	x24, x24, #0x1
  403c18:	add	x8, x25, x24
  403c1c:	cmp	x8, x23
  403c20:	b.cc	403c0c <__fxstatat@plt+0x20bc>  // b.lo, b.ul, b.last
  403c24:	ldr	x24, [sp, #8]
  403c28:	str	wzr, [sp, #68]
  403c2c:	mov	w10, #0x34                  	// #52
  403c30:	b	403cd0 <__fxstatat@plt+0x2180>
  403c34:	str	wzr, [sp, #68]
  403c38:	mov	w10, #0x34                  	// #52
  403c3c:	b	403ccc <__fxstatat@plt+0x217c>
  403c40:	ldr	w8, [sp, #92]
  403c44:	cbz	w8, 403ca8 <__fxstatat@plt+0x2158>
  403c48:	cmp	x27, #0x2
  403c4c:	b.cc	403ca0 <__fxstatat@plt+0x2150>  // b.lo, b.ul, b.last
  403c50:	ldr	x9, [sp, #24]
  403c54:	sub	x8, x27, #0x1
  403c58:	add	x9, x9, x24
  403c5c:	b	403c6c <__fxstatat@plt+0x211c>
  403c60:	subs	x8, x8, #0x1
  403c64:	add	x9, x9, #0x1
  403c68:	b.eq	403ca0 <__fxstatat@plt+0x2150>  // b.none
  403c6c:	ldrb	w10, [x9]
  403c70:	sub	w10, w10, #0x5b
  403c74:	cmp	w10, #0x21
  403c78:	b.hi	403c60 <__fxstatat@plt+0x2110>  // b.pmore
  403c7c:	mov	w11, #0x1                   	// #1
  403c80:	lsl	x10, x11, x10
  403c84:	mov	x11, #0x2b                  	// #43
  403c88:	movk	x11, #0x2, lsl #32
  403c8c:	tst	x10, x11
  403c90:	b.eq	403c60 <__fxstatat@plt+0x2110>  // b.none
  403c94:	mov	w10, #0x10                  	// #16
  403c98:	cbnz	w10, 403ccc <__fxstatat@plt+0x217c>
  403c9c:	b	403ca8 <__fxstatat@plt+0x2158>
  403ca0:	mov	w10, wzr
  403ca4:	cbnz	w10, 403ccc <__fxstatat@plt+0x217c>
  403ca8:	ldur	w0, [x29, #-20]
  403cac:	bl	401ad0 <iswprint@plt>
  403cb0:	ldr	w9, [sp, #68]
  403cb4:	cmp	w0, #0x0
  403cb8:	cset	w8, ne  // ne = any
  403cbc:	mov	w10, wzr
  403cc0:	and	w9, w9, w8
  403cc4:	add	x24, x27, x24
  403cc8:	str	w9, [sp, #68]
  403ccc:	mov	w27, w22
  403cd0:	cbnz	w10, 403d98 <__fxstatat@plt+0x2248>
  403cd4:	sub	x0, x29, #0x10
  403cd8:	bl	401980 <mbsinit@plt>
  403cdc:	cbz	w0, 403bc4 <__fxstatat@plt+0x2074>
  403ce0:	b	403da0 <__fxstatat@plt+0x2250>
  403ce4:	ldr	w8, [sp, #64]
  403ce8:	tbz	w8, #2, 403a48 <__fxstatat@plt+0x1ef8>
  403cec:	add	x10, x25, #0x2
  403cf0:	cmp	x10, x23
  403cf4:	b.cs	403a48 <__fxstatat@plt+0x1ef8>  // b.hs, b.nlast
  403cf8:	add	x8, x25, x21
  403cfc:	ldrb	w8, [x8, #1]
  403d00:	cmp	w8, #0x3f
  403d04:	b.ne	403a48 <__fxstatat@plt+0x1ef8>  // b.any
  403d08:	ldrb	w11, [x21, x10]
  403d0c:	mov	w9, wzr
  403d10:	cmp	w11, #0x3e
  403d14:	b.hi	4040a0 <__fxstatat@plt+0x2550>  // b.pmore
  403d18:	mov	w8, #0x1                   	// #1
  403d1c:	mov	x12, #0xa38200000000        	// #179778741075968
  403d20:	lsl	x8, x8, x11
  403d24:	movk	x12, #0x7000, lsl #48
  403d28:	tst	x8, x12
  403d2c:	b.eq	4040a0 <__fxstatat@plt+0x2550>  // b.none
  403d30:	tbnz	w16, #0, 4038fc <__fxstatat@plt+0x1dac>
  403d34:	cmp	x20, x26
  403d38:	b.cs	403d44 <__fxstatat@plt+0x21f4>  // b.hs, b.nlast
  403d3c:	mov	w8, #0x3f                  	// #63
  403d40:	strb	w8, [x24, x20]
  403d44:	add	x8, x20, #0x1
  403d48:	cmp	x8, x26
  403d4c:	b.cs	403d58 <__fxstatat@plt+0x2208>  // b.hs, b.nlast
  403d50:	mov	w9, #0x22                  	// #34
  403d54:	strb	w9, [x24, x8]
  403d58:	add	x8, x20, #0x2
  403d5c:	cmp	x8, x26
  403d60:	b.cs	403d6c <__fxstatat@plt+0x221c>  // b.hs, b.nlast
  403d64:	mov	w9, #0x22                  	// #34
  403d68:	strb	w9, [x24, x8]
  403d6c:	add	x8, x20, #0x3
  403d70:	cmp	x8, x26
  403d74:	b.cs	403d80 <__fxstatat@plt+0x2230>  // b.hs, b.nlast
  403d78:	mov	w9, #0x3f                  	// #63
  403d7c:	strb	w9, [x24, x8]
  403d80:	mov	w9, wzr
  403d84:	mov	w8, wzr
  403d88:	add	x20, x20, #0x4
  403d8c:	mov	x25, x10
  403d90:	mov	w19, w11
  403d94:	b	4038cc <__fxstatat@plt+0x1d7c>
  403d98:	cmp	w10, #0x34
  403d9c:	b.ne	403da4 <__fxstatat@plt+0x2254>  // b.any
  403da0:	mov	w10, wzr
  403da4:	ldp	w16, w1, [x29, #-32]
  403da8:	ldr	w15, [sp, #52]
  403dac:	ldr	x22, [sp, #16]
  403db0:	ldur	w17, [x29, #-36]
  403db4:	cbz	w10, 403e44 <__fxstatat@plt+0x22f4>
  403db8:	ldr	x24, [sp, #40]
  403dbc:	mov	w11, wzr
  403dc0:	mov	w8, wzr
  403dc4:	b	404084 <__fxstatat@plt+0x2534>
  403dc8:	ldur	x10, [x29, #-80]
  403dcc:	cmp	x26, #0x0
  403dd0:	cset	w8, eq  // eq = none
  403dd4:	cmp	x10, #0x0
  403dd8:	cset	w9, ne  // ne = any
  403ddc:	orr	w8, w9, w8
  403de0:	cmp	w8, #0x0
  403de4:	csel	x10, x10, x26, ne  // ne = any
  403de8:	csel	x26, x26, xzr, ne  // ne = any
  403dec:	cmp	x20, x26
  403df0:	stur	x10, [x29, #-80]
  403df4:	b.cs	403e00 <__fxstatat@plt+0x22b0>  // b.hs, b.nlast
  403df8:	mov	w8, #0x27                  	// #39
  403dfc:	strb	w8, [x24, x20]
  403e00:	add	x8, x20, #0x1
  403e04:	cmp	x8, x26
  403e08:	b.cs	403e14 <__fxstatat@plt+0x22c4>  // b.hs, b.nlast
  403e0c:	mov	w9, #0x5c                  	// #92
  403e10:	strb	w9, [x24, x8]
  403e14:	add	x8, x20, #0x2
  403e18:	cmp	x8, x26
  403e1c:	b.cs	403e28 <__fxstatat@plt+0x22d8>  // b.hs, b.nlast
  403e20:	mov	w9, #0x27                  	// #39
  403e24:	strb	w9, [x24, x8]
  403e28:	mov	w27, wzr
  403e2c:	mov	w9, wzr
  403e30:	add	x20, x20, #0x3
  403e34:	mov	w8, #0x1                   	// #1
  403e38:	str	w8, [sp, #88]
  403e3c:	mov	w8, #0x1                   	// #1
  403e40:	b	4038cc <__fxstatat@plt+0x1d7c>
  403e44:	ldr	w10, [sp, #68]
  403e48:	ldr	w9, [sp, #76]
  403e4c:	and	w8, w10, #0x1
  403e50:	cmp	x24, #0x1
  403e54:	orr	w9, w10, w9
  403e58:	b.hi	403e78 <__fxstatat@plt+0x2328>  // b.pmore
  403e5c:	tbz	w9, #0, 403e78 <__fxstatat@plt+0x2328>
  403e60:	ldr	x24, [sp, #40]
  403e64:	ldr	w15, [sp, #52]
  403e68:	ldp	w17, w16, [x29, #-36]
  403e6c:	mov	w11, wzr
  403e70:	mov	w10, wzr
  403e74:	b	404084 <__fxstatat@plt+0x2534>
  403e78:	add	x10, x24, x25
  403e7c:	ldr	x24, [sp, #40]
  403e80:	ldr	w15, [sp, #52]
  403e84:	ldp	w17, w16, [x29, #-36]
  403e88:	mov	w11, wzr
  403e8c:	b	403ea0 <__fxstatat@plt+0x2350>
  403e90:	ldur	x13, [x29, #-72]
  403e94:	add	x20, x20, #0x1
  403e98:	ldrb	w19, [x13, x25]
  403e9c:	mov	x25, x12
  403ea0:	tbz	w9, #0, 403ec4 <__fxstatat@plt+0x2374>
  403ea4:	tbz	w28, #0, 403f6c <__fxstatat@plt+0x241c>
  403ea8:	cmp	x20, x26
  403eac:	b.cs	403eb8 <__fxstatat@plt+0x2368>  // b.hs, b.nlast
  403eb0:	mov	w12, #0x5c                  	// #92
  403eb4:	strb	w12, [x24, x20]
  403eb8:	mov	w28, wzr
  403ebc:	add	x20, x20, #0x1
  403ec0:	b	403f6c <__fxstatat@plt+0x241c>
  403ec4:	tbnz	w16, #0, 404080 <__fxstatat@plt+0x2530>
  403ec8:	cmp	w1, #0x2
  403ecc:	cset	w11, ne  // ne = any
  403ed0:	orr	w11, w11, w27
  403ed4:	tbnz	w11, #0, 403f18 <__fxstatat@plt+0x23c8>
  403ed8:	cmp	x20, x26
  403edc:	b.cs	403ee8 <__fxstatat@plt+0x2398>  // b.hs, b.nlast
  403ee0:	mov	w11, #0x27                  	// #39
  403ee4:	strb	w11, [x24, x20]
  403ee8:	add	x11, x20, #0x1
  403eec:	cmp	x11, x26
  403ef0:	b.cs	403efc <__fxstatat@plt+0x23ac>  // b.hs, b.nlast
  403ef4:	mov	w12, #0x24                  	// #36
  403ef8:	strb	w12, [x24, x11]
  403efc:	add	x11, x20, #0x2
  403f00:	cmp	x11, x26
  403f04:	b.cs	403f10 <__fxstatat@plt+0x23c0>  // b.hs, b.nlast
  403f08:	mov	w12, #0x27                  	// #39
  403f0c:	strb	w12, [x24, x11]
  403f10:	add	x20, x20, #0x3
  403f14:	mov	w27, #0x1                   	// #1
  403f18:	cmp	x20, x26
  403f1c:	b.cs	403f28 <__fxstatat@plt+0x23d8>  // b.hs, b.nlast
  403f20:	mov	w11, #0x5c                  	// #92
  403f24:	strb	w11, [x24, x20]
  403f28:	add	x11, x20, #0x1
  403f2c:	cmp	x11, x26
  403f30:	b.cs	403f40 <__fxstatat@plt+0x23f0>  // b.hs, b.nlast
  403f34:	mov	w12, #0x30                  	// #48
  403f38:	bfxil	w12, w19, #6, #2
  403f3c:	strb	w12, [x24, x11]
  403f40:	add	x11, x20, #0x2
  403f44:	cmp	x11, x26
  403f48:	b.cs	403f58 <__fxstatat@plt+0x2408>  // b.hs, b.nlast
  403f4c:	mov	w12, #0x30                  	// #48
  403f50:	bfxil	w12, w19, #3, #3
  403f54:	strb	w12, [x24, x11]
  403f58:	mov	w12, #0x30                  	// #48
  403f5c:	bfxil	w12, w19, #0, #3
  403f60:	add	x20, x20, #0x3
  403f64:	mov	w11, #0x1                   	// #1
  403f68:	mov	w19, w12
  403f6c:	add	x12, x25, #0x1
  403f70:	cmp	x10, x12
  403f74:	b.ls	403fc0 <__fxstatat@plt+0x2470>  // b.plast
  403f78:	and	w13, w11, #0x1
  403f7c:	orn	w13, w13, w27
  403f80:	tbnz	w13, #0, 403fb0 <__fxstatat@plt+0x2460>
  403f84:	cmp	x20, x26
  403f88:	b.cs	403f94 <__fxstatat@plt+0x2444>  // b.hs, b.nlast
  403f8c:	mov	w13, #0x27                  	// #39
  403f90:	strb	w13, [x24, x20]
  403f94:	add	x13, x20, #0x1
  403f98:	cmp	x13, x26
  403f9c:	b.cs	403fa8 <__fxstatat@plt+0x2458>  // b.hs, b.nlast
  403fa0:	mov	w14, #0x27                  	// #39
  403fa4:	strb	w14, [x24, x13]
  403fa8:	mov	w27, wzr
  403fac:	add	x20, x20, #0x2
  403fb0:	cmp	x20, x26
  403fb4:	b.cs	403e90 <__fxstatat@plt+0x2340>  // b.hs, b.nlast
  403fb8:	strb	w19, [x24, x20]
  403fbc:	b	403e90 <__fxstatat@plt+0x2340>
  403fc0:	mov	w10, #0x2c                  	// #44
  403fc4:	b	404084 <__fxstatat@plt+0x2534>
  403fc8:	cmp	x20, x26
  403fcc:	b.cs	403fd8 <__fxstatat@plt+0x2488>  // b.hs, b.nlast
  403fd0:	mov	w8, #0x27                  	// #39
  403fd4:	strb	w8, [x24, x20]
  403fd8:	add	x8, x20, #0x1
  403fdc:	cmp	x8, x26
  403fe0:	b.cs	403fec <__fxstatat@plt+0x249c>  // b.hs, b.nlast
  403fe4:	mov	w9, #0x24                  	// #36
  403fe8:	strb	w9, [x24, x8]
  403fec:	add	x8, x20, #0x2
  403ff0:	cmp	x8, x26
  403ff4:	b.cs	404000 <__fxstatat@plt+0x24b0>  // b.hs, b.nlast
  403ff8:	mov	w9, #0x27                  	// #39
  403ffc:	strb	w9, [x24, x8]
  404000:	add	x9, x20, #0x3
  404004:	mov	w27, #0x1                   	// #1
  404008:	cmp	x9, x26
  40400c:	b.cs	404018 <__fxstatat@plt+0x24c8>  // b.hs, b.nlast
  404010:	mov	w8, #0x5c                  	// #92
  404014:	strb	w8, [x24, x9]
  404018:	cmp	w1, #0x2
  40401c:	add	x20, x9, #0x1
  404020:	b.eq	404070 <__fxstatat@plt+0x2520>  // b.none
  404024:	add	x8, x25, #0x1
  404028:	cmp	x8, x23
  40402c:	b.cs	404070 <__fxstatat@plt+0x2520>  // b.hs, b.nlast
  404030:	ldrb	w8, [x21, x8]
  404034:	sub	w8, w8, #0x30
  404038:	cmp	w8, #0x9
  40403c:	b.hi	404070 <__fxstatat@plt+0x2520>  // b.pmore
  404040:	cmp	x20, x26
  404044:	b.cs	404050 <__fxstatat@plt+0x2500>  // b.hs, b.nlast
  404048:	mov	w8, #0x30                  	// #48
  40404c:	strb	w8, [x24, x20]
  404050:	add	x8, x9, #0x2
  404054:	cmp	x8, x26
  404058:	b.cs	404064 <__fxstatat@plt+0x2514>  // b.hs, b.nlast
  40405c:	mov	w10, #0x30                  	// #48
  404060:	strb	w10, [x24, x8]
  404064:	mov	w8, wzr
  404068:	add	x20, x9, #0x3
  40406c:	b	404074 <__fxstatat@plt+0x2524>
  404070:	mov	w8, wzr
  404074:	mov	w9, #0x1                   	// #1
  404078:	mov	w19, #0x30                  	// #48
  40407c:	b	4038cc <__fxstatat@plt+0x1d7c>
  404080:	mov	w10, #0x10                  	// #16
  404084:	cmp	w8, #0x0
  404088:	cset	w8, ne  // ne = any
  40408c:	cmp	w10, #0x2c
  404090:	and	w9, w11, #0x1
  404094:	b.eq	403970 <__fxstatat@plt+0x1e20>  // b.none
  404098:	cbz	w10, 4038cc <__fxstatat@plt+0x1d7c>
  40409c:	b	4039bc <__fxstatat@plt+0x1e6c>
  4040a0:	mov	w8, w9
  4040a4:	b	4038cc <__fxstatat@plt+0x1d7c>
  4040a8:	cmp	x20, #0x0
  4040ac:	cset	w8, eq  // eq = none
  4040b0:	cmp	w1, #0x2
  4040b4:	cset	w9, eq  // eq = none
  4040b8:	and	w8, w9, w8
  4040bc:	and	w8, w16, w8
  4040c0:	tbnz	w8, #0, 404134 <__fxstatat@plt+0x25e4>
  4040c4:	ldur	w9, [x29, #-64]
  4040c8:	cmp	w1, #0x2
  4040cc:	cset	w8, ne  // ne = any
  4040d0:	orr	w8, w16, w8
  4040d4:	tbnz	w8, #0, 404108 <__fxstatat@plt+0x25b8>
  4040d8:	ldr	w8, [sp, #88]
  4040dc:	eor	w8, w8, #0x1
  4040e0:	tbnz	w8, #0, 404108 <__fxstatat@plt+0x25b8>
  4040e4:	tbnz	w15, #0, 4041d4 <__fxstatat@plt+0x2684>
  4040e8:	ldur	x8, [x29, #-80]
  4040ec:	cbz	x8, 404108 <__fxstatat@plt+0x25b8>
  4040f0:	mov	w28, w27
  4040f4:	ldur	x27, [x29, #-80]
  4040f8:	mov	w1, #0x2                   	// #2
  4040fc:	mov	w8, w9
  404100:	mov	w19, w16
  404104:	cbz	x26, 403620 <__fxstatat@plt+0x1ad0>
  404108:	ldur	x10, [x29, #-56]
  40410c:	cmp	x10, #0x0
  404110:	cset	w8, eq  // eq = none
  404114:	orr	w8, w8, w16
  404118:	tbnz	w8, #0, 4041c4 <__fxstatat@plt+0x2674>
  40411c:	ldrb	w9, [x10]
  404120:	cbz	w9, 4041c4 <__fxstatat@plt+0x2674>
  404124:	add	x8, x10, #0x1
  404128:	b	404190 <__fxstatat@plt+0x2640>
  40412c:	cmp	w10, #0x10
  404130:	b.ne	4041a0 <__fxstatat@plt+0x2650>  // b.any
  404134:	ldur	w8, [x29, #-64]
  404138:	mov	w9, #0x4                   	// #4
  40413c:	mov	x0, x24
  404140:	mov	x2, x21
  404144:	tst	w8, #0x1
  404148:	mov	w8, #0x2                   	// #2
  40414c:	csel	w8, w9, w8, ne  // ne = any
  404150:	cmp	w1, #0x2
  404154:	csel	w4, w8, w1, eq  // eq = none
  404158:	ldr	w8, [sp, #64]
  40415c:	mov	x1, x26
  404160:	mov	x3, x23
  404164:	mov	x6, xzr
  404168:	and	w5, w8, #0xfffffffd
  40416c:	ldr	x8, [sp, #96]
  404170:	str	x8, [sp]
  404174:	ldr	x7, [sp, #80]
  404178:	bl	4035a0 <__fxstatat@plt+0x1a50>
  40417c:	mov	x20, x0
  404180:	b	4041a0 <__fxstatat@plt+0x2650>
  404184:	ldrb	w9, [x8], #1
  404188:	add	x20, x20, #0x1
  40418c:	cbz	w9, 4041c4 <__fxstatat@plt+0x2674>
  404190:	cmp	x20, x26
  404194:	b.cs	404184 <__fxstatat@plt+0x2634>  // b.hs, b.nlast
  404198:	strb	w9, [x24, x20]
  40419c:	b	404184 <__fxstatat@plt+0x2634>
  4041a0:	mov	x0, x20
  4041a4:	ldp	x20, x19, [sp, #272]
  4041a8:	ldp	x22, x21, [sp, #256]
  4041ac:	ldp	x24, x23, [sp, #240]
  4041b0:	ldp	x26, x25, [sp, #224]
  4041b4:	ldp	x28, x27, [sp, #208]
  4041b8:	ldp	x29, x30, [sp, #192]
  4041bc:	add	sp, sp, #0x120
  4041c0:	ret
  4041c4:	cmp	x20, x26
  4041c8:	b.cs	4041a0 <__fxstatat@plt+0x2650>  // b.hs, b.nlast
  4041cc:	strb	wzr, [x24, x20]
  4041d0:	b	4041a0 <__fxstatat@plt+0x2650>
  4041d4:	ldr	x8, [sp, #96]
  4041d8:	ldur	x1, [x29, #-80]
  4041dc:	ldr	w5, [sp, #64]
  4041e0:	ldur	x6, [x29, #-48]
  4041e4:	mov	w4, #0x5                   	// #5
  4041e8:	mov	x0, x24
  4041ec:	mov	x2, x21
  4041f0:	mov	x3, x23
  4041f4:	b	404170 <__fxstatat@plt+0x2620>
  4041f8:	bl	401970 <abort@plt>
  4041fc:	stp	x29, x30, [sp, #-16]!
  404200:	mov	x3, x2
  404204:	mov	x2, xzr
  404208:	mov	x29, sp
  40420c:	bl	404218 <__fxstatat@plt+0x26c8>
  404210:	ldp	x29, x30, [sp], #16
  404214:	ret
  404218:	sub	sp, sp, #0x70
  40421c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  404220:	add	x8, x8, #0x300
  404224:	cmp	x3, #0x0
  404228:	stp	x29, x30, [sp, #16]
  40422c:	stp	x28, x27, [sp, #32]
  404230:	stp	x26, x25, [sp, #48]
  404234:	stp	x24, x23, [sp, #64]
  404238:	stp	x22, x21, [sp, #80]
  40423c:	stp	x20, x19, [sp, #96]
  404240:	add	x29, sp, #0x10
  404244:	mov	x19, x2
  404248:	mov	x22, x1
  40424c:	mov	x23, x0
  404250:	csel	x21, x8, x3, eq  // eq = none
  404254:	bl	401b00 <__errno_location@plt>
  404258:	ldp	w4, w8, [x21]
  40425c:	cmp	x19, #0x0
  404260:	ldp	x7, x9, [x21, #40]
  404264:	ldr	w28, [x0]
  404268:	cset	w10, eq  // eq = none
  40426c:	orr	w25, w8, w10
  404270:	add	x26, x21, #0x8
  404274:	mov	x24, x0
  404278:	mov	x0, xzr
  40427c:	mov	x1, xzr
  404280:	mov	x2, x23
  404284:	mov	x3, x22
  404288:	mov	w5, w25
  40428c:	mov	x6, x26
  404290:	str	x9, [sp]
  404294:	bl	4035a0 <__fxstatat@plt+0x1a50>
  404298:	add	x27, x0, #0x1
  40429c:	mov	x20, x0
  4042a0:	mov	x0, x27
  4042a4:	bl	4053b4 <__fxstatat@plt+0x3864>
  4042a8:	ldr	w4, [x21]
  4042ac:	ldp	x7, x8, [x21, #40]
  4042b0:	mov	x1, x27
  4042b4:	mov	x2, x23
  4042b8:	mov	x3, x22
  4042bc:	mov	w5, w25
  4042c0:	mov	x6, x26
  4042c4:	mov	x21, x0
  4042c8:	str	x8, [sp]
  4042cc:	bl	4035a0 <__fxstatat@plt+0x1a50>
  4042d0:	str	w28, [x24]
  4042d4:	cbz	x19, 4042dc <__fxstatat@plt+0x278c>
  4042d8:	str	x20, [x19]
  4042dc:	mov	x0, x21
  4042e0:	ldp	x20, x19, [sp, #96]
  4042e4:	ldp	x22, x21, [sp, #80]
  4042e8:	ldp	x24, x23, [sp, #64]
  4042ec:	ldp	x26, x25, [sp, #48]
  4042f0:	ldp	x28, x27, [sp, #32]
  4042f4:	ldp	x29, x30, [sp, #16]
  4042f8:	add	sp, sp, #0x70
  4042fc:	ret
  404300:	stp	x29, x30, [sp, #-64]!
  404304:	stp	x20, x19, [sp, #48]
  404308:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  40430c:	stp	x22, x21, [sp, #32]
  404310:	ldr	w8, [x20, #584]
  404314:	adrp	x21, 41b000 <__fxstatat@plt+0x194b0>
  404318:	ldr	x19, [x21, #576]
  40431c:	str	x23, [sp, #16]
  404320:	cmp	w8, #0x2
  404324:	mov	x29, sp
  404328:	b.lt	40434c <__fxstatat@plt+0x27fc>  // b.tstop
  40432c:	add	x22, x19, #0x18
  404330:	mov	w23, #0x1                   	// #1
  404334:	ldr	x0, [x22], #16
  404338:	bl	401a00 <free@plt>
  40433c:	ldrsw	x8, [x20, #584]
  404340:	add	x23, x23, #0x1
  404344:	cmp	x23, x8
  404348:	b.lt	404334 <__fxstatat@plt+0x27e4>  // b.tstop
  40434c:	ldr	x0, [x19, #8]
  404350:	adrp	x23, 41b000 <__fxstatat@plt+0x194b0>
  404354:	add	x23, x23, #0x338
  404358:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  40435c:	cmp	x0, x23
  404360:	add	x22, x22, #0x250
  404364:	b.eq	404374 <__fxstatat@plt+0x2824>  // b.none
  404368:	bl	401a00 <free@plt>
  40436c:	mov	w8, #0x100                 	// #256
  404370:	stp	x8, x23, [x22]
  404374:	cmp	x19, x22
  404378:	b.eq	404388 <__fxstatat@plt+0x2838>  // b.none
  40437c:	mov	x0, x19
  404380:	bl	401a00 <free@plt>
  404384:	str	x22, [x21, #576]
  404388:	mov	w8, #0x1                   	// #1
  40438c:	str	w8, [x20, #584]
  404390:	ldp	x20, x19, [sp, #48]
  404394:	ldp	x22, x21, [sp, #32]
  404398:	ldr	x23, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #64
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-16]!
  4043a8:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  4043ac:	add	x3, x3, #0x300
  4043b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4043b4:	mov	x29, sp
  4043b8:	bl	4043c4 <__fxstatat@plt+0x2874>
  4043bc:	ldp	x29, x30, [sp], #16
  4043c0:	ret
  4043c4:	sub	sp, sp, #0x80
  4043c8:	stp	x29, x30, [sp, #32]
  4043cc:	add	x29, sp, #0x20
  4043d0:	stp	x28, x27, [sp, #48]
  4043d4:	stp	x26, x25, [sp, #64]
  4043d8:	stp	x24, x23, [sp, #80]
  4043dc:	stp	x22, x21, [sp, #96]
  4043e0:	stp	x20, x19, [sp, #112]
  4043e4:	mov	x22, x3
  4043e8:	stur	x2, [x29, #-8]
  4043ec:	mov	x21, x1
  4043f0:	mov	w23, w0
  4043f4:	bl	401b00 <__errno_location@plt>
  4043f8:	tbnz	w23, #31, 404548 <__fxstatat@plt+0x29f8>
  4043fc:	adrp	x25, 41b000 <__fxstatat@plt+0x194b0>
  404400:	ldr	w8, [x25, #584]
  404404:	adrp	x28, 41b000 <__fxstatat@plt+0x194b0>
  404408:	ldr	w20, [x0]
  40440c:	ldr	x27, [x28, #576]
  404410:	mov	x19, x0
  404414:	cmp	w8, w23
  404418:	b.gt	404484 <__fxstatat@plt+0x2934>
  40441c:	mov	w8, #0x7fffffff            	// #2147483647
  404420:	cmp	w23, w8
  404424:	stur	w20, [x29, #-12]
  404428:	b.eq	40454c <__fxstatat@plt+0x29fc>  // b.none
  40442c:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  404430:	add	x20, x20, #0x250
  404434:	add	w26, w23, #0x1
  404438:	cmp	x27, x20
  40443c:	csel	x0, xzr, x27, eq  // eq = none
  404440:	sbfiz	x1, x26, #4, #32
  404444:	bl	405304 <__fxstatat@plt+0x37b4>
  404448:	mov	x24, x0
  40444c:	cmp	x27, x20
  404450:	str	x0, [x28, #576]
  404454:	b.ne	404460 <__fxstatat@plt+0x2910>  // b.any
  404458:	ldr	q0, [x20]
  40445c:	str	q0, [x24]
  404460:	ldrsw	x8, [x25, #584]
  404464:	mov	w1, wzr
  404468:	add	x0, x24, x8, lsl #4
  40446c:	sub	w8, w26, w8
  404470:	sbfiz	x2, x8, #4, #32
  404474:	bl	4018d0 <memset@plt>
  404478:	ldur	w20, [x29, #-12]
  40447c:	mov	x27, x24
  404480:	str	w26, [x25, #584]
  404484:	add	x28, x27, w23, sxtw #4
  404488:	mov	x27, x28
  40448c:	ldr	x26, [x28]
  404490:	ldr	x23, [x27, #8]!
  404494:	ldp	w4, w8, [x22]
  404498:	ldp	x7, x9, [x22, #40]
  40449c:	ldur	x3, [x29, #-8]
  4044a0:	add	x24, x22, #0x8
  4044a4:	orr	w25, w8, #0x1
  4044a8:	mov	x0, x23
  4044ac:	mov	x1, x26
  4044b0:	mov	x2, x21
  4044b4:	mov	w5, w25
  4044b8:	mov	x6, x24
  4044bc:	str	x9, [sp]
  4044c0:	bl	4035a0 <__fxstatat@plt+0x1a50>
  4044c4:	cmp	x26, x0
  4044c8:	b.hi	404520 <__fxstatat@plt+0x29d0>  // b.pmore
  4044cc:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4044d0:	add	x8, x8, #0x338
  4044d4:	add	x26, x0, #0x1
  4044d8:	cmp	x23, x8
  4044dc:	str	x26, [x28]
  4044e0:	b.eq	4044ec <__fxstatat@plt+0x299c>  // b.none
  4044e4:	mov	x0, x23
  4044e8:	bl	401a00 <free@plt>
  4044ec:	mov	x0, x26
  4044f0:	bl	4053b4 <__fxstatat@plt+0x3864>
  4044f4:	str	x0, [x27]
  4044f8:	ldr	w4, [x22]
  4044fc:	ldp	x7, x8, [x22, #40]
  404500:	ldur	x3, [x29, #-8]
  404504:	mov	x1, x26
  404508:	mov	x2, x21
  40450c:	mov	w5, w25
  404510:	mov	x6, x24
  404514:	mov	x23, x0
  404518:	str	x8, [sp]
  40451c:	bl	4035a0 <__fxstatat@plt+0x1a50>
  404520:	str	w20, [x19]
  404524:	mov	x0, x23
  404528:	ldp	x20, x19, [sp, #112]
  40452c:	ldp	x22, x21, [sp, #96]
  404530:	ldp	x24, x23, [sp, #80]
  404534:	ldp	x26, x25, [sp, #64]
  404538:	ldp	x28, x27, [sp, #48]
  40453c:	ldp	x29, x30, [sp, #32]
  404540:	add	sp, sp, #0x80
  404544:	ret
  404548:	bl	401970 <abort@plt>
  40454c:	bl	4054b0 <__fxstatat@plt+0x3960>
  404550:	stp	x29, x30, [sp, #-16]!
  404554:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404558:	add	x3, x3, #0x300
  40455c:	mov	x29, sp
  404560:	bl	4043c4 <__fxstatat@plt+0x2874>
  404564:	ldp	x29, x30, [sp], #16
  404568:	ret
  40456c:	stp	x29, x30, [sp, #-16]!
  404570:	mov	x1, x0
  404574:	mov	w0, wzr
  404578:	mov	x29, sp
  40457c:	bl	4043a4 <__fxstatat@plt+0x2854>
  404580:	ldp	x29, x30, [sp], #16
  404584:	ret
  404588:	stp	x29, x30, [sp, #-16]!
  40458c:	mov	x2, x1
  404590:	mov	x1, x0
  404594:	mov	w0, wzr
  404598:	mov	x29, sp
  40459c:	bl	404550 <__fxstatat@plt+0x2a00>
  4045a0:	ldp	x29, x30, [sp], #16
  4045a4:	ret
  4045a8:	sub	sp, sp, #0x60
  4045ac:	stp	x20, x19, [sp, #80]
  4045b0:	mov	w20, w0
  4045b4:	add	x8, sp, #0x8
  4045b8:	mov	w0, w1
  4045bc:	stp	x29, x30, [sp, #64]
  4045c0:	add	x29, sp, #0x40
  4045c4:	mov	x19, x2
  4045c8:	bl	4045f0 <__fxstatat@plt+0x2aa0>
  4045cc:	add	x3, sp, #0x8
  4045d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4045d4:	mov	w0, w20
  4045d8:	mov	x1, x19
  4045dc:	bl	4043c4 <__fxstatat@plt+0x2874>
  4045e0:	ldp	x20, x19, [sp, #80]
  4045e4:	ldp	x29, x30, [sp, #64]
  4045e8:	add	sp, sp, #0x60
  4045ec:	ret
  4045f0:	stp	x29, x30, [sp, #-16]!
  4045f4:	movi	v0.2d, #0x0
  4045f8:	cmp	w0, #0xa
  4045fc:	mov	x29, sp
  404600:	str	xzr, [x8, #48]
  404604:	stp	q0, q0, [x8, #16]
  404608:	str	q0, [x8]
  40460c:	b.eq	40461c <__fxstatat@plt+0x2acc>  // b.none
  404610:	str	w0, [x8]
  404614:	ldp	x29, x30, [sp], #16
  404618:	ret
  40461c:	bl	401970 <abort@plt>
  404620:	sub	sp, sp, #0x70
  404624:	str	x21, [sp, #80]
  404628:	mov	w21, w0
  40462c:	add	x8, sp, #0x8
  404630:	mov	w0, w1
  404634:	stp	x29, x30, [sp, #64]
  404638:	stp	x20, x19, [sp, #96]
  40463c:	add	x29, sp, #0x40
  404640:	mov	x19, x3
  404644:	mov	x20, x2
  404648:	bl	4045f0 <__fxstatat@plt+0x2aa0>
  40464c:	add	x3, sp, #0x8
  404650:	mov	w0, w21
  404654:	mov	x1, x20
  404658:	mov	x2, x19
  40465c:	bl	4043c4 <__fxstatat@plt+0x2874>
  404660:	ldp	x20, x19, [sp, #96]
  404664:	ldr	x21, [sp, #80]
  404668:	ldp	x29, x30, [sp, #64]
  40466c:	add	sp, sp, #0x70
  404670:	ret
  404674:	stp	x29, x30, [sp, #-16]!
  404678:	mov	x2, x1
  40467c:	mov	w1, w0
  404680:	mov	w0, wzr
  404684:	mov	x29, sp
  404688:	bl	4045a8 <__fxstatat@plt+0x2a58>
  40468c:	ldp	x29, x30, [sp], #16
  404690:	ret
  404694:	stp	x29, x30, [sp, #-16]!
  404698:	mov	x3, x2
  40469c:	mov	x2, x1
  4046a0:	mov	w1, w0
  4046a4:	mov	w0, wzr
  4046a8:	mov	x29, sp
  4046ac:	bl	404620 <__fxstatat@plt+0x2ad0>
  4046b0:	ldp	x29, x30, [sp], #16
  4046b4:	ret
  4046b8:	sub	sp, sp, #0x60
  4046bc:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  4046c0:	add	x9, x9, #0x300
  4046c4:	ldp	q0, q1, [x9]
  4046c8:	ldr	q2, [x9, #32]
  4046cc:	ldr	x9, [x9, #48]
  4046d0:	mov	w8, w2
  4046d4:	stp	x20, x19, [sp, #80]
  4046d8:	mov	x19, x1
  4046dc:	mov	x20, x0
  4046e0:	mov	x0, sp
  4046e4:	mov	w2, #0x1                   	// #1
  4046e8:	mov	w1, w8
  4046ec:	stp	x29, x30, [sp, #64]
  4046f0:	add	x29, sp, #0x40
  4046f4:	stp	q0, q1, [sp]
  4046f8:	str	q2, [sp, #32]
  4046fc:	str	x9, [sp, #48]
  404700:	bl	403484 <__fxstatat@plt+0x1934>
  404704:	mov	x3, sp
  404708:	mov	w0, wzr
  40470c:	mov	x1, x20
  404710:	mov	x2, x19
  404714:	bl	4043c4 <__fxstatat@plt+0x2874>
  404718:	ldp	x20, x19, [sp, #80]
  40471c:	ldp	x29, x30, [sp, #64]
  404720:	add	sp, sp, #0x60
  404724:	ret
  404728:	stp	x29, x30, [sp, #-16]!
  40472c:	mov	w2, w1
  404730:	mov	x1, #0xffffffffffffffff    	// #-1
  404734:	mov	x29, sp
  404738:	bl	4046b8 <__fxstatat@plt+0x2b68>
  40473c:	ldp	x29, x30, [sp], #16
  404740:	ret
  404744:	stp	x29, x30, [sp, #-16]!
  404748:	mov	w1, #0x3a                  	// #58
  40474c:	mov	x29, sp
  404750:	bl	404728 <__fxstatat@plt+0x2bd8>
  404754:	ldp	x29, x30, [sp], #16
  404758:	ret
  40475c:	stp	x29, x30, [sp, #-16]!
  404760:	mov	w2, #0x3a                  	// #58
  404764:	mov	x29, sp
  404768:	bl	4046b8 <__fxstatat@plt+0x2b68>
  40476c:	ldp	x29, x30, [sp], #16
  404770:	ret
  404774:	sub	sp, sp, #0x60
  404778:	stp	x20, x19, [sp, #80]
  40477c:	mov	w20, w0
  404780:	add	x8, sp, #0x8
  404784:	mov	w0, w1
  404788:	stp	x29, x30, [sp, #64]
  40478c:	add	x29, sp, #0x40
  404790:	mov	x19, x2
  404794:	bl	4045f0 <__fxstatat@plt+0x2aa0>
  404798:	add	x0, sp, #0x8
  40479c:	mov	w1, #0x3a                  	// #58
  4047a0:	mov	w2, #0x1                   	// #1
  4047a4:	bl	403484 <__fxstatat@plt+0x1934>
  4047a8:	add	x3, sp, #0x8
  4047ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4047b0:	mov	w0, w20
  4047b4:	mov	x1, x19
  4047b8:	bl	4043c4 <__fxstatat@plt+0x2874>
  4047bc:	ldp	x20, x19, [sp, #80]
  4047c0:	ldp	x29, x30, [sp, #64]
  4047c4:	add	sp, sp, #0x60
  4047c8:	ret
  4047cc:	stp	x29, x30, [sp, #-16]!
  4047d0:	mov	x4, #0xffffffffffffffff    	// #-1
  4047d4:	mov	x29, sp
  4047d8:	bl	4047e4 <__fxstatat@plt+0x2c94>
  4047dc:	ldp	x29, x30, [sp], #16
  4047e0:	ret
  4047e4:	sub	sp, sp, #0x70
  4047e8:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4047ec:	add	x8, x8, #0x300
  4047f0:	ldp	q0, q1, [x8]
  4047f4:	ldr	q2, [x8, #32]
  4047f8:	ldr	x8, [x8, #48]
  4047fc:	str	x21, [sp, #80]
  404800:	mov	w21, w0
  404804:	mov	x0, sp
  404808:	stp	x29, x30, [sp, #64]
  40480c:	stp	x20, x19, [sp, #96]
  404810:	add	x29, sp, #0x40
  404814:	mov	x19, x4
  404818:	mov	x20, x3
  40481c:	stp	q0, q1, [sp]
  404820:	str	q2, [sp, #32]
  404824:	str	x8, [sp, #48]
  404828:	bl	4034dc <__fxstatat@plt+0x198c>
  40482c:	mov	x3, sp
  404830:	mov	w0, w21
  404834:	mov	x1, x20
  404838:	mov	x2, x19
  40483c:	bl	4043c4 <__fxstatat@plt+0x2874>
  404840:	ldp	x20, x19, [sp, #96]
  404844:	ldr	x21, [sp, #80]
  404848:	ldp	x29, x30, [sp, #64]
  40484c:	add	sp, sp, #0x70
  404850:	ret
  404854:	stp	x29, x30, [sp, #-16]!
  404858:	mov	x3, x2
  40485c:	mov	x2, x1
  404860:	mov	x1, x0
  404864:	mov	w0, wzr
  404868:	mov	x29, sp
  40486c:	bl	4047cc <__fxstatat@plt+0x2c7c>
  404870:	ldp	x29, x30, [sp], #16
  404874:	ret
  404878:	stp	x29, x30, [sp, #-16]!
  40487c:	mov	x4, x3
  404880:	mov	x3, x2
  404884:	mov	x2, x1
  404888:	mov	x1, x0
  40488c:	mov	w0, wzr
  404890:	mov	x29, sp
  404894:	bl	4047e4 <__fxstatat@plt+0x2c94>
  404898:	ldp	x29, x30, [sp], #16
  40489c:	ret
  4048a0:	stp	x29, x30, [sp, #-16]!
  4048a4:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  4048a8:	add	x3, x3, #0x260
  4048ac:	mov	x29, sp
  4048b0:	bl	4043c4 <__fxstatat@plt+0x2874>
  4048b4:	ldp	x29, x30, [sp], #16
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-16]!
  4048c0:	mov	x2, x1
  4048c4:	mov	x1, x0
  4048c8:	mov	w0, wzr
  4048cc:	mov	x29, sp
  4048d0:	bl	4048a0 <__fxstatat@plt+0x2d50>
  4048d4:	ldp	x29, x30, [sp], #16
  4048d8:	ret
  4048dc:	stp	x29, x30, [sp, #-16]!
  4048e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4048e4:	mov	x29, sp
  4048e8:	bl	4048a0 <__fxstatat@plt+0x2d50>
  4048ec:	ldp	x29, x30, [sp], #16
  4048f0:	ret
  4048f4:	stp	x29, x30, [sp, #-16]!
  4048f8:	mov	x1, x0
  4048fc:	mov	w0, wzr
  404900:	mov	x29, sp
  404904:	bl	4048dc <__fxstatat@plt+0x2d8c>
  404908:	ldp	x29, x30, [sp], #16
  40490c:	ret
  404910:	stp	x29, x30, [sp, #-48]!
  404914:	stp	x20, x19, [sp, #32]
  404918:	mov	x20, x0
  40491c:	mov	w19, w1
  404920:	mov	w2, #0x5                   	// #5
  404924:	mov	x0, xzr
  404928:	mov	x1, x20
  40492c:	str	x21, [sp, #16]
  404930:	mov	x29, sp
  404934:	bl	401aa0 <dcgettext@plt>
  404938:	cmp	x0, x20
  40493c:	b.ne	4049c8 <__fxstatat@plt+0x2e78>  // b.any
  404940:	bl	408cc8 <__fxstatat@plt+0x7178>
  404944:	mov	w1, #0x55                  	// #85
  404948:	mov	w2, #0x54                  	// #84
  40494c:	mov	w3, #0x46                  	// #70
  404950:	mov	w4, #0x2d                  	// #45
  404954:	mov	w5, #0x38                  	// #56
  404958:	mov	w6, wzr
  40495c:	mov	w7, wzr
  404960:	mov	x21, x0
  404964:	bl	4049f4 <__fxstatat@plt+0x2ea4>
  404968:	cbz	w0, 404984 <__fxstatat@plt+0x2e34>
  40496c:	ldrb	w8, [x20]
  404970:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  404974:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  404978:	add	x9, x9, #0x5d6
  40497c:	add	x10, x10, #0x5d2
  404980:	b	4049c0 <__fxstatat@plt+0x2e70>
  404984:	mov	w1, #0x47                  	// #71
  404988:	mov	w2, #0x42                  	// #66
  40498c:	mov	w3, #0x31                  	// #49
  404990:	mov	w4, #0x38                  	// #56
  404994:	mov	w5, #0x30                  	// #48
  404998:	mov	w6, #0x33                  	// #51
  40499c:	mov	w7, #0x30                  	// #48
  4049a0:	mov	x0, x21
  4049a4:	bl	4049f4 <__fxstatat@plt+0x2ea4>
  4049a8:	cbz	w0, 4049d8 <__fxstatat@plt+0x2e88>
  4049ac:	ldrb	w8, [x20]
  4049b0:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4049b4:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  4049b8:	add	x9, x9, #0x5de
  4049bc:	add	x10, x10, #0x5da
  4049c0:	cmp	w8, #0x60
  4049c4:	csel	x0, x10, x9, eq  // eq = none
  4049c8:	ldp	x20, x19, [sp, #32]
  4049cc:	ldr	x21, [sp, #16]
  4049d0:	ldp	x29, x30, [sp], #48
  4049d4:	ret
  4049d8:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4049dc:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4049e0:	add	x8, x8, #0x5d0
  4049e4:	add	x9, x9, #0x5cc
  4049e8:	cmp	w19, #0x9
  4049ec:	csel	x0, x9, x8, eq  // eq = none
  4049f0:	b	4049c8 <__fxstatat@plt+0x2e78>
  4049f4:	stp	x29, x30, [sp, #-80]!
  4049f8:	stp	x26, x25, [sp, #16]
  4049fc:	mov	x25, x0
  404a00:	and	w0, w1, #0xff
  404a04:	stp	x24, x23, [sp, #32]
  404a08:	stp	x22, x21, [sp, #48]
  404a0c:	stp	x20, x19, [sp, #64]
  404a10:	mov	x29, sp
  404a14:	mov	w19, w7
  404a18:	mov	w20, w6
  404a1c:	mov	w21, w5
  404a20:	mov	w22, w4
  404a24:	mov	w23, w3
  404a28:	mov	w24, w2
  404a2c:	mov	w26, w1
  404a30:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404a34:	ldrb	w8, [x25]
  404a38:	tbz	w0, #0, 404a50 <__fxstatat@plt+0x2f00>
  404a3c:	and	w8, w8, #0xffffffdf
  404a40:	cmp	w8, w26, uxtb
  404a44:	b.eq	404a58 <__fxstatat@plt+0x2f08>  // b.none
  404a48:	mov	w0, wzr
  404a4c:	b	404a88 <__fxstatat@plt+0x2f38>
  404a50:	cmp	w8, w26, uxtb
  404a54:	b.ne	404a48 <__fxstatat@plt+0x2ef8>  // b.any
  404a58:	tst	w26, #0xff
  404a5c:	b.eq	404a84 <__fxstatat@plt+0x2f34>  // b.none
  404a60:	mov	x0, x25
  404a64:	mov	w1, w24
  404a68:	mov	w2, w23
  404a6c:	mov	w3, w22
  404a70:	mov	w4, w21
  404a74:	mov	w5, w20
  404a78:	mov	w6, w19
  404a7c:	bl	404aa0 <__fxstatat@plt+0x2f50>
  404a80:	b	404a88 <__fxstatat@plt+0x2f38>
  404a84:	mov	w0, #0x1                   	// #1
  404a88:	ldp	x20, x19, [sp, #64]
  404a8c:	ldp	x22, x21, [sp, #48]
  404a90:	ldp	x24, x23, [sp, #32]
  404a94:	ldp	x26, x25, [sp, #16]
  404a98:	ldp	x29, x30, [sp], #80
  404a9c:	ret
  404aa0:	stp	x29, x30, [sp, #-80]!
  404aa4:	stp	x24, x23, [sp, #32]
  404aa8:	mov	x24, x0
  404aac:	and	w0, w1, #0xff
  404ab0:	str	x25, [sp, #16]
  404ab4:	stp	x22, x21, [sp, #48]
  404ab8:	stp	x20, x19, [sp, #64]
  404abc:	mov	x29, sp
  404ac0:	mov	w19, w6
  404ac4:	mov	w20, w5
  404ac8:	mov	w21, w4
  404acc:	mov	w22, w3
  404ad0:	mov	w23, w2
  404ad4:	mov	w25, w1
  404ad8:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404adc:	ldrb	w8, [x24, #1]
  404ae0:	tbz	w0, #0, 404af8 <__fxstatat@plt+0x2fa8>
  404ae4:	and	w8, w8, #0xffffffdf
  404ae8:	cmp	w8, w25, uxtb
  404aec:	b.eq	404b00 <__fxstatat@plt+0x2fb0>  // b.none
  404af0:	mov	w0, wzr
  404af4:	b	404b2c <__fxstatat@plt+0x2fdc>
  404af8:	cmp	w8, w25, uxtb
  404afc:	b.ne	404af0 <__fxstatat@plt+0x2fa0>  // b.any
  404b00:	tst	w25, #0xff
  404b04:	b.eq	404b28 <__fxstatat@plt+0x2fd8>  // b.none
  404b08:	mov	x0, x24
  404b0c:	mov	w1, w23
  404b10:	mov	w2, w22
  404b14:	mov	w3, w21
  404b18:	mov	w4, w20
  404b1c:	mov	w5, w19
  404b20:	bl	404b44 <__fxstatat@plt+0x2ff4>
  404b24:	b	404b2c <__fxstatat@plt+0x2fdc>
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	ldp	x20, x19, [sp, #64]
  404b30:	ldp	x22, x21, [sp, #48]
  404b34:	ldp	x24, x23, [sp, #32]
  404b38:	ldr	x25, [sp, #16]
  404b3c:	ldp	x29, x30, [sp], #80
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-64]!
  404b48:	stp	x24, x23, [sp, #16]
  404b4c:	mov	x23, x0
  404b50:	and	w0, w1, #0xff
  404b54:	stp	x22, x21, [sp, #32]
  404b58:	stp	x20, x19, [sp, #48]
  404b5c:	mov	x29, sp
  404b60:	mov	w19, w5
  404b64:	mov	w20, w4
  404b68:	mov	w21, w3
  404b6c:	mov	w22, w2
  404b70:	mov	w24, w1
  404b74:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404b78:	ldrb	w8, [x23, #2]
  404b7c:	tbz	w0, #0, 404b94 <__fxstatat@plt+0x3044>
  404b80:	and	w8, w8, #0xffffffdf
  404b84:	cmp	w8, w24, uxtb
  404b88:	b.eq	404b9c <__fxstatat@plt+0x304c>  // b.none
  404b8c:	mov	w0, wzr
  404b90:	b	404bc4 <__fxstatat@plt+0x3074>
  404b94:	cmp	w8, w24, uxtb
  404b98:	b.ne	404b8c <__fxstatat@plt+0x303c>  // b.any
  404b9c:	tst	w24, #0xff
  404ba0:	b.eq	404bc0 <__fxstatat@plt+0x3070>  // b.none
  404ba4:	mov	x0, x23
  404ba8:	mov	w1, w22
  404bac:	mov	w2, w21
  404bb0:	mov	w3, w20
  404bb4:	mov	w4, w19
  404bb8:	bl	404bd8 <__fxstatat@plt+0x3088>
  404bbc:	b	404bc4 <__fxstatat@plt+0x3074>
  404bc0:	mov	w0, #0x1                   	// #1
  404bc4:	ldp	x20, x19, [sp, #48]
  404bc8:	ldp	x22, x21, [sp, #32]
  404bcc:	ldp	x24, x23, [sp, #16]
  404bd0:	ldp	x29, x30, [sp], #64
  404bd4:	ret
  404bd8:	stp	x29, x30, [sp, #-64]!
  404bdc:	stp	x22, x21, [sp, #32]
  404be0:	mov	x22, x0
  404be4:	and	w0, w1, #0xff
  404be8:	str	x23, [sp, #16]
  404bec:	stp	x20, x19, [sp, #48]
  404bf0:	mov	x29, sp
  404bf4:	mov	w19, w4
  404bf8:	mov	w20, w3
  404bfc:	mov	w21, w2
  404c00:	mov	w23, w1
  404c04:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404c08:	ldrb	w8, [x22, #3]
  404c0c:	tbz	w0, #0, 404c24 <__fxstatat@plt+0x30d4>
  404c10:	and	w8, w8, #0xffffffdf
  404c14:	cmp	w8, w23, uxtb
  404c18:	b.eq	404c2c <__fxstatat@plt+0x30dc>  // b.none
  404c1c:	mov	w0, wzr
  404c20:	b	404c50 <__fxstatat@plt+0x3100>
  404c24:	cmp	w8, w23, uxtb
  404c28:	b.ne	404c1c <__fxstatat@plt+0x30cc>  // b.any
  404c2c:	tst	w23, #0xff
  404c30:	b.eq	404c4c <__fxstatat@plt+0x30fc>  // b.none
  404c34:	mov	x0, x22
  404c38:	mov	w1, w21
  404c3c:	mov	w2, w20
  404c40:	mov	w3, w19
  404c44:	bl	404c64 <__fxstatat@plt+0x3114>
  404c48:	b	404c50 <__fxstatat@plt+0x3100>
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	ldp	x20, x19, [sp, #48]
  404c54:	ldp	x22, x21, [sp, #32]
  404c58:	ldr	x23, [sp, #16]
  404c5c:	ldp	x29, x30, [sp], #64
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-48]!
  404c68:	stp	x22, x21, [sp, #16]
  404c6c:	mov	x21, x0
  404c70:	and	w0, w1, #0xff
  404c74:	stp	x20, x19, [sp, #32]
  404c78:	mov	x29, sp
  404c7c:	mov	w19, w3
  404c80:	mov	w20, w2
  404c84:	mov	w22, w1
  404c88:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404c8c:	ldrb	w8, [x21, #4]
  404c90:	tbz	w0, #0, 404ca8 <__fxstatat@plt+0x3158>
  404c94:	and	w8, w8, #0xffffffdf
  404c98:	cmp	w8, w22, uxtb
  404c9c:	b.eq	404cb0 <__fxstatat@plt+0x3160>  // b.none
  404ca0:	mov	w0, wzr
  404ca4:	b	404cd0 <__fxstatat@plt+0x3180>
  404ca8:	cmp	w8, w22, uxtb
  404cac:	b.ne	404ca0 <__fxstatat@plt+0x3150>  // b.any
  404cb0:	tst	w22, #0xff
  404cb4:	b.eq	404ccc <__fxstatat@plt+0x317c>  // b.none
  404cb8:	mov	x0, x21
  404cbc:	mov	w1, w20
  404cc0:	mov	w2, w19
  404cc4:	bl	404ce0 <__fxstatat@plt+0x3190>
  404cc8:	b	404cd0 <__fxstatat@plt+0x3180>
  404ccc:	mov	w0, #0x1                   	// #1
  404cd0:	ldp	x20, x19, [sp, #32]
  404cd4:	ldp	x22, x21, [sp, #16]
  404cd8:	ldp	x29, x30, [sp], #48
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-48]!
  404ce4:	stp	x20, x19, [sp, #32]
  404ce8:	mov	x20, x0
  404cec:	and	w0, w1, #0xff
  404cf0:	str	x21, [sp, #16]
  404cf4:	mov	x29, sp
  404cf8:	mov	w19, w2
  404cfc:	mov	w21, w1
  404d00:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404d04:	ldrb	w8, [x20, #5]
  404d08:	tbz	w0, #0, 404d20 <__fxstatat@plt+0x31d0>
  404d0c:	and	w8, w8, #0xffffffdf
  404d10:	cmp	w8, w21, uxtb
  404d14:	b.eq	404d28 <__fxstatat@plt+0x31d8>  // b.none
  404d18:	mov	w0, wzr
  404d1c:	b	404d44 <__fxstatat@plt+0x31f4>
  404d20:	cmp	w8, w21, uxtb
  404d24:	b.ne	404d18 <__fxstatat@plt+0x31c8>  // b.any
  404d28:	tst	w21, #0xff
  404d2c:	b.eq	404d40 <__fxstatat@plt+0x31f0>  // b.none
  404d30:	mov	x0, x20
  404d34:	mov	w1, w19
  404d38:	bl	404d54 <__fxstatat@plt+0x3204>
  404d3c:	b	404d44 <__fxstatat@plt+0x31f4>
  404d40:	mov	w0, #0x1                   	// #1
  404d44:	ldp	x20, x19, [sp, #32]
  404d48:	ldr	x21, [sp, #16]
  404d4c:	ldp	x29, x30, [sp], #48
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-32]!
  404d58:	stp	x20, x19, [sp, #16]
  404d5c:	mov	x19, x0
  404d60:	and	w0, w1, #0xff
  404d64:	mov	x29, sp
  404d68:	mov	w20, w1
  404d6c:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404d70:	ldrb	w8, [x19, #6]
  404d74:	tbz	w0, #0, 404d8c <__fxstatat@plt+0x323c>
  404d78:	and	w8, w8, #0xffffffdf
  404d7c:	cmp	w8, w20, uxtb
  404d80:	b.eq	404d94 <__fxstatat@plt+0x3244>  // b.none
  404d84:	mov	w0, wzr
  404d88:	b	404dac <__fxstatat@plt+0x325c>
  404d8c:	cmp	w8, w20, uxtb
  404d90:	b.ne	404d84 <__fxstatat@plt+0x3234>  // b.any
  404d94:	tst	w20, #0xff
  404d98:	b.eq	404da8 <__fxstatat@plt+0x3258>  // b.none
  404d9c:	mov	x0, x19
  404da0:	bl	404db8 <__fxstatat@plt+0x3268>
  404da4:	b	404dac <__fxstatat@plt+0x325c>
  404da8:	mov	w0, #0x1                   	// #1
  404dac:	ldp	x20, x19, [sp, #16]
  404db0:	ldp	x29, x30, [sp], #32
  404db4:	ret
  404db8:	stp	x29, x30, [sp, #-32]!
  404dbc:	str	x19, [sp, #16]
  404dc0:	mov	x19, x0
  404dc4:	mov	w0, wzr
  404dc8:	mov	x29, sp
  404dcc:	bl	407a9c <__fxstatat@plt+0x5f4c>
  404dd0:	ldrb	w8, [x19, #7]
  404dd4:	tbz	w0, #0, 404de8 <__fxstatat@plt+0x3298>
  404dd8:	tst	w8, #0xffffffdf
  404ddc:	b.eq	404dec <__fxstatat@plt+0x329c>  // b.none
  404de0:	mov	w0, wzr
  404de4:	b	404df0 <__fxstatat@plt+0x32a0>
  404de8:	cbnz	w8, 404de0 <__fxstatat@plt+0x3290>
  404dec:	mov	w0, #0x1                   	// #1
  404df0:	ldr	x19, [sp, #16]
  404df4:	ldp	x29, x30, [sp], #32
  404df8:	ret
  404dfc:	sub	sp, sp, #0xa0
  404e00:	str	x19, [sp, #144]
  404e04:	mov	x19, x0
  404e08:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  404e0c:	add	x0, x0, #0x464
  404e10:	mov	x1, sp
  404e14:	stp	x29, x30, [sp, #128]
  404e18:	add	x29, sp, #0x80
  404e1c:	bl	409468 <__fxstatat@plt+0x7918>
  404e20:	cbz	w0, 404e2c <__fxstatat@plt+0x32dc>
  404e24:	mov	x19, xzr
  404e28:	b	404e3c <__fxstatat@plt+0x32ec>
  404e2c:	ldr	x8, [sp, #8]
  404e30:	str	x8, [x19]
  404e34:	ldr	x8, [sp]
  404e38:	str	x8, [x19, #8]
  404e3c:	mov	x0, x19
  404e40:	ldr	x19, [sp, #144]
  404e44:	ldp	x29, x30, [sp, #128]
  404e48:	add	sp, sp, #0xa0
  404e4c:	ret
  404e50:	sub	sp, sp, #0x50
  404e54:	str	x21, [sp, #48]
  404e58:	stp	x20, x19, [sp, #64]
  404e5c:	mov	x21, x5
  404e60:	mov	x20, x4
  404e64:	mov	x5, x3
  404e68:	mov	x4, x2
  404e6c:	mov	x19, x0
  404e70:	stp	x29, x30, [sp, #32]
  404e74:	add	x29, sp, #0x20
  404e78:	cbz	x1, 404e98 <__fxstatat@plt+0x3348>
  404e7c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  404e80:	mov	x3, x1
  404e84:	add	x2, x2, #0x5eb
  404e88:	mov	w1, #0x1                   	// #1
  404e8c:	mov	x0, x19
  404e90:	bl	4019b0 <__fprintf_chk@plt>
  404e94:	b	404eb4 <__fxstatat@plt+0x3364>
  404e98:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  404e9c:	add	x2, x2, #0x5f7
  404ea0:	mov	w1, #0x1                   	// #1
  404ea4:	mov	x0, x19
  404ea8:	mov	x3, x4
  404eac:	mov	x4, x5
  404eb0:	bl	4019b0 <__fprintf_chk@plt>
  404eb4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404eb8:	add	x1, x1, #0x5fe
  404ebc:	mov	w2, #0x5                   	// #5
  404ec0:	mov	x0, xzr
  404ec4:	bl	401aa0 <dcgettext@plt>
  404ec8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  404ecc:	mov	x3, x0
  404ed0:	add	x2, x2, #0x8c9
  404ed4:	mov	w1, #0x1                   	// #1
  404ed8:	mov	w4, #0x7e3                 	// #2019
  404edc:	mov	x0, x19
  404ee0:	bl	4019b0 <__fprintf_chk@plt>
  404ee4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404ee8:	add	x1, x1, #0x602
  404eec:	mov	w2, #0x5                   	// #5
  404ef0:	mov	x0, xzr
  404ef4:	bl	401aa0 <dcgettext@plt>
  404ef8:	mov	x1, x19
  404efc:	bl	401ab0 <fputs_unlocked@plt>
  404f00:	cmp	x21, #0x9
  404f04:	b.hi	404f4c <__fxstatat@plt+0x33fc>  // b.pmore
  404f08:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  404f0c:	add	x8, x8, #0x5e1
  404f10:	adr	x9, 404f20 <__fxstatat@plt+0x33d0>
  404f14:	ldrb	w10, [x8, x21]
  404f18:	add	x9, x9, x10, lsl #2
  404f1c:	br	x9
  404f20:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404f24:	add	x1, x1, #0x6ce
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	mov	x0, xzr
  404f30:	bl	401aa0 <dcgettext@plt>
  404f34:	ldr	x3, [x20]
  404f38:	mov	x2, x0
  404f3c:	mov	w1, #0x1                   	// #1
  404f40:	mov	x0, x19
  404f44:	bl	4019b0 <__fprintf_chk@plt>
  404f48:	b	4050e4 <__fxstatat@plt+0x3594>
  404f4c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404f50:	add	x1, x1, #0x80d
  404f54:	b	405078 <__fxstatat@plt+0x3528>
  404f58:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404f5c:	add	x1, x1, #0x6de
  404f60:	mov	w2, #0x5                   	// #5
  404f64:	mov	x0, xzr
  404f68:	bl	401aa0 <dcgettext@plt>
  404f6c:	ldp	x3, x4, [x20]
  404f70:	mov	x2, x0
  404f74:	mov	w1, #0x1                   	// #1
  404f78:	mov	x0, x19
  404f7c:	bl	4019b0 <__fprintf_chk@plt>
  404f80:	b	4050e4 <__fxstatat@plt+0x3594>
  404f84:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404f88:	add	x1, x1, #0x6f5
  404f8c:	mov	w2, #0x5                   	// #5
  404f90:	mov	x0, xzr
  404f94:	bl	401aa0 <dcgettext@plt>
  404f98:	ldp	x3, x4, [x20]
  404f9c:	ldr	x5, [x20, #16]
  404fa0:	mov	x2, x0
  404fa4:	mov	w1, #0x1                   	// #1
  404fa8:	mov	x0, x19
  404fac:	bl	4019b0 <__fprintf_chk@plt>
  404fb0:	b	4050e4 <__fxstatat@plt+0x3594>
  404fb4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404fb8:	add	x1, x1, #0x711
  404fbc:	mov	w2, #0x5                   	// #5
  404fc0:	mov	x0, xzr
  404fc4:	bl	401aa0 <dcgettext@plt>
  404fc8:	ldp	x3, x4, [x20]
  404fcc:	ldp	x5, x6, [x20, #16]
  404fd0:	mov	x2, x0
  404fd4:	mov	w1, #0x1                   	// #1
  404fd8:	mov	x0, x19
  404fdc:	bl	4019b0 <__fprintf_chk@plt>
  404fe0:	b	4050e4 <__fxstatat@plt+0x3594>
  404fe4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  404fe8:	add	x1, x1, #0x731
  404fec:	mov	w2, #0x5                   	// #5
  404ff0:	mov	x0, xzr
  404ff4:	bl	401aa0 <dcgettext@plt>
  404ff8:	ldp	x3, x4, [x20]
  404ffc:	ldp	x5, x6, [x20, #16]
  405000:	ldr	x7, [x20, #32]
  405004:	mov	x2, x0
  405008:	mov	w1, #0x1                   	// #1
  40500c:	b	4050dc <__fxstatat@plt+0x358c>
  405010:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405014:	add	x1, x1, #0x755
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	401aa0 <dcgettext@plt>
  405024:	ldp	x3, x4, [x20]
  405028:	ldp	x5, x6, [x20, #16]
  40502c:	ldp	x7, x8, [x20, #32]
  405030:	mov	x2, x0
  405034:	b	405064 <__fxstatat@plt+0x3514>
  405038:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40503c:	add	x1, x1, #0x77d
  405040:	mov	w2, #0x5                   	// #5
  405044:	mov	x0, xzr
  405048:	bl	401aa0 <dcgettext@plt>
  40504c:	ldr	x9, [x20, #48]
  405050:	ldp	x3, x4, [x20]
  405054:	ldp	x5, x6, [x20, #16]
  405058:	ldp	x7, x8, [x20, #32]
  40505c:	mov	x2, x0
  405060:	str	x9, [sp, #8]
  405064:	mov	w1, #0x1                   	// #1
  405068:	str	x8, [sp]
  40506c:	b	4050dc <__fxstatat@plt+0x358c>
  405070:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405074:	add	x1, x1, #0x7d9
  405078:	mov	w2, #0x5                   	// #5
  40507c:	mov	x0, xzr
  405080:	bl	401aa0 <dcgettext@plt>
  405084:	ldp	x3, x4, [x20]
  405088:	ldp	x5, x6, [x20, #16]
  40508c:	ldr	x7, [x20, #32]
  405090:	ldur	q0, [x20, #40]
  405094:	ldp	x8, x9, [x20, #56]
  405098:	mov	x2, x0
  40509c:	str	x9, [sp, #24]
  4050a0:	b	4050d0 <__fxstatat@plt+0x3580>
  4050a4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4050a8:	add	x1, x1, #0x7a9
  4050ac:	mov	w2, #0x5                   	// #5
  4050b0:	mov	x0, xzr
  4050b4:	bl	401aa0 <dcgettext@plt>
  4050b8:	ldp	x3, x4, [x20]
  4050bc:	ldp	x5, x6, [x20, #16]
  4050c0:	ldr	x7, [x20, #32]
  4050c4:	ldur	q0, [x20, #40]
  4050c8:	ldr	x8, [x20, #56]
  4050cc:	mov	x2, x0
  4050d0:	mov	w1, #0x1                   	// #1
  4050d4:	str	x8, [sp, #16]
  4050d8:	str	q0, [sp]
  4050dc:	mov	x0, x19
  4050e0:	bl	4019b0 <__fprintf_chk@plt>
  4050e4:	ldp	x20, x19, [sp, #64]
  4050e8:	ldr	x21, [sp, #48]
  4050ec:	ldp	x29, x30, [sp, #32]
  4050f0:	add	sp, sp, #0x50
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-16]!
  4050fc:	mov	x8, xzr
  405100:	mov	x29, sp
  405104:	ldr	x9, [x4, x8, lsl #3]
  405108:	add	x8, x8, #0x1
  40510c:	cbnz	x9, 405104 <__fxstatat@plt+0x35b4>
  405110:	sub	x5, x8, #0x1
  405114:	bl	404e50 <__fxstatat@plt+0x3300>
  405118:	ldp	x29, x30, [sp], #16
  40511c:	ret
  405120:	sub	sp, sp, #0x60
  405124:	mov	x5, xzr
  405128:	mov	x8, sp
  40512c:	stp	x29, x30, [sp, #80]
  405130:	add	x29, sp, #0x50
  405134:	ldrsw	x9, [x4, #24]
  405138:	tbz	w9, #31, 40514c <__fxstatat@plt+0x35fc>
  40513c:	add	w10, w9, #0x8
  405140:	cmp	w10, #0x0
  405144:	str	w10, [x4, #24]
  405148:	b.le	405174 <__fxstatat@plt+0x3624>
  40514c:	ldr	x9, [x4]
  405150:	add	x10, x9, #0x8
  405154:	str	x10, [x4]
  405158:	ldr	x9, [x9]
  40515c:	str	x9, [x8, x5, lsl #3]
  405160:	cbz	x9, 405180 <__fxstatat@plt+0x3630>
  405164:	add	x5, x5, #0x1
  405168:	cmp	x5, #0xa
  40516c:	b.ne	405134 <__fxstatat@plt+0x35e4>  // b.any
  405170:	b	405180 <__fxstatat@plt+0x3630>
  405174:	ldr	x10, [x4, #8]
  405178:	add	x9, x10, x9
  40517c:	b	405158 <__fxstatat@plt+0x3608>
  405180:	mov	x4, sp
  405184:	bl	404e50 <__fxstatat@plt+0x3300>
  405188:	ldp	x29, x30, [sp, #80]
  40518c:	add	sp, sp, #0x60
  405190:	ret
  405194:	sub	sp, sp, #0xf0
  405198:	stp	x29, x30, [sp, #224]
  40519c:	add	x29, sp, #0xe0
  4051a0:	mov	x8, #0xffffffffffffffe0    	// #-32
  4051a4:	mov	x9, sp
  4051a8:	sub	x10, x29, #0x60
  4051ac:	movk	x8, #0xff80, lsl #32
  4051b0:	add	x11, x29, #0x10
  4051b4:	add	x9, x9, #0x80
  4051b8:	add	x10, x10, #0x20
  4051bc:	stp	x9, x8, [x29, #-16]
  4051c0:	stp	x11, x10, [x29, #-32]
  4051c4:	stp	x4, x5, [x29, #-96]
  4051c8:	stp	x6, x7, [x29, #-80]
  4051cc:	stp	q0, q1, [sp]
  4051d0:	ldp	q0, q1, [x29, #-32]
  4051d4:	sub	x4, x29, #0x40
  4051d8:	stp	q2, q3, [sp, #32]
  4051dc:	stp	q4, q5, [sp, #64]
  4051e0:	stp	q6, q7, [sp, #96]
  4051e4:	stp	q0, q1, [x29, #-64]
  4051e8:	bl	405120 <__fxstatat@plt+0x35d0>
  4051ec:	ldp	x29, x30, [sp, #224]
  4051f0:	add	sp, sp, #0xf0
  4051f4:	ret
  4051f8:	stp	x29, x30, [sp, #-16]!
  4051fc:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405200:	add	x1, x1, #0x849
  405204:	mov	w2, #0x5                   	// #5
  405208:	mov	x0, xzr
  40520c:	mov	x29, sp
  405210:	bl	401aa0 <dcgettext@plt>
  405214:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  405218:	mov	x1, x0
  40521c:	add	x2, x2, #0x85e
  405220:	mov	w0, #0x1                   	// #1
  405224:	bl	4018b0 <__printf_chk@plt>
  405228:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40522c:	add	x1, x1, #0x874
  405230:	mov	w2, #0x5                   	// #5
  405234:	mov	x0, xzr
  405238:	bl	401aa0 <dcgettext@plt>
  40523c:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  405240:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  405244:	mov	x1, x0
  405248:	add	x2, x2, #0xe22
  40524c:	add	x3, x3, #0xf35
  405250:	mov	w0, #0x1                   	// #1
  405254:	bl	4018b0 <__printf_chk@plt>
  405258:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40525c:	add	x1, x1, #0x888
  405260:	mov	w2, #0x5                   	// #5
  405264:	mov	x0, xzr
  405268:	bl	401aa0 <dcgettext@plt>
  40526c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  405270:	ldr	x1, [x8, #696]
  405274:	bl	401ab0 <fputs_unlocked@plt>
  405278:	ldp	x29, x30, [sp], #16
  40527c:	ret
  405280:	stp	x29, x30, [sp, #-16]!
  405284:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405288:	udiv	x8, x8, x1
  40528c:	cmp	x8, x0
  405290:	mov	x29, sp
  405294:	b.cc	4052a8 <__fxstatat@plt+0x3758>  // b.lo, b.ul, b.last
  405298:	mul	x0, x1, x0
  40529c:	bl	4052ac <__fxstatat@plt+0x375c>
  4052a0:	ldp	x29, x30, [sp], #16
  4052a4:	ret
  4052a8:	bl	4054b0 <__fxstatat@plt+0x3960>
  4052ac:	stp	x29, x30, [sp, #-32]!
  4052b0:	str	x19, [sp, #16]
  4052b4:	mov	x29, sp
  4052b8:	mov	x19, x0
  4052bc:	bl	401860 <malloc@plt>
  4052c0:	cbz	x19, 4052c8 <__fxstatat@plt+0x3778>
  4052c4:	cbz	x0, 4052d4 <__fxstatat@plt+0x3784>
  4052c8:	ldr	x19, [sp, #16]
  4052cc:	ldp	x29, x30, [sp], #32
  4052d0:	ret
  4052d4:	bl	4054b0 <__fxstatat@plt+0x3960>
  4052d8:	stp	x29, x30, [sp, #-16]!
  4052dc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4052e0:	udiv	x8, x8, x2
  4052e4:	cmp	x8, x1
  4052e8:	mov	x29, sp
  4052ec:	b.cc	405300 <__fxstatat@plt+0x37b0>  // b.lo, b.ul, b.last
  4052f0:	mul	x1, x2, x1
  4052f4:	bl	405304 <__fxstatat@plt+0x37b4>
  4052f8:	ldp	x29, x30, [sp], #16
  4052fc:	ret
  405300:	bl	4054b0 <__fxstatat@plt+0x3960>
  405304:	stp	x29, x30, [sp, #-32]!
  405308:	str	x19, [sp, #16]
  40530c:	mov	x19, x1
  405310:	mov	x29, sp
  405314:	cbz	x0, 405328 <__fxstatat@plt+0x37d8>
  405318:	cbnz	x19, 405328 <__fxstatat@plt+0x37d8>
  40531c:	bl	401a00 <free@plt>
  405320:	mov	x0, xzr
  405324:	b	405338 <__fxstatat@plt+0x37e8>
  405328:	mov	x1, x19
  40532c:	bl	401910 <realloc@plt>
  405330:	cbz	x19, 405338 <__fxstatat@plt+0x37e8>
  405334:	cbz	x0, 405344 <__fxstatat@plt+0x37f4>
  405338:	ldr	x19, [sp, #16]
  40533c:	ldp	x29, x30, [sp], #32
  405340:	ret
  405344:	bl	4054b0 <__fxstatat@plt+0x3960>
  405348:	stp	x29, x30, [sp, #-16]!
  40534c:	ldr	x8, [x1]
  405350:	mov	x29, sp
  405354:	cbz	x0, 405378 <__fxstatat@plt+0x3828>
  405358:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40535c:	movk	x9, #0x5554
  405360:	udiv	x9, x9, x2
  405364:	cmp	x9, x8
  405368:	b.ls	4053b0 <__fxstatat@plt+0x3860>  // b.plast
  40536c:	add	x8, x8, x8, lsr #1
  405370:	add	x8, x8, #0x1
  405374:	b	40539c <__fxstatat@plt+0x384c>
  405378:	cbnz	x8, 40538c <__fxstatat@plt+0x383c>
  40537c:	mov	w8, #0x80                  	// #128
  405380:	udiv	x8, x8, x2
  405384:	cmp	x2, #0x80
  405388:	cinc	x8, x8, hi  // hi = pmore
  40538c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405390:	udiv	x9, x9, x2
  405394:	cmp	x9, x8
  405398:	b.cc	4053b0 <__fxstatat@plt+0x3860>  // b.lo, b.ul, b.last
  40539c:	str	x8, [x1]
  4053a0:	mul	x1, x8, x2
  4053a4:	bl	405304 <__fxstatat@plt+0x37b4>
  4053a8:	ldp	x29, x30, [sp], #16
  4053ac:	ret
  4053b0:	bl	4054b0 <__fxstatat@plt+0x3960>
  4053b4:	stp	x29, x30, [sp, #-16]!
  4053b8:	mov	x29, sp
  4053bc:	bl	4052ac <__fxstatat@plt+0x375c>
  4053c0:	ldp	x29, x30, [sp], #16
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-16]!
  4053cc:	mov	w2, #0x1                   	// #1
  4053d0:	mov	x29, sp
  4053d4:	bl	405348 <__fxstatat@plt+0x37f8>
  4053d8:	ldp	x29, x30, [sp], #16
  4053dc:	ret
  4053e0:	stp	x29, x30, [sp, #-32]!
  4053e4:	stp	x20, x19, [sp, #16]
  4053e8:	mov	x29, sp
  4053ec:	mov	x19, x0
  4053f0:	bl	4052ac <__fxstatat@plt+0x375c>
  4053f4:	mov	w1, wzr
  4053f8:	mov	x2, x19
  4053fc:	mov	x20, x0
  405400:	bl	4018d0 <memset@plt>
  405404:	mov	x0, x20
  405408:	ldp	x20, x19, [sp, #16]
  40540c:	ldp	x29, x30, [sp], #32
  405410:	ret
  405414:	stp	x29, x30, [sp, #-16]!
  405418:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40541c:	udiv	x8, x8, x1
  405420:	cmp	x8, x0
  405424:	mov	x29, sp
  405428:	b.cc	40543c <__fxstatat@plt+0x38ec>  // b.lo, b.ul, b.last
  40542c:	bl	4058ec <__fxstatat@plt+0x3d9c>
  405430:	cbz	x0, 40543c <__fxstatat@plt+0x38ec>
  405434:	ldp	x29, x30, [sp], #16
  405438:	ret
  40543c:	bl	4054b0 <__fxstatat@plt+0x3960>
  405440:	stp	x29, x30, [sp, #-48]!
  405444:	stp	x20, x19, [sp, #32]
  405448:	mov	x20, x0
  40544c:	mov	x0, x1
  405450:	str	x21, [sp, #16]
  405454:	mov	x29, sp
  405458:	mov	x19, x1
  40545c:	bl	4052ac <__fxstatat@plt+0x375c>
  405460:	mov	x1, x20
  405464:	mov	x2, x19
  405468:	mov	x21, x0
  40546c:	bl	401730 <memcpy@plt>
  405470:	mov	x0, x21
  405474:	ldp	x20, x19, [sp, #32]
  405478:	ldr	x21, [sp, #16]
  40547c:	ldp	x29, x30, [sp], #48
  405480:	ret
  405484:	stp	x29, x30, [sp, #-32]!
  405488:	str	x19, [sp, #16]
  40548c:	mov	x29, sp
  405490:	mov	x19, x0
  405494:	bl	401770 <strlen@plt>
  405498:	add	x1, x0, #0x1
  40549c:	mov	x0, x19
  4054a0:	bl	405440 <__fxstatat@plt+0x38f0>
  4054a4:	ldr	x19, [sp, #16]
  4054a8:	ldp	x29, x30, [sp], #32
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-32]!
  4054b4:	str	x19, [sp, #16]
  4054b8:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4054bc:	ldr	w19, [x8, #568]
  4054c0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4054c4:	add	x1, x1, #0x8f8
  4054c8:	mov	w2, #0x5                   	// #5
  4054cc:	mov	x0, xzr
  4054d0:	mov	x29, sp
  4054d4:	bl	401aa0 <dcgettext@plt>
  4054d8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4054dc:	mov	x3, x0
  4054e0:	add	x2, x2, #0x59
  4054e4:	mov	w0, w19
  4054e8:	mov	w1, wzr
  4054ec:	bl	401790 <error@plt>
  4054f0:	bl	401970 <abort@plt>
  4054f4:	stp	x29, x30, [sp, #-16]!
  4054f8:	orr	w1, w1, #0x200
  4054fc:	mov	x29, sp
  405500:	bl	405944 <__fxstatat@plt+0x3df4>
  405504:	cbz	x0, 405510 <__fxstatat@plt+0x39c0>
  405508:	ldp	x29, x30, [sp], #16
  40550c:	ret
  405510:	bl	401b00 <__errno_location@plt>
  405514:	ldr	w8, [x0]
  405518:	cmp	w8, #0x16
  40551c:	b.ne	405540 <__fxstatat@plt+0x39f0>  // b.any
  405520:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  405524:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405528:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  40552c:	add	x0, x0, #0x909
  405530:	add	x1, x1, #0x919
  405534:	add	x3, x3, #0x924
  405538:	mov	w2, #0x29                  	// #41
  40553c:	bl	401af0 <__assert_fail@plt>
  405540:	bl	4054b0 <__fxstatat@plt+0x3960>
  405544:	ldr	w8, [x0, #72]
  405548:	mov	w9, #0x11                  	// #17
  40554c:	and	w10, w8, w9
  405550:	cmp	w10, #0x10
  405554:	b.ne	405560 <__fxstatat@plt+0x3a10>  // b.any
  405558:	mov	w0, #0x1                   	// #1
  40555c:	ret
  405560:	bics	wzr, w9, w8
  405564:	b.ne	405578 <__fxstatat@plt+0x3a28>  // b.any
  405568:	ldr	x8, [x1, #88]
  40556c:	cmp	x8, #0x0
  405570:	cset	w0, ne  // ne = any
  405574:	ret
  405578:	mov	w0, wzr
  40557c:	ret
  405580:	sub	sp, sp, #0x60
  405584:	cmp	w2, #0x25
  405588:	stp	x29, x30, [sp, #16]
  40558c:	str	x25, [sp, #32]
  405590:	stp	x24, x23, [sp, #48]
  405594:	stp	x22, x21, [sp, #64]
  405598:	stp	x20, x19, [sp, #80]
  40559c:	add	x29, sp, #0x10
  4055a0:	b.cs	40584c <__fxstatat@plt+0x3cfc>  // b.hs, b.nlast
  4055a4:	mov	x22, x4
  4055a8:	mov	x19, x3
  4055ac:	mov	w24, w2
  4055b0:	mov	x21, x1
  4055b4:	mov	x20, x0
  4055b8:	bl	401b00 <__errno_location@plt>
  4055bc:	mov	x23, x0
  4055c0:	str	wzr, [x0]
  4055c4:	bl	4019e0 <__ctype_b_loc@plt>
  4055c8:	ldr	x8, [x0]
  4055cc:	mov	x10, x20
  4055d0:	ldrb	w9, [x10], #1
  4055d4:	ldrh	w11, [x8, x9, lsl #1]
  4055d8:	tbnz	w11, #13, 4055d0 <__fxstatat@plt+0x3a80>
  4055dc:	cmp	x21, #0x0
  4055e0:	add	x8, x29, #0x18
  4055e4:	csel	x21, x8, x21, eq  // eq = none
  4055e8:	cmp	w9, #0x2d
  4055ec:	b.ne	405614 <__fxstatat@plt+0x3ac4>  // b.any
  4055f0:	mov	w20, #0x4                   	// #4
  4055f4:	mov	w0, w20
  4055f8:	ldp	x20, x19, [sp, #80]
  4055fc:	ldp	x22, x21, [sp, #64]
  405600:	ldp	x24, x23, [sp, #48]
  405604:	ldr	x25, [sp, #32]
  405608:	ldp	x29, x30, [sp, #16]
  40560c:	add	sp, sp, #0x60
  405610:	ret
  405614:	mov	x0, x20
  405618:	mov	x1, x21
  40561c:	mov	w2, w24
  405620:	bl	401760 <strtoul@plt>
  405624:	str	x0, [sp, #8]
  405628:	ldr	x25, [x21]
  40562c:	cmp	x25, x20
  405630:	b.eq	4056d8 <__fxstatat@plt+0x3b88>  // b.none
  405634:	ldr	w20, [x23]
  405638:	cbz	w20, 405648 <__fxstatat@plt+0x3af8>
  40563c:	cmp	w20, #0x22
  405640:	b.ne	4055f0 <__fxstatat@plt+0x3aa0>  // b.any
  405644:	mov	w20, #0x1                   	// #1
  405648:	cbz	x22, 405700 <__fxstatat@plt+0x3bb0>
  40564c:	ldrb	w23, [x25]
  405650:	cbz	w23, 40570c <__fxstatat@plt+0x3bbc>
  405654:	mov	x0, x22
  405658:	mov	w1, w23
  40565c:	bl	401a30 <strchr@plt>
  405660:	cbz	x0, 405760 <__fxstatat@plt+0x3c10>
  405664:	sub	w8, w23, #0x45
  405668:	mov	w1, #0x400                 	// #1024
  40566c:	cmp	w8, #0x2f
  405670:	mov	w24, #0x1                   	// #1
  405674:	b.hi	405728 <__fxstatat@plt+0x3bd8>  // b.pmore
  405678:	mov	w9, #0x1                   	// #1
  40567c:	lsl	x8, x9, x8
  405680:	mov	x9, #0x8945                	// #35141
  405684:	movk	x9, #0x30, lsl #16
  405688:	movk	x9, #0x8144, lsl #32
  40568c:	tst	x8, x9
  405690:	b.eq	405728 <__fxstatat@plt+0x3bd8>  // b.none
  405694:	mov	w1, #0x30                  	// #48
  405698:	mov	x0, x22
  40569c:	bl	401a30 <strchr@plt>
  4056a0:	cbz	x0, 405714 <__fxstatat@plt+0x3bc4>
  4056a4:	ldrb	w8, [x25, #1]
  4056a8:	cmp	w8, #0x42
  4056ac:	b.eq	405720 <__fxstatat@plt+0x3bd0>  // b.none
  4056b0:	cmp	w8, #0x44
  4056b4:	b.eq	405720 <__fxstatat@plt+0x3bd0>  // b.none
  4056b8:	cmp	w8, #0x69
  4056bc:	b.ne	405714 <__fxstatat@plt+0x3bc4>  // b.any
  4056c0:	ldrb	w8, [x25, #2]
  4056c4:	mov	w9, #0x3                   	// #3
  4056c8:	mov	w1, #0x400                 	// #1024
  4056cc:	cmp	w8, #0x42
  4056d0:	csinc	x24, x9, xzr, eq  // eq = none
  4056d4:	b	405728 <__fxstatat@plt+0x3bd8>
  4056d8:	cbz	x22, 4055f0 <__fxstatat@plt+0x3aa0>
  4056dc:	ldrb	w1, [x25]
  4056e0:	cbz	w1, 4055f0 <__fxstatat@plt+0x3aa0>
  4056e4:	mov	x0, x22
  4056e8:	bl	401a30 <strchr@plt>
  4056ec:	cbz	x0, 4055f0 <__fxstatat@plt+0x3aa0>
  4056f0:	mov	w8, #0x1                   	// #1
  4056f4:	mov	w20, wzr
  4056f8:	str	x8, [sp, #8]
  4056fc:	cbnz	x22, 40564c <__fxstatat@plt+0x3afc>
  405700:	ldr	x8, [sp, #8]
  405704:	str	x8, [x19]
  405708:	b	4055f4 <__fxstatat@plt+0x3aa4>
  40570c:	mov	w0, w20
  405710:	b	40583c <__fxstatat@plt+0x3cec>
  405714:	mov	w1, #0x400                 	// #1024
  405718:	mov	w24, #0x1                   	// #1
  40571c:	b	405728 <__fxstatat@plt+0x3bd8>
  405720:	mov	w1, #0x3e8                 	// #1000
  405724:	mov	w24, #0x2                   	// #2
  405728:	sub	w8, w23, #0x42
  40572c:	cmp	w8, #0x35
  405730:	b.hi	405760 <__fxstatat@plt+0x3c10>  // b.pmore
  405734:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  405738:	add	x9, x9, #0x972
  40573c:	adr	x10, 405750 <__fxstatat@plt+0x3c00>
  405740:	ldrb	w11, [x9, x8]
  405744:	add	x10, x10, x11, lsl #2
  405748:	mov	w0, wzr
  40574c:	br	x10
  405750:	add	x0, sp, #0x8
  405754:	mov	w2, #0x3                   	// #3
  405758:	bl	405894 <__fxstatat@plt+0x3d44>
  40575c:	b	405808 <__fxstatat@plt+0x3cb8>
  405760:	ldr	x9, [sp, #8]
  405764:	mov	w8, wzr
  405768:	str	x9, [x19]
  40576c:	orr	w9, w20, #0x2
  405770:	b	405830 <__fxstatat@plt+0x3ce0>
  405774:	add	x0, sp, #0x8
  405778:	mov	w2, #0x1                   	// #1
  40577c:	bl	405894 <__fxstatat@plt+0x3d44>
  405780:	b	405808 <__fxstatat@plt+0x3cb8>
  405784:	add	x0, sp, #0x8
  405788:	mov	w2, #0x2                   	// #2
  40578c:	bl	405894 <__fxstatat@plt+0x3d44>
  405790:	b	405808 <__fxstatat@plt+0x3cb8>
  405794:	add	x0, sp, #0x8
  405798:	mov	w2, #0x4                   	// #4
  40579c:	bl	405894 <__fxstatat@plt+0x3d44>
  4057a0:	b	405808 <__fxstatat@plt+0x3cb8>
  4057a4:	add	x0, sp, #0x8
  4057a8:	mov	w1, #0x400                 	// #1024
  4057ac:	b	405804 <__fxstatat@plt+0x3cb4>
  4057b0:	add	x0, sp, #0x8
  4057b4:	mov	w2, #0x6                   	// #6
  4057b8:	bl	405894 <__fxstatat@plt+0x3d44>
  4057bc:	b	405808 <__fxstatat@plt+0x3cb8>
  4057c0:	add	x0, sp, #0x8
  4057c4:	mov	w2, #0x5                   	// #5
  4057c8:	bl	405894 <__fxstatat@plt+0x3d44>
  4057cc:	b	405808 <__fxstatat@plt+0x3cb8>
  4057d0:	add	x0, sp, #0x8
  4057d4:	mov	w2, #0x8                   	// #8
  4057d8:	bl	405894 <__fxstatat@plt+0x3d44>
  4057dc:	b	405808 <__fxstatat@plt+0x3cb8>
  4057e0:	add	x0, sp, #0x8
  4057e4:	mov	w2, #0x7                   	// #7
  4057e8:	bl	405894 <__fxstatat@plt+0x3d44>
  4057ec:	b	405808 <__fxstatat@plt+0x3cb8>
  4057f0:	add	x0, sp, #0x8
  4057f4:	mov	w1, #0x200                 	// #512
  4057f8:	b	405804 <__fxstatat@plt+0x3cb4>
  4057fc:	add	x0, sp, #0x8
  405800:	mov	w1, #0x2                   	// #2
  405804:	bl	40586c <__fxstatat@plt+0x3d1c>
  405808:	ldr	x8, [x21]
  40580c:	orr	w10, w0, w20
  405810:	orr	w11, w10, #0x2
  405814:	add	x9, x8, x24
  405818:	str	x9, [x21]
  40581c:	ldrb	w9, [x8, x24]
  405820:	mov	w8, #0x1                   	// #1
  405824:	cmp	w9, #0x0
  405828:	csel	w20, w10, w11, eq  // eq = none
  40582c:	mov	w9, #0x4                   	// #4
  405830:	mov	w0, w20
  405834:	mov	w20, w9
  405838:	cbz	w8, 4055f4 <__fxstatat@plt+0x3aa4>
  40583c:	ldr	x8, [sp, #8]
  405840:	mov	w20, w0
  405844:	str	x8, [x19]
  405848:	b	4055f4 <__fxstatat@plt+0x3aa4>
  40584c:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  405850:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405854:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  405858:	add	x0, x0, #0x9a8
  40585c:	add	x1, x1, #0x9ce
  405860:	add	x3, x3, #0x9de
  405864:	mov	w2, #0x54                  	// #84
  405868:	bl	401af0 <__assert_fail@plt>
  40586c:	ldr	x8, [x0]
  405870:	sxtw	x9, w1
  405874:	umulh	x10, x9, x8
  405878:	mul	x9, x8, x9
  40587c:	cmp	xzr, x10
  405880:	cset	w8, ne  // ne = any
  405884:	csinv	x9, x9, xzr, eq  // eq = none
  405888:	str	x9, [x0]
  40588c:	mov	w0, w8
  405890:	ret
  405894:	stp	x29, x30, [sp, #-48]!
  405898:	stp	x22, x21, [sp, #16]
  40589c:	stp	x20, x19, [sp, #32]
  4058a0:	mov	x29, sp
  4058a4:	cbz	w2, 4058d4 <__fxstatat@plt+0x3d84>
  4058a8:	mov	w19, w2
  4058ac:	mov	w20, w1
  4058b0:	mov	x21, x0
  4058b4:	mov	w22, wzr
  4058b8:	mov	x0, x21
  4058bc:	mov	w1, w20
  4058c0:	sub	w19, w19, #0x1
  4058c4:	bl	40586c <__fxstatat@plt+0x3d1c>
  4058c8:	orr	w22, w0, w22
  4058cc:	cbnz	w19, 4058b8 <__fxstatat@plt+0x3d68>
  4058d0:	b	4058d8 <__fxstatat@plt+0x3d88>
  4058d4:	mov	w22, wzr
  4058d8:	mov	w0, w22
  4058dc:	ldp	x20, x19, [sp, #32]
  4058e0:	ldp	x22, x21, [sp, #16]
  4058e4:	ldp	x29, x30, [sp], #48
  4058e8:	ret
  4058ec:	stp	x29, x30, [sp, #-16]!
  4058f0:	mov	x8, x1
  4058f4:	mov	w1, #0x1                   	// #1
  4058f8:	mov	w9, #0x1                   	// #1
  4058fc:	mov	x29, sp
  405900:	cbz	x0, 405934 <__fxstatat@plt+0x3de4>
  405904:	cbz	x8, 405934 <__fxstatat@plt+0x3de4>
  405908:	umulh	x10, x8, x0
  40590c:	mov	x1, x8
  405910:	mov	x9, x0
  405914:	cbz	x10, 405934 <__fxstatat@plt+0x3de4>
  405918:	bl	401b00 <__errno_location@plt>
  40591c:	mov	x8, x0
  405920:	mov	w9, #0xc                   	// #12
  405924:	mov	x0, xzr
  405928:	str	w9, [x8]
  40592c:	ldp	x29, x30, [sp], #16
  405930:	ret
  405934:	mov	x0, x9
  405938:	bl	4018e0 <calloc@plt>
  40593c:	ldp	x29, x30, [sp], #16
  405940:	ret
  405944:	stp	x29, x30, [sp, #-96]!
  405948:	cmp	w1, #0x1, lsl #12
  40594c:	stp	x28, x27, [sp, #16]
  405950:	stp	x26, x25, [sp, #32]
  405954:	stp	x24, x23, [sp, #48]
  405958:	stp	x22, x21, [sp, #64]
  40595c:	stp	x20, x19, [sp, #80]
  405960:	mov	x29, sp
  405964:	b.cs	405a28 <__fxstatat@plt+0x3ed8>  // b.hs, b.nlast
  405968:	mov	w8, #0x204                 	// #516
  40596c:	mov	w21, w1
  405970:	bics	wzr, w8, w1
  405974:	b.eq	405a28 <__fxstatat@plt+0x3ed8>  // b.none
  405978:	mov	w8, #0x12                  	// #18
  40597c:	tst	w21, w8
  405980:	b.eq	405a28 <__fxstatat@plt+0x3ed8>  // b.none
  405984:	mov	x23, x0
  405988:	mov	w0, #0x80                  	// #128
  40598c:	mov	x20, x2
  405990:	bl	401860 <malloc@plt>
  405994:	mov	x19, x0
  405998:	cbz	x0, 405a38 <__fxstatat@plt+0x3ee8>
  40599c:	and	w8, w21, #0xfffffdff
  4059a0:	tst	w21, #0x2
  4059a4:	orr	w8, w8, #0x4
  4059a8:	movi	v0.2d, #0x0
  4059ac:	csel	w8, w21, w8, eq  // eq = none
  4059b0:	stp	q0, q0, [x19, #64]
  4059b4:	str	w8, [x19, #72]
  4059b8:	mov	w8, #0xffffff9c            	// #-100
  4059bc:	mov	x0, x23
  4059c0:	stp	q0, q0, [x19, #96]
  4059c4:	stp	q0, q0, [x19, #32]
  4059c8:	stp	q0, q0, [x19]
  4059cc:	str	x20, [x19, #64]
  4059d0:	str	w8, [x19, #44]
  4059d4:	bl	405c6c <__fxstatat@plt+0x411c>
  4059d8:	cmp	x0, #0x1, lsl #12
  4059dc:	mov	w8, #0x1000                	// #4096
  4059e0:	csel	x1, x0, x8, hi  // hi = pmore
  4059e4:	mov	x0, x19
  4059e8:	bl	405cb8 <__fxstatat@plt+0x4168>
  4059ec:	tbz	w0, #0, 405c58 <__fxstatat@plt+0x4108>
  4059f0:	ldr	x8, [x23]
  4059f4:	cbz	x8, 405a58 <__fxstatat@plt+0x3f08>
  4059f8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4059fc:	add	x1, x1, #0xd18
  405a00:	mov	x0, x19
  405a04:	mov	x2, xzr
  405a08:	bl	405d34 <__fxstatat@plt+0x41e4>
  405a0c:	cbz	x0, 405c50 <__fxstatat@plt+0x4100>
  405a10:	mov	x22, x0
  405a14:	mov	x8, #0xffffffffffffffff    	// #-1
  405a18:	mov	w9, #0xffffffff            	// #-1
  405a1c:	str	x8, [x0, #88]
  405a20:	str	w9, [x0, #104]
  405a24:	b	405a5c <__fxstatat@plt+0x3f0c>
  405a28:	bl	401b00 <__errno_location@plt>
  405a2c:	mov	w8, #0x16                  	// #22
  405a30:	mov	x19, xzr
  405a34:	str	w8, [x0]
  405a38:	mov	x0, x19
  405a3c:	ldp	x20, x19, [sp, #80]
  405a40:	ldp	x22, x21, [sp, #64]
  405a44:	ldp	x24, x23, [sp, #48]
  405a48:	ldp	x26, x25, [sp, #32]
  405a4c:	ldp	x28, x27, [sp, #16]
  405a50:	ldp	x29, x30, [sp], #96
  405a54:	ret
  405a58:	mov	x22, xzr
  405a5c:	cbz	x20, 405a6c <__fxstatat@plt+0x3f1c>
  405a60:	ldrb	w8, [x19, #73]
  405a64:	ubfx	w8, w8, #2, #1
  405a68:	b	405a70 <__fxstatat@plt+0x3f20>
  405a6c:	mov	w8, #0x1                   	// #1
  405a70:	ldr	x26, [x23]
  405a74:	cbz	x26, 405b8c <__fxstatat@plt+0x403c>
  405a78:	mov	x24, xzr
  405a7c:	mov	x28, xzr
  405a80:	mov	x25, xzr
  405a84:	eor	w27, w8, #0x1
  405a88:	mov	x0, x26
  405a8c:	bl	401770 <strlen@plt>
  405a90:	mov	x2, x0
  405a94:	tbnz	w21, #11, 405ad0 <__fxstatat@plt+0x3f80>
  405a98:	cmp	x2, #0x3
  405a9c:	b.cc	405ad0 <__fxstatat@plt+0x3f80>  // b.lo, b.ul, b.last
  405aa0:	add	x8, x2, x26
  405aa4:	ldurb	w8, [x8, #-1]
  405aa8:	cmp	w8, #0x2f
  405aac:	b.ne	405ad0 <__fxstatat@plt+0x3f80>  // b.any
  405ab0:	sub	x8, x26, #0x2
  405ab4:	ldrb	w9, [x8, x2]
  405ab8:	cmp	w9, #0x2f
  405abc:	b.ne	405ad0 <__fxstatat@plt+0x3f80>  // b.any
  405ac0:	sub	x2, x2, #0x1
  405ac4:	cmp	x2, #0x1
  405ac8:	b.hi	405ab4 <__fxstatat@plt+0x3f64>  // b.pmore
  405acc:	mov	w2, #0x1                   	// #1
  405ad0:	mov	x0, x19
  405ad4:	mov	x1, x26
  405ad8:	bl	405d34 <__fxstatat@plt+0x41e4>
  405adc:	cbz	x0, 405b30 <__fxstatat@plt+0x3fe0>
  405ae0:	cmp	x24, #0x0
  405ae4:	cset	w9, eq  // eq = none
  405ae8:	mov	x26, x0
  405aec:	add	x8, x0, #0xf8
  405af0:	orr	w9, w27, w9
  405af4:	str	xzr, [x0, #88]
  405af8:	str	x22, [x0, #8]
  405afc:	str	x8, [x0, #48]
  405b00:	tbnz	w9, #0, 405b3c <__fxstatat@plt+0x3fec>
  405b04:	mov	w8, #0xb                   	// #11
  405b08:	mov	w1, #0x1                   	// #1
  405b0c:	mov	x0, x26
  405b10:	strh	w8, [x26, #108]
  405b14:	bl	405dbc <__fxstatat@plt+0x426c>
  405b18:	cbz	x20, 405b54 <__fxstatat@plt+0x4004>
  405b1c:	mov	w8, wzr
  405b20:	str	x24, [x26, #16]
  405b24:	mov	x24, x26
  405b28:	cbz	w8, 405b7c <__fxstatat@plt+0x402c>
  405b2c:	b	405c38 <__fxstatat@plt+0x40e8>
  405b30:	mov	w8, #0x9                   	// #9
  405b34:	cbz	w8, 405b7c <__fxstatat@plt+0x402c>
  405b38:	b	405c38 <__fxstatat@plt+0x40e8>
  405b3c:	mov	x0, x19
  405b40:	mov	x1, x26
  405b44:	mov	w2, wzr
  405b48:	bl	405dec <__fxstatat@plt+0x429c>
  405b4c:	strh	w0, [x26, #108]
  405b50:	cbnz	x20, 405b1c <__fxstatat@plt+0x3fcc>
  405b54:	mov	w8, wzr
  405b58:	str	xzr, [x26, #16]
  405b5c:	cbz	x24, 405b70 <__fxstatat@plt+0x4020>
  405b60:	str	x26, [x28, #16]
  405b64:	mov	x28, x26
  405b68:	cbz	w8, 405b7c <__fxstatat@plt+0x402c>
  405b6c:	b	405c38 <__fxstatat@plt+0x40e8>
  405b70:	mov	x28, x26
  405b74:	mov	x24, x26
  405b78:	cbnz	w8, 405c38 <__fxstatat@plt+0x40e8>
  405b7c:	ldr	x26, [x23, #8]!
  405b80:	add	x25, x25, #0x1
  405b84:	cbnz	x26, 405a88 <__fxstatat@plt+0x3f38>
  405b88:	b	405b94 <__fxstatat@plt+0x4044>
  405b8c:	mov	x25, xzr
  405b90:	mov	x24, xzr
  405b94:	cbz	x20, 405bb4 <__fxstatat@plt+0x4064>
  405b98:	cmp	x25, #0x2
  405b9c:	b.cc	405bb4 <__fxstatat@plt+0x4064>  // b.lo, b.ul, b.last
  405ba0:	mov	x0, x19
  405ba4:	mov	x1, x24
  405ba8:	mov	x2, x25
  405bac:	bl	405f74 <__fxstatat@plt+0x4424>
  405bb0:	mov	x24, x0
  405bb4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  405bb8:	add	x1, x1, #0xd18
  405bbc:	mov	x0, x19
  405bc0:	mov	x2, xzr
  405bc4:	bl	405d34 <__fxstatat@plt+0x41e4>
  405bc8:	str	x0, [x19]
  405bcc:	cbz	x0, 405c40 <__fxstatat@plt+0x40f0>
  405bd0:	str	x24, [x0, #16]
  405bd4:	ldr	x8, [x19]
  405bd8:	mov	w9, #0x9                   	// #9
  405bdc:	mov	w10, #0x1                   	// #1
  405be0:	mov	x0, x19
  405be4:	strh	w9, [x8, #108]
  405be8:	str	x10, [x8, #88]
  405bec:	bl	40604c <__fxstatat@plt+0x44fc>
  405bf0:	tbz	w0, #0, 405c40 <__fxstatat@plt+0x40f0>
  405bf4:	ldrh	w8, [x19, #72]
  405bf8:	mov	w9, #0x204                 	// #516
  405bfc:	tst	w8, w9
  405c00:	b.ne	405c28 <__fxstatat@plt+0x40d8>  // b.any
  405c04:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405c08:	add	x1, x1, #0xa71
  405c0c:	mov	x0, x19
  405c10:	bl	4060c0 <__fxstatat@plt+0x4570>
  405c14:	str	w0, [x19, #40]
  405c18:	tbz	w0, #31, 405c28 <__fxstatat@plt+0x40d8>
  405c1c:	ldr	w8, [x19, #72]
  405c20:	orr	w8, w8, #0x4
  405c24:	str	w8, [x19, #72]
  405c28:	add	x0, x19, #0x60
  405c2c:	mov	w1, #0xffffffff            	// #-1
  405c30:	bl	408bf4 <__fxstatat@plt+0x70a4>
  405c34:	b	405a38 <__fxstatat@plt+0x3ee8>
  405c38:	cmp	w8, #0x9
  405c3c:	b.ne	405c68 <__fxstatat@plt+0x4118>  // b.any
  405c40:	mov	x0, x24
  405c44:	bl	406104 <__fxstatat@plt+0x45b4>
  405c48:	mov	x0, x22
  405c4c:	bl	401a00 <free@plt>
  405c50:	ldr	x0, [x19, #32]
  405c54:	bl	401a00 <free@plt>
  405c58:	mov	x0, x19
  405c5c:	bl	401a00 <free@plt>
  405c60:	mov	x19, xzr
  405c64:	b	405a38 <__fxstatat@plt+0x3ee8>
  405c68:	b	405a38 <__fxstatat@plt+0x3ee8>
  405c6c:	stp	x29, x30, [sp, #-32]!
  405c70:	stp	x20, x19, [sp, #16]
  405c74:	ldr	x8, [x0]
  405c78:	mov	x29, sp
  405c7c:	cbz	x8, 405ca8 <__fxstatat@plt+0x4158>
  405c80:	mov	x19, xzr
  405c84:	add	x20, x0, #0x8
  405c88:	mov	x0, x8
  405c8c:	bl	401770 <strlen@plt>
  405c90:	ldr	x8, [x20], #8
  405c94:	cmp	x0, x19
  405c98:	csel	x19, x0, x19, hi  // hi = pmore
  405c9c:	cbnz	x8, 405c88 <__fxstatat@plt+0x4138>
  405ca0:	add	x0, x19, #0x1
  405ca4:	b	405cac <__fxstatat@plt+0x415c>
  405ca8:	mov	w0, #0x1                   	// #1
  405cac:	ldp	x20, x19, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-32]!
  405cbc:	ldr	x8, [x0, #48]
  405cc0:	add	x9, x1, #0x100
  405cc4:	str	x19, [sp, #16]
  405cc8:	mov	x19, x0
  405ccc:	adds	x1, x9, x8
  405cd0:	mov	x29, sp
  405cd4:	b.cc	405cfc <__fxstatat@plt+0x41ac>  // b.lo, b.ul, b.last
  405cd8:	ldr	x0, [x19, #32]
  405cdc:	bl	401a00 <free@plt>
  405ce0:	str	xzr, [x19, #32]
  405ce4:	bl	401b00 <__errno_location@plt>
  405ce8:	mov	x8, x0
  405cec:	mov	w9, #0x24                  	// #36
  405cf0:	mov	w0, wzr
  405cf4:	str	w9, [x8]
  405cf8:	b	405d28 <__fxstatat@plt+0x41d8>
  405cfc:	ldr	x0, [x19, #32]
  405d00:	str	x1, [x19, #48]
  405d04:	bl	401910 <realloc@plt>
  405d08:	cbz	x0, 405d18 <__fxstatat@plt+0x41c8>
  405d0c:	str	x0, [x19, #32]
  405d10:	mov	w0, #0x1                   	// #1
  405d14:	b	405d28 <__fxstatat@plt+0x41d8>
  405d18:	ldr	x0, [x19, #32]
  405d1c:	bl	401a00 <free@plt>
  405d20:	mov	w0, wzr
  405d24:	str	xzr, [x19, #32]
  405d28:	ldr	x19, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-64]!
  405d38:	add	x8, x2, #0x100
  405d3c:	stp	x20, x19, [sp, #48]
  405d40:	mov	x20, x0
  405d44:	and	x0, x8, #0xfffffffffffffff8
  405d48:	str	x23, [sp, #16]
  405d4c:	stp	x22, x21, [sp, #32]
  405d50:	mov	x29, sp
  405d54:	mov	x21, x2
  405d58:	mov	x22, x1
  405d5c:	bl	401860 <malloc@plt>
  405d60:	mov	x19, x0
  405d64:	cbz	x0, 405da4 <__fxstatat@plt+0x4254>
  405d68:	add	x23, x19, #0xf8
  405d6c:	mov	x0, x23
  405d70:	mov	x1, x22
  405d74:	mov	x2, x21
  405d78:	bl	401730 <memcpy@plt>
  405d7c:	strb	wzr, [x23, x21]
  405d80:	str	x21, [x19, #96]
  405d84:	str	x20, [x19, #80]
  405d88:	ldr	x9, [x20, #32]
  405d8c:	mov	w8, #0x30000               	// #196608
  405d90:	str	wzr, [x19, #64]
  405d94:	stur	w8, [x19, #110]
  405d98:	stp	xzr, xzr, [x19, #24]
  405d9c:	str	x9, [x19, #56]
  405da0:	str	xzr, [x19, #40]
  405da4:	mov	x0, x19
  405da8:	ldp	x20, x19, [sp, #48]
  405dac:	ldp	x22, x21, [sp, #32]
  405db0:	ldr	x23, [sp, #16]
  405db4:	ldp	x29, x30, [sp], #64
  405db8:	ret
  405dbc:	stp	x29, x30, [sp, #-16]!
  405dc0:	ldrh	w8, [x0, #108]
  405dc4:	mov	x29, sp
  405dc8:	cmp	w8, #0xb
  405dcc:	b.ne	405de8 <__fxstatat@plt+0x4298>  // b.any
  405dd0:	tst	w1, #0x1
  405dd4:	mov	w8, #0x1                   	// #1
  405dd8:	cinc	x8, x8, ne  // ne = any
  405ddc:	str	x8, [x0, #168]
  405de0:	ldp	x29, x30, [sp], #16
  405de4:	ret
  405de8:	bl	401970 <abort@plt>
  405dec:	stp	x29, x30, [sp, #-48]!
  405df0:	stp	x20, x19, [sp, #32]
  405df4:	ldr	x8, [x1, #88]
  405df8:	str	x21, [sp, #16]
  405dfc:	mov	x19, x1
  405e00:	mov	x21, x0
  405e04:	mov	x29, sp
  405e08:	cbz	x8, 405e18 <__fxstatat@plt+0x42c8>
  405e0c:	add	x20, x19, #0x78
  405e10:	tbz	w2, #0, 405e2c <__fxstatat@plt+0x42dc>
  405e14:	b	405e58 <__fxstatat@plt+0x4308>
  405e18:	ldrb	w8, [x21, #72]
  405e1c:	and	w8, w8, #0x1
  405e20:	orr	w2, w8, w2
  405e24:	add	x20, x19, #0x78
  405e28:	tbnz	w2, #0, 405e58 <__fxstatat@plt+0x4308>
  405e2c:	ldr	w8, [x21, #72]
  405e30:	tbnz	w8, #1, 405e58 <__fxstatat@plt+0x4308>
  405e34:	ldr	w0, [x21, #44]
  405e38:	ldr	x1, [x19, #48]
  405e3c:	mov	w3, #0x100                 	// #256
  405e40:	mov	x2, x20
  405e44:	bl	409478 <__fxstatat@plt+0x7928>
  405e48:	cbz	w0, 405ebc <__fxstatat@plt+0x436c>
  405e4c:	bl	401b00 <__errno_location@plt>
  405e50:	mov	x21, x0
  405e54:	b	405e8c <__fxstatat@plt+0x433c>
  405e58:	ldr	x0, [x19, #48]
  405e5c:	mov	x1, x20
  405e60:	bl	409448 <__fxstatat@plt+0x78f8>
  405e64:	cbz	w0, 405ebc <__fxstatat@plt+0x436c>
  405e68:	bl	401b00 <__errno_location@plt>
  405e6c:	ldr	w8, [x0]
  405e70:	mov	x21, x0
  405e74:	cmp	w8, #0x2
  405e78:	b.ne	405e8c <__fxstatat@plt+0x433c>  // b.any
  405e7c:	ldr	x0, [x19, #48]
  405e80:	mov	x1, x20
  405e84:	bl	409468 <__fxstatat@plt+0x7918>
  405e88:	cbz	w0, 405f54 <__fxstatat@plt+0x4404>
  405e8c:	ldr	w8, [x21]
  405e90:	movi	v0.2d, #0x0
  405e94:	mov	w0, #0xa                   	// #10
  405e98:	str	w8, [x19, #64]
  405e9c:	stp	q0, q0, [x20, #96]
  405ea0:	stp	q0, q0, [x20, #64]
  405ea4:	stp	q0, q0, [x20, #32]
  405ea8:	stp	q0, q0, [x20]
  405eac:	ldp	x20, x19, [sp, #32]
  405eb0:	ldr	x21, [sp, #16]
  405eb4:	ldp	x29, x30, [sp], #48
  405eb8:	ret
  405ebc:	ldr	w8, [x19, #136]
  405ec0:	and	w8, w8, #0xf000
  405ec4:	cmp	w8, #0xa, lsl #12
  405ec8:	b.eq	405f08 <__fxstatat@plt+0x43b8>  // b.none
  405ecc:	cmp	w8, #0x8, lsl #12
  405ed0:	b.eq	405f10 <__fxstatat@plt+0x43c0>  // b.none
  405ed4:	cmp	w8, #0x4, lsl #12
  405ed8:	b.ne	405f18 <__fxstatat@plt+0x43c8>  // b.any
  405edc:	ldr	w8, [x19, #140]
  405ee0:	cmp	w8, #0x2
  405ee4:	b.cc	405f20 <__fxstatat@plt+0x43d0>  // b.lo, b.ul, b.last
  405ee8:	ldr	x9, [x19, #88]
  405eec:	cmp	x9, #0x1
  405ef0:	b.lt	405f20 <__fxstatat@plt+0x43d0>  // b.tstop
  405ef4:	ldr	w9, [x21, #72]
  405ef8:	mov	w10, #0x2                   	// #2
  405efc:	bic	w9, w10, w9, lsr #4
  405f00:	sub	w8, w8, w9
  405f04:	b	405f24 <__fxstatat@plt+0x43d4>
  405f08:	mov	w0, #0xc                   	// #12
  405f0c:	b	405eac <__fxstatat@plt+0x435c>
  405f10:	mov	w0, #0x8                   	// #8
  405f14:	b	405eac <__fxstatat@plt+0x435c>
  405f18:	mov	w0, #0x3                   	// #3
  405f1c:	b	405eac <__fxstatat@plt+0x435c>
  405f20:	mov	w8, #0xffffffff            	// #-1
  405f24:	ldrb	w9, [x19, #248]
  405f28:	str	w8, [x19, #104]
  405f2c:	cmp	w9, #0x2e
  405f30:	b.ne	405f4c <__fxstatat@plt+0x43fc>  // b.any
  405f34:	ldrb	w8, [x19, #249]
  405f38:	cbz	w8, 405f60 <__fxstatat@plt+0x4410>
  405f3c:	cmp	w8, #0x2e
  405f40:	b.ne	405f4c <__fxstatat@plt+0x43fc>  // b.any
  405f44:	ldrb	w8, [x19, #250]
  405f48:	cbz	w8, 405f60 <__fxstatat@plt+0x4410>
  405f4c:	mov	w0, #0x1                   	// #1
  405f50:	b	405eac <__fxstatat@plt+0x435c>
  405f54:	str	wzr, [x21]
  405f58:	mov	w0, #0xd                   	// #13
  405f5c:	b	405eac <__fxstatat@plt+0x435c>
  405f60:	ldr	x8, [x19, #88]
  405f64:	cmp	x8, #0x0
  405f68:	mov	w8, #0x5                   	// #5
  405f6c:	csinc	w0, w8, wzr, ne  // ne = any
  405f70:	b	405eac <__fxstatat@plt+0x435c>
  405f74:	stp	x29, x30, [sp, #-48]!
  405f78:	stp	x22, x21, [sp, #16]
  405f7c:	stp	x20, x19, [sp, #32]
  405f80:	ldp	x8, x22, [x0, #56]
  405f84:	mov	x20, x0
  405f88:	mov	x21, x2
  405f8c:	mov	x19, x1
  405f90:	cmp	x8, x2
  405f94:	mov	x29, sp
  405f98:	b.cs	405fc0 <__fxstatat@plt+0x4470>  // b.hs, b.nlast
  405f9c:	add	x8, x21, #0x28
  405fa0:	lsr	x9, x8, #61
  405fa4:	str	x8, [x20, #56]
  405fa8:	cbnz	x9, 406018 <__fxstatat@plt+0x44c8>
  405fac:	ldr	x0, [x20, #16]
  405fb0:	lsl	x1, x8, #3
  405fb4:	bl	401910 <realloc@plt>
  405fb8:	cbz	x0, 406018 <__fxstatat@plt+0x44c8>
  405fbc:	str	x0, [x20, #16]
  405fc0:	cbz	x19, 405fd4 <__fxstatat@plt+0x4484>
  405fc4:	ldr	x8, [x20, #16]
  405fc8:	str	x19, [x8], #8
  405fcc:	ldr	x19, [x19, #16]
  405fd0:	cbnz	x19, 405fc8 <__fxstatat@plt+0x4478>
  405fd4:	ldr	x0, [x20, #16]
  405fd8:	mov	w2, #0x8                   	// #8
  405fdc:	mov	x1, x21
  405fe0:	mov	x3, x22
  405fe4:	bl	4017e0 <qsort@plt>
  405fe8:	ldr	x10, [x20, #16]
  405fec:	subs	x9, x21, #0x1
  405ff0:	ldr	x19, [x10]
  405ff4:	b.eq	40602c <__fxstatat@plt+0x44dc>  // b.none
  405ff8:	mov	x8, x10
  405ffc:	ldr	x11, [x8, #8]!
  406000:	ldr	x10, [x10]
  406004:	subs	x9, x9, #0x1
  406008:	str	x11, [x10, #16]
  40600c:	mov	x10, x8
  406010:	b.ne	405ffc <__fxstatat@plt+0x44ac>  // b.any
  406014:	b	406030 <__fxstatat@plt+0x44e0>
  406018:	ldr	x0, [x20, #16]
  40601c:	bl	401a00 <free@plt>
  406020:	str	xzr, [x20, #16]
  406024:	str	xzr, [x20, #56]
  406028:	b	406038 <__fxstatat@plt+0x44e8>
  40602c:	mov	x8, x10
  406030:	ldr	x8, [x8]
  406034:	str	xzr, [x8, #16]
  406038:	mov	x0, x19
  40603c:	ldp	x20, x19, [sp, #32]
  406040:	ldp	x22, x21, [sp, #16]
  406044:	ldp	x29, x30, [sp], #48
  406048:	ret
  40604c:	stp	x29, x30, [sp, #-32]!
  406050:	ldrh	w8, [x0, #72]
  406054:	mov	w9, #0x102                 	// #258
  406058:	str	x19, [sp, #16]
  40605c:	mov	x19, x0
  406060:	tst	w8, w9
  406064:	mov	x29, sp
  406068:	b.eq	40609c <__fxstatat@plt+0x454c>  // b.none
  40606c:	adrp	x2, 407000 <__fxstatat@plt+0x54b0>
  406070:	adrp	x3, 407000 <__fxstatat@plt+0x54b0>
  406074:	adrp	x4, 401000 <mbrtowc@plt-0x720>
  406078:	add	x2, x2, #0x658
  40607c:	add	x3, x3, #0x668
  406080:	add	x4, x4, #0xa00
  406084:	mov	w0, #0x1f                  	// #31
  406088:	mov	x1, xzr
  40608c:	bl	4081c0 <__fxstatat@plt+0x6670>
  406090:	str	x0, [x19, #88]
  406094:	cbnz	x0, 4060b0 <__fxstatat@plt+0x4560>
  406098:	b	4060b4 <__fxstatat@plt+0x4564>
  40609c:	mov	w0, #0x20                  	// #32
  4060a0:	bl	401860 <malloc@plt>
  4060a4:	str	x0, [x19, #88]
  4060a8:	cbz	x0, 4060b4 <__fxstatat@plt+0x4564>
  4060ac:	bl	407b6c <__fxstatat@plt+0x601c>
  4060b0:	mov	w0, #0x1                   	// #1
  4060b4:	ldr	x19, [sp, #16]
  4060b8:	ldp	x29, x30, [sp], #32
  4060bc:	ret
  4060c0:	stp	x29, x30, [sp, #-16]!
  4060c4:	ldr	w8, [x0, #72]
  4060c8:	mov	w2, #0x4900                	// #18688
  4060cc:	movk	w2, #0x8, lsl #16
  4060d0:	mov	x29, sp
  4060d4:	lsr	w9, w8, #4
  4060d8:	bfi	w2, w9, #15, #1
  4060dc:	tbnz	w8, #9, 4060f4 <__fxstatat@plt+0x45a4>
  4060e0:	mov	x0, x1
  4060e4:	mov	w1, w2
  4060e8:	bl	407c50 <__fxstatat@plt+0x6100>
  4060ec:	ldp	x29, x30, [sp], #16
  4060f0:	ret
  4060f4:	ldr	w0, [x0, #44]
  4060f8:	bl	408d04 <__fxstatat@plt+0x71b4>
  4060fc:	ldp	x29, x30, [sp], #16
  406100:	ret
  406104:	stp	x29, x30, [sp, #-32]!
  406108:	stp	x20, x19, [sp, #16]
  40610c:	mov	x29, sp
  406110:	cbz	x0, 40613c <__fxstatat@plt+0x45ec>
  406114:	mov	x19, x0
  406118:	b	40612c <__fxstatat@plt+0x45dc>
  40611c:	mov	x0, x19
  406120:	bl	401a00 <free@plt>
  406124:	mov	x19, x20
  406128:	cbz	x20, 40613c <__fxstatat@plt+0x45ec>
  40612c:	ldp	x20, x0, [x19, #16]
  406130:	cbz	x0, 40611c <__fxstatat@plt+0x45cc>
  406134:	bl	401920 <closedir@plt>
  406138:	b	40611c <__fxstatat@plt+0x45cc>
  40613c:	ldp	x20, x19, [sp, #16]
  406140:	ldp	x29, x30, [sp], #32
  406144:	ret
  406148:	stp	x29, x30, [sp, #-32]!
  40614c:	stp	x20, x19, [sp, #16]
  406150:	mov	x19, x0
  406154:	ldr	x0, [x0]
  406158:	mov	x29, sp
  40615c:	cbz	x0, 406174 <__fxstatat@plt+0x4624>
  406160:	ldr	x8, [x0, #88]
  406164:	tbz	x8, #63, 4061c4 <__fxstatat@plt+0x4674>
  406168:	mov	x20, x0
  40616c:	mov	x0, x20
  406170:	bl	401a00 <free@plt>
  406174:	ldr	x0, [x19, #8]
  406178:	cbz	x0, 406180 <__fxstatat@plt+0x4630>
  40617c:	bl	406104 <__fxstatat@plt+0x45b4>
  406180:	ldr	x0, [x19, #16]
  406184:	bl	401a00 <free@plt>
  406188:	ldr	x0, [x19, #32]
  40618c:	bl	401a00 <free@plt>
  406190:	ldr	w8, [x19, #72]
  406194:	tbnz	w8, #9, 4061d4 <__fxstatat@plt+0x4684>
  406198:	tbnz	w8, #2, 4061e4 <__fxstatat@plt+0x4694>
  40619c:	ldr	w0, [x19, #40]
  4061a0:	bl	4017a0 <fchdir@plt>
  4061a4:	cbz	w0, 4061ec <__fxstatat@plt+0x469c>
  4061a8:	bl	401b00 <__errno_location@plt>
  4061ac:	ldr	w20, [x0]
  4061b0:	b	4061f0 <__fxstatat@plt+0x46a0>
  4061b4:	bl	401a00 <free@plt>
  4061b8:	ldr	x8, [x20, #88]
  4061bc:	mov	x0, x20
  4061c0:	tbnz	x8, #63, 40616c <__fxstatat@plt+0x461c>
  4061c4:	ldr	x20, [x0, #16]
  4061c8:	cbnz	x20, 4061b4 <__fxstatat@plt+0x4664>
  4061cc:	ldr	x20, [x0, #8]
  4061d0:	b	4061b4 <__fxstatat@plt+0x4664>
  4061d4:	ldr	w0, [x19, #44]
  4061d8:	tbnz	w0, #31, 4061e4 <__fxstatat@plt+0x4694>
  4061dc:	bl	401930 <close@plt>
  4061e0:	cbnz	w0, 406200 <__fxstatat@plt+0x46b0>
  4061e4:	mov	w20, wzr
  4061e8:	b	406208 <__fxstatat@plt+0x46b8>
  4061ec:	mov	w20, wzr
  4061f0:	ldr	w0, [x19, #40]
  4061f4:	bl	401930 <close@plt>
  4061f8:	cbnz	w20, 406208 <__fxstatat@plt+0x46b8>
  4061fc:	cbz	w0, 406208 <__fxstatat@plt+0x46b8>
  406200:	bl	401b00 <__errno_location@plt>
  406204:	ldr	w20, [x0]
  406208:	add	x0, x19, #0x60
  40620c:	bl	406250 <__fxstatat@plt+0x4700>
  406210:	ldr	x0, [x19, #80]
  406214:	cbz	x0, 40621c <__fxstatat@plt+0x46cc>
  406218:	bl	408474 <__fxstatat@plt+0x6924>
  40621c:	mov	x0, x19
  406220:	bl	406290 <__fxstatat@plt+0x4740>
  406224:	mov	x0, x19
  406228:	bl	401a00 <free@plt>
  40622c:	cbz	w20, 406240 <__fxstatat@plt+0x46f0>
  406230:	bl	401b00 <__errno_location@plt>
  406234:	str	w20, [x0]
  406238:	mov	w0, #0xffffffff            	// #-1
  40623c:	b	406244 <__fxstatat@plt+0x46f4>
  406240:	mov	w0, wzr
  406244:	ldp	x20, x19, [sp, #16]
  406248:	ldp	x29, x30, [sp], #32
  40624c:	ret
  406250:	stp	x29, x30, [sp, #-32]!
  406254:	str	x19, [sp, #16]
  406258:	mov	x19, x0
  40625c:	mov	x29, sp
  406260:	b	406268 <__fxstatat@plt+0x4718>
  406264:	mov	x0, x19
  406268:	bl	408c1c <__fxstatat@plt+0x70cc>
  40626c:	tbnz	w0, #0, 406284 <__fxstatat@plt+0x4734>
  406270:	mov	x0, x19
  406274:	bl	408c6c <__fxstatat@plt+0x711c>
  406278:	tbnz	w0, #31, 406264 <__fxstatat@plt+0x4714>
  40627c:	bl	401930 <close@plt>
  406280:	b	406264 <__fxstatat@plt+0x4714>
  406284:	ldr	x19, [sp, #16]
  406288:	ldp	x29, x30, [sp], #32
  40628c:	ret
  406290:	stp	x29, x30, [sp, #-16]!
  406294:	ldrh	w8, [x0, #72]
  406298:	mov	w9, #0x102                 	// #258
  40629c:	mov	x29, sp
  4062a0:	tst	w8, w9
  4062a4:	b.eq	4062bc <__fxstatat@plt+0x476c>  // b.none
  4062a8:	ldr	x0, [x0, #88]
  4062ac:	cbz	x0, 4062c4 <__fxstatat@plt+0x4774>
  4062b0:	bl	408474 <__fxstatat@plt+0x6924>
  4062b4:	ldp	x29, x30, [sp], #16
  4062b8:	ret
  4062bc:	ldr	x0, [x0, #88]
  4062c0:	bl	401a00 <free@plt>
  4062c4:	ldp	x29, x30, [sp], #16
  4062c8:	ret
  4062cc:	stp	x29, x30, [sp, #-48]!
  4062d0:	stp	x20, x19, [sp, #32]
  4062d4:	ldr	x20, [x0]
  4062d8:	str	x21, [sp, #16]
  4062dc:	mov	x29, sp
  4062e0:	cbz	x20, 406648 <__fxstatat@plt+0x4af8>
  4062e4:	ldr	w8, [x0, #72]
  4062e8:	mov	x19, x0
  4062ec:	tbnz	w8, #13, 406644 <__fxstatat@plt+0x4af4>
  4062f0:	ldrh	w9, [x20, #112]
  4062f4:	mov	w10, #0x3                   	// #3
  4062f8:	strh	w10, [x20, #112]
  4062fc:	cmp	w9, #0x2
  406300:	b.eq	406324 <__fxstatat@plt+0x47d4>  // b.none
  406304:	cmp	w9, #0x1
  406308:	b.ne	406384 <__fxstatat@plt+0x4834>  // b.any
  40630c:	mov	x0, x19
  406310:	mov	x1, x20
  406314:	mov	w2, wzr
  406318:	bl	405dec <__fxstatat@plt+0x429c>
  40631c:	strh	w0, [x20, #108]
  406320:	b	406648 <__fxstatat@plt+0x4af8>
  406324:	ldrh	w10, [x20, #108]
  406328:	and	w10, w10, #0xfffe
  40632c:	cmp	w10, #0xc
  406330:	b.ne	406384 <__fxstatat@plt+0x4834>  // b.any
  406334:	mov	w2, #0x1                   	// #1
  406338:	mov	x0, x19
  40633c:	mov	x1, x20
  406340:	bl	405dec <__fxstatat@plt+0x429c>
  406344:	and	w8, w0, #0xffff
  406348:	cmp	w8, #0x1
  40634c:	strh	w0, [x20, #108]
  406350:	b.ne	406718 <__fxstatat@plt+0x4bc8>  // b.any
  406354:	ldrb	w8, [x19, #72]
  406358:	tbnz	w8, #2, 406718 <__fxstatat@plt+0x4bc8>
  40635c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  406360:	add	x1, x1, #0xa71
  406364:	mov	x0, x19
  406368:	bl	4060c0 <__fxstatat@plt+0x4570>
  40636c:	str	w0, [x20, #68]
  406370:	tbnz	w0, #31, 40657c <__fxstatat@plt+0x4a2c>
  406374:	ldrh	w8, [x20, #110]
  406378:	orr	w8, w8, #0x2
  40637c:	strh	w8, [x20, #110]
  406380:	b	406718 <__fxstatat@plt+0x4bc8>
  406384:	ldrh	w10, [x20, #108]
  406388:	cmp	w10, #0x1
  40638c:	b.ne	4063d0 <__fxstatat@plt+0x4880>  // b.any
  406390:	cmp	w9, #0x4
  406394:	b.ne	406464 <__fxstatat@plt+0x4914>  // b.any
  406398:	ldrb	w8, [x20, #110]
  40639c:	tbz	w8, #1, 4063a8 <__fxstatat@plt+0x4858>
  4063a0:	ldr	w0, [x20, #68]
  4063a4:	bl	401930 <close@plt>
  4063a8:	ldr	x0, [x19, #8]
  4063ac:	cbz	x0, 4063b8 <__fxstatat@plt+0x4868>
  4063b0:	bl	406104 <__fxstatat@plt+0x45b4>
  4063b4:	str	xzr, [x19, #8]
  4063b8:	mov	w8, #0x6                   	// #6
  4063bc:	strh	w8, [x20, #108]
  4063c0:	mov	x0, x19
  4063c4:	mov	x1, x20
  4063c8:	bl	406848 <__fxstatat@plt+0x4cf8>
  4063cc:	b	406648 <__fxstatat@plt+0x4af8>
  4063d0:	ldr	x21, [x20, #16]
  4063d4:	cbnz	x21, 4063e8 <__fxstatat@plt+0x4898>
  4063d8:	ldr	x8, [x20, #8]
  4063dc:	ldr	x9, [x8, #24]
  4063e0:	cbnz	x9, 40650c <__fxstatat@plt+0x49bc>
  4063e4:	cbz	x21, 40659c <__fxstatat@plt+0x4a4c>
  4063e8:	mov	x0, x20
  4063ec:	str	x21, [x19]
  4063f0:	bl	401a00 <free@plt>
  4063f4:	ldr	x8, [x21, #88]
  4063f8:	cbz	x8, 4064ec <__fxstatat@plt+0x499c>
  4063fc:	ldrh	w8, [x21, #112]
  406400:	mov	x20, x21
  406404:	cmp	w8, #0x4
  406408:	b.eq	4063d0 <__fxstatat@plt+0x4880>  // b.none
  40640c:	cmp	w8, #0x2
  406410:	b.ne	4066d8 <__fxstatat@plt+0x4b88>  // b.any
  406414:	mov	w2, #0x1                   	// #1
  406418:	mov	x0, x19
  40641c:	mov	x1, x21
  406420:	bl	405dec <__fxstatat@plt+0x429c>
  406424:	and	w8, w0, #0xffff
  406428:	cmp	w8, #0x1
  40642c:	strh	w0, [x21, #108]
  406430:	b.ne	4066d0 <__fxstatat@plt+0x4b80>  // b.any
  406434:	ldrb	w8, [x19, #72]
  406438:	tbnz	w8, #2, 4066d0 <__fxstatat@plt+0x4b80>
  40643c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  406440:	add	x1, x1, #0xa71
  406444:	mov	x0, x19
  406448:	bl	4060c0 <__fxstatat@plt+0x4570>
  40644c:	str	w0, [x21, #68]
  406450:	tbnz	w0, #31, 4066bc <__fxstatat@plt+0x4b6c>
  406454:	ldrh	w8, [x21, #110]
  406458:	orr	w8, w8, #0x2
  40645c:	strh	w8, [x21, #110]
  406460:	b	4066d0 <__fxstatat@plt+0x4b80>
  406464:	tbz	w8, #6, 406478 <__fxstatat@plt+0x4928>
  406468:	ldr	x9, [x20, #120]
  40646c:	ldr	x10, [x19, #24]
  406470:	cmp	x9, x10
  406474:	b.ne	406398 <__fxstatat@plt+0x4848>  // b.any
  406478:	tbz	w8, #12, 406494 <__fxstatat@plt+0x4944>
  40647c:	ldr	x0, [x19, #8]
  406480:	cbz	x0, 406494 <__fxstatat@plt+0x4944>
  406484:	and	w8, w8, #0xffffefff
  406488:	str	w8, [x19, #72]
  40648c:	bl	406104 <__fxstatat@plt+0x45b4>
  406490:	str	xzr, [x19, #8]
  406494:	ldr	x8, [x19, #8]
  406498:	cbz	x8, 40653c <__fxstatat@plt+0x49ec>
  40649c:	ldr	x3, [x20, #48]
  4064a0:	mov	w2, #0xffffffff            	// #-1
  4064a4:	mov	x0, x19
  4064a8:	mov	x1, x20
  4064ac:	bl	4068ec <__fxstatat@plt+0x4d9c>
  4064b0:	cbz	w0, 406550 <__fxstatat@plt+0x4a00>
  4064b4:	bl	401b00 <__errno_location@plt>
  4064b8:	ldr	w8, [x0]
  4064bc:	ldrh	w9, [x20, #110]
  4064c0:	str	w8, [x20, #64]
  4064c4:	orr	w8, w9, #0x1
  4064c8:	strh	w8, [x20, #110]
  4064cc:	ldr	x8, [x19, #8]
  4064d0:	cbz	x8, 406550 <__fxstatat@plt+0x4a00>
  4064d4:	ldr	x9, [x8, #8]
  4064d8:	ldr	x9, [x9, #48]
  4064dc:	str	x9, [x8, #48]
  4064e0:	ldr	x8, [x8, #16]
  4064e4:	cbnz	x8, 4064d4 <__fxstatat@plt+0x4984>
  4064e8:	b	406550 <__fxstatat@plt+0x4a00>
  4064ec:	mov	x0, x19
  4064f0:	bl	4071f8 <__fxstatat@plt+0x56a8>
  4064f4:	cbz	w0, 40655c <__fxstatat@plt+0x4a0c>
  4064f8:	ldr	w8, [x19, #72]
  4064fc:	mov	x20, xzr
  406500:	orr	w8, w8, #0x2000
  406504:	str	w8, [x19, #72]
  406508:	b	406648 <__fxstatat@plt+0x4af8>
  40650c:	str	x8, [x19]
  406510:	ldr	x9, [x19, #32]
  406514:	ldr	x8, [x8, #72]
  406518:	mov	w1, #0x3                   	// #3
  40651c:	mov	x0, x19
  406520:	strb	wzr, [x9, x8]
  406524:	bl	406a88 <__fxstatat@plt+0x4f38>
  406528:	cbz	x0, 406594 <__fxstatat@plt+0x4a44>
  40652c:	mov	x21, x0
  406530:	mov	x0, x20
  406534:	bl	401a00 <free@plt>
  406538:	b	4066d8 <__fxstatat@plt+0x4b88>
  40653c:	mov	w1, #0x3                   	// #3
  406540:	mov	x0, x19
  406544:	bl	406a88 <__fxstatat@plt+0x4f38>
  406548:	str	x0, [x19, #8]
  40654c:	cbz	x0, 406620 <__fxstatat@plt+0x4ad0>
  406550:	ldr	x21, [x19, #8]
  406554:	str	xzr, [x19, #8]
  406558:	b	4066d8 <__fxstatat@plt+0x4b88>
  40655c:	mov	x0, x19
  406560:	bl	406290 <__fxstatat@plt+0x4740>
  406564:	mov	x0, x19
  406568:	mov	x1, x21
  40656c:	bl	407254 <__fxstatat@plt+0x5704>
  406570:	mov	x0, x19
  406574:	bl	40604c <__fxstatat@plt+0x44fc>
  406578:	b	406714 <__fxstatat@plt+0x4bc4>
  40657c:	bl	401b00 <__errno_location@plt>
  406580:	ldr	w8, [x0]
  406584:	mov	w9, #0x7                   	// #7
  406588:	strh	w9, [x20, #108]
  40658c:	str	w8, [x20, #64]
  406590:	b	406718 <__fxstatat@plt+0x4bc8>
  406594:	ldrb	w8, [x19, #73]
  406598:	tbnz	w8, #5, 406644 <__fxstatat@plt+0x4af4>
  40659c:	ldr	x21, [x20, #8]
  4065a0:	mov	x0, x20
  4065a4:	str	x21, [x19]
  4065a8:	bl	401a00 <free@plt>
  4065ac:	ldr	x8, [x21, #88]
  4065b0:	cmn	x8, #0x1
  4065b4:	b.eq	406604 <__fxstatat@plt+0x4ab4>  // b.none
  4065b8:	ldrh	w8, [x21, #108]
  4065bc:	cmp	w8, #0xb
  4065c0:	b.eq	406844 <__fxstatat@plt+0x4cf4>  // b.none
  4065c4:	ldr	x8, [x19, #32]
  4065c8:	ldr	x9, [x21, #72]
  4065cc:	strb	wzr, [x8, x9]
  4065d0:	ldr	x8, [x21, #88]
  4065d4:	cbz	x8, 40665c <__fxstatat@plt+0x4b0c>
  4065d8:	ldrh	w8, [x21, #110]
  4065dc:	tbnz	w8, #1, 406684 <__fxstatat@plt+0x4b34>
  4065e0:	tbnz	w8, #0, 406804 <__fxstatat@plt+0x4cb4>
  4065e4:	ldr	x1, [x21, #8]
  4065e8:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  4065ec:	add	x3, x3, #0xa70
  4065f0:	mov	w2, #0xffffffff            	// #-1
  4065f4:	mov	x0, x19
  4065f8:	bl	4068ec <__fxstatat@plt+0x4d9c>
  4065fc:	cbnz	w0, 406668 <__fxstatat@plt+0x4b18>
  406600:	b	406804 <__fxstatat@plt+0x4cb4>
  406604:	mov	x0, x21
  406608:	bl	401a00 <free@plt>
  40660c:	bl	401b00 <__errno_location@plt>
  406610:	mov	x20, xzr
  406614:	str	wzr, [x0]
  406618:	str	xzr, [x19]
  40661c:	b	406648 <__fxstatat@plt+0x4af8>
  406620:	ldrb	w8, [x19, #73]
  406624:	tbnz	w8, #5, 406644 <__fxstatat@plt+0x4af4>
  406628:	ldr	w8, [x20, #64]
  40662c:	cbz	w8, 4063c0 <__fxstatat@plt+0x4870>
  406630:	ldrh	w8, [x20, #108]
  406634:	cmp	w8, #0x4
  406638:	b.eq	4063c0 <__fxstatat@plt+0x4870>  // b.none
  40663c:	mov	w8, #0x7                   	// #7
  406640:	b	4063bc <__fxstatat@plt+0x486c>
  406644:	mov	x20, xzr
  406648:	mov	x0, x20
  40664c:	ldp	x20, x19, [sp, #32]
  406650:	ldr	x21, [sp, #16]
  406654:	ldp	x29, x30, [sp], #48
  406658:	ret
  40665c:	mov	x0, x19
  406660:	bl	4071f8 <__fxstatat@plt+0x56a8>
  406664:	cbz	w0, 406804 <__fxstatat@plt+0x4cb4>
  406668:	bl	401b00 <__errno_location@plt>
  40666c:	ldr	w8, [x0]
  406670:	str	w8, [x21, #64]
  406674:	ldr	w8, [x19, #72]
  406678:	orr	w8, w8, #0x2000
  40667c:	str	w8, [x19, #72]
  406680:	b	406804 <__fxstatat@plt+0x4cb4>
  406684:	ldr	w8, [x19, #72]
  406688:	tbnz	w8, #2, 4067fc <__fxstatat@plt+0x4cac>
  40668c:	ldr	w1, [x21, #68]
  406690:	tbnz	w8, #9, 4067f0 <__fxstatat@plt+0x4ca0>
  406694:	mov	w0, w1
  406698:	bl	4017a0 <fchdir@plt>
  40669c:	cbz	w0, 4067fc <__fxstatat@plt+0x4cac>
  4066a0:	bl	401b00 <__errno_location@plt>
  4066a4:	ldr	w8, [x0]
  4066a8:	str	w8, [x21, #64]
  4066ac:	ldr	w8, [x19, #72]
  4066b0:	orr	w8, w8, #0x2000
  4066b4:	str	w8, [x19, #72]
  4066b8:	b	4067fc <__fxstatat@plt+0x4cac>
  4066bc:	bl	401b00 <__errno_location@plt>
  4066c0:	ldr	w8, [x0]
  4066c4:	mov	w9, #0x7                   	// #7
  4066c8:	strh	w9, [x21, #108]
  4066cc:	str	w8, [x21, #64]
  4066d0:	mov	w8, #0x3                   	// #3
  4066d4:	strh	w8, [x21, #112]
  4066d8:	ldr	x8, [x21, #8]
  4066dc:	ldr	x11, [x19, #32]
  4066e0:	add	x1, x21, #0xf8
  4066e4:	ldr	x9, [x8, #72]
  4066e8:	ldr	x8, [x8, #56]
  4066ec:	sub	x10, x9, #0x1
  4066f0:	ldrb	w8, [x8, x10]
  4066f4:	cmp	w8, #0x2f
  4066f8:	csel	x8, x10, x9, eq  // eq = none
  4066fc:	add	x0, x11, x8
  406700:	mov	w8, #0x2f                  	// #47
  406704:	strb	w8, [x0], #1
  406708:	ldr	x8, [x21, #96]
  40670c:	add	x2, x8, #0x1
  406710:	bl	401740 <memmove@plt>
  406714:	mov	x20, x21
  406718:	str	x20, [x19]
  40671c:	ldrh	w8, [x20, #108]
  406720:	cmp	w8, #0xb
  406724:	b.ne	4067b0 <__fxstatat@plt+0x4c60>  // b.any
  406728:	ldr	x8, [x20, #168]
  40672c:	cmp	x8, #0x1
  406730:	b.eq	4067b0 <__fxstatat@plt+0x4c60>  // b.none
  406734:	cmp	x8, #0x2
  406738:	b.ne	406844 <__fxstatat@plt+0x4cf4>  // b.any
  40673c:	ldr	x21, [x20, #8]
  406740:	ldr	w8, [x21, #104]
  406744:	cbnz	w8, 40676c <__fxstatat@plt+0x4c1c>
  406748:	ldr	w8, [x19, #72]
  40674c:	mvn	w8, w8
  406750:	tst	w8, #0x18
  406754:	b.ne	40676c <__fxstatat@plt+0x4c1c>  // b.any
  406758:	ldr	w1, [x19, #44]
  40675c:	mov	x0, x21
  406760:	bl	4072ec <__fxstatat@plt+0x579c>
  406764:	cmp	w0, #0x2
  406768:	b.eq	4067b0 <__fxstatat@plt+0x4c60>  // b.none
  40676c:	mov	x0, x19
  406770:	mov	x1, x20
  406774:	mov	w2, wzr
  406778:	bl	405dec <__fxstatat@plt+0x429c>
  40677c:	ldr	w8, [x20, #136]
  406780:	strh	w0, [x20, #108]
  406784:	and	w8, w8, #0xf000
  406788:	cmp	w8, #0x4, lsl #12
  40678c:	b.ne	4067b0 <__fxstatat@plt+0x4c60>  // b.any
  406790:	ldr	x8, [x20, #88]
  406794:	cbz	x8, 4067b0 <__fxstatat@plt+0x4c60>
  406798:	ldr	w8, [x21, #104]
  40679c:	add	w9, w8, #0x1
  4067a0:	cmp	w9, #0x2
  4067a4:	b.cc	4067b0 <__fxstatat@plt+0x4c60>  // b.lo, b.ul, b.last
  4067a8:	sub	w8, w8, #0x1
  4067ac:	str	w8, [x21, #104]
  4067b0:	ldrh	w8, [x20, #108]
  4067b4:	cmp	w8, #0x1
  4067b8:	b.ne	406648 <__fxstatat@plt+0x4af8>  // b.any
  4067bc:	ldr	x8, [x20, #88]
  4067c0:	cbnz	x8, 4067cc <__fxstatat@plt+0x4c7c>
  4067c4:	ldr	x8, [x20, #120]
  4067c8:	str	x8, [x19, #24]
  4067cc:	mov	x0, x19
  4067d0:	mov	x1, x20
  4067d4:	bl	407394 <__fxstatat@plt+0x5844>
  4067d8:	tbnz	w0, #0, 406648 <__fxstatat@plt+0x4af8>
  4067dc:	bl	401b00 <__errno_location@plt>
  4067e0:	mov	w8, #0xc                   	// #12
  4067e4:	mov	x20, xzr
  4067e8:	str	w8, [x0]
  4067ec:	b	406648 <__fxstatat@plt+0x4af8>
  4067f0:	mov	w2, #0x1                   	// #1
  4067f4:	mov	x0, x19
  4067f8:	bl	40744c <__fxstatat@plt+0x58fc>
  4067fc:	ldr	w0, [x21, #68]
  406800:	bl	401930 <close@plt>
  406804:	ldrh	w8, [x21, #108]
  406808:	cmp	w8, #0x2
  40680c:	b.eq	406834 <__fxstatat@plt+0x4ce4>  // b.none
  406810:	ldr	w8, [x21, #64]
  406814:	mov	w9, #0x6                   	// #6
  406818:	cmp	w8, #0x0
  40681c:	cinc	w9, w9, ne  // ne = any
  406820:	strh	w9, [x21, #108]
  406824:	cbnz	w8, 406834 <__fxstatat@plt+0x4ce4>
  406828:	mov	x0, x19
  40682c:	mov	x1, x21
  406830:	bl	406848 <__fxstatat@plt+0x4cf8>
  406834:	ldrb	w8, [x19, #73]
  406838:	tst	w8, #0x20
  40683c:	csel	x20, x21, xzr, eq  // eq = none
  406840:	b	406648 <__fxstatat@plt+0x4af8>
  406844:	bl	401970 <abort@plt>
  406848:	sub	sp, sp, #0x30
  40684c:	stp	x29, x30, [sp, #32]
  406850:	ldrh	w8, [x0, #72]
  406854:	mov	w9, #0x102                 	// #258
  406858:	add	x29, sp, #0x20
  40685c:	tst	w8, w9
  406860:	b.eq	406894 <__fxstatat@plt+0x4d44>  // b.none
  406864:	ldr	x8, [x1, #120]
  406868:	str	x8, [sp, #8]
  40686c:	ldr	x8, [x1, #128]
  406870:	add	x1, sp, #0x8
  406874:	str	x8, [sp, #16]
  406878:	ldr	x0, [x0, #88]
  40687c:	bl	408a64 <__fxstatat@plt+0x6f14>
  406880:	cbz	x0, 4068e8 <__fxstatat@plt+0x4d98>
  406884:	bl	401a00 <free@plt>
  406888:	ldp	x29, x30, [sp, #32]
  40688c:	add	sp, sp, #0x30
  406890:	ret
  406894:	ldr	x8, [x1, #8]
  406898:	cbz	x8, 406888 <__fxstatat@plt+0x4d38>
  40689c:	ldr	x9, [x8, #88]
  4068a0:	tbnz	x9, #63, 406888 <__fxstatat@plt+0x4d38>
  4068a4:	ldr	x9, [x0, #88]
  4068a8:	ldr	x10, [x9, #16]
  4068ac:	cbz	x10, 4068e8 <__fxstatat@plt+0x4d98>
  4068b0:	ldr	x10, [x9]
  4068b4:	ldr	x11, [x1, #128]
  4068b8:	cmp	x10, x11
  4068bc:	b.ne	406888 <__fxstatat@plt+0x4d38>  // b.any
  4068c0:	ldr	x10, [x9, #8]
  4068c4:	ldr	x11, [x1, #120]
  4068c8:	cmp	x10, x11
  4068cc:	b.ne	406888 <__fxstatat@plt+0x4d38>  // b.any
  4068d0:	ldr	x10, [x8, #120]
  4068d4:	str	x10, [x9, #8]
  4068d8:	ldr	x8, [x8, #128]
  4068dc:	ldr	x9, [x0, #88]
  4068e0:	str	x8, [x9]
  4068e4:	b	406888 <__fxstatat@plt+0x4d38>
  4068e8:	bl	401970 <abort@plt>
  4068ec:	sub	sp, sp, #0xc0
  4068f0:	stp	x22, x21, [sp, #160]
  4068f4:	stp	x20, x19, [sp, #176]
  4068f8:	mov	x22, x3
  4068fc:	mov	w19, w2
  406900:	mov	x21, x1
  406904:	mov	x20, x0
  406908:	stp	x29, x30, [sp, #128]
  40690c:	stp	x24, x23, [sp, #144]
  406910:	add	x29, sp, #0x80
  406914:	cbz	x3, 4069f8 <__fxstatat@plt+0x4ea8>
  406918:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40691c:	add	x1, x1, #0xa70
  406920:	mov	x0, x22
  406924:	bl	4019c0 <strcmp@plt>
  406928:	cmp	w0, #0x0
  40692c:	cset	w24, eq  // eq = none
  406930:	ldr	w8, [x20, #72]
  406934:	tbnz	w8, #2, 406a04 <__fxstatat@plt+0x4eb4>
  406938:	tbz	w19, #31, 406970 <__fxstatat@plt+0x4e20>
  40693c:	eor	w9, w24, #0x1
  406940:	tbnz	w9, #0, 406970 <__fxstatat@plt+0x4e20>
  406944:	tbz	w8, #9, 406970 <__fxstatat@plt+0x4e20>
  406948:	add	x23, x20, #0x60
  40694c:	mov	x0, x23
  406950:	bl	408c1c <__fxstatat@plt+0x70cc>
  406954:	tbnz	w0, #0, 406970 <__fxstatat@plt+0x4e20>
  406958:	mov	x0, x23
  40695c:	bl	408c6c <__fxstatat@plt+0x711c>
  406960:	cmp	w0, #0x0
  406964:	csel	x22, xzr, x22, ge  // ge = tcont
  406968:	csel	w19, w0, w19, ge  // ge = tcont
  40696c:	mov	w24, #0x1                   	// #1
  406970:	mov	w23, w19
  406974:	tbz	w19, #31, 40698c <__fxstatat@plt+0x4e3c>
  406978:	mov	x0, x20
  40697c:	mov	x1, x22
  406980:	bl	4060c0 <__fxstatat@plt+0x4570>
  406984:	mov	w23, w0
  406988:	tbnz	w0, #31, 406a38 <__fxstatat@plt+0x4ee8>
  40698c:	ldrb	w8, [x20, #72]
  406990:	tbnz	w8, #1, 4069ac <__fxstatat@plt+0x4e5c>
  406994:	cbz	x22, 4069dc <__fxstatat@plt+0x4e8c>
  406998:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40699c:	add	x1, x1, #0xa70
  4069a0:	mov	x0, x22
  4069a4:	bl	4019c0 <strcmp@plt>
  4069a8:	cbnz	w0, 4069dc <__fxstatat@plt+0x4e8c>
  4069ac:	mov	x1, sp
  4069b0:	mov	w0, w23
  4069b4:	bl	409458 <__fxstatat@plt+0x7908>
  4069b8:	cbnz	w0, 406a4c <__fxstatat@plt+0x4efc>
  4069bc:	ldr	x8, [x21, #120]
  4069c0:	ldr	x9, [sp]
  4069c4:	cmp	x8, x9
  4069c8:	b.ne	406a40 <__fxstatat@plt+0x4ef0>  // b.any
  4069cc:	ldr	x8, [x21, #128]
  4069d0:	ldr	x9, [sp, #8]
  4069d4:	cmp	x8, x9
  4069d8:	b.ne	406a40 <__fxstatat@plt+0x4ef0>  // b.any
  4069dc:	ldrb	w8, [x20, #73]
  4069e0:	tbnz	w8, #1, 406a20 <__fxstatat@plt+0x4ed0>
  4069e4:	mov	w0, w23
  4069e8:	bl	4017a0 <fchdir@plt>
  4069ec:	mov	w20, w0
  4069f0:	tbz	w19, #31, 406a6c <__fxstatat@plt+0x4f1c>
  4069f4:	b	406a54 <__fxstatat@plt+0x4f04>
  4069f8:	mov	w24, wzr
  4069fc:	ldr	w8, [x20, #72]
  406a00:	tbz	w8, #2, 406938 <__fxstatat@plt+0x4de8>
  406a04:	mov	w20, wzr
  406a08:	tbnz	w19, #31, 406a6c <__fxstatat@plt+0x4f1c>
  406a0c:	tbz	w8, #9, 406a6c <__fxstatat@plt+0x4f1c>
  406a10:	mov	w0, w19
  406a14:	bl	401930 <close@plt>
  406a18:	mov	w20, wzr
  406a1c:	b	406a6c <__fxstatat@plt+0x4f1c>
  406a20:	eor	w2, w24, #0x1
  406a24:	mov	x0, x20
  406a28:	mov	w1, w23
  406a2c:	bl	40744c <__fxstatat@plt+0x58fc>
  406a30:	mov	w20, wzr
  406a34:	b	406a6c <__fxstatat@plt+0x4f1c>
  406a38:	mov	w20, #0xffffffff            	// #-1
  406a3c:	b	406a6c <__fxstatat@plt+0x4f1c>
  406a40:	bl	401b00 <__errno_location@plt>
  406a44:	mov	w8, #0x2                   	// #2
  406a48:	str	w8, [x0]
  406a4c:	mov	w20, #0xffffffff            	// #-1
  406a50:	tbz	w19, #31, 406a6c <__fxstatat@plt+0x4f1c>
  406a54:	bl	401b00 <__errno_location@plt>
  406a58:	ldr	w21, [x0]
  406a5c:	mov	x19, x0
  406a60:	mov	w0, w23
  406a64:	bl	401930 <close@plt>
  406a68:	str	w21, [x19]
  406a6c:	mov	w0, w20
  406a70:	ldp	x20, x19, [sp, #176]
  406a74:	ldp	x22, x21, [sp, #160]
  406a78:	ldp	x24, x23, [sp, #144]
  406a7c:	ldp	x29, x30, [sp, #128]
  406a80:	add	sp, sp, #0xc0
  406a84:	ret
  406a88:	sub	sp, sp, #0xb0
  406a8c:	stp	x29, x30, [sp, #80]
  406a90:	stp	x28, x27, [sp, #96]
  406a94:	stp	x26, x25, [sp, #112]
  406a98:	stp	x24, x23, [sp, #128]
  406a9c:	stp	x22, x21, [sp, #144]
  406aa0:	stp	x20, x19, [sp, #160]
  406aa4:	ldr	x19, [x0]
  406aa8:	mov	x20, x0
  406aac:	mov	w22, w1
  406ab0:	add	x29, sp, #0x50
  406ab4:	ldr	x23, [x19, #24]
  406ab8:	cbz	x23, 406ae8 <__fxstatat@plt+0x4f98>
  406abc:	mov	x0, x23
  406ac0:	bl	401a70 <dirfd@plt>
  406ac4:	stur	w0, [x29, #-4]
  406ac8:	tbz	w0, #31, 406bd0 <__fxstatat@plt+0x5080>
  406acc:	ldr	x0, [x19, #24]
  406ad0:	bl	401920 <closedir@plt>
  406ad4:	mov	x24, xzr
  406ad8:	cmp	w22, #0x3
  406adc:	str	xzr, [x19, #24]
  406ae0:	b.eq	406b80 <__fxstatat@plt+0x5030>  // b.none
  406ae4:	b	4071c0 <__fxstatat@plt+0x5670>
  406ae8:	ldr	w8, [x20, #72]
  406aec:	mov	w9, #0x204                 	// #516
  406af0:	and	w9, w8, w9
  406af4:	cmp	w9, #0x200
  406af8:	b.ne	406b14 <__fxstatat@plt+0x4fc4>  // b.any
  406afc:	ldr	w0, [x20, #44]
  406b00:	ldr	x1, [x19, #48]
  406b04:	tbz	w8, #4, 406b20 <__fxstatat@plt+0x4fd0>
  406b08:	tbnz	w8, #0, 406b28 <__fxstatat@plt+0x4fd8>
  406b0c:	mov	w8, wzr
  406b10:	b	406b34 <__fxstatat@plt+0x4fe4>
  406b14:	mov	w0, #0xffffff9c            	// #-100
  406b18:	ldr	x1, [x19, #48]
  406b1c:	tbnz	w8, #4, 406b08 <__fxstatat@plt+0x4fb8>
  406b20:	mov	w8, wzr
  406b24:	b	406b38 <__fxstatat@plt+0x4fe8>
  406b28:	ldr	x8, [x19, #88]
  406b2c:	cmp	x8, #0x0
  406b30:	cset	w8, eq  // eq = none
  406b34:	eor	w8, w8, #0x1
  406b38:	cmp	w8, #0x0
  406b3c:	mov	w8, #0x8000                	// #32768
  406b40:	csel	w2, w8, wzr, ne  // ne = any
  406b44:	sub	x3, x29, #0x4
  406b48:	bl	408da8 <__fxstatat@plt+0x7258>
  406b4c:	str	x0, [x19, #24]
  406b50:	cbz	x0, 406b78 <__fxstatat@plt+0x5028>
  406b54:	ldrh	w8, [x19, #108]
  406b58:	cmp	w8, #0xb
  406b5c:	b.ne	406b9c <__fxstatat@plt+0x504c>  // b.any
  406b60:	mov	x0, x20
  406b64:	mov	x1, x19
  406b68:	mov	w2, wzr
  406b6c:	bl	405dec <__fxstatat@plt+0x429c>
  406b70:	strh	w0, [x19, #108]
  406b74:	b	406bd0 <__fxstatat@plt+0x5080>
  406b78:	cmp	w22, #0x3
  406b7c:	b.ne	4071bc <__fxstatat@plt+0x566c>  // b.any
  406b80:	mov	w8, #0x4                   	// #4
  406b84:	strh	w8, [x19, #108]
  406b88:	bl	401b00 <__errno_location@plt>
  406b8c:	ldr	w8, [x0]
  406b90:	mov	x24, xzr
  406b94:	str	w8, [x19, #64]
  406b98:	b	4071c0 <__fxstatat@plt+0x5670>
  406b9c:	ldrb	w8, [x20, #73]
  406ba0:	tbz	w8, #0, 406bd0 <__fxstatat@plt+0x5080>
  406ba4:	mov	x0, x20
  406ba8:	mov	x1, x19
  406bac:	bl	406848 <__fxstatat@plt+0x4cf8>
  406bb0:	mov	x0, x20
  406bb4:	mov	x1, x19
  406bb8:	mov	w2, wzr
  406bbc:	bl	405dec <__fxstatat@plt+0x429c>
  406bc0:	mov	x0, x20
  406bc4:	mov	x1, x19
  406bc8:	bl	407394 <__fxstatat@plt+0x5844>
  406bcc:	tbz	w0, #0, 4071e4 <__fxstatat@plt+0x5694>
  406bd0:	ldr	x8, [x20, #64]
  406bd4:	cmp	x8, #0x0
  406bd8:	mov	w8, #0x86a0                	// #34464
  406bdc:	movk	w8, #0x1, lsl #16
  406be0:	csinv	x8, x8, xzr, eq  // eq = none
  406be4:	str	x8, [sp, #24]
  406be8:	cbz	x23, 406bf4 <__fxstatat@plt+0x50a4>
  406bec:	mov	w24, #0x1                   	// #1
  406bf0:	b	406ce0 <__fxstatat@plt+0x5190>
  406bf4:	cmp	w22, #0x2
  406bf8:	b.ne	406c0c <__fxstatat@plt+0x50bc>  // b.any
  406bfc:	mov	w24, wzr
  406c00:	cmp	w22, #0x3
  406c04:	b.ne	406c50 <__fxstatat@plt+0x5100>  // b.any
  406c08:	b	406c54 <__fxstatat@plt+0x5104>
  406c0c:	ldr	w8, [x20, #72]
  406c10:	and	w8, w8, #0x38
  406c14:	cmp	w8, #0x18
  406c18:	b.ne	406c40 <__fxstatat@plt+0x50f0>  // b.any
  406c1c:	ldr	w8, [x19, #140]
  406c20:	cmp	w8, #0x2
  406c24:	b.ne	406c40 <__fxstatat@plt+0x50f0>  // b.any
  406c28:	ldur	w1, [x29, #-4]
  406c2c:	mov	x0, x19
  406c30:	bl	4072ec <__fxstatat@plt+0x579c>
  406c34:	cmp	w0, #0x0
  406c38:	cset	w8, ne  // ne = any
  406c3c:	b	406c44 <__fxstatat@plt+0x50f4>
  406c40:	mov	w8, wzr
  406c44:	eor	w24, w8, #0x1
  406c48:	cmp	w22, #0x3
  406c4c:	b.eq	406c54 <__fxstatat@plt+0x5104>  // b.none
  406c50:	cbz	w24, 406ce0 <__fxstatat@plt+0x5190>
  406c54:	ldrb	w8, [x20, #73]
  406c58:	tbz	w8, #1, 406c70 <__fxstatat@plt+0x5120>
  406c5c:	ldur	w0, [x29, #-4]
  406c60:	mov	w1, #0x406                 	// #1030
  406c64:	mov	w2, #0x3                   	// #3
  406c68:	bl	408f00 <__fxstatat@plt+0x73b0>
  406c6c:	stur	w0, [x29, #-4]
  406c70:	ldur	w2, [x29, #-4]
  406c74:	tbnz	w2, #31, 406c8c <__fxstatat@plt+0x513c>
  406c78:	mov	x0, x20
  406c7c:	mov	x1, x19
  406c80:	mov	x3, xzr
  406c84:	bl	4068ec <__fxstatat@plt+0x4d9c>
  406c88:	cbz	w0, 406bec <__fxstatat@plt+0x509c>
  406c8c:	cmp	w22, #0x3
  406c90:	cset	w8, ne  // ne = any
  406c94:	eor	w9, w24, #0x1
  406c98:	orr	w8, w8, w9
  406c9c:	tbnz	w8, #0, 406cac <__fxstatat@plt+0x515c>
  406ca0:	bl	401b00 <__errno_location@plt>
  406ca4:	ldr	w8, [x0]
  406ca8:	str	w8, [x19, #64]
  406cac:	ldrh	w8, [x19, #110]
  406cb0:	ldr	x0, [x19, #24]
  406cb4:	orr	w8, w8, #0x1
  406cb8:	strh	w8, [x19, #110]
  406cbc:	bl	401920 <closedir@plt>
  406cc0:	str	xzr, [x19, #24]
  406cc4:	ldrb	w8, [x20, #73]
  406cc8:	tbz	w8, #1, 406cd8 <__fxstatat@plt+0x5188>
  406ccc:	ldur	w0, [x29, #-4]
  406cd0:	tbnz	w0, #31, 406cd8 <__fxstatat@plt+0x5188>
  406cd4:	bl	401930 <close@plt>
  406cd8:	mov	w24, wzr
  406cdc:	str	xzr, [x19, #24]
  406ce0:	ldr	x8, [x19, #72]
  406ce4:	ldr	x9, [x19, #56]
  406ce8:	ldrb	w11, [x20, #72]
  406cec:	sub	x10, x8, #0x1
  406cf0:	ldrb	w9, [x9, x10]
  406cf4:	cmp	w9, #0x2f
  406cf8:	csel	x8, x10, x8, eq  // eq = none
  406cfc:	tbnz	w11, #2, 406d08 <__fxstatat@plt+0x51b8>
  406d00:	str	xzr, [sp, #40]
  406d04:	b	406d1c <__fxstatat@plt+0x51cc>
  406d08:	ldr	x9, [x20, #32]
  406d0c:	add	x10, x9, x8
  406d10:	mov	w9, #0x2f                  	// #47
  406d14:	strb	w9, [x10], #1
  406d18:	str	x10, [sp, #40]
  406d1c:	ldr	x21, [x19, #24]
  406d20:	add	x10, x8, #0x1
  406d24:	stur	x10, [x29, #-16]
  406d28:	str	w22, [sp, #12]
  406d2c:	stur	x23, [x29, #-32]
  406d30:	str	w24, [sp, #4]
  406d34:	cbz	x21, 40705c <__fxstatat@plt+0x550c>
  406d38:	ldr	x8, [x19, #88]
  406d3c:	ldr	x9, [x20, #48]
  406d40:	add	x8, x8, #0x1
  406d44:	str	x8, [sp, #16]
  406d48:	sub	x8, x9, x10
  406d4c:	stur	x8, [x29, #-24]
  406d50:	bl	401b00 <__errno_location@plt>
  406d54:	mov	x26, x0
  406d58:	mov	x27, xzr
  406d5c:	mov	x23, xzr
  406d60:	mov	x22, xzr
  406d64:	str	wzr, [sp, #8]
  406d68:	str	wzr, [sp, #36]
  406d6c:	mov	x0, x21
  406d70:	str	wzr, [x26]
  406d74:	bl	401900 <readdir@plt>
  406d78:	cbz	x0, 406e28 <__fxstatat@plt+0x52d8>
  406d7c:	ldrb	w8, [x20, #72]
  406d80:	mov	x24, x0
  406d84:	tbnz	w8, #5, 406dac <__fxstatat@plt+0x525c>
  406d88:	ldrb	w8, [x24, #19]
  406d8c:	cmp	w8, #0x2e
  406d90:	b.ne	406dac <__fxstatat@plt+0x525c>  // b.any
  406d94:	ldrb	w8, [x24, #20]
  406d98:	cbz	w8, 406f20 <__fxstatat@plt+0x53d0>
  406d9c:	cmp	w8, #0x2e
  406da0:	b.ne	406dac <__fxstatat@plt+0x525c>  // b.any
  406da4:	ldrb	w8, [x24, #21]
  406da8:	cbz	w8, 406f20 <__fxstatat@plt+0x53d0>
  406dac:	add	x28, x24, #0x13
  406db0:	mov	x0, x28
  406db4:	bl	401770 <strlen@plt>
  406db8:	mov	x21, x0
  406dbc:	mov	x0, x20
  406dc0:	mov	x1, x28
  406dc4:	mov	x2, x21
  406dc8:	bl	405d34 <__fxstatat@plt+0x41e4>
  406dcc:	mov	x28, x0
  406dd0:	cbz	x0, 406ea8 <__fxstatat@plt+0x5358>
  406dd4:	ldur	x8, [x29, #-24]
  406dd8:	cmp	x21, x8
  406ddc:	b.cs	406e58 <__fxstatat@plt+0x5308>  // b.hs, b.nlast
  406de0:	ldur	x10, [x29, #-16]
  406de4:	adds	x8, x21, x10
  406de8:	b.cc	406f40 <__fxstatat@plt+0x53f0>  // b.lo, b.ul, b.last
  406dec:	mov	x0, x28
  406df0:	bl	401a00 <free@plt>
  406df4:	mov	x0, x27
  406df8:	bl	406104 <__fxstatat@plt+0x45b4>
  406dfc:	ldr	x0, [x19, #24]
  406e00:	bl	401920 <closedir@plt>
  406e04:	mov	w8, #0x7                   	// #7
  406e08:	str	xzr, [x19, #24]
  406e0c:	strh	w8, [x19, #108]
  406e10:	ldr	w8, [x20, #72]
  406e14:	orr	w8, w8, #0x2000
  406e18:	str	w8, [x20, #72]
  406e1c:	mov	w8, #0x24                  	// #36
  406e20:	str	w8, [x26]
  406e24:	b	406ee0 <__fxstatat@plt+0x5390>
  406e28:	ldr	w8, [x26]
  406e2c:	cbz	w8, 406e50 <__fxstatat@plt+0x5300>
  406e30:	ldur	x9, [x29, #-32]
  406e34:	str	w8, [x19, #64]
  406e38:	mov	w8, #0x4                   	// #4
  406e3c:	orr	x9, x9, x23
  406e40:	cmp	x9, #0x0
  406e44:	mov	w9, #0x7                   	// #7
  406e48:	csel	w8, w9, w8, ne  // ne = any
  406e4c:	strh	w8, [x19, #108]
  406e50:	mov	w8, #0x9                   	// #9
  406e54:	b	406ee4 <__fxstatat@plt+0x5394>
  406e58:	ldur	x8, [x29, #-16]
  406e5c:	ldr	x25, [x20, #32]
  406e60:	mov	x0, x20
  406e64:	add	x8, x21, x8
  406e68:	add	x1, x8, #0x1
  406e6c:	bl	405cb8 <__fxstatat@plt+0x4168>
  406e70:	tbz	w0, #0, 406ea8 <__fxstatat@plt+0x5358>
  406e74:	ldr	x8, [x20, #32]
  406e78:	cmp	x25, x8
  406e7c:	b.eq	406f28 <__fxstatat@plt+0x53d8>  // b.none
  406e80:	ldrb	w9, [x20, #72]
  406e84:	ldur	x10, [x29, #-16]
  406e88:	tst	w9, #0x4
  406e8c:	ldr	x9, [sp, #40]
  406e90:	add	x8, x8, x10
  406e94:	csel	x9, x9, x8, eq  // eq = none
  406e98:	mov	w8, #0x1                   	// #1
  406e9c:	str	x9, [sp, #40]
  406ea0:	str	w8, [sp, #36]
  406ea4:	b	406f2c <__fxstatat@plt+0x53dc>
  406ea8:	ldr	w21, [x26]
  406eac:	mov	x0, x28
  406eb0:	bl	401a00 <free@plt>
  406eb4:	mov	x0, x27
  406eb8:	bl	406104 <__fxstatat@plt+0x45b4>
  406ebc:	ldr	x0, [x19, #24]
  406ec0:	bl	401920 <closedir@plt>
  406ec4:	mov	w8, #0x7                   	// #7
  406ec8:	str	xzr, [x19, #24]
  406ecc:	strh	w8, [x19, #108]
  406ed0:	ldr	w8, [x20, #72]
  406ed4:	orr	w8, w8, #0x2000
  406ed8:	str	w8, [x20, #72]
  406edc:	str	w21, [x26]
  406ee0:	mov	w8, #0x1                   	// #1
  406ee4:	mov	x28, x22
  406ee8:	mov	x24, x27
  406eec:	cmp	w8, #0xf
  406ef0:	b.hi	4071bc <__fxstatat@plt+0x566c>  // b.pmore
  406ef4:	adrp	x11, 40a000 <__fxstatat@plt+0x84b0>
  406ef8:	add	x11, x11, #0xa30
  406efc:	adr	x9, 406f0c <__fxstatat@plt+0x53bc>
  406f00:	ldrb	w10, [x11, x8]
  406f04:	add	x9, x9, x10, lsl #2
  406f08:	br	x9
  406f0c:	ldr	x21, [x19, #24]
  406f10:	mov	x27, x24
  406f14:	mov	x22, x28
  406f18:	cbnz	x21, 406d6c <__fxstatat@plt+0x521c>
  406f1c:	b	40706c <__fxstatat@plt+0x551c>
  406f20:	mov	w8, #0x8                   	// #8
  406f24:	b	406ee4 <__fxstatat@plt+0x5394>
  406f28:	ldur	x10, [x29, #-16]
  406f2c:	ldr	x8, [x20, #48]
  406f30:	sub	x8, x8, x10
  406f34:	stur	x8, [x29, #-24]
  406f38:	adds	x8, x21, x10
  406f3c:	b.cs	406dec <__fxstatat@plt+0x529c>  // b.hs, b.nlast
  406f40:	ldr	x9, [sp, #16]
  406f44:	str	x9, [x28, #88]
  406f48:	ldr	x9, [x20]
  406f4c:	str	x8, [x28, #72]
  406f50:	str	x9, [x28, #8]
  406f54:	ldr	x8, [x24]
  406f58:	str	x8, [x28, #128]
  406f5c:	ldrb	w8, [x20, #72]
  406f60:	tbnz	w8, #2, 406f78 <__fxstatat@plt+0x5428>
  406f64:	add	x8, x28, #0xf8
  406f68:	str	x8, [x28, #48]
  406f6c:	ldr	x8, [x20, #64]
  406f70:	cbnz	x8, 406f9c <__fxstatat@plt+0x544c>
  406f74:	b	406fbc <__fxstatat@plt+0x546c>
  406f78:	ldr	x9, [x28, #96]
  406f7c:	ldr	x8, [x28, #56]
  406f80:	ldr	x0, [sp, #40]
  406f84:	add	x1, x28, #0xf8
  406f88:	add	x2, x9, #0x1
  406f8c:	str	x8, [x28, #48]
  406f90:	bl	401740 <memmove@plt>
  406f94:	ldr	x8, [x20, #64]
  406f98:	cbz	x8, 406fbc <__fxstatat@plt+0x546c>
  406f9c:	ldrb	w8, [x20, #73]
  406fa0:	tbnz	w8, #2, 406fbc <__fxstatat@plt+0x546c>
  406fa4:	mov	x0, x20
  406fa8:	mov	x1, x28
  406fac:	mov	w2, wzr
  406fb0:	bl	405dec <__fxstatat@plt+0x429c>
  406fb4:	strh	w0, [x28, #108]
  406fb8:	b	407004 <__fxstatat@plt+0x54b4>
  406fbc:	ldr	w8, [x20, #72]
  406fc0:	add	x0, x28, #0x78
  406fc4:	mvn	w8, w8
  406fc8:	tst	w8, #0x18
  406fcc:	b.ne	406fe4 <__fxstatat@plt+0x5494>  // b.any
  406fd0:	ldrb	w8, [x24, #18]
  406fd4:	mov	w9, #0xfb                  	// #251
  406fd8:	tst	w8, w9
  406fdc:	cset	w21, ne  // ne = any
  406fe0:	b	406fe8 <__fxstatat@plt+0x5498>
  406fe4:	mov	w21, wzr
  406fe8:	mov	w8, #0xb                   	// #11
  406fec:	strh	w8, [x28, #108]
  406ff0:	ldrb	w1, [x24, #18]
  406ff4:	bl	4077c8 <__fxstatat@plt+0x5c78>
  406ff8:	eor	w1, w21, #0x1
  406ffc:	mov	x0, x28
  407000:	bl	405dbc <__fxstatat@plt+0x426c>
  407004:	mov	x24, x28
  407008:	str	xzr, [x28, #16]
  40700c:	cbz	x27, 407018 <__fxstatat@plt+0x54c8>
  407010:	mov	x24, x27
  407014:	str	x28, [x22, #16]
  407018:	mov	w8, #0x2710                	// #10000
  40701c:	cmp	x23, x8
  407020:	b.ne	40703c <__fxstatat@plt+0x54ec>  // b.any
  407024:	ldr	x8, [x20, #64]
  407028:	cbnz	x8, 40703c <__fxstatat@plt+0x54ec>
  40702c:	ldur	w1, [x29, #-4]
  407030:	mov	x0, x19
  407034:	bl	4077f0 <__fxstatat@plt+0x5ca0>
  407038:	str	w0, [sp, #8]
  40703c:	ldr	x8, [sp, #24]
  407040:	add	x23, x23, #0x1
  407044:	cmp	x8, x23
  407048:	mov	w8, #0xf                   	// #15
  40704c:	csel	w8, wzr, w8, hi  // hi = pmore
  407050:	cmp	w8, #0xf
  407054:	b.ls	406ef4 <__fxstatat@plt+0x53a4>  // b.plast
  407058:	b	4071bc <__fxstatat@plt+0x566c>
  40705c:	str	wzr, [sp, #36]
  407060:	str	wzr, [sp, #8]
  407064:	mov	x23, xzr
  407068:	mov	x24, xzr
  40706c:	ldr	x0, [x19, #24]
  407070:	cbz	x0, 40707c <__fxstatat@plt+0x552c>
  407074:	bl	401920 <closedir@plt>
  407078:	str	xzr, [x19, #24]
  40707c:	ldr	w21, [sp, #12]
  407080:	ldur	x22, [x29, #-32]
  407084:	ldr	w8, [sp, #36]
  407088:	tbz	w8, #0, 4070c8 <__fxstatat@plt+0x5578>
  40708c:	mov	x0, x20
  407090:	mov	x1, x24
  407094:	bl	40783c <__fxstatat@plt+0x5cec>
  407098:	ldrb	w8, [x20, #72]
  40709c:	tbz	w8, #2, 4070d0 <__fxstatat@plt+0x5580>
  4070a0:	ldr	x8, [x20, #48]
  4070a4:	ldur	x11, [x29, #-16]
  4070a8:	ldr	x10, [sp, #40]
  4070ac:	cmp	x11, x8
  4070b0:	sub	x9, x10, #0x1
  4070b4:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  4070b8:	csel	x8, x9, x10, eq  // eq = none
  4070bc:	strb	wzr, [x8]
  4070c0:	cbz	x22, 4070d4 <__fxstatat@plt+0x5584>
  4070c4:	b	4070ec <__fxstatat@plt+0x559c>
  4070c8:	ldrb	w8, [x20, #72]
  4070cc:	tbnz	w8, #2, 4070a0 <__fxstatat@plt+0x5550>
  4070d0:	cbnz	x22, 4070ec <__fxstatat@plt+0x559c>
  4070d4:	ldr	w8, [sp, #4]
  4070d8:	eor	w8, w8, #0x1
  4070dc:	tbnz	w8, #0, 4070ec <__fxstatat@plt+0x559c>
  4070e0:	cmp	w21, #0x1
  4070e4:	b.eq	40716c <__fxstatat@plt+0x561c>  // b.none
  4070e8:	cbz	x23, 40716c <__fxstatat@plt+0x561c>
  4070ec:	cbz	x23, 407144 <__fxstatat@plt+0x55f4>
  4070f0:	ldr	w8, [sp, #8]
  4070f4:	tbz	w8, #0, 40711c <__fxstatat@plt+0x55cc>
  4070f8:	adrp	x8, 407000 <__fxstatat@plt+0x54b0>
  4070fc:	add	x8, x8, #0x8c4
  407100:	mov	x0, x20
  407104:	mov	x1, x24
  407108:	mov	x2, x23
  40710c:	str	x8, [x20, #64]
  407110:	bl	405f74 <__fxstatat@plt+0x4424>
  407114:	mov	x24, x0
  407118:	str	xzr, [x20, #64]
  40711c:	cmp	x23, #0x2
  407120:	b.cc	4071c0 <__fxstatat@plt+0x5670>  // b.lo, b.ul, b.last
  407124:	ldr	x8, [x20, #64]
  407128:	cbz	x8, 4071c0 <__fxstatat@plt+0x5670>
  40712c:	mov	x0, x20
  407130:	mov	x1, x24
  407134:	mov	x2, x23
  407138:	bl	405f74 <__fxstatat@plt+0x4424>
  40713c:	mov	x24, x0
  407140:	b	4071c0 <__fxstatat@plt+0x5670>
  407144:	cmp	w21, #0x3
  407148:	b.ne	4071b4 <__fxstatat@plt+0x5664>  // b.any
  40714c:	ldrh	w8, [x19, #108]
  407150:	cmp	w8, #0x4
  407154:	b.eq	4071b4 <__fxstatat@plt+0x5664>  // b.none
  407158:	cmp	w8, #0x7
  40715c:	b.eq	4071b4 <__fxstatat@plt+0x5664>  // b.none
  407160:	mov	w8, #0x6                   	// #6
  407164:	strh	w8, [x19, #108]
  407168:	b	4071b4 <__fxstatat@plt+0x5664>
  40716c:	ldr	x8, [x19, #88]
  407170:	cbz	x8, 407194 <__fxstatat@plt+0x5644>
  407174:	ldr	x1, [x19, #8]
  407178:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  40717c:	add	x3, x3, #0xa70
  407180:	mov	w2, #0xffffffff            	// #-1
  407184:	mov	x0, x20
  407188:	bl	4068ec <__fxstatat@plt+0x4d9c>
  40718c:	cbnz	w0, 4071a0 <__fxstatat@plt+0x5650>
  407190:	b	4070ec <__fxstatat@plt+0x559c>
  407194:	mov	x0, x20
  407198:	bl	4071f8 <__fxstatat@plt+0x56a8>
  40719c:	cbz	w0, 4070ec <__fxstatat@plt+0x559c>
  4071a0:	mov	w8, #0x7                   	// #7
  4071a4:	strh	w8, [x19, #108]
  4071a8:	ldr	w8, [x20, #72]
  4071ac:	orr	w8, w8, #0x2000
  4071b0:	str	w8, [x20, #72]
  4071b4:	mov	x0, x24
  4071b8:	bl	406104 <__fxstatat@plt+0x45b4>
  4071bc:	mov	x24, xzr
  4071c0:	mov	x0, x24
  4071c4:	ldp	x20, x19, [sp, #160]
  4071c8:	ldp	x22, x21, [sp, #144]
  4071cc:	ldp	x24, x23, [sp, #128]
  4071d0:	ldp	x26, x25, [sp, #112]
  4071d4:	ldp	x28, x27, [sp, #96]
  4071d8:	ldp	x29, x30, [sp, #80]
  4071dc:	add	sp, sp, #0xb0
  4071e0:	ret
  4071e4:	bl	401b00 <__errno_location@plt>
  4071e8:	mov	w8, #0xc                   	// #12
  4071ec:	mov	x24, xzr
  4071f0:	str	w8, [x0]
  4071f4:	b	4071c0 <__fxstatat@plt+0x5670>
  4071f8:	stp	x29, x30, [sp, #-32]!
  4071fc:	stp	x20, x19, [sp, #16]
  407200:	ldr	w8, [x0, #72]
  407204:	mov	x19, x0
  407208:	mov	x29, sp
  40720c:	tbnz	w8, #2, 407238 <__fxstatat@plt+0x56e8>
  407210:	tbnz	w8, #9, 407228 <__fxstatat@plt+0x56d8>
  407214:	ldr	w0, [x19, #40]
  407218:	bl	4017a0 <fchdir@plt>
  40721c:	cmp	w0, #0x0
  407220:	cset	w20, ne  // ne = any
  407224:	b	40723c <__fxstatat@plt+0x56ec>
  407228:	mov	w1, #0xffffff9c            	// #-100
  40722c:	mov	w2, #0x1                   	// #1
  407230:	mov	x0, x19
  407234:	bl	40744c <__fxstatat@plt+0x58fc>
  407238:	mov	w20, wzr
  40723c:	add	x0, x19, #0x60
  407240:	bl	406250 <__fxstatat@plt+0x4700>
  407244:	mov	w0, w20
  407248:	ldp	x20, x19, [sp, #16]
  40724c:	ldp	x29, x30, [sp], #32
  407250:	ret
  407254:	stp	x29, x30, [sp, #-64]!
  407258:	stp	x22, x21, [sp, #32]
  40725c:	stp	x20, x19, [sp, #48]
  407260:	ldr	x8, [x1, #96]
  407264:	mov	x20, x0
  407268:	add	x21, x1, #0xf8
  40726c:	mov	x19, x1
  407270:	str	x8, [x1, #72]
  407274:	ldr	x0, [x0, #32]
  407278:	add	x2, x8, #0x1
  40727c:	mov	x1, x21
  407280:	str	x23, [sp, #16]
  407284:	mov	x29, sp
  407288:	bl	401740 <memmove@plt>
  40728c:	mov	w1, #0x2f                  	// #47
  407290:	mov	x0, x21
  407294:	bl	401940 <strrchr@plt>
  407298:	cbz	x0, 4072d0 <__fxstatat@plt+0x5780>
  40729c:	cmp	x0, x21
  4072a0:	b.ne	4072ac <__fxstatat@plt+0x575c>  // b.any
  4072a4:	ldrb	w8, [x0, #1]
  4072a8:	cbz	w8, 4072d0 <__fxstatat@plt+0x5780>
  4072ac:	add	x22, x0, #0x1
  4072b0:	mov	x0, x22
  4072b4:	bl	401770 <strlen@plt>
  4072b8:	mov	x23, x0
  4072bc:	add	x2, x0, #0x1
  4072c0:	mov	x0, x21
  4072c4:	mov	x1, x22
  4072c8:	bl	401740 <memmove@plt>
  4072cc:	str	x23, [x19, #96]
  4072d0:	ldr	x8, [x20, #32]
  4072d4:	stp	x8, x8, [x19, #48]
  4072d8:	ldp	x20, x19, [sp, #48]
  4072dc:	ldp	x22, x21, [sp, #32]
  4072e0:	ldr	x23, [sp, #16]
  4072e4:	ldp	x29, x30, [sp], #64
  4072e8:	ret
  4072ec:	stp	x29, x30, [sp, #-16]!
  4072f0:	mov	x29, sp
  4072f4:	bl	407694 <__fxstatat@plt+0x5b44>
  4072f8:	mov	w8, #0x4972                	// #18802
  4072fc:	movk	w8, #0x5265, lsl #16
  407300:	cmp	x0, x8
  407304:	b.le	407340 <__fxstatat@plt+0x57f0>
  407308:	mov	w8, #0x5341                	// #21313
  40730c:	movk	w8, #0x5846, lsl #16
  407310:	cmp	x0, x8
  407314:	mov	w8, #0x2                   	// #2
  407318:	b.gt	40736c <__fxstatat@plt+0x581c>
  40731c:	mov	w9, #0x4973                	// #18803
  407320:	movk	w9, #0x5265, lsl #16
  407324:	cmp	x0, x9
  407328:	b.eq	407360 <__fxstatat@plt+0x5810>  // b.none
  40732c:	mov	w8, #0x414f                	// #16719
  407330:	movk	w8, #0x5346, lsl #16
  407334:	cmp	x0, x8
  407338:	b.eq	40735c <__fxstatat@plt+0x580c>  // b.none
  40733c:	b	40738c <__fxstatat@plt+0x583c>
  407340:	cbz	x0, 40735c <__fxstatat@plt+0x580c>
  407344:	mov	w8, #0x6969                	// #26985
  407348:	cmp	x0, x8
  40734c:	b.eq	40735c <__fxstatat@plt+0x580c>  // b.none
  407350:	mov	w8, #0x9fa0                	// #40864
  407354:	cmp	x0, x8
  407358:	b.ne	40738c <__fxstatat@plt+0x583c>  // b.any
  40735c:	mov	w8, wzr
  407360:	mov	w0, w8
  407364:	ldp	x29, x30, [sp], #16
  407368:	ret
  40736c:	mov	w9, #0x5342                	// #21314
  407370:	movk	w9, #0x5846, lsl #16
  407374:	cmp	x0, x9
  407378:	b.eq	407360 <__fxstatat@plt+0x5810>  // b.none
  40737c:	mov	w8, #0x4d42                	// #19778
  407380:	movk	w8, #0xff53, lsl #16
  407384:	cmp	x0, x8
  407388:	b.eq	40735c <__fxstatat@plt+0x580c>  // b.none
  40738c:	mov	w8, #0x1                   	// #1
  407390:	b	407360 <__fxstatat@plt+0x5810>
  407394:	stp	x29, x30, [sp, #-48]!
  407398:	stp	x20, x19, [sp, #32]
  40739c:	ldrh	w8, [x0, #72]
  4073a0:	mov	w9, #0x102                 	// #258
  4073a4:	mov	x20, x0
  4073a8:	mov	x19, x1
  4073ac:	tst	w8, w9
  4073b0:	str	x21, [sp, #16]
  4073b4:	mov	x29, sp
  4073b8:	b.eq	407414 <__fxstatat@plt+0x58c4>  // b.none
  4073bc:	mov	w0, #0x18                  	// #24
  4073c0:	bl	401860 <malloc@plt>
  4073c4:	cbz	x0, 407434 <__fxstatat@plt+0x58e4>
  4073c8:	ldr	x8, [x19, #120]
  4073cc:	mov	x21, x0
  4073d0:	mov	x1, x21
  4073d4:	str	x8, [x0]
  4073d8:	ldr	x8, [x19, #128]
  4073dc:	stp	x8, x19, [x0, #8]
  4073e0:	ldr	x0, [x20, #88]
  4073e4:	bl	408a2c <__fxstatat@plt+0x6edc>
  4073e8:	cmp	x0, x21
  4073ec:	b.eq	407430 <__fxstatat@plt+0x58e0>  // b.none
  4073f0:	mov	x20, x0
  4073f4:	mov	x0, x21
  4073f8:	bl	401a00 <free@plt>
  4073fc:	cbz	x20, 407444 <__fxstatat@plt+0x58f4>
  407400:	ldr	x8, [x20, #16]
  407404:	mov	w9, #0x2                   	// #2
  407408:	strh	w9, [x19, #108]
  40740c:	str	x8, [x19]
  407410:	b	407430 <__fxstatat@plt+0x58e0>
  407414:	ldr	x0, [x20, #88]
  407418:	add	x1, x19, #0x78
  40741c:	bl	407b80 <__fxstatat@plt+0x6030>
  407420:	tbz	w0, #0, 407430 <__fxstatat@plt+0x58e0>
  407424:	mov	w8, #0x2                   	// #2
  407428:	str	x19, [x19]
  40742c:	strh	w8, [x19, #108]
  407430:	mov	w0, #0x1                   	// #1
  407434:	ldp	x20, x19, [sp, #32]
  407438:	ldr	x21, [sp, #16]
  40743c:	ldp	x29, x30, [sp], #48
  407440:	ret
  407444:	mov	w0, wzr
  407448:	b	407434 <__fxstatat@plt+0x58e4>
  40744c:	stp	x29, x30, [sp, #-32]!
  407450:	stp	x20, x19, [sp, #16]
  407454:	ldr	w8, [x0, #44]
  407458:	mov	x19, x0
  40745c:	mov	w20, w1
  407460:	mov	x29, sp
  407464:	cmp	w8, w1
  407468:	b.ne	407474 <__fxstatat@plt+0x5924>  // b.any
  40746c:	cmn	w8, #0x64
  407470:	b.ne	4074b0 <__fxstatat@plt+0x5960>  // b.any
  407474:	tbz	w2, #0, 40748c <__fxstatat@plt+0x593c>
  407478:	add	x0, x19, #0x60
  40747c:	mov	w1, w8
  407480:	bl	408c24 <__fxstatat@plt+0x70d4>
  407484:	tbz	w0, #31, 40749c <__fxstatat@plt+0x594c>
  407488:	b	4074a0 <__fxstatat@plt+0x5950>
  40748c:	tbnz	w8, #31, 4074a0 <__fxstatat@plt+0x5950>
  407490:	ldr	w9, [x19, #72]
  407494:	tbnz	w9, #2, 4074a0 <__fxstatat@plt+0x5950>
  407498:	mov	w0, w8
  40749c:	bl	401930 <close@plt>
  4074a0:	str	w20, [x19, #44]
  4074a4:	ldp	x20, x19, [sp, #16]
  4074a8:	ldp	x29, x30, [sp], #32
  4074ac:	ret
  4074b0:	bl	401970 <abort@plt>
  4074b4:	stp	x29, x30, [sp, #-16]!
  4074b8:	cmp	w2, #0x5
  4074bc:	mov	x29, sp
  4074c0:	b.cc	4074dc <__fxstatat@plt+0x598c>  // b.lo, b.ul, b.last
  4074c4:	bl	401b00 <__errno_location@plt>
  4074c8:	mov	w8, #0x16                  	// #22
  4074cc:	str	w8, [x0]
  4074d0:	mov	w0, #0x1                   	// #1
  4074d4:	ldp	x29, x30, [sp], #16
  4074d8:	ret
  4074dc:	mov	w0, wzr
  4074e0:	strh	w2, [x1, #112]
  4074e4:	ldp	x29, x30, [sp], #16
  4074e8:	ret
  4074ec:	stp	x29, x30, [sp, #-48]!
  4074f0:	tst	w1, #0xffffefff
  4074f4:	stp	x22, x21, [sp, #16]
  4074f8:	stp	x20, x19, [sp, #32]
  4074fc:	mov	x29, sp
  407500:	b.eq	40751c <__fxstatat@plt+0x59cc>  // b.none
  407504:	bl	401b00 <__errno_location@plt>
  407508:	mov	x8, x0
  40750c:	mov	w9, #0x16                  	// #22
  407510:	mov	x0, xzr
  407514:	str	w9, [x8]
  407518:	b	407558 <__fxstatat@plt+0x5a08>
  40751c:	ldr	x22, [x0]
  407520:	mov	w21, w1
  407524:	mov	x19, x0
  407528:	bl	401b00 <__errno_location@plt>
  40752c:	str	wzr, [x0]
  407530:	ldrb	w8, [x19, #73]
  407534:	tbnz	w8, #5, 407554 <__fxstatat@plt+0x5a04>
  407538:	ldrh	w8, [x22, #108]
  40753c:	cmp	w8, #0x1
  407540:	b.eq	407568 <__fxstatat@plt+0x5a18>  // b.none
  407544:	cmp	w8, #0x9
  407548:	b.ne	407554 <__fxstatat@plt+0x5a04>  // b.any
  40754c:	ldr	x0, [x22, #16]
  407550:	b	407558 <__fxstatat@plt+0x5a08>
  407554:	mov	x0, xzr
  407558:	ldp	x20, x19, [sp, #32]
  40755c:	ldp	x22, x21, [sp, #16]
  407560:	ldp	x29, x30, [sp], #48
  407564:	ret
  407568:	mov	x20, x0
  40756c:	ldr	x0, [x19, #8]
  407570:	cbz	x0, 407578 <__fxstatat@plt+0x5a28>
  407574:	bl	406104 <__fxstatat@plt+0x45b4>
  407578:	cmp	w21, #0x1, lsl #12
  40757c:	b.ne	40759c <__fxstatat@plt+0x5a4c>  // b.any
  407580:	ldr	w8, [x19, #72]
  407584:	mov	w21, #0x2                   	// #2
  407588:	orr	w8, w8, #0x1000
  40758c:	str	w8, [x19, #72]
  407590:	ldr	x8, [x22, #88]
  407594:	cbnz	x8, 407614 <__fxstatat@plt+0x5ac4>
  407598:	b	4075a8 <__fxstatat@plt+0x5a58>
  40759c:	mov	w21, #0x1                   	// #1
  4075a0:	ldr	x8, [x22, #88]
  4075a4:	cbnz	x8, 407614 <__fxstatat@plt+0x5ac4>
  4075a8:	ldr	x8, [x22, #48]
  4075ac:	ldrb	w8, [x8]
  4075b0:	cmp	w8, #0x2f
  4075b4:	b.eq	407614 <__fxstatat@plt+0x5ac4>  // b.none
  4075b8:	ldrb	w8, [x19, #72]
  4075bc:	tbnz	w8, #2, 407614 <__fxstatat@plt+0x5ac4>
  4075c0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4075c4:	add	x1, x1, #0xa71
  4075c8:	mov	x0, x19
  4075cc:	bl	4060c0 <__fxstatat@plt+0x4570>
  4075d0:	tbnz	w0, #31, 407628 <__fxstatat@plt+0x5ad8>
  4075d4:	mov	w22, w0
  4075d8:	mov	x0, x19
  4075dc:	mov	w1, w21
  4075e0:	bl	406a88 <__fxstatat@plt+0x4f38>
  4075e4:	ldrb	w8, [x19, #73]
  4075e8:	str	x0, [x19, #8]
  4075ec:	tbnz	w8, #1, 407634 <__fxstatat@plt+0x5ae4>
  4075f0:	mov	w0, w22
  4075f4:	bl	4017a0 <fchdir@plt>
  4075f8:	cbz	w0, 407648 <__fxstatat@plt+0x5af8>
  4075fc:	ldr	w19, [x20]
  407600:	mov	w0, w22
  407604:	bl	401930 <close@plt>
  407608:	mov	x0, xzr
  40760c:	str	w19, [x20]
  407610:	b	407558 <__fxstatat@plt+0x5a08>
  407614:	mov	x0, x19
  407618:	mov	w1, w21
  40761c:	bl	406a88 <__fxstatat@plt+0x4f38>
  407620:	str	x0, [x19, #8]
  407624:	b	407558 <__fxstatat@plt+0x5a08>
  407628:	mov	x0, xzr
  40762c:	str	xzr, [x19, #8]
  407630:	b	407558 <__fxstatat@plt+0x5a08>
  407634:	mov	w2, #0x1                   	// #1
  407638:	mov	x0, x19
  40763c:	mov	w1, w22
  407640:	bl	40744c <__fxstatat@plt+0x58fc>
  407644:	b	407650 <__fxstatat@plt+0x5b00>
  407648:	mov	w0, w22
  40764c:	bl	401930 <close@plt>
  407650:	ldr	x0, [x19, #8]
  407654:	b	407558 <__fxstatat@plt+0x5a08>
  407658:	ldr	x8, [x0, #8]
  40765c:	udiv	x9, x8, x1
  407660:	msub	x0, x9, x1, x8
  407664:	ret
  407668:	ldr	x8, [x0, #8]
  40766c:	ldr	x9, [x1, #8]
  407670:	cmp	x8, x9
  407674:	b.ne	40768c <__fxstatat@plt+0x5b3c>  // b.any
  407678:	ldr	x8, [x0]
  40767c:	ldr	x9, [x1]
  407680:	cmp	x8, x9
  407684:	cset	w0, eq  // eq = none
  407688:	ret
  40768c:	mov	w0, wzr
  407690:	ret
  407694:	sub	sp, sp, #0xb0
  407698:	stp	x29, x30, [sp, #128]
  40769c:	stp	x22, x21, [sp, #144]
  4076a0:	stp	x20, x19, [sp, #160]
  4076a4:	ldr	x22, [x0, #80]
  4076a8:	add	x29, sp, #0x80
  4076ac:	ldrb	w8, [x22, #73]
  4076b0:	tbz	w8, #1, 407740 <__fxstatat@plt+0x5bf0>
  4076b4:	ldr	x20, [x22, #80]
  4076b8:	mov	x19, x0
  4076bc:	mov	w21, w1
  4076c0:	cbz	x20, 4076cc <__fxstatat@plt+0x5b7c>
  4076c4:	cbnz	x20, 4076fc <__fxstatat@plt+0x5bac>
  4076c8:	b	40772c <__fxstatat@plt+0x5bdc>
  4076cc:	adrp	x2, 407000 <__fxstatat@plt+0x54b0>
  4076d0:	adrp	x3, 407000 <__fxstatat@plt+0x54b0>
  4076d4:	adrp	x4, 401000 <mbrtowc@plt-0x720>
  4076d8:	add	x2, x2, #0x7a4
  4076dc:	add	x3, x3, #0x7b4
  4076e0:	add	x4, x4, #0xa00
  4076e4:	mov	w0, #0xd                   	// #13
  4076e8:	mov	x1, xzr
  4076ec:	bl	4081c0 <__fxstatat@plt+0x6670>
  4076f0:	mov	x20, x0
  4076f4:	str	x0, [x22, #80]
  4076f8:	cbz	x20, 40772c <__fxstatat@plt+0x5bdc>
  4076fc:	ldr	x8, [x19, #120]
  407700:	add	x1, sp, #0x8
  407704:	mov	x0, x20
  407708:	str	x8, [sp, #8]
  40770c:	bl	407f04 <__fxstatat@plt+0x63b4>
  407710:	cbz	x0, 407724 <__fxstatat@plt+0x5bd4>
  407714:	ldr	x0, [x0, #8]
  407718:	mov	w8, wzr
  40771c:	cbnz	w8, 40772c <__fxstatat@plt+0x5bdc>
  407720:	b	407744 <__fxstatat@plt+0x5bf4>
  407724:	mov	w8, #0x1                   	// #1
  407728:	cbz	w8, 407744 <__fxstatat@plt+0x5bf4>
  40772c:	tbnz	w21, #31, 407740 <__fxstatat@plt+0x5bf0>
  407730:	add	x1, sp, #0x8
  407734:	mov	w0, w21
  407738:	bl	4018c0 <fstatfs@plt>
  40773c:	cbz	w0, 407758 <__fxstatat@plt+0x5c08>
  407740:	mov	x0, xzr
  407744:	ldp	x20, x19, [sp, #160]
  407748:	ldp	x22, x21, [sp, #144]
  40774c:	ldp	x29, x30, [sp, #128]
  407750:	add	sp, sp, #0xb0
  407754:	ret
  407758:	cbz	x20, 40779c <__fxstatat@plt+0x5c4c>
  40775c:	mov	w0, #0x10                  	// #16
  407760:	bl	401860 <malloc@plt>
  407764:	cbz	x0, 40779c <__fxstatat@plt+0x5c4c>
  407768:	ldr	x8, [x19, #120]
  40776c:	ldr	x9, [sp, #8]
  407770:	mov	x21, x0
  407774:	mov	x1, x21
  407778:	stp	x8, x9, [x0]
  40777c:	mov	x0, x20
  407780:	bl	408a2c <__fxstatat@plt+0x6edc>
  407784:	cbz	x0, 407794 <__fxstatat@plt+0x5c44>
  407788:	cmp	x0, x21
  40778c:	b.eq	40779c <__fxstatat@plt+0x5c4c>  // b.none
  407790:	bl	401970 <abort@plt>
  407794:	mov	x0, x21
  407798:	bl	401a00 <free@plt>
  40779c:	ldr	x0, [sp, #8]
  4077a0:	b	407744 <__fxstatat@plt+0x5bf4>
  4077a4:	ldr	x8, [x0]
  4077a8:	udiv	x9, x8, x1
  4077ac:	msub	x0, x9, x1, x8
  4077b0:	ret
  4077b4:	ldr	x8, [x0]
  4077b8:	ldr	x9, [x1]
  4077bc:	cmp	x8, x9
  4077c0:	cset	w0, eq  // eq = none
  4077c4:	ret
  4077c8:	sub	w8, w1, #0x1
  4077cc:	cmp	w8, #0xb
  4077d0:	b.hi	4077e8 <__fxstatat@plt+0x5c98>  // b.pmore
  4077d4:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4077d8:	add	x9, x9, #0xa40
  4077dc:	ldr	w8, [x9, w8, sxtw #2]
  4077e0:	str	w8, [x0, #16]
  4077e4:	ret
  4077e8:	str	wzr, [x0, #16]
  4077ec:	ret
  4077f0:	stp	x29, x30, [sp, #-16]!
  4077f4:	mov	x29, sp
  4077f8:	bl	407694 <__fxstatat@plt+0x5b44>
  4077fc:	mov	w9, #0x6969                	// #26985
  407800:	mov	x8, x0
  407804:	cmp	x0, x9
  407808:	mov	w0, wzr
  40780c:	b.eq	407834 <__fxstatat@plt+0x5ce4>  // b.none
  407810:	mov	w9, #0x1994                	// #6548
  407814:	movk	w9, #0x102, lsl #16
  407818:	cmp	x8, x9
  40781c:	b.eq	407834 <__fxstatat@plt+0x5ce4>  // b.none
  407820:	mov	w9, #0x4d42                	// #19778
  407824:	movk	w9, #0xff53, lsl #16
  407828:	cmp	x8, x9
  40782c:	b.eq	407834 <__fxstatat@plt+0x5ce4>  // b.none
  407830:	mov	w0, #0x1                   	// #1
  407834:	ldp	x29, x30, [sp], #16
  407838:	ret
  40783c:	ldr	x9, [x0, #8]
  407840:	ldr	x8, [x0, #32]
  407844:	cbnz	x9, 407860 <__fxstatat@plt+0x5d10>
  407848:	ldr	x9, [x1, #88]
  40784c:	tbz	x9, #63, 407890 <__fxstatat@plt+0x5d40>
  407850:	ret
  407854:	str	x8, [x9, #56]
  407858:	ldr	x9, [x9, #16]
  40785c:	cbz	x9, 407848 <__fxstatat@plt+0x5cf8>
  407860:	ldr	x10, [x9, #48]
  407864:	add	x11, x9, #0xf8
  407868:	cmp	x10, x11
  40786c:	b.eq	407854 <__fxstatat@plt+0x5d04>  // b.none
  407870:	ldr	x11, [x9, #56]
  407874:	sub	x10, x10, x11
  407878:	add	x10, x8, x10
  40787c:	str	x10, [x9, #48]
  407880:	b	407854 <__fxstatat@plt+0x5d04>
  407884:	ldr	x10, [x9, #88]
  407888:	mov	x1, x9
  40788c:	tbnz	x10, #63, 407850 <__fxstatat@plt+0x5d00>
  407890:	ldr	x9, [x1, #48]
  407894:	add	x10, x1, #0xf8
  407898:	cmp	x9, x10
  40789c:	b.eq	4078b0 <__fxstatat@plt+0x5d60>  // b.none
  4078a0:	ldr	x10, [x1, #56]
  4078a4:	sub	x9, x9, x10
  4078a8:	add	x9, x8, x9
  4078ac:	str	x9, [x1, #48]
  4078b0:	ldr	x9, [x1, #16]
  4078b4:	str	x8, [x1, #56]
  4078b8:	cbnz	x9, 407884 <__fxstatat@plt+0x5d34>
  4078bc:	ldr	x9, [x1, #8]
  4078c0:	b	407884 <__fxstatat@plt+0x5d34>
  4078c4:	ldr	x8, [x0]
  4078c8:	ldr	x9, [x1]
  4078cc:	ldr	x8, [x8, #128]
  4078d0:	ldr	x9, [x9, #128]
  4078d4:	cmp	x9, x8
  4078d8:	cset	w10, cc  // cc = lo, ul, last
  4078dc:	cmp	x8, x9
  4078e0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4078e4:	ret
  4078e8:	sub	sp, sp, #0x40
  4078ec:	stp	x29, x30, [sp, #16]
  4078f0:	add	x29, sp, #0x10
  4078f4:	cmp	x0, #0x0
  4078f8:	sub	x8, x29, #0x4
  4078fc:	stp	x20, x19, [sp, #48]
  407900:	csel	x20, x8, x0, eq  // eq = none
  407904:	mov	x0, x20
  407908:	stp	x22, x21, [sp, #32]
  40790c:	mov	x22, x2
  407910:	mov	x19, x1
  407914:	bl	401720 <mbrtowc@plt>
  407918:	mov	x21, x0
  40791c:	cbz	x22, 407940 <__fxstatat@plt+0x5df0>
  407920:	cmn	x21, #0x2
  407924:	b.cc	407940 <__fxstatat@plt+0x5df0>  // b.lo, b.ul, b.last
  407928:	mov	w0, wzr
  40792c:	bl	407cf4 <__fxstatat@plt+0x61a4>
  407930:	tbnz	w0, #0, 407940 <__fxstatat@plt+0x5df0>
  407934:	ldrb	w8, [x19]
  407938:	mov	w21, #0x1                   	// #1
  40793c:	str	w8, [x20]
  407940:	mov	x0, x21
  407944:	ldp	x20, x19, [sp, #48]
  407948:	ldp	x22, x21, [sp, #32]
  40794c:	ldp	x29, x30, [sp, #16]
  407950:	add	sp, sp, #0x40
  407954:	ret
  407958:	sub	w9, w0, #0x41
  40795c:	mov	w8, w0
  407960:	cmp	w9, #0x39
  407964:	mov	w0, #0x1                   	// #1
  407968:	b.hi	407980 <__fxstatat@plt+0x5e30>  // b.pmore
  40796c:	mov	w10, #0x1                   	// #1
  407970:	lsl	x9, x10, x9
  407974:	tst	x9, #0x3ffffff03ffffff
  407978:	b.eq	407980 <__fxstatat@plt+0x5e30>  // b.none
  40797c:	ret
  407980:	sub	w8, w8, #0x30
  407984:	cmp	w8, #0xa
  407988:	b.cc	40797c <__fxstatat@plt+0x5e2c>  // b.lo, b.ul, b.last
  40798c:	mov	w0, wzr
  407990:	ret
  407994:	sub	w8, w0, #0x41
  407998:	cmp	w8, #0x39
  40799c:	b.hi	4079b0 <__fxstatat@plt+0x5e60>  // b.pmore
  4079a0:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4079a4:	lsr	x8, x9, x8
  4079a8:	and	w0, w8, #0x1
  4079ac:	ret
  4079b0:	mov	w0, wzr
  4079b4:	ret
  4079b8:	cmp	w0, #0x80
  4079bc:	cset	w0, cc  // cc = lo, ul, last
  4079c0:	ret
  4079c4:	cmp	w0, #0x20
  4079c8:	cset	w8, eq  // eq = none
  4079cc:	cmp	w0, #0x9
  4079d0:	cset	w9, eq  // eq = none
  4079d4:	orr	w0, w8, w9
  4079d8:	ret
  4079dc:	mov	w8, w0
  4079e0:	cmp	w0, #0x20
  4079e4:	mov	w0, #0x1                   	// #1
  4079e8:	b.cs	4079f0 <__fxstatat@plt+0x5ea0>  // b.hs, b.nlast
  4079ec:	ret
  4079f0:	cmp	w8, #0x7f
  4079f4:	b.eq	4079ec <__fxstatat@plt+0x5e9c>  // b.none
  4079f8:	mov	w0, wzr
  4079fc:	ret
  407a00:	sub	w8, w0, #0x30
  407a04:	cmp	w8, #0xa
  407a08:	cset	w0, cc  // cc = lo, ul, last
  407a0c:	ret
  407a10:	sub	w8, w0, #0x21
  407a14:	cmp	w8, #0x5e
  407a18:	cset	w0, cc  // cc = lo, ul, last
  407a1c:	ret
  407a20:	sub	w8, w0, #0x61
  407a24:	cmp	w8, #0x1a
  407a28:	cset	w0, cc  // cc = lo, ul, last
  407a2c:	ret
  407a30:	sub	w8, w0, #0x20
  407a34:	cmp	w8, #0x5f
  407a38:	cset	w0, cc  // cc = lo, ul, last
  407a3c:	ret
  407a40:	sub	w8, w0, #0x21
  407a44:	cmp	w8, #0x5d
  407a48:	b.hi	407a6c <__fxstatat@plt+0x5f1c>  // b.pmore
  407a4c:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  407a50:	add	x9, x9, #0xa73
  407a54:	adr	x10, 407a68 <__fxstatat@plt+0x5f18>
  407a58:	ldrb	w11, [x9, x8]
  407a5c:	add	x10, x10, x11, lsl #2
  407a60:	mov	w0, #0x1                   	// #1
  407a64:	br	x10
  407a68:	ret
  407a6c:	mov	w0, wzr
  407a70:	ret
  407a74:	sub	w8, w0, #0x9
  407a78:	cmp	w8, #0x17
  407a7c:	b.hi	407a94 <__fxstatat@plt+0x5f44>  // b.pmore
  407a80:	mov	w9, #0x1f                  	// #31
  407a84:	movk	w9, #0x80, lsl #16
  407a88:	lsr	w8, w9, w8
  407a8c:	and	w0, w8, #0x1
  407a90:	ret
  407a94:	mov	w0, wzr
  407a98:	ret
  407a9c:	sub	w8, w0, #0x41
  407aa0:	cmp	w8, #0x1a
  407aa4:	cset	w0, cc  // cc = lo, ul, last
  407aa8:	ret
  407aac:	sub	w8, w0, #0x30
  407ab0:	cmp	w8, #0x36
  407ab4:	b.hi	407acc <__fxstatat@plt+0x5f7c>  // b.pmore
  407ab8:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  407abc:	movk	x9, #0x3ff
  407ac0:	lsr	x8, x9, x8
  407ac4:	and	w0, w8, #0x1
  407ac8:	ret
  407acc:	mov	w0, wzr
  407ad0:	ret
  407ad4:	sub	w8, w0, #0x41
  407ad8:	add	w9, w0, #0x20
  407adc:	cmp	w8, #0x1a
  407ae0:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407ae4:	ret
  407ae8:	sub	w8, w0, #0x61
  407aec:	sub	w9, w0, #0x20
  407af0:	cmp	w8, #0x1a
  407af4:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407af8:	ret
  407afc:	stp	x29, x30, [sp, #-48]!
  407b00:	str	x21, [sp, #16]
  407b04:	stp	x20, x19, [sp, #32]
  407b08:	mov	x29, sp
  407b0c:	mov	x20, x0
  407b10:	bl	401810 <__fpending@plt>
  407b14:	mov	x19, x0
  407b18:	mov	x0, x20
  407b1c:	bl	4017c0 <ferror_unlocked@plt>
  407b20:	mov	w21, w0
  407b24:	mov	x0, x20
  407b28:	bl	408e74 <__fxstatat@plt+0x7324>
  407b2c:	cbz	w21, 407b50 <__fxstatat@plt+0x6000>
  407b30:	cbnz	w0, 407b3c <__fxstatat@plt+0x5fec>
  407b34:	bl	401b00 <__errno_location@plt>
  407b38:	str	wzr, [x0]
  407b3c:	mov	w0, #0xffffffff            	// #-1
  407b40:	ldp	x20, x19, [sp, #32]
  407b44:	ldr	x21, [sp, #16]
  407b48:	ldp	x29, x30, [sp], #48
  407b4c:	ret
  407b50:	cbz	w0, 407b40 <__fxstatat@plt+0x5ff0>
  407b54:	cbnz	x19, 407b30 <__fxstatat@plt+0x5fe0>
  407b58:	bl	401b00 <__errno_location@plt>
  407b5c:	ldr	w8, [x0]
  407b60:	cmp	w8, #0x9
  407b64:	csetm	w0, ne  // ne = any
  407b68:	b	407b40 <__fxstatat@plt+0x5ff0>
  407b6c:	mov	w8, #0xf616                	// #62998
  407b70:	movk	w8, #0x95, lsl #16
  407b74:	str	xzr, [x0, #16]
  407b78:	str	w8, [x0, #24]
  407b7c:	ret
  407b80:	stp	x29, x30, [sp, #-48]!
  407b84:	stp	x20, x19, [sp, #32]
  407b88:	ldr	w8, [x0, #24]
  407b8c:	mov	w9, #0xf616                	// #62998
  407b90:	movk	w9, #0x95, lsl #16
  407b94:	str	x21, [sp, #16]
  407b98:	cmp	w8, w9
  407b9c:	mov	x29, sp
  407ba0:	b.ne	407c20 <__fxstatat@plt+0x60d0>  // b.any
  407ba4:	ldr	x8, [x0, #16]
  407ba8:	mov	x19, x0
  407bac:	mov	x20, x1
  407bb0:	cbz	x8, 407bd4 <__fxstatat@plt+0x6084>
  407bb4:	ldr	x9, [x20, #8]
  407bb8:	ldr	x10, [x19]
  407bbc:	cmp	x9, x10
  407bc0:	b.ne	407bd4 <__fxstatat@plt+0x6084>  // b.any
  407bc4:	ldr	x9, [x20]
  407bc8:	ldr	x10, [x19, #8]
  407bcc:	cmp	x9, x10
  407bd0:	b.eq	407c0c <__fxstatat@plt+0x60bc>  // b.none
  407bd4:	add	x21, x8, #0x1
  407bd8:	mov	x0, x21
  407bdc:	str	x21, [x19, #16]
  407be0:	bl	407c40 <__fxstatat@plt+0x60f0>
  407be4:	tbz	w0, #0, 407c04 <__fxstatat@plt+0x60b4>
  407be8:	cbz	x21, 407c0c <__fxstatat@plt+0x60bc>
  407bec:	ldr	x8, [x20]
  407bf0:	mov	w0, wzr
  407bf4:	str	x8, [x19, #8]
  407bf8:	ldr	x8, [x20, #8]
  407bfc:	str	x8, [x19]
  407c00:	b	407c10 <__fxstatat@plt+0x60c0>
  407c04:	mov	w0, wzr
  407c08:	b	407c10 <__fxstatat@plt+0x60c0>
  407c0c:	mov	w0, #0x1                   	// #1
  407c10:	ldp	x20, x19, [sp, #32]
  407c14:	ldr	x21, [sp, #16]
  407c18:	ldp	x29, x30, [sp], #48
  407c1c:	ret
  407c20:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  407c24:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407c28:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  407c2c:	add	x0, x0, #0xad1
  407c30:	add	x1, x1, #0xae9
  407c34:	add	x3, x3, #0xafb
  407c38:	mov	w2, #0x3c                  	// #60
  407c3c:	bl	401af0 <__assert_fail@plt>
  407c40:	sub	x8, x0, #0x1
  407c44:	tst	x0, x8
  407c48:	cset	w0, eq  // eq = none
  407c4c:	ret
  407c50:	sub	sp, sp, #0xe0
  407c54:	stp	x29, x30, [sp, #208]
  407c58:	add	x29, sp, #0xd0
  407c5c:	stp	x2, x3, [x29, #-80]
  407c60:	stp	x4, x5, [x29, #-64]
  407c64:	stp	x6, x7, [x29, #-48]
  407c68:	stp	q1, q2, [sp, #16]
  407c6c:	stp	q3, q4, [sp, #48]
  407c70:	str	q0, [sp]
  407c74:	stp	q5, q6, [sp, #80]
  407c78:	str	q7, [sp, #112]
  407c7c:	tbnz	w1, #6, 407c88 <__fxstatat@plt+0x6138>
  407c80:	mov	w2, wzr
  407c84:	b	407cd4 <__fxstatat@plt+0x6184>
  407c88:	mov	x9, #0xffffffffffffffd0    	// #-48
  407c8c:	mov	x11, sp
  407c90:	sub	x12, x29, #0x50
  407c94:	movk	x9, #0xff80, lsl #32
  407c98:	add	x10, x29, #0x10
  407c9c:	mov	x8, #0xffffffffffffffd0    	// #-48
  407ca0:	add	x11, x11, #0x80
  407ca4:	add	x12, x12, #0x30
  407ca8:	stp	x11, x9, [x29, #-16]
  407cac:	stp	x10, x12, [x29, #-32]
  407cb0:	tbz	w8, #31, 407cc4 <__fxstatat@plt+0x6174>
  407cb4:	add	w9, w8, #0x8
  407cb8:	cmp	w9, #0x0
  407cbc:	stur	w9, [x29, #-8]
  407cc0:	b.le	407ce8 <__fxstatat@plt+0x6198>
  407cc4:	ldur	x8, [x29, #-32]
  407cc8:	add	x9, x8, #0x8
  407ccc:	stur	x9, [x29, #-32]
  407cd0:	ldr	w2, [x8]
  407cd4:	bl	401870 <open@plt>
  407cd8:	bl	408e1c <__fxstatat@plt+0x72cc>
  407cdc:	ldp	x29, x30, [sp, #208]
  407ce0:	add	sp, sp, #0xe0
  407ce4:	ret
  407ce8:	ldur	x9, [x29, #-24]
  407cec:	add	x8, x9, x8
  407cf0:	b	407cd0 <__fxstatat@plt+0x6180>
  407cf4:	stp	x29, x30, [sp, #-32]!
  407cf8:	mov	x1, xzr
  407cfc:	str	x19, [sp, #16]
  407d00:	mov	x29, sp
  407d04:	bl	401b40 <setlocale@plt>
  407d08:	cbz	x0, 407d34 <__fxstatat@plt+0x61e4>
  407d0c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407d10:	add	x1, x1, #0xb3e
  407d14:	mov	x19, x0
  407d18:	bl	4019c0 <strcmp@plt>
  407d1c:	cbz	w0, 407d3c <__fxstatat@plt+0x61ec>
  407d20:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407d24:	add	x1, x1, #0xb40
  407d28:	mov	x0, x19
  407d2c:	bl	4019c0 <strcmp@plt>
  407d30:	cbz	w0, 407d3c <__fxstatat@plt+0x61ec>
  407d34:	mov	w0, #0x1                   	// #1
  407d38:	b	407d40 <__fxstatat@plt+0x61f0>
  407d3c:	mov	w0, wzr
  407d40:	ldr	x19, [sp, #16]
  407d44:	ldp	x29, x30, [sp], #32
  407d48:	ret
  407d4c:	ldr	x0, [x0, #16]
  407d50:	ret
  407d54:	ldr	x0, [x0, #24]
  407d58:	ret
  407d5c:	ldr	x0, [x0, #32]
  407d60:	ret
  407d64:	ldp	x8, x9, [x0]
  407d68:	cmp	x8, x9
  407d6c:	b.cs	407db0 <__fxstatat@plt+0x6260>  // b.hs, b.nlast
  407d70:	ldr	x9, [x0, #8]
  407d74:	mov	x0, xzr
  407d78:	b	407d88 <__fxstatat@plt+0x6238>
  407d7c:	add	x8, x8, #0x10
  407d80:	cmp	x8, x9
  407d84:	b.cs	407db4 <__fxstatat@plt+0x6264>  // b.hs, b.nlast
  407d88:	ldr	x10, [x8]
  407d8c:	cbz	x10, 407d7c <__fxstatat@plt+0x622c>
  407d90:	mov	x10, xzr
  407d94:	mov	x11, x8
  407d98:	ldr	x11, [x11, #8]
  407d9c:	add	x10, x10, #0x1
  407da0:	cbnz	x11, 407d98 <__fxstatat@plt+0x6248>
  407da4:	cmp	x10, x0
  407da8:	csel	x0, x10, x0, hi  // hi = pmore
  407dac:	b	407d7c <__fxstatat@plt+0x622c>
  407db0:	mov	x0, xzr
  407db4:	ret
  407db8:	ldp	x9, x8, [x0]
  407dbc:	cmp	x9, x8
  407dc0:	b.cs	407e00 <__fxstatat@plt+0x62b0>  // b.hs, b.nlast
  407dc4:	ldr	x11, [x0, #8]
  407dc8:	mov	x8, xzr
  407dcc:	mov	x10, xzr
  407dd0:	b	407de0 <__fxstatat@plt+0x6290>
  407dd4:	add	x9, x9, #0x10
  407dd8:	cmp	x9, x11
  407ddc:	b.cs	407e08 <__fxstatat@plt+0x62b8>  // b.hs, b.nlast
  407de0:	ldr	x12, [x9]
  407de4:	cbz	x12, 407dd4 <__fxstatat@plt+0x6284>
  407de8:	mov	x12, x9
  407dec:	ldr	x12, [x12, #8]
  407df0:	add	x8, x8, #0x1
  407df4:	cbnz	x12, 407dec <__fxstatat@plt+0x629c>
  407df8:	add	x10, x10, #0x1
  407dfc:	b	407dd4 <__fxstatat@plt+0x6284>
  407e00:	mov	x10, xzr
  407e04:	mov	x8, xzr
  407e08:	ldr	x9, [x0, #24]
  407e0c:	cmp	x10, x9
  407e10:	b.ne	407e28 <__fxstatat@plt+0x62d8>  // b.any
  407e14:	ldr	x9, [x0, #32]
  407e18:	cmp	x8, x9
  407e1c:	b.ne	407e28 <__fxstatat@plt+0x62d8>  // b.any
  407e20:	mov	w0, #0x1                   	// #1
  407e24:	ret
  407e28:	mov	w0, wzr
  407e2c:	ret
  407e30:	stp	x29, x30, [sp, #-64]!
  407e34:	str	x23, [sp, #16]
  407e38:	stp	x22, x21, [sp, #32]
  407e3c:	stp	x20, x19, [sp, #48]
  407e40:	mov	x29, sp
  407e44:	mov	x19, x1
  407e48:	mov	x20, x0
  407e4c:	bl	407d5c <__fxstatat@plt+0x620c>
  407e50:	mov	x21, x0
  407e54:	mov	x0, x20
  407e58:	bl	407d4c <__fxstatat@plt+0x61fc>
  407e5c:	mov	x22, x0
  407e60:	mov	x0, x20
  407e64:	bl	407d54 <__fxstatat@plt+0x6204>
  407e68:	mov	x23, x0
  407e6c:	mov	x0, x20
  407e70:	bl	407d64 <__fxstatat@plt+0x6214>
  407e74:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407e78:	mov	x20, x0
  407e7c:	add	x2, x2, #0xb46
  407e80:	mov	w1, #0x1                   	// #1
  407e84:	mov	x0, x19
  407e88:	mov	x3, x21
  407e8c:	bl	4019b0 <__fprintf_chk@plt>
  407e90:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407e94:	add	x2, x2, #0xb5e
  407e98:	mov	w1, #0x1                   	// #1
  407e9c:	mov	x0, x19
  407ea0:	mov	x3, x22
  407ea4:	bl	4019b0 <__fprintf_chk@plt>
  407ea8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407eac:	ucvtf	d0, x23
  407eb0:	fmov	d1, x8
  407eb4:	fmul	d0, d0, d1
  407eb8:	ucvtf	d1, x22
  407ebc:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407ec0:	fdiv	d0, d0, d1
  407ec4:	add	x2, x2, #0xb76
  407ec8:	mov	w1, #0x1                   	// #1
  407ecc:	mov	x0, x19
  407ed0:	mov	x3, x23
  407ed4:	bl	4019b0 <__fprintf_chk@plt>
  407ed8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407edc:	add	x2, x2, #0xb97
  407ee0:	mov	w1, #0x1                   	// #1
  407ee4:	mov	x0, x19
  407ee8:	mov	x3, x20
  407eec:	bl	4019b0 <__fprintf_chk@plt>
  407ef0:	ldp	x20, x19, [sp, #48]
  407ef4:	ldp	x22, x21, [sp, #32]
  407ef8:	ldr	x23, [sp, #16]
  407efc:	ldp	x29, x30, [sp], #64
  407f00:	ret
  407f04:	stp	x29, x30, [sp, #-48]!
  407f08:	str	x21, [sp, #16]
  407f0c:	stp	x20, x19, [sp, #32]
  407f10:	mov	x29, sp
  407f14:	mov	x19, x1
  407f18:	mov	x20, x0
  407f1c:	bl	407f74 <__fxstatat@plt+0x6424>
  407f20:	ldr	x8, [x0]
  407f24:	mov	x21, x0
  407f28:	mov	x0, xzr
  407f2c:	cbz	x8, 407f64 <__fxstatat@plt+0x6414>
  407f30:	cbz	x21, 407f64 <__fxstatat@plt+0x6414>
  407f34:	ldr	x1, [x21]
  407f38:	cmp	x1, x19
  407f3c:	b.eq	407f60 <__fxstatat@plt+0x6410>  // b.none
  407f40:	ldr	x8, [x20, #56]
  407f44:	mov	x0, x19
  407f48:	blr	x8
  407f4c:	tbnz	w0, #0, 407f60 <__fxstatat@plt+0x6410>
  407f50:	ldr	x21, [x21, #8]
  407f54:	cbnz	x21, 407f34 <__fxstatat@plt+0x63e4>
  407f58:	mov	x0, xzr
  407f5c:	b	407f64 <__fxstatat@plt+0x6414>
  407f60:	ldr	x0, [x21]
  407f64:	ldp	x20, x19, [sp, #32]
  407f68:	ldr	x21, [sp, #16]
  407f6c:	ldp	x29, x30, [sp], #48
  407f70:	ret
  407f74:	stp	x29, x30, [sp, #-32]!
  407f78:	ldr	x8, [x0, #16]
  407f7c:	ldr	x9, [x0, #48]
  407f80:	str	x19, [sp, #16]
  407f84:	mov	x19, x0
  407f88:	mov	x0, x1
  407f8c:	mov	x1, x8
  407f90:	mov	x29, sp
  407f94:	blr	x9
  407f98:	ldr	x8, [x19, #16]
  407f9c:	cmp	x0, x8
  407fa0:	b.cs	407fb8 <__fxstatat@plt+0x6468>  // b.hs, b.nlast
  407fa4:	ldr	x8, [x19]
  407fa8:	ldr	x19, [sp, #16]
  407fac:	add	x0, x8, x0, lsl #4
  407fb0:	ldp	x29, x30, [sp], #32
  407fb4:	ret
  407fb8:	bl	401970 <abort@plt>
  407fbc:	stp	x29, x30, [sp, #-16]!
  407fc0:	ldr	x8, [x0, #32]
  407fc4:	mov	x29, sp
  407fc8:	cbz	x8, 407fe4 <__fxstatat@plt+0x6494>
  407fcc:	ldr	x9, [x0]
  407fd0:	ldr	x8, [x0, #8]
  407fd4:	cmp	x9, x8
  407fd8:	b.cs	407ff0 <__fxstatat@plt+0x64a0>  // b.hs, b.nlast
  407fdc:	ldr	x8, [x9], #16
  407fe0:	cbz	x8, 407fd0 <__fxstatat@plt+0x6480>
  407fe4:	mov	x0, x8
  407fe8:	ldp	x29, x30, [sp], #16
  407fec:	ret
  407ff0:	bl	401970 <abort@plt>
  407ff4:	stp	x29, x30, [sp, #-32]!
  407ff8:	stp	x20, x19, [sp, #16]
  407ffc:	mov	x29, sp
  408000:	mov	x20, x1
  408004:	mov	x19, x0
  408008:	bl	407f74 <__fxstatat@plt+0x6424>
  40800c:	mov	x8, x0
  408010:	b	40801c <__fxstatat@plt+0x64cc>
  408014:	ldr	x8, [x8, #8]
  408018:	cbz	x8, 408038 <__fxstatat@plt+0x64e8>
  40801c:	ldr	x9, [x8]
  408020:	cmp	x9, x20
  408024:	b.ne	408014 <__fxstatat@plt+0x64c4>  // b.any
  408028:	ldr	x9, [x8, #8]
  40802c:	cbz	x9, 408014 <__fxstatat@plt+0x64c4>
  408030:	ldr	x0, [x9]
  408034:	b	408058 <__fxstatat@plt+0x6508>
  408038:	ldr	x8, [x19, #8]
  40803c:	add	x9, x0, #0x10
  408040:	cmp	x9, x8
  408044:	b.cs	408054 <__fxstatat@plt+0x6504>  // b.hs, b.nlast
  408048:	ldr	x0, [x9], #16
  40804c:	cbz	x0, 408040 <__fxstatat@plt+0x64f0>
  408050:	b	408058 <__fxstatat@plt+0x6508>
  408054:	mov	x0, xzr
  408058:	ldp	x20, x19, [sp, #16]
  40805c:	ldp	x29, x30, [sp], #32
  408060:	ret
  408064:	ldp	x9, x8, [x0]
  408068:	cmp	x9, x8
  40806c:	b.cs	4080c8 <__fxstatat@plt+0x6578>  // b.hs, b.nlast
  408070:	mov	x10, xzr
  408074:	ldr	x8, [x9]
  408078:	cbz	x8, 4080a8 <__fxstatat@plt+0x6558>
  40807c:	cbz	x9, 4080a8 <__fxstatat@plt+0x6558>
  408080:	mov	x11, x9
  408084:	cmp	x10, x2
  408088:	b.cs	4080d0 <__fxstatat@plt+0x6580>  // b.hs, b.nlast
  40808c:	ldr	x8, [x11]
  408090:	str	x8, [x1, x10, lsl #3]
  408094:	ldr	x11, [x11, #8]
  408098:	add	x8, x10, #0x1
  40809c:	mov	x10, x8
  4080a0:	cbnz	x11, 408084 <__fxstatat@plt+0x6534>
  4080a4:	b	4080ac <__fxstatat@plt+0x655c>
  4080a8:	mov	x8, x10
  4080ac:	ldr	x10, [x0, #8]
  4080b0:	add	x9, x9, #0x10
  4080b4:	cmp	x9, x10
  4080b8:	mov	x10, x8
  4080bc:	b.cc	408074 <__fxstatat@plt+0x6524>  // b.lo, b.ul, b.last
  4080c0:	mov	x0, x8
  4080c4:	ret
  4080c8:	mov	x0, xzr
  4080cc:	ret
  4080d0:	mov	x0, x10
  4080d4:	ret
  4080d8:	stp	x29, x30, [sp, #-64]!
  4080dc:	stp	x24, x23, [sp, #16]
  4080e0:	stp	x22, x21, [sp, #32]
  4080e4:	stp	x20, x19, [sp, #48]
  4080e8:	ldp	x23, x8, [x0]
  4080ec:	mov	x29, sp
  4080f0:	cmp	x23, x8
  4080f4:	b.cs	40814c <__fxstatat@plt+0x65fc>  // b.hs, b.nlast
  4080f8:	mov	x19, x2
  4080fc:	mov	x20, x0
  408100:	mov	x22, x1
  408104:	mov	x21, xzr
  408108:	b	40811c <__fxstatat@plt+0x65cc>
  40810c:	ldr	x8, [x20, #8]
  408110:	add	x23, x23, #0x10
  408114:	cmp	x23, x8
  408118:	b.cs	408150 <__fxstatat@plt+0x6600>  // b.hs, b.nlast
  40811c:	ldr	x8, [x23]
  408120:	cbz	x8, 40810c <__fxstatat@plt+0x65bc>
  408124:	cbz	x23, 40810c <__fxstatat@plt+0x65bc>
  408128:	mov	x24, x23
  40812c:	ldr	x0, [x24]
  408130:	mov	x1, x19
  408134:	blr	x22
  408138:	tbz	w0, #0, 408150 <__fxstatat@plt+0x6600>
  40813c:	ldr	x24, [x24, #8]
  408140:	add	x21, x21, #0x1
  408144:	cbnz	x24, 40812c <__fxstatat@plt+0x65dc>
  408148:	b	40810c <__fxstatat@plt+0x65bc>
  40814c:	mov	x21, xzr
  408150:	mov	x0, x21
  408154:	ldp	x20, x19, [sp, #48]
  408158:	ldp	x22, x21, [sp, #32]
  40815c:	ldp	x24, x23, [sp, #16]
  408160:	ldp	x29, x30, [sp], #64
  408164:	ret
  408168:	ldrb	w9, [x0]
  40816c:	cbz	w9, 40819c <__fxstatat@plt+0x664c>
  408170:	mov	x8, x0
  408174:	mov	x0, xzr
  408178:	add	x8, x8, #0x1
  40817c:	lsl	x10, x0, #5
  408180:	sub	x10, x10, x0
  408184:	add	x10, x10, w9, uxtb
  408188:	ldrb	w9, [x8], #1
  40818c:	udiv	x11, x10, x1
  408190:	msub	x0, x11, x1, x10
  408194:	cbnz	w9, 40817c <__fxstatat@plt+0x662c>
  408198:	ret
  40819c:	mov	x0, xzr
  4081a0:	ret
  4081a4:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4081a8:	add	x8, x8, #0xbb0
  4081ac:	ldr	w9, [x8, #16]
  4081b0:	ldr	q0, [x8]
  4081b4:	str	w9, [x0, #16]
  4081b8:	str	q0, [x0]
  4081bc:	ret
  4081c0:	stp	x29, x30, [sp, #-64]!
  4081c4:	adrp	x8, 408000 <__fxstatat@plt+0x64b0>
  4081c8:	add	x8, x8, #0x294
  4081cc:	cmp	x2, #0x0
  4081d0:	adrp	x9, 408000 <__fxstatat@plt+0x64b0>
  4081d4:	stp	x24, x23, [sp, #16]
  4081d8:	stp	x22, x21, [sp, #32]
  4081dc:	mov	x21, x0
  4081e0:	add	x9, x9, #0x2c0
  4081e4:	csel	x23, x8, x2, eq  // eq = none
  4081e8:	cmp	x3, #0x0
  4081ec:	mov	w0, #0x50                  	// #80
  4081f0:	stp	x20, x19, [sp, #48]
  4081f4:	mov	x29, sp
  4081f8:	mov	x19, x4
  4081fc:	mov	x22, x1
  408200:	csel	x24, x9, x3, eq  // eq = none
  408204:	bl	401860 <malloc@plt>
  408208:	mov	x20, x0
  40820c:	cbz	x0, 40827c <__fxstatat@plt+0x672c>
  408210:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  408214:	add	x8, x8, #0xbb0
  408218:	cmp	x22, #0x0
  40821c:	csel	x22, x8, x22, eq  // eq = none
  408220:	mov	x0, x20
  408224:	str	x22, [x20, #40]
  408228:	bl	4082cc <__fxstatat@plt+0x677c>
  40822c:	tbz	w0, #0, 408270 <__fxstatat@plt+0x6720>
  408230:	mov	x0, x21
  408234:	mov	x1, x22
  408238:	bl	408374 <__fxstatat@plt+0x6824>
  40823c:	str	x0, [x20, #16]
  408240:	cbz	x0, 408270 <__fxstatat@plt+0x6720>
  408244:	mov	w1, #0x10                  	// #16
  408248:	mov	x21, x0
  40824c:	bl	4058ec <__fxstatat@plt+0x3d9c>
  408250:	str	x0, [x20]
  408254:	cbz	x0, 408270 <__fxstatat@plt+0x6720>
  408258:	add	x8, x0, x21, lsl #4
  40825c:	stp	xzr, xzr, [x20, #24]
  408260:	stp	x23, x24, [x20, #48]
  408264:	str	x8, [x20, #8]
  408268:	stp	x19, xzr, [x20, #64]
  40826c:	b	40827c <__fxstatat@plt+0x672c>
  408270:	mov	x0, x20
  408274:	bl	401a00 <free@plt>
  408278:	mov	x20, xzr
  40827c:	mov	x0, x20
  408280:	ldp	x20, x19, [sp, #48]
  408284:	ldp	x22, x21, [sp, #32]
  408288:	ldp	x24, x23, [sp, #16]
  40828c:	ldp	x29, x30, [sp], #64
  408290:	ret
  408294:	stp	x29, x30, [sp, #-32]!
  408298:	str	x19, [sp, #16]
  40829c:	mov	x19, x1
  4082a0:	mov	w1, #0x3                   	// #3
  4082a4:	mov	x29, sp
  4082a8:	bl	4092f8 <__fxstatat@plt+0x77a8>
  4082ac:	udiv	x8, x0, x19
  4082b0:	msub	x0, x8, x19, x0
  4082b4:	ldr	x19, [sp, #16]
  4082b8:	ldp	x29, x30, [sp], #32
  4082bc:	ret
  4082c0:	cmp	x0, x1
  4082c4:	cset	w0, eq  // eq = none
  4082c8:	ret
  4082cc:	ldr	x8, [x0, #40]
  4082d0:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  4082d4:	add	x9, x9, #0xbb0
  4082d8:	cmp	x8, x9
  4082dc:	b.eq	40836c <__fxstatat@plt+0x681c>  // b.none
  4082e0:	ldr	s0, [x8, #8]
  4082e4:	mov	w10, #0xcccd                	// #52429
  4082e8:	movk	w10, #0x3dcc, lsl #16
  4082ec:	fmov	s1, w10
  4082f0:	fcmp	s0, s1
  4082f4:	b.le	408330 <__fxstatat@plt+0x67e0>
  4082f8:	mov	w10, #0x6666                	// #26214
  4082fc:	movk	w10, #0x3f66, lsl #16
  408300:	fmov	s1, w10
  408304:	fcmp	s0, s1
  408308:	b.pl	408330 <__fxstatat@plt+0x67e0>  // b.nfrst
  40830c:	ldr	s1, [x8, #12]
  408310:	mov	w10, #0xcccd                	// #52429
  408314:	movk	w10, #0x3f8c, lsl #16
  408318:	fmov	s2, w10
  40831c:	fcmp	s1, s2
  408320:	b.le	408330 <__fxstatat@plt+0x67e0>
  408324:	ldr	s1, [x8]
  408328:	fcmp	s1, #0.0
  40832c:	b.ge	40833c <__fxstatat@plt+0x67ec>  // b.tcont
  408330:	str	x9, [x0, #40]
  408334:	mov	w0, wzr
  408338:	ret
  40833c:	mov	w10, #0xcccd                	// #52429
  408340:	movk	w10, #0x3dcc, lsl #16
  408344:	fmov	s2, w10
  408348:	fadd	s1, s1, s2
  40834c:	fcmp	s1, s0
  408350:	b.pl	408330 <__fxstatat@plt+0x67e0>  // b.nfrst
  408354:	ldr	s0, [x8, #4]
  408358:	fmov	s2, #1.000000000000000000e+00
  40835c:	fcmp	s0, s2
  408360:	b.hi	408330 <__fxstatat@plt+0x67e0>  // b.pmore
  408364:	fcmp	s1, s0
  408368:	b.pl	408330 <__fxstatat@plt+0x67e0>  // b.nfrst
  40836c:	mov	w0, #0x1                   	// #1
  408370:	ret
  408374:	stp	x29, x30, [sp, #-16]!
  408378:	ldrb	w8, [x1, #16]
  40837c:	mov	x29, sp
  408380:	cbnz	w8, 4083a8 <__fxstatat@plt+0x6858>
  408384:	ldr	s0, [x1, #8]
  408388:	mov	w8, #0x5f800000            	// #1602224128
  40838c:	ucvtf	s1, x0
  408390:	fmov	s2, w8
  408394:	fdiv	s0, s1, s0
  408398:	fcvtzu	x8, s0
  40839c:	fcmp	s0, s2
  4083a0:	csel	x0, x8, x0, lt  // lt = tstop
  4083a4:	b.ge	4083c0 <__fxstatat@plt+0x6870>  // b.tcont
  4083a8:	bl	408b4c <__fxstatat@plt+0x6ffc>
  4083ac:	lsr	x8, x0, #60
  4083b0:	cmp	x8, #0x0
  4083b4:	csel	x0, xzr, x0, ne  // ne = any
  4083b8:	ldp	x29, x30, [sp], #16
  4083bc:	ret
  4083c0:	mov	x0, xzr
  4083c4:	ldp	x29, x30, [sp], #16
  4083c8:	ret
  4083cc:	stp	x29, x30, [sp, #-48]!
  4083d0:	str	x21, [sp, #16]
  4083d4:	stp	x20, x19, [sp, #32]
  4083d8:	ldp	x20, x8, [x0]
  4083dc:	mov	x19, x0
  4083e0:	mov	x29, sp
  4083e4:	b	4083f4 <__fxstatat@plt+0x68a4>
  4083e8:	stp	xzr, xzr, [x20]
  4083ec:	ldr	x8, [x19, #8]
  4083f0:	add	x20, x20, #0x10
  4083f4:	cmp	x20, x8
  4083f8:	b.cs	408460 <__fxstatat@plt+0x6910>  // b.hs, b.nlast
  4083fc:	ldr	x8, [x20]
  408400:	cbz	x8, 4083ec <__fxstatat@plt+0x689c>
  408404:	ldr	x8, [x19, #64]
  408408:	ldr	x21, [x20, #8]
  40840c:	cmp	x8, #0x0
  408410:	cset	w9, ne  // ne = any
  408414:	cbnz	x21, 408450 <__fxstatat@plt+0x6900>
  408418:	cbz	w9, 4083e8 <__fxstatat@plt+0x6898>
  40841c:	ldr	x0, [x20]
  408420:	blr	x8
  408424:	b	4083e8 <__fxstatat@plt+0x6898>
  408428:	str	xzr, [x21]
  40842c:	ldr	x8, [x19, #72]
  408430:	ldr	x10, [x21, #8]
  408434:	str	x8, [x21, #8]
  408438:	ldr	x8, [x19, #64]
  40843c:	str	x21, [x19, #72]
  408440:	mov	x21, x10
  408444:	cmp	x8, #0x0
  408448:	cset	w9, ne  // ne = any
  40844c:	cbz	x10, 408418 <__fxstatat@plt+0x68c8>
  408450:	tbz	w9, #0, 408428 <__fxstatat@plt+0x68d8>
  408454:	ldr	x0, [x21]
  408458:	blr	x8
  40845c:	b	408428 <__fxstatat@plt+0x68d8>
  408460:	stp	xzr, xzr, [x19, #24]
  408464:	ldp	x20, x19, [sp, #32]
  408468:	ldr	x21, [sp, #16]
  40846c:	ldp	x29, x30, [sp], #48
  408470:	ret
  408474:	stp	x29, x30, [sp, #-48]!
  408478:	stp	x20, x19, [sp, #32]
  40847c:	ldr	x8, [x0, #64]
  408480:	mov	x19, x0
  408484:	str	x21, [sp, #16]
  408488:	mov	x29, sp
  40848c:	cbz	x8, 4084d8 <__fxstatat@plt+0x6988>
  408490:	ldr	x8, [x19, #32]
  408494:	cbz	x8, 4084d8 <__fxstatat@plt+0x6988>
  408498:	ldp	x20, x8, [x19]
  40849c:	b	4084a8 <__fxstatat@plt+0x6958>
  4084a0:	ldr	x8, [x19, #8]
  4084a4:	add	x20, x20, #0x10
  4084a8:	cmp	x20, x8
  4084ac:	b.cs	4084d8 <__fxstatat@plt+0x6988>  // b.hs, b.nlast
  4084b0:	ldr	x8, [x20]
  4084b4:	cbz	x8, 4084a0 <__fxstatat@plt+0x6950>
  4084b8:	cbz	x20, 4084a0 <__fxstatat@plt+0x6950>
  4084bc:	mov	x21, x20
  4084c0:	ldr	x8, [x19, #64]
  4084c4:	ldr	x0, [x21]
  4084c8:	blr	x8
  4084cc:	ldr	x21, [x21, #8]
  4084d0:	cbnz	x21, 4084c0 <__fxstatat@plt+0x6970>
  4084d4:	b	4084a0 <__fxstatat@plt+0x6950>
  4084d8:	ldp	x20, x8, [x19]
  4084dc:	b	4084e8 <__fxstatat@plt+0x6998>
  4084e0:	ldr	x8, [x19, #8]
  4084e4:	add	x20, x20, #0x10
  4084e8:	cmp	x20, x8
  4084ec:	b.cs	40850c <__fxstatat@plt+0x69bc>  // b.hs, b.nlast
  4084f0:	ldr	x0, [x20, #8]
  4084f4:	cbz	x0, 4084e0 <__fxstatat@plt+0x6990>
  4084f8:	ldr	x21, [x0, #8]
  4084fc:	bl	401a00 <free@plt>
  408500:	mov	x0, x21
  408504:	cbnz	x21, 4084f8 <__fxstatat@plt+0x69a8>
  408508:	b	4084e0 <__fxstatat@plt+0x6990>
  40850c:	ldr	x0, [x19, #72]
  408510:	cbz	x0, 408524 <__fxstatat@plt+0x69d4>
  408514:	ldr	x20, [x0, #8]
  408518:	bl	401a00 <free@plt>
  40851c:	mov	x0, x20
  408520:	cbnz	x20, 408514 <__fxstatat@plt+0x69c4>
  408524:	ldr	x0, [x19]
  408528:	bl	401a00 <free@plt>
  40852c:	mov	x0, x19
  408530:	bl	401a00 <free@plt>
  408534:	ldp	x20, x19, [sp, #32]
  408538:	ldr	x21, [sp, #16]
  40853c:	ldp	x29, x30, [sp], #48
  408540:	ret
  408544:	sub	sp, sp, #0x70
  408548:	stp	x29, x30, [sp, #80]
  40854c:	stp	x20, x19, [sp, #96]
  408550:	ldr	x8, [x0, #40]
  408554:	mov	x19, x0
  408558:	mov	x0, x1
  40855c:	add	x29, sp, #0x50
  408560:	mov	x1, x8
  408564:	bl	408374 <__fxstatat@plt+0x6824>
  408568:	cbz	x0, 408658 <__fxstatat@plt+0x6b08>
  40856c:	ldr	x8, [x19, #16]
  408570:	mov	x20, x0
  408574:	cmp	x0, x8
  408578:	b.ne	408584 <__fxstatat@plt+0x6a34>  // b.any
  40857c:	mov	w0, #0x1                   	// #1
  408580:	b	408658 <__fxstatat@plt+0x6b08>
  408584:	mov	w1, #0x10                  	// #16
  408588:	mov	x0, x20
  40858c:	bl	4058ec <__fxstatat@plt+0x3d9c>
  408590:	str	x0, [sp]
  408594:	cbz	x0, 408658 <__fxstatat@plt+0x6b08>
  408598:	ldr	x8, [sp]
  40859c:	stp	xzr, xzr, [sp, #24]
  4085a0:	mov	x0, sp
  4085a4:	mov	x1, x19
  4085a8:	add	x8, x8, x20, lsl #4
  4085ac:	stp	x8, x20, [sp, #8]
  4085b0:	ldr	x8, [x19, #40]
  4085b4:	mov	w2, wzr
  4085b8:	str	x8, [sp, #40]
  4085bc:	ldr	x8, [x19, #48]
  4085c0:	str	x8, [sp, #48]
  4085c4:	ldr	x8, [x19, #56]
  4085c8:	str	x8, [sp, #56]
  4085cc:	ldr	x8, [x19, #64]
  4085d0:	str	x8, [sp, #64]
  4085d4:	ldr	x8, [x19, #72]
  4085d8:	str	x8, [sp, #72]
  4085dc:	bl	40866c <__fxstatat@plt+0x6b1c>
  4085e0:	tbz	w0, #0, 40861c <__fxstatat@plt+0x6acc>
  4085e4:	ldr	x0, [x19]
  4085e8:	bl	401a00 <free@plt>
  4085ec:	ldr	x8, [sp]
  4085f0:	mov	w0, #0x1                   	// #1
  4085f4:	str	x8, [x19]
  4085f8:	ldr	x8, [sp, #8]
  4085fc:	str	x8, [x19, #8]
  408600:	ldr	x8, [sp, #16]
  408604:	str	x8, [x19, #16]
  408608:	ldr	x8, [sp, #24]
  40860c:	str	x8, [x19, #24]
  408610:	ldr	x8, [sp, #72]
  408614:	str	x8, [x19, #72]
  408618:	b	408658 <__fxstatat@plt+0x6b08>
  40861c:	ldr	x8, [sp, #72]
  408620:	mov	x1, sp
  408624:	mov	w2, #0x1                   	// #1
  408628:	mov	x0, x19
  40862c:	str	x8, [x19, #72]
  408630:	bl	40866c <__fxstatat@plt+0x6b1c>
  408634:	tbz	w0, #0, 408668 <__fxstatat@plt+0x6b18>
  408638:	mov	x1, sp
  40863c:	mov	x0, x19
  408640:	mov	w2, wzr
  408644:	bl	40866c <__fxstatat@plt+0x6b1c>
  408648:	tbz	w0, #0, 408668 <__fxstatat@plt+0x6b18>
  40864c:	ldr	x0, [sp]
  408650:	bl	401a00 <free@plt>
  408654:	mov	w0, wzr
  408658:	ldp	x20, x19, [sp, #96]
  40865c:	ldp	x29, x30, [sp, #80]
  408660:	add	sp, sp, #0x70
  408664:	ret
  408668:	bl	401970 <abort@plt>
  40866c:	stp	x29, x30, [sp, #-80]!
  408670:	str	x25, [sp, #16]
  408674:	stp	x24, x23, [sp, #32]
  408678:	stp	x22, x21, [sp, #48]
  40867c:	stp	x20, x19, [sp, #64]
  408680:	ldp	x24, x8, [x1]
  408684:	mov	x29, sp
  408688:	cmp	x24, x8
  40868c:	b.cs	4087a8 <__fxstatat@plt+0x6c58>  // b.hs, b.nlast
  408690:	mov	w19, w2
  408694:	mov	x20, x1
  408698:	mov	x21, x0
  40869c:	b	4086c0 <__fxstatat@plt+0x6b70>
  4086a0:	mov	w8, #0x4                   	// #4
  4086a4:	orr	w8, w8, #0x4
  4086a8:	cmp	w8, #0x4
  4086ac:	b.ne	4087b0 <__fxstatat@plt+0x6c60>  // b.any
  4086b0:	ldr	x8, [x20, #8]
  4086b4:	add	x24, x24, #0x10
  4086b8:	cmp	x24, x8
  4086bc:	b.cs	4087a8 <__fxstatat@plt+0x6c58>  // b.hs, b.nlast
  4086c0:	ldr	x8, [x24]
  4086c4:	cbz	x8, 4086b0 <__fxstatat@plt+0x6b60>
  4086c8:	ldr	x22, [x24, #8]
  4086cc:	cbnz	x22, 4086f8 <__fxstatat@plt+0x6ba8>
  4086d0:	b	408728 <__fxstatat@plt+0x6bd8>
  4086d4:	str	x23, [x0]
  4086d8:	ldr	x8, [x21, #24]
  4086dc:	mov	x0, x21
  4086e0:	mov	x1, x22
  4086e4:	add	x8, x8, #0x1
  4086e8:	str	x8, [x21, #24]
  4086ec:	bl	408be0 <__fxstatat@plt+0x7090>
  4086f0:	mov	x22, x25
  4086f4:	cbz	x25, 408728 <__fxstatat@plt+0x6bd8>
  4086f8:	ldr	x23, [x22]
  4086fc:	mov	x0, x21
  408700:	mov	x1, x23
  408704:	bl	407f74 <__fxstatat@plt+0x6424>
  408708:	ldr	x8, [x0]
  40870c:	ldr	x25, [x22, #8]
  408710:	cbz	x8, 4086d4 <__fxstatat@plt+0x6b84>
  408714:	ldr	x8, [x0, #8]
  408718:	str	x8, [x22, #8]
  40871c:	str	x22, [x0, #8]
  408720:	mov	x22, x25
  408724:	cbnz	x25, 4086f8 <__fxstatat@plt+0x6ba8>
  408728:	ldr	x22, [x24]
  40872c:	str	xzr, [x24, #8]
  408730:	tbnz	w19, #0, 4086a0 <__fxstatat@plt+0x6b50>
  408734:	mov	x0, x21
  408738:	mov	x1, x22
  40873c:	bl	407f74 <__fxstatat@plt+0x6424>
  408740:	ldr	x8, [x0]
  408744:	mov	x23, x0
  408748:	cbz	x8, 408774 <__fxstatat@plt+0x6c24>
  40874c:	mov	x0, x21
  408750:	bl	4089f8 <__fxstatat@plt+0x6ea8>
  408754:	cbz	x0, 40879c <__fxstatat@plt+0x6c4c>
  408758:	str	x22, [x0]
  40875c:	ldr	x9, [x23, #8]
  408760:	mov	w8, wzr
  408764:	str	x9, [x0, #8]
  408768:	str	x0, [x23, #8]
  40876c:	cbnz	wzr, 4086a4 <__fxstatat@plt+0x6b54>
  408770:	b	408784 <__fxstatat@plt+0x6c34>
  408774:	str	x22, [x23]
  408778:	ldr	x8, [x21, #24]
  40877c:	add	x8, x8, #0x1
  408780:	str	x8, [x21, #24]
  408784:	str	xzr, [x24]
  408788:	ldr	x9, [x20, #24]
  40878c:	mov	w8, wzr
  408790:	sub	x9, x9, #0x1
  408794:	str	x9, [x20, #24]
  408798:	b	4086a4 <__fxstatat@plt+0x6b54>
  40879c:	mov	w8, #0x1                   	// #1
  4087a0:	cbnz	w8, 4086a4 <__fxstatat@plt+0x6b54>
  4087a4:	b	408784 <__fxstatat@plt+0x6c34>
  4087a8:	mov	w0, #0x1                   	// #1
  4087ac:	b	4087b4 <__fxstatat@plt+0x6c64>
  4087b0:	mov	w0, wzr
  4087b4:	ldp	x20, x19, [sp, #64]
  4087b8:	ldp	x22, x21, [sp, #48]
  4087bc:	ldp	x24, x23, [sp, #32]
  4087c0:	ldr	x25, [sp, #16]
  4087c4:	ldp	x29, x30, [sp], #80
  4087c8:	ret
  4087cc:	stp	x29, x30, [sp, #-48]!
  4087d0:	str	x21, [sp, #16]
  4087d4:	stp	x20, x19, [sp, #32]
  4087d8:	mov	x29, sp
  4087dc:	cbz	x1, 408918 <__fxstatat@plt+0x6dc8>
  4087e0:	mov	x21, x2
  4087e4:	add	x2, x29, #0x18
  4087e8:	mov	w3, wzr
  4087ec:	mov	x20, x1
  4087f0:	mov	x19, x0
  4087f4:	bl	40891c <__fxstatat@plt+0x6dcc>
  4087f8:	cbz	x0, 408810 <__fxstatat@plt+0x6cc0>
  4087fc:	cbz	x21, 4088e0 <__fxstatat@plt+0x6d90>
  408800:	mov	x8, x0
  408804:	mov	w0, wzr
  408808:	str	x8, [x21]
  40880c:	b	408908 <__fxstatat@plt+0x6db8>
  408810:	ldr	x8, [x19, #40]
  408814:	ldp	x10, x9, [x19, #16]
  408818:	ldr	s0, [x8, #8]
  40881c:	ucvtf	s2, x10
  408820:	ucvtf	s1, x9
  408824:	fmul	s0, s0, s2
  408828:	fcmp	s0, s1
  40882c:	b.pl	4088a8 <__fxstatat@plt+0x6d58>  // b.nfrst
  408830:	mov	x0, x19
  408834:	bl	4082cc <__fxstatat@plt+0x677c>
  408838:	ldr	x8, [x19, #40]
  40883c:	ldp	x10, x9, [x19, #16]
  408840:	ldr	s0, [x8, #8]
  408844:	ucvtf	s1, x10
  408848:	ucvtf	s2, x9
  40884c:	fmul	s3, s0, s1
  408850:	fcmp	s3, s2
  408854:	b.pl	4088a8 <__fxstatat@plt+0x6d58>  // b.nfrst
  408858:	ldr	s2, [x8, #12]
  40885c:	ldrb	w8, [x8, #16]
  408860:	fmul	s1, s2, s1
  408864:	cmp	w8, #0x0
  408868:	fmul	s0, s0, s1
  40886c:	mov	w8, #0x5f800000            	// #1602224128
  408870:	fcsel	s0, s0, s1, eq  // eq = none
  408874:	fmov	s1, w8
  408878:	fcmp	s0, s1
  40887c:	b.ge	4088e8 <__fxstatat@plt+0x6d98>  // b.tcont
  408880:	fcvtzu	x1, s0
  408884:	mov	x0, x19
  408888:	bl	408544 <__fxstatat@plt+0x69f4>
  40888c:	tbz	w0, #0, 4088e8 <__fxstatat@plt+0x6d98>
  408890:	add	x2, x29, #0x18
  408894:	mov	x0, x19
  408898:	mov	x1, x20
  40889c:	mov	w3, wzr
  4088a0:	bl	40891c <__fxstatat@plt+0x6dcc>
  4088a4:	cbnz	x0, 408918 <__fxstatat@plt+0x6dc8>
  4088a8:	ldr	x21, [x29, #24]
  4088ac:	ldr	x8, [x21]
  4088b0:	cbz	x8, 4088f0 <__fxstatat@plt+0x6da0>
  4088b4:	mov	x0, x19
  4088b8:	bl	4089f8 <__fxstatat@plt+0x6ea8>
  4088bc:	cbz	x0, 4088e8 <__fxstatat@plt+0x6d98>
  4088c0:	str	x20, [x0]
  4088c4:	ldr	x8, [x21, #8]
  4088c8:	str	x8, [x0, #8]
  4088cc:	str	x0, [x21, #8]
  4088d0:	ldr	x8, [x19, #32]
  4088d4:	add	x8, x8, #0x1
  4088d8:	str	x8, [x19, #32]
  4088dc:	b	408904 <__fxstatat@plt+0x6db4>
  4088e0:	mov	w0, wzr
  4088e4:	b	408908 <__fxstatat@plt+0x6db8>
  4088e8:	mov	w0, #0xffffffff            	// #-1
  4088ec:	b	408908 <__fxstatat@plt+0x6db8>
  4088f0:	str	x20, [x21]
  4088f4:	ldp	x9, x8, [x19, #24]
  4088f8:	add	x8, x8, #0x1
  4088fc:	add	x9, x9, #0x1
  408900:	stp	x9, x8, [x19, #24]
  408904:	mov	w0, #0x1                   	// #1
  408908:	ldp	x20, x19, [sp, #32]
  40890c:	ldr	x21, [sp, #16]
  408910:	ldp	x29, x30, [sp], #48
  408914:	ret
  408918:	bl	401970 <abort@plt>
  40891c:	stp	x29, x30, [sp, #-64]!
  408920:	str	x23, [sp, #16]
  408924:	stp	x22, x21, [sp, #32]
  408928:	stp	x20, x19, [sp, #48]
  40892c:	mov	x29, sp
  408930:	mov	w21, w3
  408934:	mov	x23, x2
  408938:	mov	x22, x1
  40893c:	mov	x19, x0
  408940:	bl	407f74 <__fxstatat@plt+0x6424>
  408944:	str	x0, [x23]
  408948:	ldr	x1, [x0]
  40894c:	cbz	x1, 4089b4 <__fxstatat@plt+0x6e64>
  408950:	mov	x20, x0
  408954:	cmp	x1, x22
  408958:	b.eq	40896c <__fxstatat@plt+0x6e1c>  // b.none
  40895c:	ldr	x8, [x19, #56]
  408960:	mov	x0, x22
  408964:	blr	x8
  408968:	tbz	w0, #0, 408988 <__fxstatat@plt+0x6e38>
  40896c:	ldr	x22, [x20]
  408970:	tbz	w21, #0, 4089e0 <__fxstatat@plt+0x6e90>
  408974:	ldr	x1, [x20, #8]
  408978:	cbz	x1, 4089dc <__fxstatat@plt+0x6e8c>
  40897c:	ldr	q0, [x1]
  408980:	str	q0, [x20]
  408984:	b	4089d0 <__fxstatat@plt+0x6e80>
  408988:	ldr	x8, [x20, #8]!
  40898c:	cbz	x8, 4089b4 <__fxstatat@plt+0x6e64>
  408990:	ldr	x1, [x8]
  408994:	cmp	x1, x22
  408998:	b.eq	4089bc <__fxstatat@plt+0x6e6c>  // b.none
  40899c:	ldr	x8, [x19, #56]
  4089a0:	mov	x0, x22
  4089a4:	blr	x8
  4089a8:	tbnz	w0, #0, 4089bc <__fxstatat@plt+0x6e6c>
  4089ac:	ldr	x20, [x20]
  4089b0:	b	408988 <__fxstatat@plt+0x6e38>
  4089b4:	mov	x22, xzr
  4089b8:	b	4089e0 <__fxstatat@plt+0x6e90>
  4089bc:	ldr	x1, [x20]
  4089c0:	ldr	x22, [x1]
  4089c4:	tbz	w21, #0, 4089e0 <__fxstatat@plt+0x6e90>
  4089c8:	ldr	x8, [x1, #8]
  4089cc:	str	x8, [x20]
  4089d0:	mov	x0, x19
  4089d4:	bl	408be0 <__fxstatat@plt+0x7090>
  4089d8:	b	4089e0 <__fxstatat@plt+0x6e90>
  4089dc:	str	xzr, [x20]
  4089e0:	mov	x0, x22
  4089e4:	ldp	x20, x19, [sp, #48]
  4089e8:	ldp	x22, x21, [sp, #32]
  4089ec:	ldr	x23, [sp, #16]
  4089f0:	ldp	x29, x30, [sp], #64
  4089f4:	ret
  4089f8:	stp	x29, x30, [sp, #-16]!
  4089fc:	mov	x8, x0
  408a00:	ldr	x0, [x0, #72]
  408a04:	mov	x29, sp
  408a08:	cbz	x0, 408a1c <__fxstatat@plt+0x6ecc>
  408a0c:	ldr	x9, [x0, #8]
  408a10:	str	x9, [x8, #72]
  408a14:	ldp	x29, x30, [sp], #16
  408a18:	ret
  408a1c:	mov	w0, #0x10                  	// #16
  408a20:	bl	401860 <malloc@plt>
  408a24:	ldp	x29, x30, [sp], #16
  408a28:	ret
  408a2c:	stp	x29, x30, [sp, #-32]!
  408a30:	mov	x29, sp
  408a34:	add	x2, x29, #0x18
  408a38:	str	x19, [sp, #16]
  408a3c:	mov	x19, x1
  408a40:	bl	4087cc <__fxstatat@plt+0x6c7c>
  408a44:	ldr	x8, [x29, #24]
  408a48:	cmp	w0, #0x0
  408a4c:	csel	x8, x8, x19, eq  // eq = none
  408a50:	ldr	x19, [sp, #16]
  408a54:	cmn	w0, #0x1
  408a58:	csel	x0, xzr, x8, eq  // eq = none
  408a5c:	ldp	x29, x30, [sp], #32
  408a60:	ret
  408a64:	stp	x29, x30, [sp, #-48]!
  408a68:	mov	x29, sp
  408a6c:	add	x2, x29, #0x18
  408a70:	mov	w3, #0x1                   	// #1
  408a74:	str	x21, [sp, #16]
  408a78:	stp	x20, x19, [sp, #32]
  408a7c:	mov	x20, x0
  408a80:	bl	40891c <__fxstatat@plt+0x6dcc>
  408a84:	mov	x19, x0
  408a88:	cbz	x0, 408b38 <__fxstatat@plt+0x6fe8>
  408a8c:	ldr	x8, [x20, #32]
  408a90:	sub	x8, x8, #0x1
  408a94:	str	x8, [x20, #32]
  408a98:	ldr	x8, [x29, #24]
  408a9c:	ldr	x8, [x8]
  408aa0:	cbnz	x8, 408b38 <__fxstatat@plt+0x6fe8>
  408aa4:	ldp	x10, x8, [x20, #16]
  408aa8:	ldr	x9, [x20, #40]
  408aac:	sub	x8, x8, #0x1
  408ab0:	str	x8, [x20, #24]
  408ab4:	ldr	s0, [x9]
  408ab8:	ucvtf	s2, x10
  408abc:	ucvtf	s1, x8
  408ac0:	fmul	s0, s0, s2
  408ac4:	fcmp	s0, s1
  408ac8:	b.le	408b38 <__fxstatat@plt+0x6fe8>
  408acc:	mov	x0, x20
  408ad0:	bl	4082cc <__fxstatat@plt+0x677c>
  408ad4:	ldr	x8, [x20, #40]
  408ad8:	ldp	x10, x9, [x20, #16]
  408adc:	ldr	s1, [x8]
  408ae0:	ucvtf	s0, x10
  408ae4:	ucvtf	s2, x9
  408ae8:	fmul	s1, s1, s0
  408aec:	fcmp	s1, s2
  408af0:	b.le	408b38 <__fxstatat@plt+0x6fe8>
  408af4:	ldr	s1, [x8, #4]
  408af8:	ldrb	w9, [x8, #16]
  408afc:	fmul	s0, s1, s0
  408b00:	cbnz	w9, 408b0c <__fxstatat@plt+0x6fbc>
  408b04:	ldr	s1, [x8, #8]
  408b08:	fmul	s0, s0, s1
  408b0c:	fcvtzu	x1, s0
  408b10:	mov	x0, x20
  408b14:	bl	408544 <__fxstatat@plt+0x69f4>
  408b18:	tbnz	w0, #0, 408b38 <__fxstatat@plt+0x6fe8>
  408b1c:	ldr	x0, [x20, #72]
  408b20:	cbz	x0, 408b34 <__fxstatat@plt+0x6fe4>
  408b24:	ldr	x21, [x0, #8]
  408b28:	bl	401a00 <free@plt>
  408b2c:	mov	x0, x21
  408b30:	cbnz	x21, 408b24 <__fxstatat@plt+0x6fd4>
  408b34:	str	xzr, [x20, #72]
  408b38:	mov	x0, x19
  408b3c:	ldp	x20, x19, [sp, #32]
  408b40:	ldr	x21, [sp, #16]
  408b44:	ldp	x29, x30, [sp], #48
  408b48:	ret
  408b4c:	stp	x29, x30, [sp, #-32]!
  408b50:	cmp	x0, #0xa
  408b54:	mov	w8, #0xa                   	// #10
  408b58:	csel	x8, x0, x8, hi  // hi = pmore
  408b5c:	str	x19, [sp, #16]
  408b60:	orr	x19, x8, #0x1
  408b64:	mov	x29, sp
  408b68:	cmn	x19, #0x1
  408b6c:	b.eq	408b88 <__fxstatat@plt+0x7038>  // b.none
  408b70:	mov	x0, x19
  408b74:	bl	408b98 <__fxstatat@plt+0x7048>
  408b78:	tbnz	w0, #0, 408b88 <__fxstatat@plt+0x7038>
  408b7c:	add	x19, x19, #0x2
  408b80:	cmn	x19, #0x1
  408b84:	b.ne	408b70 <__fxstatat@plt+0x7020>  // b.any
  408b88:	mov	x0, x19
  408b8c:	ldr	x19, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #32
  408b94:	ret
  408b98:	mov	w8, #0x3                   	// #3
  408b9c:	cmp	x0, #0xa
  408ba0:	b.cc	408bcc <__fxstatat@plt+0x707c>  // b.lo, b.ul, b.last
  408ba4:	mov	w9, #0x9                   	// #9
  408ba8:	mov	w10, #0x10                  	// #16
  408bac:	udiv	x11, x0, x8
  408bb0:	msub	x11, x11, x8, x0
  408bb4:	cbz	x11, 408bcc <__fxstatat@plt+0x707c>
  408bb8:	add	x9, x10, x9
  408bbc:	add	x8, x8, #0x2
  408bc0:	cmp	x9, x0
  408bc4:	add	x10, x10, #0x8
  408bc8:	b.cc	408bac <__fxstatat@plt+0x705c>  // b.lo, b.ul, b.last
  408bcc:	udiv	x9, x0, x8
  408bd0:	msub	x8, x9, x8, x0
  408bd4:	cmp	x8, #0x0
  408bd8:	cset	w0, ne  // ne = any
  408bdc:	ret
  408be0:	str	xzr, [x1]
  408be4:	ldr	x8, [x0, #72]
  408be8:	str	x8, [x1, #8]
  408bec:	str	x1, [x0, #72]
  408bf0:	ret
  408bf4:	mov	x8, xzr
  408bf8:	mov	w9, #0x1                   	// #1
  408bfc:	strb	w9, [x0, #28]
  408c00:	stur	xzr, [x0, #20]
  408c04:	str	w1, [x0, x8]
  408c08:	add	x8, x8, #0x4
  408c0c:	cmp	x8, #0x10
  408c10:	b.ne	408c04 <__fxstatat@plt+0x70b4>  // b.any
  408c14:	str	w1, [x0, #16]
  408c18:	ret
  408c1c:	ldrb	w0, [x0, #28]
  408c20:	ret
  408c24:	ldrb	w8, [x0, #28]
  408c28:	ldr	w10, [x0, #20]
  408c2c:	eor	w9, w8, #0x1
  408c30:	add	w8, w10, w9
  408c34:	and	w11, w8, #0x3
  408c38:	lsl	x10, x11, #2
  408c3c:	ldr	w8, [x0, x10]
  408c40:	str	w1, [x0, x10]
  408c44:	ldr	w10, [x0, #24]
  408c48:	str	w11, [x0, #20]
  408c4c:	cmp	w11, w10
  408c50:	b.ne	408c60 <__fxstatat@plt+0x7110>  // b.any
  408c54:	add	w9, w10, w9
  408c58:	and	w9, w9, #0x3
  408c5c:	str	w9, [x0, #24]
  408c60:	strb	wzr, [x0, #28]
  408c64:	mov	w0, w8
  408c68:	ret
  408c6c:	stp	x29, x30, [sp, #-32]!
  408c70:	str	x19, [sp, #16]
  408c74:	mov	x29, sp
  408c78:	mov	x19, x0
  408c7c:	bl	408c1c <__fxstatat@plt+0x70cc>
  408c80:	tbnz	w0, #0, 408cc4 <__fxstatat@plt+0x7174>
  408c84:	ldp	w9, w8, [x19, #16]
  408c88:	lsl	x8, x8, #2
  408c8c:	ldr	w0, [x19, x8]
  408c90:	str	w9, [x19, x8]
  408c94:	ldp	w8, w9, [x19, #20]
  408c98:	cmp	w8, w9
  408c9c:	b.ne	408cac <__fxstatat@plt+0x715c>  // b.any
  408ca0:	mov	w8, #0x1                   	// #1
  408ca4:	strb	w8, [x19, #28]
  408ca8:	b	408cb8 <__fxstatat@plt+0x7168>
  408cac:	sub	w8, w8, #0x1
  408cb0:	and	w8, w8, #0x3
  408cb4:	str	w8, [x19, #20]
  408cb8:	ldr	x19, [sp, #16]
  408cbc:	ldp	x29, x30, [sp], #32
  408cc0:	ret
  408cc4:	bl	401970 <abort@plt>
  408cc8:	stp	x29, x30, [sp, #-16]!
  408ccc:	mov	w0, #0xe                   	// #14
  408cd0:	mov	x29, sp
  408cd4:	bl	401850 <nl_langinfo@plt>
  408cd8:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  408cdc:	add	x8, x8, #0xd18
  408ce0:	cmp	x0, #0x0
  408ce4:	csel	x8, x8, x0, eq  // eq = none
  408ce8:	ldrb	w9, [x8]
  408cec:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  408cf0:	add	x10, x10, #0xbc4
  408cf4:	cmp	w9, #0x0
  408cf8:	csel	x0, x10, x8, eq  // eq = none
  408cfc:	ldp	x29, x30, [sp], #16
  408d00:	ret
  408d04:	sub	sp, sp, #0xe0
  408d08:	stp	x29, x30, [sp, #208]
  408d0c:	add	x29, sp, #0xd0
  408d10:	stp	x3, x4, [x29, #-72]
  408d14:	stp	x5, x6, [x29, #-56]
  408d18:	stur	x7, [x29, #-40]
  408d1c:	stp	q1, q2, [sp, #16]
  408d20:	stp	q3, q4, [sp, #48]
  408d24:	str	q0, [sp]
  408d28:	stp	q5, q6, [sp, #80]
  408d2c:	str	q7, [sp, #112]
  408d30:	tbnz	w2, #6, 408d3c <__fxstatat@plt+0x71ec>
  408d34:	mov	w3, wzr
  408d38:	b	408d88 <__fxstatat@plt+0x7238>
  408d3c:	mov	x9, #0xffffffffffffffd8    	// #-40
  408d40:	mov	x11, sp
  408d44:	sub	x12, x29, #0x48
  408d48:	movk	x9, #0xff80, lsl #32
  408d4c:	add	x10, x29, #0x10
  408d50:	mov	x8, #0xffffffffffffffd8    	// #-40
  408d54:	add	x11, x11, #0x80
  408d58:	add	x12, x12, #0x28
  408d5c:	stp	x11, x9, [x29, #-16]
  408d60:	stp	x10, x12, [x29, #-32]
  408d64:	tbz	w8, #31, 408d78 <__fxstatat@plt+0x7228>
  408d68:	add	w9, w8, #0x8
  408d6c:	cmp	w9, #0x0
  408d70:	stur	w9, [x29, #-8]
  408d74:	b.le	408d9c <__fxstatat@plt+0x724c>
  408d78:	ldur	x8, [x29, #-32]
  408d7c:	add	x9, x8, #0x8
  408d80:	stur	x9, [x29, #-32]
  408d84:	ldr	w3, [x8]
  408d88:	bl	401ae0 <openat@plt>
  408d8c:	bl	408e1c <__fxstatat@plt+0x72cc>
  408d90:	ldp	x29, x30, [sp, #208]
  408d94:	add	sp, sp, #0xe0
  408d98:	ret
  408d9c:	ldur	x9, [x29, #-24]
  408da0:	add	x8, x9, x8
  408da4:	b	408d84 <__fxstatat@plt+0x7234>
  408da8:	stp	x29, x30, [sp, #-48]!
  408dac:	mov	w8, #0x4900                	// #18688
  408db0:	movk	w8, #0x8, lsl #16
  408db4:	orr	w2, w2, w8
  408db8:	stp	x22, x21, [sp, #16]
  408dbc:	stp	x20, x19, [sp, #32]
  408dc0:	mov	x29, sp
  408dc4:	mov	x19, x3
  408dc8:	bl	408d04 <__fxstatat@plt+0x71b4>
  408dcc:	tbnz	w0, #31, 408de8 <__fxstatat@plt+0x7298>
  408dd0:	mov	w21, w0
  408dd4:	bl	401960 <fdopendir@plt>
  408dd8:	mov	x20, x0
  408ddc:	cbz	x0, 408df0 <__fxstatat@plt+0x72a0>
  408de0:	str	w21, [x19]
  408de4:	b	408e08 <__fxstatat@plt+0x72b8>
  408de8:	mov	x20, xzr
  408dec:	b	408e08 <__fxstatat@plt+0x72b8>
  408df0:	bl	401b00 <__errno_location@plt>
  408df4:	ldr	w22, [x0]
  408df8:	mov	x19, x0
  408dfc:	mov	w0, w21
  408e00:	bl	401930 <close@plt>
  408e04:	str	w22, [x19]
  408e08:	mov	x0, x20
  408e0c:	ldp	x20, x19, [sp, #32]
  408e10:	ldp	x22, x21, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #48
  408e18:	ret
  408e1c:	stp	x29, x30, [sp, #-48]!
  408e20:	stp	x20, x19, [sp, #32]
  408e24:	mov	w19, w0
  408e28:	cmp	w0, #0x2
  408e2c:	stp	x22, x21, [sp, #16]
  408e30:	mov	x29, sp
  408e34:	b.hi	408e60 <__fxstatat@plt+0x7310>  // b.pmore
  408e38:	mov	w0, w19
  408e3c:	bl	409390 <__fxstatat@plt+0x7840>
  408e40:	mov	w20, w0
  408e44:	bl	401b00 <__errno_location@plt>
  408e48:	ldr	w22, [x0]
  408e4c:	mov	x21, x0
  408e50:	mov	w0, w19
  408e54:	bl	401930 <close@plt>
  408e58:	mov	w19, w20
  408e5c:	str	w22, [x21]
  408e60:	mov	w0, w19
  408e64:	ldp	x20, x19, [sp, #32]
  408e68:	ldp	x22, x21, [sp, #16]
  408e6c:	ldp	x29, x30, [sp], #48
  408e70:	ret
  408e74:	stp	x29, x30, [sp, #-32]!
  408e78:	stp	x20, x19, [sp, #16]
  408e7c:	mov	x29, sp
  408e80:	mov	x19, x0
  408e84:	bl	401830 <fileno@plt>
  408e88:	tbnz	w0, #31, 408ecc <__fxstatat@plt+0x737c>
  408e8c:	mov	x0, x19
  408e90:	bl	401ac0 <__freading@plt>
  408e94:	cbz	w0, 408eb4 <__fxstatat@plt+0x7364>
  408e98:	mov	x0, x19
  408e9c:	bl	401830 <fileno@plt>
  408ea0:	mov	w2, #0x1                   	// #1
  408ea4:	mov	x1, xzr
  408ea8:	bl	401800 <lseek@plt>
  408eac:	cmn	x0, #0x1
  408eb0:	b.eq	408ed8 <__fxstatat@plt+0x7388>  // b.none
  408eb4:	mov	x0, x19
  408eb8:	bl	4091c4 <__fxstatat@plt+0x7674>
  408ebc:	cbz	w0, 408ed8 <__fxstatat@plt+0x7388>
  408ec0:	bl	401b00 <__errno_location@plt>
  408ec4:	ldr	w20, [x0]
  408ec8:	b	408edc <__fxstatat@plt+0x738c>
  408ecc:	mov	x0, x19
  408ed0:	bl	401840 <fclose@plt>
  408ed4:	b	408ef4 <__fxstatat@plt+0x73a4>
  408ed8:	mov	w20, wzr
  408edc:	mov	x0, x19
  408ee0:	bl	401840 <fclose@plt>
  408ee4:	cbz	w20, 408ef4 <__fxstatat@plt+0x73a4>
  408ee8:	bl	401b00 <__errno_location@plt>
  408eec:	str	w20, [x0]
  408ef0:	mov	w0, #0xffffffff            	// #-1
  408ef4:	ldp	x20, x19, [sp, #16]
  408ef8:	ldp	x29, x30, [sp], #32
  408efc:	ret
  408f00:	sub	sp, sp, #0xe0
  408f04:	stp	x29, x30, [sp, #208]
  408f08:	add	x29, sp, #0xd0
  408f0c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408f10:	mov	x9, sp
  408f14:	sub	x10, x29, #0x50
  408f18:	movk	x8, #0xff80, lsl #32
  408f1c:	add	x11, x29, #0x10
  408f20:	cmp	w1, #0xb
  408f24:	add	x9, x9, #0x80
  408f28:	add	x10, x10, #0x30
  408f2c:	stp	x2, x3, [x29, #-80]
  408f30:	stp	x4, x5, [x29, #-64]
  408f34:	stp	x6, x7, [x29, #-48]
  408f38:	stp	q1, q2, [sp, #16]
  408f3c:	stp	q3, q4, [sp, #48]
  408f40:	str	q0, [sp]
  408f44:	stp	q5, q6, [sp, #80]
  408f48:	str	q7, [sp, #112]
  408f4c:	stp	x9, x8, [x29, #-16]
  408f50:	stp	x11, x10, [x29, #-32]
  408f54:	b.hi	408fac <__fxstatat@plt+0x745c>  // b.pmore
  408f58:	mov	w8, #0x1                   	// #1
  408f5c:	lsl	w8, w8, w1
  408f60:	mov	w9, #0x514                 	// #1300
  408f64:	tst	w8, w9
  408f68:	b.ne	408fe0 <__fxstatat@plt+0x7490>  // b.any
  408f6c:	mov	w9, #0xa0a                 	// #2570
  408f70:	tst	w8, w9
  408f74:	b.ne	408fd8 <__fxstatat@plt+0x7488>  // b.any
  408f78:	cbnz	w1, 408fac <__fxstatat@plt+0x745c>
  408f7c:	ldursw	x8, [x29, #-8]
  408f80:	tbz	w8, #31, 408f94 <__fxstatat@plt+0x7444>
  408f84:	add	w9, w8, #0x8
  408f88:	cmp	w9, #0x0
  408f8c:	stur	w9, [x29, #-8]
  408f90:	b.le	4090a4 <__fxstatat@plt+0x7554>
  408f94:	ldur	x8, [x29, #-32]
  408f98:	add	x9, x8, #0x8
  408f9c:	stur	x9, [x29, #-32]
  408fa0:	ldr	w1, [x8]
  408fa4:	bl	4090b0 <__fxstatat@plt+0x7560>
  408fa8:	b	40900c <__fxstatat@plt+0x74bc>
  408fac:	sub	w8, w1, #0x400
  408fb0:	cmp	w8, #0xa
  408fb4:	b.hi	40905c <__fxstatat@plt+0x750c>  // b.pmore
  408fb8:	mov	w9, #0x1                   	// #1
  408fbc:	lsl	w9, w9, w8
  408fc0:	mov	w10, #0x285                 	// #645
  408fc4:	tst	w9, w10
  408fc8:	b.ne	408fe0 <__fxstatat@plt+0x7490>  // b.any
  408fcc:	mov	w10, #0x502                 	// #1282
  408fd0:	tst	w9, w10
  408fd4:	b.eq	409018 <__fxstatat@plt+0x74c8>  // b.none
  408fd8:	bl	401a50 <fcntl@plt>
  408fdc:	b	40900c <__fxstatat@plt+0x74bc>
  408fe0:	ldursw	x8, [x29, #-8]
  408fe4:	tbz	w8, #31, 408ff8 <__fxstatat@plt+0x74a8>
  408fe8:	add	w9, w8, #0x8
  408fec:	cmp	w9, #0x0
  408ff0:	stur	w9, [x29, #-8]
  408ff4:	b.le	409050 <__fxstatat@plt+0x7500>
  408ff8:	ldur	x8, [x29, #-32]
  408ffc:	add	x9, x8, #0x8
  409000:	stur	x9, [x29, #-32]
  409004:	ldr	w2, [x8]
  409008:	bl	401a50 <fcntl@plt>
  40900c:	ldp	x29, x30, [sp, #208]
  409010:	add	sp, sp, #0xe0
  409014:	ret
  409018:	cmp	w8, #0x6
  40901c:	b.ne	40905c <__fxstatat@plt+0x750c>  // b.any
  409020:	ldursw	x8, [x29, #-8]
  409024:	tbz	w8, #31, 409038 <__fxstatat@plt+0x74e8>
  409028:	add	w9, w8, #0x8
  40902c:	cmp	w9, #0x0
  409030:	stur	w9, [x29, #-8]
  409034:	b.le	40908c <__fxstatat@plt+0x753c>
  409038:	ldur	x8, [x29, #-32]
  40903c:	add	x9, x8, #0x8
  409040:	stur	x9, [x29, #-32]
  409044:	ldr	w1, [x8]
  409048:	bl	4090cc <__fxstatat@plt+0x757c>
  40904c:	b	40900c <__fxstatat@plt+0x74bc>
  409050:	ldur	x9, [x29, #-24]
  409054:	add	x8, x9, x8
  409058:	b	409004 <__fxstatat@plt+0x74b4>
  40905c:	ldursw	x8, [x29, #-8]
  409060:	tbz	w8, #31, 409074 <__fxstatat@plt+0x7524>
  409064:	add	w9, w8, #0x8
  409068:	cmp	w9, #0x0
  40906c:	stur	w9, [x29, #-8]
  409070:	b.le	409098 <__fxstatat@plt+0x7548>
  409074:	ldur	x8, [x29, #-32]
  409078:	add	x9, x8, #0x8
  40907c:	stur	x9, [x29, #-32]
  409080:	ldr	x2, [x8]
  409084:	bl	401a50 <fcntl@plt>
  409088:	b	40900c <__fxstatat@plt+0x74bc>
  40908c:	ldur	x9, [x29, #-24]
  409090:	add	x8, x9, x8
  409094:	b	409044 <__fxstatat@plt+0x74f4>
  409098:	ldur	x9, [x29, #-24]
  40909c:	add	x8, x9, x8
  4090a0:	b	409080 <__fxstatat@plt+0x7530>
  4090a4:	ldur	x9, [x29, #-24]
  4090a8:	add	x8, x9, x8
  4090ac:	b	408fa0 <__fxstatat@plt+0x7450>
  4090b0:	stp	x29, x30, [sp, #-16]!
  4090b4:	mov	w2, w1
  4090b8:	mov	w1, wzr
  4090bc:	mov	x29, sp
  4090c0:	bl	401a50 <fcntl@plt>
  4090c4:	ldp	x29, x30, [sp], #16
  4090c8:	ret
  4090cc:	stp	x29, x30, [sp, #-48]!
  4090d0:	stp	x22, x21, [sp, #16]
  4090d4:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  4090d8:	ldr	w8, [x22, #1080]
  4090dc:	stp	x20, x19, [sp, #32]
  4090e0:	mov	w20, w1
  4090e4:	mov	w21, w0
  4090e8:	mov	x29, sp
  4090ec:	tbnz	w8, #31, 40914c <__fxstatat@plt+0x75fc>
  4090f0:	mov	w1, #0x406                 	// #1030
  4090f4:	mov	w0, w21
  4090f8:	mov	w2, w20
  4090fc:	bl	401a50 <fcntl@plt>
  409100:	mov	w19, w0
  409104:	tbz	w0, #31, 40913c <__fxstatat@plt+0x75ec>
  409108:	bl	401b00 <__errno_location@plt>
  40910c:	ldr	w8, [x0]
  409110:	cmp	w8, #0x16
  409114:	b.ne	40913c <__fxstatat@plt+0x75ec>  // b.any
  409118:	mov	w0, w21
  40911c:	mov	w1, w20
  409120:	bl	4090b0 <__fxstatat@plt+0x7560>
  409124:	mov	w19, w0
  409128:	tbnz	w0, #31, 409144 <__fxstatat@plt+0x75f4>
  40912c:	mov	w8, #0xffffffff            	// #-1
  409130:	str	w8, [x22, #1080]
  409134:	tbz	w19, #31, 409160 <__fxstatat@plt+0x7610>
  409138:	b	4091b0 <__fxstatat@plt+0x7660>
  40913c:	mov	w8, #0x1                   	// #1
  409140:	str	w8, [x22, #1080]
  409144:	tbz	w19, #31, 409160 <__fxstatat@plt+0x7610>
  409148:	b	4091b0 <__fxstatat@plt+0x7660>
  40914c:	mov	w0, w21
  409150:	mov	w1, w20
  409154:	bl	4090b0 <__fxstatat@plt+0x7560>
  409158:	mov	w19, w0
  40915c:	tbnz	w19, #31, 4091b0 <__fxstatat@plt+0x7660>
  409160:	ldr	w8, [x22, #1080]
  409164:	cmn	w8, #0x1
  409168:	b.ne	4091b0 <__fxstatat@plt+0x7660>  // b.any
  40916c:	mov	w1, #0x1                   	// #1
  409170:	mov	w0, w19
  409174:	bl	401a50 <fcntl@plt>
  409178:	tbnz	w0, #31, 409194 <__fxstatat@plt+0x7644>
  40917c:	orr	w2, w0, #0x1
  409180:	mov	w1, #0x2                   	// #2
  409184:	mov	w0, w19
  409188:	bl	401a50 <fcntl@plt>
  40918c:	cmn	w0, #0x1
  409190:	b.ne	4091b0 <__fxstatat@plt+0x7660>  // b.any
  409194:	bl	401b00 <__errno_location@plt>
  409198:	ldr	w21, [x0]
  40919c:	mov	x20, x0
  4091a0:	mov	w0, w19
  4091a4:	bl	401930 <close@plt>
  4091a8:	mov	w19, #0xffffffff            	// #-1
  4091ac:	str	w21, [x20]
  4091b0:	mov	w0, w19
  4091b4:	ldp	x20, x19, [sp, #32]
  4091b8:	ldp	x22, x21, [sp, #16]
  4091bc:	ldp	x29, x30, [sp], #48
  4091c0:	ret
  4091c4:	stp	x29, x30, [sp, #-32]!
  4091c8:	str	x19, [sp, #16]
  4091cc:	mov	x19, x0
  4091d0:	mov	x29, sp
  4091d4:	cbz	x0, 4091ec <__fxstatat@plt+0x769c>
  4091d8:	mov	x0, x19
  4091dc:	bl	401ac0 <__freading@plt>
  4091e0:	cbz	w0, 4091ec <__fxstatat@plt+0x769c>
  4091e4:	mov	x0, x19
  4091e8:	bl	409200 <__fxstatat@plt+0x76b0>
  4091ec:	mov	x0, x19
  4091f0:	bl	401a60 <fflush@plt>
  4091f4:	ldr	x19, [sp, #16]
  4091f8:	ldp	x29, x30, [sp], #32
  4091fc:	ret
  409200:	stp	x29, x30, [sp, #-16]!
  409204:	ldrb	w8, [x0, #1]
  409208:	mov	x29, sp
  40920c:	tbz	w8, #0, 40921c <__fxstatat@plt+0x76cc>
  409210:	mov	w2, #0x1                   	// #1
  409214:	mov	x1, xzr
  409218:	bl	409224 <__fxstatat@plt+0x76d4>
  40921c:	ldp	x29, x30, [sp], #16
  409220:	ret
  409224:	stp	x29, x30, [sp, #-48]!
  409228:	str	x21, [sp, #16]
  40922c:	stp	x20, x19, [sp, #32]
  409230:	ldp	x9, x8, [x0, #8]
  409234:	mov	w20, w2
  409238:	mov	x19, x0
  40923c:	mov	x21, x1
  409240:	cmp	x8, x9
  409244:	mov	x29, sp
  409248:	b.ne	409260 <__fxstatat@plt+0x7710>  // b.any
  40924c:	ldp	x9, x8, [x19, #32]
  409250:	cmp	x8, x9
  409254:	b.ne	409260 <__fxstatat@plt+0x7710>  // b.any
  409258:	ldr	x8, [x19, #72]
  40925c:	cbz	x8, 409280 <__fxstatat@plt+0x7730>
  409260:	mov	x0, x19
  409264:	mov	x1, x21
  409268:	mov	w2, w20
  40926c:	bl	4019f0 <fseeko@plt>
  409270:	ldp	x20, x19, [sp, #32]
  409274:	ldr	x21, [sp, #16]
  409278:	ldp	x29, x30, [sp], #48
  40927c:	ret
  409280:	mov	x0, x19
  409284:	bl	401830 <fileno@plt>
  409288:	mov	x1, x21
  40928c:	mov	w2, w20
  409290:	bl	401800 <lseek@plt>
  409294:	cmn	x0, #0x1
  409298:	b.eq	409270 <__fxstatat@plt+0x7720>  // b.none
  40929c:	ldr	w9, [x19]
  4092a0:	mov	x8, x0
  4092a4:	mov	w0, wzr
  4092a8:	str	x8, [x19, #144]
  4092ac:	and	w9, w9, #0xffffffef
  4092b0:	str	w9, [x19]
  4092b4:	b	409270 <__fxstatat@plt+0x7720>
  4092b8:	neg	w8, w1
  4092bc:	ror	x0, x0, x8
  4092c0:	ret
  4092c4:	ror	x0, x0, x1
  4092c8:	ret
  4092cc:	neg	w8, w1
  4092d0:	ror	w0, w0, w8
  4092d4:	ret
  4092d8:	ror	w0, w0, w1
  4092dc:	ret
  4092e0:	sxtw	x9, w1
  4092e4:	neg	x9, x9
  4092e8:	lsl	x8, x0, x1
  4092ec:	lsr	x9, x0, x9
  4092f0:	orr	x0, x9, x8
  4092f4:	ret
  4092f8:	sxtw	x9, w1
  4092fc:	neg	x9, x9
  409300:	lsr	x8, x0, x1
  409304:	lsl	x9, x0, x9
  409308:	orr	x0, x9, x8
  40930c:	ret
  409310:	neg	w10, w1
  409314:	and	w8, w0, #0xffff
  409318:	and	w9, w1, #0xf
  40931c:	and	w10, w10, #0xf
  409320:	lsl	w9, w0, w9
  409324:	lsr	w8, w8, w10
  409328:	orr	w0, w9, w8
  40932c:	ret
  409330:	and	w8, w0, #0xffff
  409334:	and	w9, w1, #0xf
  409338:	neg	w10, w1
  40933c:	lsr	w8, w8, w9
  409340:	and	w9, w10, #0xf
  409344:	lsl	w9, w0, w9
  409348:	orr	w0, w9, w8
  40934c:	ret
  409350:	neg	w10, w1
  409354:	and	w8, w0, #0xff
  409358:	and	w9, w1, #0x7
  40935c:	and	w10, w10, #0x7
  409360:	lsl	w9, w0, w9
  409364:	lsr	w8, w8, w10
  409368:	orr	w0, w9, w8
  40936c:	ret
  409370:	and	w8, w0, #0xff
  409374:	and	w9, w1, #0x7
  409378:	neg	w10, w1
  40937c:	lsr	w8, w8, w9
  409380:	and	w9, w10, #0x7
  409384:	lsl	w9, w0, w9
  409388:	orr	w0, w9, w8
  40938c:	ret
  409390:	stp	x29, x30, [sp, #-16]!
  409394:	mov	w2, #0x3                   	// #3
  409398:	mov	w1, wzr
  40939c:	mov	x29, sp
  4093a0:	bl	408f00 <__fxstatat@plt+0x73b0>
  4093a4:	ldp	x29, x30, [sp], #16
  4093a8:	ret
  4093ac:	nop
  4093b0:	stp	x29, x30, [sp, #-64]!
  4093b4:	mov	x29, sp
  4093b8:	stp	x19, x20, [sp, #16]
  4093bc:	adrp	x20, 41a000 <__fxstatat@plt+0x184b0>
  4093c0:	add	x20, x20, #0xdf0
  4093c4:	stp	x21, x22, [sp, #32]
  4093c8:	adrp	x21, 41a000 <__fxstatat@plt+0x184b0>
  4093cc:	add	x21, x21, #0xde8
  4093d0:	sub	x20, x20, x21
  4093d4:	mov	w22, w0
  4093d8:	stp	x23, x24, [sp, #48]
  4093dc:	mov	x23, x1
  4093e0:	mov	x24, x2
  4093e4:	bl	4016e8 <mbrtowc@plt-0x38>
  4093e8:	cmp	xzr, x20, asr #3
  4093ec:	b.eq	409418 <__fxstatat@plt+0x78c8>  // b.none
  4093f0:	asr	x20, x20, #3
  4093f4:	mov	x19, #0x0                   	// #0
  4093f8:	ldr	x3, [x21, x19, lsl #3]
  4093fc:	mov	x2, x24
  409400:	add	x19, x19, #0x1
  409404:	mov	x1, x23
  409408:	mov	w0, w22
  40940c:	blr	x3
  409410:	cmp	x20, x19
  409414:	b.ne	4093f8 <__fxstatat@plt+0x78a8>  // b.any
  409418:	ldp	x19, x20, [sp, #16]
  40941c:	ldp	x21, x22, [sp, #32]
  409420:	ldp	x23, x24, [sp, #48]
  409424:	ldp	x29, x30, [sp], #64
  409428:	ret
  40942c:	nop
  409430:	ret
  409434:	nop
  409438:	adrp	x2, 41b000 <__fxstatat@plt+0x194b0>
  40943c:	mov	x1, #0x0                   	// #0
  409440:	ldr	x2, [x2, #552]
  409444:	b	4017d0 <__cxa_atexit@plt>
  409448:	mov	x2, x1
  40944c:	mov	x1, x0
  409450:	mov	w0, #0x0                   	// #0
  409454:	b	401b10 <__xstat@plt>
  409458:	mov	x2, x1
  40945c:	mov	w1, w0
  409460:	mov	w0, #0x0                   	// #0
  409464:	b	401a90 <__fxstat@plt>
  409468:	mov	x2, x1
  40946c:	mov	x1, x0
  409470:	mov	w0, #0x0                   	// #0
  409474:	b	401a80 <__lxstat@plt>
  409478:	mov	x4, x1
  40947c:	mov	x5, x2
  409480:	mov	w1, w0
  409484:	mov	x2, x4
  409488:	mov	w0, #0x0                   	// #0
  40948c:	mov	w4, w3
  409490:	mov	x3, x5
  409494:	b	401b50 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409498 <.fini>:
  409498:	stp	x29, x30, [sp, #-16]!
  40949c:	mov	x29, sp
  4094a0:	ldp	x29, x30, [sp], #16
  4094a4:	ret
