// Seed: 2034052270
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    output tri id_9,
    input tri0 id_10,
    input tri1 id_11
    , id_13
);
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  logic id_3;
  wire  id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59
);
  inout wire id_59;
  inout wire id_58;
  output wire id_57;
  output wire id_56;
  inout wire id_55;
  output wire id_54;
  input wire id_53;
  input wire id_52;
  input wire id_51;
  output wire id_50;
  output wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire id_46;
  input wire id_45;
  output wire id_44;
  inout wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  output wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_60 = id_12 - -1'd0;
endmodule
module module_3 #(
    parameter id_1 = 32'd15,
    parameter id_5 = 32'd35,
    parameter id_8 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_2 = id_3;
  logic [id_1 : id_1] _id_8;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7,
      id_6,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7,
      id_6,
      id_7,
      id_7,
      id_2,
      id_3,
      id_3,
      id_7,
      id_3,
      id_2,
      id_2,
      id_3,
      id_7,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_2,
      id_7,
      id_7,
      id_3,
      id_4,
      id_3,
      id_4,
      id_6,
      id_3,
      id_7,
      id_2,
      id_3,
      id_3
  );
  wire [id_5 : -1  +  id_5] id_9;
  wire [-1 : id_8] id_10;
endmodule
