
Bai3_Lcd_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000553c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  080056cc  080056cc  000156cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005828  08005828  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08005828  08005828  00015828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005830  08005830  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005830  08005830  00015830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005834  08005834  00015834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005838  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00001168  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200011e4  200011e4  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014ea3  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000315d  00000000  00000000  00034f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ff0  00000000  00000000  000380b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e80  00000000  00000000  000390a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000236ca  00000000  00000000  00039f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013c0d  00000000  00000000  0005d5ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfcdb  00000000  00000000  000711f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00140ed2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a6c  00000000  00000000  00140f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  00145994  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  001459b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080056b4 	.word	0x080056b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080056b4 	.word	0x080056b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <button_init>:
/**
  * @brief  Init matrix button
  * @param  None
  * @retval None
  */
void button_init(){
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800056c:	2201      	movs	r2, #1
 800056e:	2108      	movs	r1, #8
 8000570:	4802      	ldr	r0, [pc, #8]	; (800057c <button_init+0x14>)
 8000572:	f002 f9ad 	bl	80028d0 <HAL_GPIO_WritePin>
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40020c00 	.word	0x40020c00

08000580 <button_Scan>:
  * @brief  Scan matrix button
  * @param  None
  * @note  	Call every 50ms
  * @retval None
  */
void button_Scan(){
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2108      	movs	r1, #8
 800058a:	482f      	ldr	r0, [pc, #188]	; (8000648 <button_Scan+0xc8>)
 800058c:	f002 f9a0 	bl	80028d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000590:	2201      	movs	r2, #1
 8000592:	2108      	movs	r1, #8
 8000594:	482c      	ldr	r0, [pc, #176]	; (8000648 <button_Scan+0xc8>)
 8000596:	f002 f99b 	bl	80028d0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 800059a:	230a      	movs	r3, #10
 800059c:	2202      	movs	r2, #2
 800059e:	492b      	ldr	r1, [pc, #172]	; (800064c <button_Scan+0xcc>)
 80005a0:	482b      	ldr	r0, [pc, #172]	; (8000650 <button_Scan+0xd0>)
 80005a2:	f002 fe78 	bl	8003296 <HAL_SPI_Receive>
	  int button_index = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005ae:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005b0:	2300      	movs	r3, #0
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	e03f      	b.n	8000636 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db06      	blt.n	80005ca <button_Scan+0x4a>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2b03      	cmp	r3, #3
 80005c0:	dc03      	bgt.n	80005ca <button_Scan+0x4a>
			  button_index = i + 4;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	3304      	adds	r3, #4
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	e018      	b.n	80005fc <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	2b03      	cmp	r3, #3
 80005ce:	dd07      	ble.n	80005e0 <button_Scan+0x60>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b07      	cmp	r3, #7
 80005d4:	dc04      	bgt.n	80005e0 <button_Scan+0x60>
			  button_index = 7 - i;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f1c3 0307 	rsb	r3, r3, #7
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e00d      	b.n	80005fc <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b07      	cmp	r3, #7
 80005e4:	dd06      	ble.n	80005f4 <button_Scan+0x74>
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0b      	cmp	r3, #11
 80005ea:	dc03      	bgt.n	80005f4 <button_Scan+0x74>
			  button_index = i + 4;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	3304      	adds	r3, #4
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	e003      	b.n	80005fc <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f1c3 0317 	rsb	r3, r3, #23
 80005fa:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 80005fc:	4b13      	ldr	r3, [pc, #76]	; (800064c <button_Scan+0xcc>)
 80005fe:	881a      	ldrh	r2, [r3, #0]
 8000600:	897b      	ldrh	r3, [r7, #10]
 8000602:	4013      	ands	r3, r2
 8000604:	b29b      	uxth	r3, r3
 8000606:	2b00      	cmp	r3, #0
 8000608:	d005      	beq.n	8000616 <button_Scan+0x96>
 800060a:	4a12      	ldr	r2, [pc, #72]	; (8000654 <button_Scan+0xd4>)
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2100      	movs	r1, #0
 8000610:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000614:	e009      	b.n	800062a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000616:	4a0f      	ldr	r2, [pc, #60]	; (8000654 <button_Scan+0xd4>)
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800061e:	3301      	adds	r3, #1
 8000620:	b299      	uxth	r1, r3
 8000622:	4a0c      	ldr	r2, [pc, #48]	; (8000654 <button_Scan+0xd4>)
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  mask = mask >> 1;
 800062a:	897b      	ldrh	r3, [r7, #10]
 800062c:	085b      	lsrs	r3, r3, #1
 800062e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	3301      	adds	r3, #1
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2b0f      	cmp	r3, #15
 800063a:	ddbc      	ble.n	80005b6 <button_Scan+0x36>
	  }
}
 800063c:	bf00      	nop
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40020c00 	.word	0x40020c00
 800064c:	20000098 	.word	0x20000098
 8000650:	20001130 	.word	0x20001130
 8000654:	200000b8 	.word	0x200000b8

08000658 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08e      	sub	sp, #56	; 0x38
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]
 800066e:	615a      	str	r2, [r3, #20]
 8000670:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000672:	463b      	mov	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]
 8000680:	615a      	str	r2, [r3, #20]
 8000682:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000684:	4b2f      	ldr	r3, [pc, #188]	; (8000744 <MX_FSMC_Init+0xec>)
 8000686:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800068a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800068c:	4b2d      	ldr	r3, [pc, #180]	; (8000744 <MX_FSMC_Init+0xec>)
 800068e:	4a2e      	ldr	r2, [pc, #184]	; (8000748 <MX_FSMC_Init+0xf0>)
 8000690:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000692:	4b2c      	ldr	r3, [pc, #176]	; (8000744 <MX_FSMC_Init+0xec>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000698:	4b2a      	ldr	r3, [pc, #168]	; (8000744 <MX_FSMC_Init+0xec>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800069e:	4b29      	ldr	r3, [pc, #164]	; (8000744 <MX_FSMC_Init+0xec>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80006a4:	4b27      	ldr	r3, [pc, #156]	; (8000744 <MX_FSMC_Init+0xec>)
 80006a6:	2210      	movs	r2, #16
 80006a8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80006aa:	4b26      	ldr	r3, [pc, #152]	; (8000744 <MX_FSMC_Init+0xec>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80006b0:	4b24      	ldr	r3, [pc, #144]	; (8000744 <MX_FSMC_Init+0xec>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80006b6:	4b23      	ldr	r3, [pc, #140]	; (8000744 <MX_FSMC_Init+0xec>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80006bc:	4b21      	ldr	r3, [pc, #132]	; (8000744 <MX_FSMC_Init+0xec>)
 80006be:	2200      	movs	r2, #0
 80006c0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80006c2:	4b20      	ldr	r3, [pc, #128]	; (8000744 <MX_FSMC_Init+0xec>)
 80006c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006c8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80006ca:	4b1e      	ldr	r3, [pc, #120]	; (8000744 <MX_FSMC_Init+0xec>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80006d0:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <MX_FSMC_Init+0xec>)
 80006d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006d6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80006d8:	4b1a      	ldr	r3, [pc, #104]	; (8000744 <MX_FSMC_Init+0xec>)
 80006da:	2200      	movs	r2, #0
 80006dc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80006de:	4b19      	ldr	r3, [pc, #100]	; (8000744 <MX_FSMC_Init+0xec>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80006e4:	4b17      	ldr	r3, [pc, #92]	; (8000744 <MX_FSMC_Init+0xec>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80006ea:	230f      	movs	r3, #15
 80006ec:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80006ee:	230f      	movs	r3, #15
 80006f0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80006f2:	233c      	movs	r3, #60	; 0x3c
 80006f4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80006fa:	2310      	movs	r3, #16
 80006fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80006fe:	2311      	movs	r3, #17
 8000700:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000702:	2300      	movs	r3, #0
 8000704:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000706:	2308      	movs	r3, #8
 8000708:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800070a:	230f      	movs	r3, #15
 800070c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800070e:	2309      	movs	r3, #9
 8000710:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000716:	2310      	movs	r3, #16
 8000718:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800071a:	2311      	movs	r3, #17
 800071c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800071e:	2300      	movs	r3, #0
 8000720:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000722:	463a      	mov	r2, r7
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4619      	mov	r1, r3
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <MX_FSMC_Init+0xec>)
 800072c:	f003 f996 	bl	8003a5c <HAL_SRAM_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000736:	f000 fc9d 	bl	8001074 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800073a:	bf00      	nop
 800073c:	3738      	adds	r7, #56	; 0x38
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000d8 	.word	0x200000d8
 8000748:	a0000104 	.word	0xa0000104

0800074c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000760:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <HAL_FSMC_MspInit+0x88>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d131      	bne.n	80007cc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000768:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <HAL_FSMC_MspInit+0x88>)
 800076a:	2201      	movs	r2, #1
 800076c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	603b      	str	r3, [r7, #0]
 8000772:	4b19      	ldr	r3, [pc, #100]	; (80007d8 <HAL_FSMC_MspInit+0x8c>)
 8000774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000776:	4a18      	ldr	r2, [pc, #96]	; (80007d8 <HAL_FSMC_MspInit+0x8c>)
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	6393      	str	r3, [r2, #56]	; 0x38
 800077e:	4b16      	ldr	r3, [pc, #88]	; (80007d8 <HAL_FSMC_MspInit+0x8c>)
 8000780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800078a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800078e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000798:	2303      	movs	r3, #3
 800079a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800079c:	230c      	movs	r3, #12
 800079e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	4619      	mov	r1, r3
 80007a4:	480d      	ldr	r0, [pc, #52]	; (80007dc <HAL_FSMC_MspInit+0x90>)
 80007a6:	f001 fef7 	bl	8002598 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80007aa:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80007ae:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b8:	2303      	movs	r3, #3
 80007ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80007bc:	230c      	movs	r3, #12
 80007be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	4619      	mov	r1, r3
 80007c4:	4806      	ldr	r0, [pc, #24]	; (80007e0 <HAL_FSMC_MspInit+0x94>)
 80007c6:	f001 fee7 	bl	8002598 <HAL_GPIO_Init>
 80007ca:	e000      	b.n	80007ce <HAL_FSMC_MspInit+0x82>
    return;
 80007cc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80007ce:	3718      	adds	r7, #24
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	2000009c 	.word	0x2000009c
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40021000 	.word	0x40021000
 80007e0:	40020c00 	.word	0x40020c00

080007e4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80007ec:	f7ff ffae 	bl	800074c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	; 0x30
 80007fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	61bb      	str	r3, [r7, #24]
 8000812:	4b6f      	ldr	r3, [pc, #444]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a6e      	ldr	r2, [pc, #440]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000818:	f043 0310 	orr.w	r3, r3, #16
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b6c      	ldr	r3, [pc, #432]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0310 	and.w	r3, r3, #16
 8000826:	61bb      	str	r3, [r7, #24]
 8000828:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
 800082e:	4b68      	ldr	r3, [pc, #416]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a67      	ldr	r2, [pc, #412]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b65      	ldr	r3, [pc, #404]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b61      	ldr	r3, [pc, #388]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a60      	ldr	r2, [pc, #384]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b5e      	ldr	r3, [pc, #376]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	4b5a      	ldr	r3, [pc, #360]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a59      	ldr	r2, [pc, #356]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b57      	ldr	r3, [pc, #348]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	4b53      	ldr	r3, [pc, #332]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a52      	ldr	r2, [pc, #328]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000888:	f043 0308 	orr.w	r3, r3, #8
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b50      	ldr	r3, [pc, #320]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0308 	and.w	r3, r3, #8
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b4c      	ldr	r3, [pc, #304]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a4b      	ldr	r2, [pc, #300]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b49      	ldr	r3, [pc, #292]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	4b45      	ldr	r3, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a44      	ldr	r2, [pc, #272]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b42      	ldr	r3, [pc, #264]	; (80009d0 <MX_GPIO_Init+0x1d8>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2170      	movs	r1, #112	; 0x70
 80008d6:	483f      	ldr	r0, [pc, #252]	; (80009d4 <MX_GPIO_Init+0x1dc>)
 80008d8:	f001 fffa 	bl	80028d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e2:	483d      	ldr	r0, [pc, #244]	; (80009d8 <MX_GPIO_Init+0x1e0>)
 80008e4:	f001 fff4 	bl	80028d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2140      	movs	r1, #64	; 0x40
 80008ec:	483b      	ldr	r0, [pc, #236]	; (80009dc <MX_GPIO_Init+0x1e4>)
 80008ee:	f001 ffef 	bl	80028d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f8:	4839      	ldr	r0, [pc, #228]	; (80009e0 <MX_GPIO_Init+0x1e8>)
 80008fa:	f001 ffe9 	bl	80028d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	2108      	movs	r1, #8
 8000902:	4838      	ldr	r0, [pc, #224]	; (80009e4 <MX_GPIO_Init+0x1ec>)
 8000904:	f001 ffe4 	bl	80028d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000908:	2370      	movs	r3, #112	; 0x70
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	482d      	ldr	r0, [pc, #180]	; (80009d4 <MX_GPIO_Init+0x1dc>)
 8000920:	f001 fe3a 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000924:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	2301      	movs	r3, #1
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2300      	movs	r3, #0
 8000934:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	4826      	ldr	r0, [pc, #152]	; (80009d8 <MX_GPIO_Init+0x1e0>)
 800093e:	f001 fe2b 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000942:	23c0      	movs	r3, #192	; 0xc0
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4822      	ldr	r0, [pc, #136]	; (80009e0 <MX_GPIO_Init+0x1e8>)
 8000956:	f001 fe1f 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800095a:	2330      	movs	r3, #48	; 0x30
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	481a      	ldr	r0, [pc, #104]	; (80009d8 <MX_GPIO_Init+0x1e0>)
 800096e:	f001 fe13 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000972:	2340      	movs	r3, #64	; 0x40
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	4814      	ldr	r0, [pc, #80]	; (80009dc <MX_GPIO_Init+0x1e4>)
 800098a:	f001 fe05 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800098e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	2301      	movs	r3, #1
 8000996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	480e      	ldr	r0, [pc, #56]	; (80009e0 <MX_GPIO_Init+0x1e8>)
 80009a8:	f001 fdf6 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80009ac:	2308      	movs	r3, #8
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	2301      	movs	r3, #1
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	4808      	ldr	r0, [pc, #32]	; (80009e4 <MX_GPIO_Init+0x1ec>)
 80009c4:	f001 fde8 	bl	8002598 <HAL_GPIO_Init>

}
 80009c8:	bf00      	nop
 80009ca:	3730      	adds	r7, #48	; 0x30
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40021000 	.word	0x40021000
 80009d8:	40020800 	.word	0x40020800
 80009dc:	40021800 	.word	0x40021800
 80009e0:	40020000 	.word	0x40020000
 80009e4:	40020c00 	.word	0x40020c00

080009e8 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 80009f2:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <LCD_WR_REG+0x1c>)
 80009f4:	88fb      	ldrh	r3, [r7, #6]
 80009f6:	8013      	strh	r3, [r2, #0]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	600ffffe 	.word	0x600ffffe

08000a08 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000a12:	4a04      	ldr	r2, [pc, #16]	; (8000a24 <LCD_WR_DATA+0x1c>)
 8000a14:	88fb      	ldrh	r3, [r7, #6]
 8000a16:	8053      	strh	r3, [r2, #2]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	600ffffe 	.word	0x600ffffe

08000a28 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <LCD_RD_DATA+0x20>)
 8000a30:	885b      	ldrh	r3, [r3, #2]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	b29b      	uxth	r3, r3
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	600ffffe 	.word	0x600ffffe

08000a4c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000a4c:	b590      	push	{r4, r7, lr}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4604      	mov	r4, r0
 8000a54:	4608      	mov	r0, r1
 8000a56:	4611      	mov	r1, r2
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4623      	mov	r3, r4
 8000a5c:	80fb      	strh	r3, [r7, #6]
 8000a5e:	4603      	mov	r3, r0
 8000a60:	80bb      	strh	r3, [r7, #4]
 8000a62:	460b      	mov	r3, r1
 8000a64:	807b      	strh	r3, [r7, #2]
 8000a66:	4613      	mov	r3, r2
 8000a68:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000a6a:	202a      	movs	r0, #42	; 0x2a
 8000a6c:	f7ff ffbc 	bl	80009e8 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000a70:	88fb      	ldrh	r3, [r7, #6]
 8000a72:	0a1b      	lsrs	r3, r3, #8
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff ffc6 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000a7c:	88fb      	ldrh	r3, [r7, #6]
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff ffc0 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000a88:	887b      	ldrh	r3, [r7, #2]
 8000a8a:	0a1b      	lsrs	r3, r3, #8
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ffba 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000a94:	887b      	ldrh	r3, [r7, #2]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ffb4 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000aa0:	202b      	movs	r0, #43	; 0x2b
 8000aa2:	f7ff ffa1 	bl	80009e8 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000aa6:	88bb      	ldrh	r3, [r7, #4]
 8000aa8:	0a1b      	lsrs	r3, r3, #8
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff ffab 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000ab2:	88bb      	ldrh	r3, [r7, #4]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ffa5 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000abe:	883b      	ldrh	r3, [r7, #0]
 8000ac0:	0a1b      	lsrs	r3, r3, #8
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff ff9f 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000aca:	883b      	ldrh	r3, [r7, #0]
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff99 	bl	8000a08 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000ad6:	202c      	movs	r0, #44	; 0x2c
 8000ad8:	f7ff ff86 	bl	80009e8 <LCD_WR_REG>
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd90      	pop	{r4, r7, pc}

08000ae4 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000aee:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <lcd_Clear+0x60>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <lcd_Clear+0x60>)
 8000af8:	885b      	ldrh	r3, [r3, #2]
 8000afa:	3b01      	subs	r3, #1
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	2100      	movs	r1, #0
 8000b00:	2000      	movs	r0, #0
 8000b02:	f7ff ffa3 	bl	8000a4c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000b06:	2300      	movs	r3, #0
 8000b08:	81fb      	strh	r3, [r7, #14]
 8000b0a:	e011      	b.n	8000b30 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	81bb      	strh	r3, [r7, #12]
 8000b10:	e006      	b.n	8000b20 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000b12:	88fb      	ldrh	r3, [r7, #6]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff77 	bl	8000a08 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000b1a:	89bb      	ldrh	r3, [r7, #12]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	81bb      	strh	r3, [r7, #12]
 8000b20:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <lcd_Clear+0x60>)
 8000b22:	885b      	ldrh	r3, [r3, #2]
 8000b24:	89ba      	ldrh	r2, [r7, #12]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d3f3      	bcc.n	8000b12 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	81fb      	strh	r3, [r7, #14]
 8000b30:	4b04      	ldr	r3, [pc, #16]	; (8000b44 <lcd_Clear+0x60>)
 8000b32:	881b      	ldrh	r3, [r3, #0]
 8000b34:	89fa      	ldrh	r2, [r7, #14]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d3e8      	bcc.n	8000b0c <lcd_Clear+0x28>
		}
	}
}
 8000b3a:	bf00      	nop
 8000b3c:	bf00      	nop
 8000b3e:	3710      	adds	r7, #16
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000128 	.word	0x20000128

08000b48 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4604      	mov	r4, r0
 8000b50:	4608      	mov	r0, r1
 8000b52:	4611      	mov	r1, r2
 8000b54:	461a      	mov	r2, r3
 8000b56:	4623      	mov	r3, r4
 8000b58:	80fb      	strh	r3, [r7, #6]
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	80bb      	strh	r3, [r7, #4]
 8000b5e:	460b      	mov	r3, r1
 8000b60:	807b      	strh	r3, [r7, #2]
 8000b62:	4613      	mov	r3, r2
 8000b64:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	883b      	ldrh	r3, [r7, #0]
 8000b6e:	3b01      	subs	r3, #1
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	88b9      	ldrh	r1, [r7, #4]
 8000b74:	88f8      	ldrh	r0, [r7, #6]
 8000b76:	f7ff ff69 	bl	8000a4c <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000b7a:	88bb      	ldrh	r3, [r7, #4]
 8000b7c:	81fb      	strh	r3, [r7, #14]
 8000b7e:	e010      	b.n	8000ba2 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	81bb      	strh	r3, [r7, #12]
 8000b84:	e006      	b.n	8000b94 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000b86:	8c3b      	ldrh	r3, [r7, #32]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff ff3d 	bl	8000a08 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000b8e:	89bb      	ldrh	r3, [r7, #12]
 8000b90:	3301      	adds	r3, #1
 8000b92:	81bb      	strh	r3, [r7, #12]
 8000b94:	89ba      	ldrh	r2, [r7, #12]
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d3f4      	bcc.n	8000b86 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000b9c:	89fb      	ldrh	r3, [r7, #14]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	81fb      	strh	r3, [r7, #14]
 8000ba2:	89fa      	ldrh	r2, [r7, #14]
 8000ba4:	883b      	ldrh	r3, [r7, #0]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d3ea      	bcc.n	8000b80 <lcd_Fill+0x38>
		}
	}
}
 8000baa:	bf00      	nop
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd90      	pop	{r4, r7, pc}

08000bb4 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	091b      	lsrs	r3, r3, #4
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	f003 0303 	and.w	r3, r3, #3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d007      	beq.n	8000bde <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8000bce:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <lcd_SetDir+0x44>)
 8000bd0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000bd4:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <lcd_SetDir+0x44>)
 8000bd8:	22f0      	movs	r2, #240	; 0xf0
 8000bda:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000bdc:	e006      	b.n	8000bec <lcd_SetDir+0x38>
		lcddev.width=240;
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <lcd_SetDir+0x44>)
 8000be0:	22f0      	movs	r2, #240	; 0xf0
 8000be2:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000be4:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <lcd_SetDir+0x44>)
 8000be6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000bea:	805a      	strh	r2, [r3, #2]
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	20000128 	.word	0x20000128

08000bfc <lcd_init>:


void lcd_init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c06:	48aa      	ldr	r0, [pc, #680]	; (8000eb0 <lcd_init+0x2b4>)
 8000c08:	f001 fe62 	bl	80028d0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000c0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c10:	f001 fb8c 	bl	800232c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000c14:	2201      	movs	r2, #1
 8000c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1a:	48a5      	ldr	r0, [pc, #660]	; (8000eb0 <lcd_init+0x2b4>)
 8000c1c:	f001 fe58 	bl	80028d0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000c20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c24:	f001 fb82 	bl	800232c <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff ffc3 	bl	8000bb4 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8000c2e:	20d3      	movs	r0, #211	; 0xd3
 8000c30:	f7ff feda 	bl	80009e8 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8000c34:	f7ff fef8 	bl	8000a28 <LCD_RD_DATA>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	4b9d      	ldr	r3, [pc, #628]	; (8000eb4 <lcd_init+0x2b8>)
 8000c3e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000c40:	f7ff fef2 	bl	8000a28 <LCD_RD_DATA>
 8000c44:	4603      	mov	r3, r0
 8000c46:	461a      	mov	r2, r3
 8000c48:	4b9a      	ldr	r3, [pc, #616]	; (8000eb4 <lcd_init+0x2b8>)
 8000c4a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000c4c:	f7ff feec 	bl	8000a28 <LCD_RD_DATA>
 8000c50:	4603      	mov	r3, r0
 8000c52:	461a      	mov	r2, r3
 8000c54:	4b97      	ldr	r3, [pc, #604]	; (8000eb4 <lcd_init+0x2b8>)
 8000c56:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8000c58:	4b96      	ldr	r3, [pc, #600]	; (8000eb4 <lcd_init+0x2b8>)
 8000c5a:	889b      	ldrh	r3, [r3, #4]
 8000c5c:	021b      	lsls	r3, r3, #8
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	4b94      	ldr	r3, [pc, #592]	; (8000eb4 <lcd_init+0x2b8>)
 8000c62:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8000c64:	f7ff fee0 	bl	8000a28 <LCD_RD_DATA>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b91      	ldr	r3, [pc, #580]	; (8000eb4 <lcd_init+0x2b8>)
 8000c6e:	889b      	ldrh	r3, [r3, #4]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	4b8f      	ldr	r3, [pc, #572]	; (8000eb4 <lcd_init+0x2b8>)
 8000c76:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8000c78:	20cf      	movs	r0, #207	; 0xcf
 8000c7a:	f7ff feb5 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f7ff fec2 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000c84:	20c1      	movs	r0, #193	; 0xc1
 8000c86:	f7ff febf 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8000c8a:	2030      	movs	r0, #48	; 0x30
 8000c8c:	f7ff febc 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8000c90:	20ed      	movs	r0, #237	; 0xed
 8000c92:	f7ff fea9 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000c96:	2064      	movs	r0, #100	; 0x64
 8000c98:	f7ff feb6 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000c9c:	2003      	movs	r0, #3
 8000c9e:	f7ff feb3 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8000ca2:	2012      	movs	r0, #18
 8000ca4:	f7ff feb0 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8000ca8:	2081      	movs	r0, #129	; 0x81
 8000caa:	f7ff fead 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8000cae:	20e8      	movs	r0, #232	; 0xe8
 8000cb0:	f7ff fe9a 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000cb4:	2085      	movs	r0, #133	; 0x85
 8000cb6:	f7ff fea7 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000cba:	2010      	movs	r0, #16
 8000cbc:	f7ff fea4 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8000cc0:	207a      	movs	r0, #122	; 0x7a
 8000cc2:	f7ff fea1 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8000cc6:	20cb      	movs	r0, #203	; 0xcb
 8000cc8:	f7ff fe8e 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000ccc:	2039      	movs	r0, #57	; 0x39
 8000cce:	f7ff fe9b 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000cd2:	202c      	movs	r0, #44	; 0x2c
 8000cd4:	f7ff fe98 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f7ff fe95 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000cde:	2034      	movs	r0, #52	; 0x34
 8000ce0:	f7ff fe92 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f7ff fe8f 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8000cea:	20f7      	movs	r0, #247	; 0xf7
 8000cec:	f7ff fe7c 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8000cf0:	2020      	movs	r0, #32
 8000cf2:	f7ff fe89 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8000cf6:	20ea      	movs	r0, #234	; 0xea
 8000cf8:	f7ff fe76 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f7ff fe83 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff fe80 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8000d08:	20c0      	movs	r0, #192	; 0xc0
 8000d0a:	f7ff fe6d 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8000d0e:	201b      	movs	r0, #27
 8000d10:	f7ff fe7a 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8000d14:	20c1      	movs	r0, #193	; 0xc1
 8000d16:	f7ff fe67 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	f7ff fe74 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8000d20:	20c5      	movs	r0, #197	; 0xc5
 8000d22:	f7ff fe61 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8000d26:	2030      	movs	r0, #48	; 0x30
 8000d28:	f7ff fe6e 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8000d2c:	2030      	movs	r0, #48	; 0x30
 8000d2e:	f7ff fe6b 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8000d32:	20c7      	movs	r0, #199	; 0xc7
 8000d34:	f7ff fe58 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8000d38:	20b7      	movs	r0, #183	; 0xb7
 8000d3a:	f7ff fe65 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8000d3e:	2036      	movs	r0, #54	; 0x36
 8000d40:	f7ff fe52 	bl	80009e8 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8000d44:	2008      	movs	r0, #8
 8000d46:	f7ff fe5f 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8000d4a:	203a      	movs	r0, #58	; 0x3a
 8000d4c:	f7ff fe4c 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8000d50:	2055      	movs	r0, #85	; 0x55
 8000d52:	f7ff fe59 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8000d56:	20b1      	movs	r0, #177	; 0xb1
 8000d58:	f7ff fe46 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f7ff fe53 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8000d62:	201a      	movs	r0, #26
 8000d64:	f7ff fe50 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8000d68:	20b6      	movs	r0, #182	; 0xb6
 8000d6a:	f7ff fe3d 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8000d6e:	200a      	movs	r0, #10
 8000d70:	f7ff fe4a 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8000d74:	20a2      	movs	r0, #162	; 0xa2
 8000d76:	f7ff fe47 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8000d7a:	20f2      	movs	r0, #242	; 0xf2
 8000d7c:	f7ff fe34 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d80:	2000      	movs	r0, #0
 8000d82:	f7ff fe41 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8000d86:	2026      	movs	r0, #38	; 0x26
 8000d88:	f7ff fe2e 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f7ff fe3b 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8000d92:	20e0      	movs	r0, #224	; 0xe0
 8000d94:	f7ff fe28 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8000d98:	200f      	movs	r0, #15
 8000d9a:	f7ff fe35 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8000d9e:	202a      	movs	r0, #42	; 0x2a
 8000da0:	f7ff fe32 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8000da4:	2028      	movs	r0, #40	; 0x28
 8000da6:	f7ff fe2f 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000daa:	2008      	movs	r0, #8
 8000dac:	f7ff fe2c 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000db0:	200e      	movs	r0, #14
 8000db2:	f7ff fe29 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000db6:	2008      	movs	r0, #8
 8000db8:	f7ff fe26 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8000dbc:	2054      	movs	r0, #84	; 0x54
 8000dbe:	f7ff fe23 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8000dc2:	20a9      	movs	r0, #169	; 0xa9
 8000dc4:	f7ff fe20 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8000dc8:	2043      	movs	r0, #67	; 0x43
 8000dca:	f7ff fe1d 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8000dce:	200a      	movs	r0, #10
 8000dd0:	f7ff fe1a 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000dd4:	200f      	movs	r0, #15
 8000dd6:	f7ff fe17 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f7ff fe14 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff fe11 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff fe0e 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000dec:	2000      	movs	r0, #0
 8000dee:	f7ff fe0b 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8000df2:	20e1      	movs	r0, #225	; 0xe1
 8000df4:	f7ff fdf8 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f7ff fe05 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8000dfe:	2015      	movs	r0, #21
 8000e00:	f7ff fe02 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8000e04:	2017      	movs	r0, #23
 8000e06:	f7ff fdff 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8000e0a:	2007      	movs	r0, #7
 8000e0c:	f7ff fdfc 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8000e10:	2011      	movs	r0, #17
 8000e12:	f7ff fdf9 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8000e16:	2006      	movs	r0, #6
 8000e18:	f7ff fdf6 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8000e1c:	202b      	movs	r0, #43	; 0x2b
 8000e1e:	f7ff fdf3 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8000e22:	2056      	movs	r0, #86	; 0x56
 8000e24:	f7ff fdf0 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8000e28:	203c      	movs	r0, #60	; 0x3c
 8000e2a:	f7ff fded 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8000e2e:	2005      	movs	r0, #5
 8000e30:	f7ff fdea 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000e34:	2010      	movs	r0, #16
 8000e36:	f7ff fde7 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000e3a:	200f      	movs	r0, #15
 8000e3c:	f7ff fde4 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000e40:	203f      	movs	r0, #63	; 0x3f
 8000e42:	f7ff fde1 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000e46:	203f      	movs	r0, #63	; 0x3f
 8000e48:	f7ff fdde 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000e4c:	200f      	movs	r0, #15
 8000e4e:	f7ff fddb 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8000e52:	202b      	movs	r0, #43	; 0x2b
 8000e54:	f7ff fdc8 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff fdd5 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f7ff fdd2 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8000e64:	2001      	movs	r0, #1
 8000e66:	f7ff fdcf 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8000e6a:	203f      	movs	r0, #63	; 0x3f
 8000e6c:	f7ff fdcc 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8000e70:	202a      	movs	r0, #42	; 0x2a
 8000e72:	f7ff fdb9 	bl	80009e8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f7ff fdc6 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff fdc3 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f7ff fdc0 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8000e88:	20ef      	movs	r0, #239	; 0xef
 8000e8a:	f7ff fdbd 	bl	8000a08 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8000e8e:	2011      	movs	r0, #17
 8000e90:	f7ff fdaa 	bl	80009e8 <LCD_WR_REG>
	HAL_Delay(120);
 8000e94:	2078      	movs	r0, #120	; 0x78
 8000e96:	f001 fa49 	bl	800232c <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8000e9a:	2029      	movs	r0, #41	; 0x29
 8000e9c:	f7ff fda4 	bl	80009e8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea6:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <lcd_init+0x2bc>)
 8000ea8:	f001 fd12 	bl	80028d0 <HAL_GPIO_WritePin>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40020800 	.word	0x40020800
 8000eb4:	20000128 	.word	0x20000128
 8000eb8:	40020000 	.word	0x40020000

08000ebc <led7_init>:
/**
  * @brief  Init led 7 segment
  * @param  None
  * @retval None
  */
void led7_init(){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2140      	movs	r1, #64	; 0x40
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <led7_init+0x14>)
 8000ec6:	f001 fd03 	bl	80028d0 <HAL_GPIO_WritePin>
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40021800 	.word	0x40021800

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f001 f9b5 	bl	8002248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f83b 	bl	8000f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f7ff fc89 	bl	80007f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ee6:	f001 f913 	bl	8002110 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000eea:	f000 ff5f 	bl	8001dac <MX_SPI1_Init>
  MX_FSMC_Init();
 8000eee:	f7ff fbb3 	bl	8000658 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8000ef2:	f000 f89b 	bl	800102c <system_init>
  lcd_Clear(WHITE);
 8000ef6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000efa:	f7ff fdf3 	bl	8000ae4 <lcd_Clear>
//  test_lcd();
  /* USER CODE END 2 */
//  enterIDFunction();
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  srand(time(0));
 8000efe:	2000      	movs	r0, #0
 8000f00:	f003 fbe2 	bl	80046c8 <time>
 8000f04:	4602      	mov	r2, r0
 8000f06:	460b      	mov	r3, r1
 8000f08:	4613      	mov	r3, r2
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f003 fb6e 	bl	80045ec <srand>
  snakeInit();
 8000f10:	f000 fdb6 	bl	8001a80 <snakeInit>
  lcd_Fill(0,  0, 240, 70, RED);
 8000f14:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2346      	movs	r3, #70	; 0x46
 8000f1c:	22f0      	movs	r2, #240	; 0xf0
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff fe11 	bl	8000b48 <lcd_Fill>
  while (1)
  {
	  generateFruit();
 8000f26:	f000 fe37 	bl	8001b98 <generateFruit>
	  if (flagForButton)
 8000f2a:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <main+0x7c>)
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d004      	beq.n	8000f3c <main+0x68>
	  {
		  flagForButton= 0;
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <main+0x7c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	801a      	strh	r2, [r3, #0]
		  button_Scan();
 8000f38:	f7ff fb22 	bl	8000580 <button_Scan>
	  }
	  if (flagForSnakeRun)
 8000f3c:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <main+0x80>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d0f0      	beq.n	8000f26 <main+0x52>
	  {
		  flagForSnakeRun= 0;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <main+0x80>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	801a      	strh	r2, [r3, #0]
		  snakeRun();
 8000f4a:	f000 fd4f 	bl	80019ec <snakeRun>
	  generateFruit();
 8000f4e:	e7ea      	b.n	8000f26 <main+0x52>
 8000f50:	200000a0 	.word	0x200000a0
 8000f54:	200000a6 	.word	0x200000a6

08000f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b094      	sub	sp, #80	; 0x50
 8000f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5e:	f107 0320 	add.w	r3, r7, #32
 8000f62:	2230      	movs	r2, #48	; 0x30
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f003 fb38 	bl	80045dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f6c:	f107 030c 	add.w	r3, r7, #12
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	4b28      	ldr	r3, [pc, #160]	; (8001024 <SystemClock_Config+0xcc>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f84:	4a27      	ldr	r2, [pc, #156]	; (8001024 <SystemClock_Config+0xcc>)
 8000f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8c:	4b25      	ldr	r3, [pc, #148]	; (8001024 <SystemClock_Config+0xcc>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f98:	2300      	movs	r3, #0
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	4b22      	ldr	r3, [pc, #136]	; (8001028 <SystemClock_Config+0xd0>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a21      	ldr	r2, [pc, #132]	; (8001028 <SystemClock_Config+0xd0>)
 8000fa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b1f      	ldr	r3, [pc, #124]	; (8001028 <SystemClock_Config+0xd0>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fc8:	2308      	movs	r3, #8
 8000fca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000fcc:	23a8      	movs	r3, #168	; 0xa8
 8000fce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd8:	f107 0320 	add.w	r3, r7, #32
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f001 fc91 	bl	8002904 <HAL_RCC_OscConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fe8:	f000 f844 	bl	8001074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fec:	230f      	movs	r3, #15
 8000fee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ff8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ffc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000ffe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001002:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	2105      	movs	r1, #5
 800100a:	4618      	mov	r0, r3
 800100c:	f001 fef2 	bl	8002df4 <HAL_RCC_ClockConfig>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001016:	f000 f82d 	bl	8001074 <Error_Handler>
  }
}
 800101a:	bf00      	nop
 800101c:	3750      	adds	r7, #80	; 0x50
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40023800 	.word	0x40023800
 8001028:	40007000 	.word	0x40007000

0800102c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	2120      	movs	r1, #32
 8001034:	480e      	ldr	r0, [pc, #56]	; (8001070 <system_init+0x44>)
 8001036:	f001 fc4b 	bl	80028d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2140      	movs	r1, #64	; 0x40
 800103e:	480c      	ldr	r0, [pc, #48]	; (8001070 <system_init+0x44>)
 8001040:	f001 fc46 	bl	80028d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001044:	2200      	movs	r2, #0
 8001046:	2110      	movs	r1, #16
 8001048:	4809      	ldr	r0, [pc, #36]	; (8001070 <system_init+0x44>)
 800104a:	f001 fc41 	bl	80028d0 <HAL_GPIO_WritePin>
	  timer_init();
 800104e:	f000 fe25 	bl	8001c9c <timer_init>
	  led7_init();
 8001052:	f7ff ff33 	bl	8000ebc <led7_init>
	  button_init();
 8001056:	f7ff fa87 	bl	8000568 <button_init>
	  lcd_init();
 800105a:	f7ff fdcf 	bl	8000bfc <lcd_init>
	  setTimerButton(50);
 800105e:	2032      	movs	r0, #50	; 0x32
 8001060:	f000 fe42 	bl	8001ce8 <setTimerButton>
	  setTimerSnakeRun(200);
 8001064:	20c8      	movs	r0, #200	; 0xc8
 8001066:	f000 fe23 	bl	8001cb0 <setTimerSnakeRun>
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	e7fe      	b.n	800107c <Error_Handler+0x8>
	...

08001080 <drawHeadSnake>:
}SNAKE;

SNAKE snakeObject;

void drawHeadSnake()
{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b083      	sub	sp, #12
 8001084:	af02      	add	r7, sp, #8
	switch (snakeObject.snakeDirectionHead)
 8001086:	4b8f      	ldr	r3, [pc, #572]	; (80012c4 <drawHeadSnake+0x244>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	2b03      	cmp	r3, #3
 800108c:	f200 8114 	bhi.w	80012b8 <drawHeadSnake+0x238>
 8001090:	a201      	add	r2, pc, #4	; (adr r2, 8001098 <drawHeadSnake+0x18>)
 8001092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001096:	bf00      	nop
 8001098:	08001231 	.word	0x08001231
 800109c:	080011b1 	.word	0x080011b1
 80010a0:	08001129 	.word	0x08001129
 80010a4:	080010a9 	.word	0x080010a9
	{
		case UP:
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010a8:	4b86      	ldr	r3, [pc, #536]	; (80012c4 <drawHeadSnake+0x244>)
 80010aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ac:	b298      	uxth	r0, r3
 80010ae:	4b85      	ldr	r3, [pc, #532]	; (80012c4 <drawHeadSnake+0x244>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	b299      	uxth	r1, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 80010b4:	4b83      	ldr	r3, [pc, #524]	; (80012c4 <drawHeadSnake+0x244>)
 80010b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	3309      	adds	r3, #9
 80010bc:	b29a      	uxth	r2, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 80010be:	4b81      	ldr	r3, [pc, #516]	; (80012c4 <drawHeadSnake+0x244>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	3309      	adds	r3, #9
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 80010cc:	9400      	str	r4, [sp, #0]
 80010ce:	f7ff fd3b 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010d2:	4b7c      	ldr	r3, [pc, #496]	; (80012c4 <drawHeadSnake+0x244>)
 80010d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d6:	b298      	uxth	r0, r3
 80010d8:	4b7a      	ldr	r3, [pc, #488]	; (80012c4 <drawHeadSnake+0x244>)
 80010da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010dc:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +4, BLACK);
 80010de:	4b79      	ldr	r3, [pc, #484]	; (80012c4 <drawHeadSnake+0x244>)
 80010e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	3304      	adds	r3, #4
 80010e6:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +4, BLACK);
 80010e8:	4b76      	ldr	r3, [pc, #472]	; (80012c4 <drawHeadSnake+0x244>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	3304      	adds	r3, #4
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	2400      	movs	r4, #0
 80010f4:	9400      	str	r4, [sp, #0]
 80010f6:	f7ff fd27 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 80010fa:	4b72      	ldr	r3, [pc, #456]	; (80012c4 <drawHeadSnake+0x244>)
 80010fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fe:	b29b      	uxth	r3, r3
 8001100:	3305      	adds	r3, #5
 8001102:	b298      	uxth	r0, r3
 8001104:	4b6f      	ldr	r3, [pc, #444]	; (80012c4 <drawHeadSnake+0x244>)
 8001106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001108:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 4, BLACK);
 800110a:	4b6e      	ldr	r3, [pc, #440]	; (80012c4 <drawHeadSnake+0x244>)
 800110c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 800110e:	b29b      	uxth	r3, r3
 8001110:	3309      	adds	r3, #9
 8001112:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 4, BLACK);
 8001114:	4b6b      	ldr	r3, [pc, #428]	; (80012c4 <drawHeadSnake+0x244>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 8001118:	b29b      	uxth	r3, r3
 800111a:	3304      	adds	r3, #4
 800111c:	b29b      	uxth	r3, r3
 800111e:	2400      	movs	r4, #0
 8001120:	9400      	str	r4, [sp, #0]
 8001122:	f7ff fd11 	bl	8000b48 <lcd_Fill>
			break;
 8001126:	e0c8      	b.n	80012ba <drawHeadSnake+0x23a>
		case DOWN:
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 8001128:	4b66      	ldr	r3, [pc, #408]	; (80012c4 <drawHeadSnake+0x244>)
 800112a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112c:	b298      	uxth	r0, r3
 800112e:	4b65      	ldr	r3, [pc, #404]	; (80012c4 <drawHeadSnake+0x244>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	b299      	uxth	r1, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 8001134:	4b63      	ldr	r3, [pc, #396]	; (80012c4 <drawHeadSnake+0x244>)
 8001136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 8001138:	b29b      	uxth	r3, r3
 800113a:	3309      	adds	r3, #9
 800113c:	b29a      	uxth	r2, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 800113e:	4b61      	ldr	r3, [pc, #388]	; (80012c4 <drawHeadSnake+0x244>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 8001142:	b29b      	uxth	r3, r3
 8001144:	3309      	adds	r3, #9
 8001146:	b29b      	uxth	r3, r3
 8001148:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 800114c:	9400      	str	r4, [sp, #0]
 800114e:	f7ff fcfb 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y+ 5,
 8001152:	4b5c      	ldr	r3, [pc, #368]	; (80012c4 <drawHeadSnake+0x244>)
 8001154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001156:	b298      	uxth	r0, r3
 8001158:	4b5a      	ldr	r3, [pc, #360]	; (80012c4 <drawHeadSnake+0x244>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115c:	b29b      	uxth	r3, r3
 800115e:	3305      	adds	r3, #5
 8001160:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +9, BLACK);
 8001162:	4b58      	ldr	r3, [pc, #352]	; (80012c4 <drawHeadSnake+0x244>)
 8001164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y+ 5,
 8001166:	b29b      	uxth	r3, r3
 8001168:	3304      	adds	r3, #4
 800116a:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +9, BLACK);
 800116c:	4b55      	ldr	r3, [pc, #340]	; (80012c4 <drawHeadSnake+0x244>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y+ 5,
 8001170:	b29b      	uxth	r3, r3
 8001172:	3309      	adds	r3, #9
 8001174:	b29b      	uxth	r3, r3
 8001176:	2400      	movs	r4, #0
 8001178:	9400      	str	r4, [sp, #0]
 800117a:	f7ff fce5 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 800117e:	4b51      	ldr	r3, [pc, #324]	; (80012c4 <drawHeadSnake+0x244>)
 8001180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001182:	b29b      	uxth	r3, r3
 8001184:	3305      	adds	r3, #5
 8001186:	b298      	uxth	r0, r3
 8001188:	4b4e      	ldr	r3, [pc, #312]	; (80012c4 <drawHeadSnake+0x244>)
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	b29b      	uxth	r3, r3
 800118e:	3305      	adds	r3, #5
 8001190:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 9, BLACK);
 8001192:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <drawHeadSnake+0x244>)
 8001194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 8001196:	b29b      	uxth	r3, r3
 8001198:	3309      	adds	r3, #9
 800119a:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 9, BLACK);
 800119c:	4b49      	ldr	r3, [pc, #292]	; (80012c4 <drawHeadSnake+0x244>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	3309      	adds	r3, #9
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	2400      	movs	r4, #0
 80011a8:	9400      	str	r4, [sp, #0]
 80011aa:	f7ff fccd 	bl	8000b48 <lcd_Fill>
			break;
 80011ae:	e084      	b.n	80012ba <drawHeadSnake+0x23a>
		case LEFT:
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011b0:	4b44      	ldr	r3, [pc, #272]	; (80012c4 <drawHeadSnake+0x244>)
 80011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b4:	b298      	uxth	r0, r3
 80011b6:	4b43      	ldr	r3, [pc, #268]	; (80012c4 <drawHeadSnake+0x244>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	b299      	uxth	r1, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 80011bc:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <drawHeadSnake+0x244>)
 80011be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	3309      	adds	r3, #9
 80011c4:	b29a      	uxth	r2, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 80011c6:	4b3f      	ldr	r3, [pc, #252]	; (80012c4 <drawHeadSnake+0x244>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	3309      	adds	r3, #9
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 80011d4:	9400      	str	r4, [sp, #0]
 80011d6:	f7ff fcb7 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011da:	4b3a      	ldr	r3, [pc, #232]	; (80012c4 <drawHeadSnake+0x244>)
 80011dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011de:	b298      	uxth	r0, r3
 80011e0:	4b38      	ldr	r3, [pc, #224]	; (80012c4 <drawHeadSnake+0x244>)
 80011e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e4:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +4, BLACK);
 80011e6:	4b37      	ldr	r3, [pc, #220]	; (80012c4 <drawHeadSnake+0x244>)
 80011e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	3304      	adds	r3, #4
 80011ee:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y +4, BLACK);
 80011f0:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <drawHeadSnake+0x244>)
 80011f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	3304      	adds	r3, #4
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	2400      	movs	r4, #0
 80011fc:	9400      	str	r4, [sp, #0]
 80011fe:	f7ff fca3 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y + 5,
 8001202:	4b30      	ldr	r3, [pc, #192]	; (80012c4 <drawHeadSnake+0x244>)
 8001204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001206:	b298      	uxth	r0, r3
 8001208:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <drawHeadSnake+0x244>)
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	b29b      	uxth	r3, r3
 800120e:	3305      	adds	r3, #5
 8001210:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y + 9, BLACK);
 8001212:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <drawHeadSnake+0x244>)
 8001214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y + 5,
 8001216:	b29b      	uxth	r3, r3
 8001218:	3304      	adds	r3, #4
 800121a:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 4, snakeObject.infoSnake[0].y + 9, BLACK);
 800121c:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <drawHeadSnake+0x244>)
 800121e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y + 5,
 8001220:	b29b      	uxth	r3, r3
 8001222:	3309      	adds	r3, #9
 8001224:	b29b      	uxth	r3, r3
 8001226:	2400      	movs	r4, #0
 8001228:	9400      	str	r4, [sp, #0]
 800122a:	f7ff fc8d 	bl	8000b48 <lcd_Fill>
			break;
 800122e:	e044      	b.n	80012ba <drawHeadSnake+0x23a>
		case RIGHT:
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 8001230:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <drawHeadSnake+0x244>)
 8001232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001234:	b298      	uxth	r0, r3
 8001236:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <drawHeadSnake+0x244>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	b299      	uxth	r1, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 800123c:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <drawHeadSnake+0x244>)
 800123e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 8001240:	b29b      	uxth	r3, r3
 8001242:	3309      	adds	r3, #9
 8001244:	b29a      	uxth	r2, r3
				snakeObject.infoSnake[0].x+ snakeWidth, snakeObject.infoSnake[0].y+ snakeWidth, RED);
 8001246:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <drawHeadSnake+0x244>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x, snakeObject.infoSnake[0].y,
 800124a:	b29b      	uxth	r3, r3
 800124c:	3309      	adds	r3, #9
 800124e:	b29b      	uxth	r3, r3
 8001250:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 8001254:	9400      	str	r4, [sp, #0]
 8001256:	f7ff fc77 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <drawHeadSnake+0x244>)
 800125c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125e:	b29b      	uxth	r3, r3
 8001260:	3305      	adds	r3, #5
 8001262:	b298      	uxth	r0, r3
 8001264:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <drawHeadSnake+0x244>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y +4, BLACK);
 800126a:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <drawHeadSnake+0x244>)
 800126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 800126e:	b29b      	uxth	r3, r3
 8001270:	3309      	adds	r3, #9
 8001272:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y +4, BLACK);
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <drawHeadSnake+0x244>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y,
 8001278:	b29b      	uxth	r3, r3
 800127a:	3304      	adds	r3, #4
 800127c:	b29b      	uxth	r3, r3
 800127e:	2400      	movs	r4, #0
 8001280:	9400      	str	r4, [sp, #0]
 8001282:	f7ff fc61 	bl	8000b48 <lcd_Fill>
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <drawHeadSnake+0x244>)
 8001288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128a:	b29b      	uxth	r3, r3
 800128c:	3305      	adds	r3, #5
 800128e:	b298      	uxth	r0, r3
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <drawHeadSnake+0x244>)
 8001292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001294:	b29b      	uxth	r3, r3
 8001296:	3305      	adds	r3, #5
 8001298:	b299      	uxth	r1, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 9, BLACK);
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <drawHeadSnake+0x244>)
 800129c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 800129e:	b29b      	uxth	r3, r3
 80012a0:	3309      	adds	r3, #9
 80012a2:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[0].x+ 9, snakeObject.infoSnake[0].y + 9, BLACK);
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <drawHeadSnake+0x244>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			lcd_Fill(snakeObject.infoSnake[0].x+ 5, snakeObject.infoSnake[0].y + 5,
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	3309      	adds	r3, #9
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	2400      	movs	r4, #0
 80012b0:	9400      	str	r4, [sp, #0]
 80012b2:	f7ff fc49 	bl	8000b48 <lcd_Fill>
			break;
 80012b6:	e000      	b.n	80012ba <drawHeadSnake+0x23a>
		default:
			break;
 80012b8:	bf00      	nop
	}
}
 80012ba:	bf00      	nop
 80012bc:	3704      	adds	r7, #4
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd90      	pop	{r4, r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000164 	.word	0x20000164

080012c8 <goLeft>:

void goLeft()
{
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b089      	sub	sp, #36	; 0x24
 80012cc:	af02      	add	r7, sp, #8
	if (snakeObject.stopFlag== 0)
 80012ce:	4b58      	ldr	r3, [pc, #352]	; (8001430 <goLeft+0x168>)
 80012d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f040 80a7 	bne.w	8001426 <goLeft+0x15e>
	{
		switch (snakeObject.snakeDirectionHead)
 80012d8:	4b55      	ldr	r3, [pc, #340]	; (8001430 <goLeft+0x168>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d103      	bne.n	80012e8 <goLeft+0x20>
		{
		case RIGHT:
			(*snakeObject.GORIGHT)();
 80012e0:	4b53      	ldr	r3, [pc, #332]	; (8001430 <goLeft+0x168>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	4798      	blx	r3
			break;
 80012e6:	e09f      	b.n	8001428 <goLeft+0x160>
		default:
			snakeObject.snakeDirectionHead= LEFT;
 80012e8:	4b51      	ldr	r3, [pc, #324]	; (8001430 <goLeft+0x168>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	619a      	str	r2, [r3, #24]
			infoXY tempSnake1;
			infoXY tempSnake2;
			for (int i= 0; i < snakeObject.snakeLength; i++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e091      	b.n	8001418 <goLeft+0x150>
			{
				if (i== 0)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d128      	bne.n	800134c <goLeft+0x84>
				{
					tempSnake1= snakeObject.infoSnake[i];
 80012fa:	4a4d      	ldr	r2, [pc, #308]	; (8001430 <goLeft+0x168>)
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	3305      	adds	r3, #5
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	4413      	add	r3, r2
 8001304:	f107 020c 	add.w	r2, r7, #12
 8001308:	3304      	adds	r3, #4
 800130a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800130e:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i].x-= snakeStep;
 8001312:	4a47      	ldr	r2, [pc, #284]	; (8001430 <goLeft+0x168>)
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3305      	adds	r3, #5
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	4413      	add	r3, r2
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f1a3 020a 	sub.w	r2, r3, #10
 8001322:	4943      	ldr	r1, [pc, #268]	; (8001430 <goLeft+0x168>)
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	3305      	adds	r3, #5
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	440b      	add	r3, r1
 800132c:	605a      	str	r2, [r3, #4]
					snakeObject.infoSnake[i].y= snakeObject.infoSnake[i].y;
 800132e:	4a40      	ldr	r2, [pc, #256]	; (8001430 <goLeft+0x168>)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3305      	adds	r3, #5
 8001334:	00db      	lsls	r3, r3, #3
 8001336:	4413      	add	r3, r2
 8001338:	689a      	ldr	r2, [r3, #8]
 800133a:	493d      	ldr	r1, [pc, #244]	; (8001430 <goLeft+0x168>)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3305      	adds	r3, #5
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	609a      	str	r2, [r3, #8]
					drawHeadSnake();
 8001346:	f7ff fe9b 	bl	8001080 <drawHeadSnake>
 800134a:	e062      	b.n	8001412 <goLeft+0x14a>
				}
				else
				{
					tempSnake2= snakeObject.infoSnake[i];
 800134c:	4a38      	ldr	r2, [pc, #224]	; (8001430 <goLeft+0x168>)
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	3305      	adds	r3, #5
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4413      	add	r3, r2
 8001356:	1d3a      	adds	r2, r7, #4
 8001358:	3304      	adds	r3, #4
 800135a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800135e:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i]= tempSnake1;
 8001362:	4a33      	ldr	r2, [pc, #204]	; (8001430 <goLeft+0x168>)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3305      	adds	r3, #5
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	4413      	add	r3, r2
 800136c:	3304      	adds	r3, #4
 800136e:	f107 020c 	add.w	r2, r7, #12
 8001372:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001376:	e883 0003 	stmia.w	r3, {r0, r1}
					tempSnake1= tempSnake2;
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	1d3a      	adds	r2, r7, #4
 8001380:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001384:	e883 0003 	stmia.w	r3, {r0, r1}
					if (i== 1)
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d123      	bne.n	80013d6 <goLeft+0x10e>
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 800138e:	4a28      	ldr	r2, [pc, #160]	; (8001430 <goLeft+0x168>)
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3305      	adds	r3, #5
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	4413      	add	r3, r2
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	b298      	uxth	r0, r3
 800139c:	4a24      	ldr	r2, [pc, #144]	; (8001430 <goLeft+0x168>)
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	3305      	adds	r3, #5
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	b299      	uxth	r1, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 80013aa:	4a21      	ldr	r2, [pc, #132]	; (8001430 <goLeft+0x168>)
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3305      	adds	r3, #5
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	4413      	add	r3, r2
 80013b4:	685b      	ldr	r3, [r3, #4]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	3309      	adds	r3, #9
 80013ba:	b29a      	uxth	r2, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 80013bc:	4c1c      	ldr	r4, [pc, #112]	; (8001430 <goLeft+0x168>)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	3305      	adds	r3, #5
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	4423      	add	r3, r4
 80013c6:	689b      	ldr	r3, [r3, #8]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	3309      	adds	r3, #9
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	2400      	movs	r4, #0
 80013d0:	9400      	str	r4, [sp, #0]
 80013d2:	f7ff fbb9 	bl	8000b48 <lcd_Fill>
					if (i== snakeObject.snakeLength -1)
 80013d6:	4b16      	ldr	r3, [pc, #88]	; (8001430 <goLeft+0x168>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	3b01      	subs	r3, #1
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d117      	bne.n	8001412 <goLeft+0x14a>
					{
						snakeObject.infoTempSnakeTail= tempSnake2;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <goLeft+0x168>)
 80013e4:	331c      	adds	r3, #28
 80013e6:	1d3a      	adds	r2, r7, #4
 80013e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ec:	e883 0003 	stmia.w	r3, {r0, r1}
						lcd_Fill(tempSnake2.x, tempSnake2.y, tempSnake2.x+ snakeWidth, tempSnake2.y+ snakeWidth, WHITE);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	b298      	uxth	r0, r3
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	b299      	uxth	r1, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	3309      	adds	r3, #9
 80013fe:	b29a      	uxth	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	b29b      	uxth	r3, r3
 8001404:	3309      	adds	r3, #9
 8001406:	b29b      	uxth	r3, r3
 8001408:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800140c:	9400      	str	r4, [sp, #0]
 800140e:	f7ff fb9b 	bl	8000b48 <lcd_Fill>
			for (int i= 0; i < snakeObject.snakeLength; i++)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3301      	adds	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <goLeft+0x168>)
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	429a      	cmp	r2, r3
 8001420:	f6ff af68 	blt.w	80012f4 <goLeft+0x2c>
					}
				}
			}
			break;
 8001424:	e000      	b.n	8001428 <goLeft+0x160>
		}
	}
 8001426:	bf00      	nop
}
 8001428:	bf00      	nop
 800142a:	371c      	adds	r7, #28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd90      	pop	{r4, r7, pc}
 8001430:	20000164 	.word	0x20000164

08001434 <goRight>:

void goRight()
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b089      	sub	sp, #36	; 0x24
 8001438:	af02      	add	r7, sp, #8
	if (snakeObject.stopFlag== 0)
 800143a:	4b58      	ldr	r3, [pc, #352]	; (800159c <goRight+0x168>)
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	2b00      	cmp	r3, #0
 8001440:	f040 80a7 	bne.w	8001592 <goRight+0x15e>
	{
		switch (snakeObject.snakeDirectionHead)
 8001444:	4b55      	ldr	r3, [pc, #340]	; (800159c <goRight+0x168>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d103      	bne.n	8001454 <goRight+0x20>
		{
		case LEFT:
			(*snakeObject.GOLEFT)();
 800144c:	4b53      	ldr	r3, [pc, #332]	; (800159c <goRight+0x168>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4798      	blx	r3
			break;
 8001452:	e09f      	b.n	8001594 <goRight+0x160>
		default:
			snakeObject.snakeDirectionHead= RIGHT;
 8001454:	4b51      	ldr	r3, [pc, #324]	; (800159c <goRight+0x168>)
 8001456:	2200      	movs	r2, #0
 8001458:	619a      	str	r2, [r3, #24]
			infoXY tempSnake1;
			infoXY tempSnake2;
			for (int i= 0; i < snakeObject.snakeLength; i++)
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	e091      	b.n	8001584 <goRight+0x150>
			{
				if (i== 0)
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d128      	bne.n	80014b8 <goRight+0x84>
				{
					tempSnake1= snakeObject.infoSnake[i];
 8001466:	4a4d      	ldr	r2, [pc, #308]	; (800159c <goRight+0x168>)
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	3305      	adds	r3, #5
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	4413      	add	r3, r2
 8001470:	f107 020c 	add.w	r2, r7, #12
 8001474:	3304      	adds	r3, #4
 8001476:	e893 0003 	ldmia.w	r3, {r0, r1}
 800147a:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i].x+= snakeStep;
 800147e:	4a47      	ldr	r2, [pc, #284]	; (800159c <goRight+0x168>)
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	3305      	adds	r3, #5
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	4413      	add	r3, r2
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f103 020a 	add.w	r2, r3, #10
 800148e:	4943      	ldr	r1, [pc, #268]	; (800159c <goRight+0x168>)
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	3305      	adds	r3, #5
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	440b      	add	r3, r1
 8001498:	605a      	str	r2, [r3, #4]
					snakeObject.infoSnake[i].y= snakeObject.infoSnake[i].y;
 800149a:	4a40      	ldr	r2, [pc, #256]	; (800159c <goRight+0x168>)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	3305      	adds	r3, #5
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	4413      	add	r3, r2
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	493d      	ldr	r1, [pc, #244]	; (800159c <goRight+0x168>)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	3305      	adds	r3, #5
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	440b      	add	r3, r1
 80014b0:	609a      	str	r2, [r3, #8]
					drawHeadSnake();
 80014b2:	f7ff fde5 	bl	8001080 <drawHeadSnake>
 80014b6:	e062      	b.n	800157e <goRight+0x14a>
				}
				else
				{
					tempSnake2= snakeObject.infoSnake[i];
 80014b8:	4a38      	ldr	r2, [pc, #224]	; (800159c <goRight+0x168>)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3305      	adds	r3, #5
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	1d3a      	adds	r2, r7, #4
 80014c4:	3304      	adds	r3, #4
 80014c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80014ca:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i]= tempSnake1;
 80014ce:	4a33      	ldr	r2, [pc, #204]	; (800159c <goRight+0x168>)
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3305      	adds	r3, #5
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	4413      	add	r3, r2
 80014d8:	3304      	adds	r3, #4
 80014da:	f107 020c 	add.w	r2, r7, #12
 80014de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014e2:	e883 0003 	stmia.w	r3, {r0, r1}
					tempSnake1= tempSnake2;
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	1d3a      	adds	r2, r7, #4
 80014ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014f0:	e883 0003 	stmia.w	r3, {r0, r1}
					if (i== 1)
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d123      	bne.n	8001542 <goRight+0x10e>
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80014fa:	4a28      	ldr	r2, [pc, #160]	; (800159c <goRight+0x168>)
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	3305      	adds	r3, #5
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	4413      	add	r3, r2
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	b298      	uxth	r0, r3
 8001508:	4a24      	ldr	r2, [pc, #144]	; (800159c <goRight+0x168>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3305      	adds	r3, #5
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4413      	add	r3, r2
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	b299      	uxth	r1, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001516:	4a21      	ldr	r2, [pc, #132]	; (800159c <goRight+0x168>)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	3305      	adds	r3, #5
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	4413      	add	r3, r2
 8001520:	685b      	ldr	r3, [r3, #4]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001522:	b29b      	uxth	r3, r3
 8001524:	3309      	adds	r3, #9
 8001526:	b29a      	uxth	r2, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001528:	4c1c      	ldr	r4, [pc, #112]	; (800159c <goRight+0x168>)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3305      	adds	r3, #5
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4423      	add	r3, r4
 8001532:	689b      	ldr	r3, [r3, #8]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001534:	b29b      	uxth	r3, r3
 8001536:	3309      	adds	r3, #9
 8001538:	b29b      	uxth	r3, r3
 800153a:	2400      	movs	r4, #0
 800153c:	9400      	str	r4, [sp, #0]
 800153e:	f7ff fb03 	bl	8000b48 <lcd_Fill>
					if (i== snakeObject.snakeLength -1)
 8001542:	4b16      	ldr	r3, [pc, #88]	; (800159c <goRight+0x168>)
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	3b01      	subs	r3, #1
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	429a      	cmp	r2, r3
 800154c:	d117      	bne.n	800157e <goRight+0x14a>
					{
						snakeObject.infoTempSnakeTail= tempSnake2;
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <goRight+0x168>)
 8001550:	331c      	adds	r3, #28
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001558:	e883 0003 	stmia.w	r3, {r0, r1}
						lcd_Fill(tempSnake2.x, tempSnake2.y, tempSnake2.x+ snakeWidth, tempSnake2.y+ snakeWidth, WHITE);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	b298      	uxth	r0, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	b299      	uxth	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	b29b      	uxth	r3, r3
 8001568:	3309      	adds	r3, #9
 800156a:	b29a      	uxth	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	b29b      	uxth	r3, r3
 8001570:	3309      	adds	r3, #9
 8001572:	b29b      	uxth	r3, r3
 8001574:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001578:	9400      	str	r4, [sp, #0]
 800157a:	f7ff fae5 	bl	8000b48 <lcd_Fill>
			for (int i= 0; i < snakeObject.snakeLength; i++)
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3301      	adds	r3, #1
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <goRight+0x168>)
 8001586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	429a      	cmp	r2, r3
 800158c:	f6ff af68 	blt.w	8001460 <goRight+0x2c>
					}
				}
			}
			break;
 8001590:	e000      	b.n	8001594 <goRight+0x160>
		}
	}
 8001592:	bf00      	nop
}
 8001594:	bf00      	nop
 8001596:	371c      	adds	r7, #28
 8001598:	46bd      	mov	sp, r7
 800159a:	bd90      	pop	{r4, r7, pc}
 800159c:	20000164 	.word	0x20000164

080015a0 <goUp>:

void goUp()
{
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b089      	sub	sp, #36	; 0x24
 80015a4:	af02      	add	r7, sp, #8
	if (snakeObject.stopFlag== 0)
 80015a6:	4b58      	ldr	r3, [pc, #352]	; (8001708 <goUp+0x168>)
 80015a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f040 80a7 	bne.w	80016fe <goUp+0x15e>
	{
		switch (snakeObject.snakeDirectionHead)
 80015b0:	4b55      	ldr	r3, [pc, #340]	; (8001708 <goUp+0x168>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d103      	bne.n	80015c0 <goUp+0x20>
		{
		case DOWN:
			(*snakeObject.GODOWN)();
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <goUp+0x168>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4798      	blx	r3
			break;
 80015be:	e09f      	b.n	8001700 <goUp+0x160>
		default:
			snakeObject.snakeDirectionHead= UP;
 80015c0:	4b51      	ldr	r3, [pc, #324]	; (8001708 <goUp+0x168>)
 80015c2:	2203      	movs	r2, #3
 80015c4:	619a      	str	r2, [r3, #24]
			infoXY tempSnake1;
			infoXY tempSnake2;
			for (int i= 0; i < snakeObject.snakeLength; i++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e091      	b.n	80016f0 <goUp+0x150>
			{
				if (i== 0)
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d128      	bne.n	8001624 <goUp+0x84>
				{
					tempSnake1= snakeObject.infoSnake[i];
 80015d2:	4a4d      	ldr	r2, [pc, #308]	; (8001708 <goUp+0x168>)
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	3305      	adds	r3, #5
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4413      	add	r3, r2
 80015dc:	f107 020c 	add.w	r2, r7, #12
 80015e0:	3304      	adds	r3, #4
 80015e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015e6:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i].x = snakeObject.infoSnake[i].x;
 80015ea:	4a47      	ldr	r2, [pc, #284]	; (8001708 <goUp+0x168>)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	3305      	adds	r3, #5
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4413      	add	r3, r2
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	4944      	ldr	r1, [pc, #272]	; (8001708 <goUp+0x168>)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	3305      	adds	r3, #5
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	440b      	add	r3, r1
 8001600:	605a      	str	r2, [r3, #4]
					snakeObject.infoSnake[i].y-= snakeStep;
 8001602:	4a41      	ldr	r2, [pc, #260]	; (8001708 <goUp+0x168>)
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	3305      	adds	r3, #5
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	4413      	add	r3, r2
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f1a3 020a 	sub.w	r2, r3, #10
 8001612:	493d      	ldr	r1, [pc, #244]	; (8001708 <goUp+0x168>)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	3305      	adds	r3, #5
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	609a      	str	r2, [r3, #8]
					drawHeadSnake();
 800161e:	f7ff fd2f 	bl	8001080 <drawHeadSnake>
 8001622:	e062      	b.n	80016ea <goUp+0x14a>
				}
				else
				{
					tempSnake2= snakeObject.infoSnake[i];
 8001624:	4a38      	ldr	r2, [pc, #224]	; (8001708 <goUp+0x168>)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	3305      	adds	r3, #5
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4413      	add	r3, r2
 800162e:	1d3a      	adds	r2, r7, #4
 8001630:	3304      	adds	r3, #4
 8001632:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001636:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i]= tempSnake1;
 800163a:	4a33      	ldr	r2, [pc, #204]	; (8001708 <goUp+0x168>)
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	3305      	adds	r3, #5
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4413      	add	r3, r2
 8001644:	3304      	adds	r3, #4
 8001646:	f107 020c 	add.w	r2, r7, #12
 800164a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800164e:	e883 0003 	stmia.w	r3, {r0, r1}
					tempSnake1= tempSnake2;
 8001652:	f107 030c 	add.w	r3, r7, #12
 8001656:	1d3a      	adds	r2, r7, #4
 8001658:	e892 0003 	ldmia.w	r2, {r0, r1}
 800165c:	e883 0003 	stmia.w	r3, {r0, r1}
					if (i== 1)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d123      	bne.n	80016ae <goUp+0x10e>
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001666:	4a28      	ldr	r2, [pc, #160]	; (8001708 <goUp+0x168>)
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	3305      	adds	r3, #5
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4413      	add	r3, r2
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	b298      	uxth	r0, r3
 8001674:	4a24      	ldr	r2, [pc, #144]	; (8001708 <goUp+0x168>)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	3305      	adds	r3, #5
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	4413      	add	r3, r2
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	b299      	uxth	r1, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001682:	4a21      	ldr	r2, [pc, #132]	; (8001708 <goUp+0x168>)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3305      	adds	r3, #5
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4413      	add	r3, r2
 800168c:	685b      	ldr	r3, [r3, #4]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 800168e:	b29b      	uxth	r3, r3
 8001690:	3309      	adds	r3, #9
 8001692:	b29a      	uxth	r2, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001694:	4c1c      	ldr	r4, [pc, #112]	; (8001708 <goUp+0x168>)
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	3305      	adds	r3, #5
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	4423      	add	r3, r4
 800169e:	689b      	ldr	r3, [r3, #8]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3309      	adds	r3, #9
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	2400      	movs	r4, #0
 80016a8:	9400      	str	r4, [sp, #0]
 80016aa:	f7ff fa4d 	bl	8000b48 <lcd_Fill>
					if (i== snakeObject.snakeLength -1)
 80016ae:	4b16      	ldr	r3, [pc, #88]	; (8001708 <goUp+0x168>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	3b01      	subs	r3, #1
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d117      	bne.n	80016ea <goUp+0x14a>
					{
						snakeObject.infoTempSnakeTail= tempSnake2;
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <goUp+0x168>)
 80016bc:	331c      	adds	r3, #28
 80016be:	1d3a      	adds	r2, r7, #4
 80016c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016c4:	e883 0003 	stmia.w	r3, {r0, r1}
						lcd_Fill(tempSnake2.x, tempSnake2.y, tempSnake2.x+ snakeWidth, tempSnake2.y+ snakeWidth, WHITE);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	b298      	uxth	r0, r3
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	b299      	uxth	r1, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	3309      	adds	r3, #9
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	3309      	adds	r3, #9
 80016de:	b29b      	uxth	r3, r3
 80016e0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80016e4:	9400      	str	r4, [sp, #0]
 80016e6:	f7ff fa2f 	bl	8000b48 <lcd_Fill>
			for (int i= 0; i < snakeObject.snakeLength; i++)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	3301      	adds	r3, #1
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <goUp+0x168>)
 80016f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	f6ff af68 	blt.w	80015cc <goUp+0x2c>
					}
				}
			}
			break;
 80016fc:	e000      	b.n	8001700 <goUp+0x160>
		}
	}
 80016fe:	bf00      	nop
}
 8001700:	bf00      	nop
 8001702:	371c      	adds	r7, #28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	20000164 	.word	0x20000164

0800170c <goDown>:

void goDown()
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b089      	sub	sp, #36	; 0x24
 8001710:	af02      	add	r7, sp, #8
	if (snakeObject.stopFlag== 0)
 8001712:	4b58      	ldr	r3, [pc, #352]	; (8001874 <goDown+0x168>)
 8001714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001716:	2b00      	cmp	r3, #0
 8001718:	f040 80a7 	bne.w	800186a <goDown+0x15e>
	{
		switch (snakeObject.snakeDirectionHead)
 800171c:	4b55      	ldr	r3, [pc, #340]	; (8001874 <goDown+0x168>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	2b03      	cmp	r3, #3
 8001722:	d103      	bne.n	800172c <goDown+0x20>
		{
		case UP:
			(*snakeObject.GOUP)();
 8001724:	4b53      	ldr	r3, [pc, #332]	; (8001874 <goDown+0x168>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	4798      	blx	r3
			break;
 800172a:	e09f      	b.n	800186c <goDown+0x160>
		default:
			snakeObject.snakeDirectionHead= DOWN;
 800172c:	4b51      	ldr	r3, [pc, #324]	; (8001874 <goDown+0x168>)
 800172e:	2202      	movs	r2, #2
 8001730:	619a      	str	r2, [r3, #24]
			infoXY tempSnake1;
			infoXY tempSnake2;
			for (int i= 0; i < snakeObject.snakeLength; i++)
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	e091      	b.n	800185c <goDown+0x150>
			{
				if (i== 0)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d128      	bne.n	8001790 <goDown+0x84>
				{
					tempSnake1= snakeObject.infoSnake[i];
 800173e:	4a4d      	ldr	r2, [pc, #308]	; (8001874 <goDown+0x168>)
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	3305      	adds	r3, #5
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	4413      	add	r3, r2
 8001748:	f107 020c 	add.w	r2, r7, #12
 800174c:	3304      	adds	r3, #4
 800174e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001752:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i].x = snakeObject.infoSnake[i].x;
 8001756:	4a47      	ldr	r2, [pc, #284]	; (8001874 <goDown+0x168>)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	3305      	adds	r3, #5
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4413      	add	r3, r2
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	4944      	ldr	r1, [pc, #272]	; (8001874 <goDown+0x168>)
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	3305      	adds	r3, #5
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	440b      	add	r3, r1
 800176c:	605a      	str	r2, [r3, #4]
					snakeObject.infoSnake[i].y+= snakeStep;
 800176e:	4a41      	ldr	r2, [pc, #260]	; (8001874 <goDown+0x168>)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3305      	adds	r3, #5
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4413      	add	r3, r2
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f103 020a 	add.w	r2, r3, #10
 800177e:	493d      	ldr	r1, [pc, #244]	; (8001874 <goDown+0x168>)
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	3305      	adds	r3, #5
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	440b      	add	r3, r1
 8001788:	609a      	str	r2, [r3, #8]
					drawHeadSnake();
 800178a:	f7ff fc79 	bl	8001080 <drawHeadSnake>
 800178e:	e062      	b.n	8001856 <goDown+0x14a>
				}
				else
				{
					tempSnake2= snakeObject.infoSnake[i];
 8001790:	4a38      	ldr	r2, [pc, #224]	; (8001874 <goDown+0x168>)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3305      	adds	r3, #5
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	4413      	add	r3, r2
 800179a:	1d3a      	adds	r2, r7, #4
 800179c:	3304      	adds	r3, #4
 800179e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017a2:	e882 0003 	stmia.w	r2, {r0, r1}
					snakeObject.infoSnake[i]= tempSnake1;
 80017a6:	4a33      	ldr	r2, [pc, #204]	; (8001874 <goDown+0x168>)
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	3305      	adds	r3, #5
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	4413      	add	r3, r2
 80017b0:	3304      	adds	r3, #4
 80017b2:	f107 020c 	add.w	r2, r7, #12
 80017b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ba:	e883 0003 	stmia.w	r3, {r0, r1}
					tempSnake1= tempSnake2;
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	1d3a      	adds	r2, r7, #4
 80017c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017c8:	e883 0003 	stmia.w	r3, {r0, r1}
					if (i== 1)
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d123      	bne.n	800181a <goDown+0x10e>
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80017d2:	4a28      	ldr	r2, [pc, #160]	; (8001874 <goDown+0x168>)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	3305      	adds	r3, #5
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	4413      	add	r3, r2
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	b298      	uxth	r0, r3
 80017e0:	4a24      	ldr	r2, [pc, #144]	; (8001874 <goDown+0x168>)
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3305      	adds	r3, #5
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	4413      	add	r3, r2
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	b299      	uxth	r1, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 80017ee:	4a21      	ldr	r2, [pc, #132]	; (8001874 <goDown+0x168>)
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	3305      	adds	r3, #5
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	4413      	add	r3, r2
 80017f8:	685b      	ldr	r3, [r3, #4]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	3309      	adds	r3, #9
 80017fe:	b29a      	uxth	r2, r3
							snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001800:	4c1c      	ldr	r4, [pc, #112]	; (8001874 <goDown+0x168>)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3305      	adds	r3, #5
 8001806:	00db      	lsls	r3, r3, #3
 8001808:	4423      	add	r3, r4
 800180a:	689b      	ldr	r3, [r3, #8]
						lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 800180c:	b29b      	uxth	r3, r3
 800180e:	3309      	adds	r3, #9
 8001810:	b29b      	uxth	r3, r3
 8001812:	2400      	movs	r4, #0
 8001814:	9400      	str	r4, [sp, #0]
 8001816:	f7ff f997 	bl	8000b48 <lcd_Fill>
					if (i== snakeObject.snakeLength -1)
 800181a:	4b16      	ldr	r3, [pc, #88]	; (8001874 <goDown+0x168>)
 800181c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181e:	3b01      	subs	r3, #1
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	429a      	cmp	r2, r3
 8001824:	d117      	bne.n	8001856 <goDown+0x14a>
					{
						snakeObject.infoTempSnakeTail= tempSnake2;
 8001826:	4b13      	ldr	r3, [pc, #76]	; (8001874 <goDown+0x168>)
 8001828:	331c      	adds	r3, #28
 800182a:	1d3a      	adds	r2, r7, #4
 800182c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001830:	e883 0003 	stmia.w	r3, {r0, r1}
						lcd_Fill(tempSnake2.x, tempSnake2.y, tempSnake2.x+ snakeWidth, tempSnake2.y+ snakeWidth, WHITE);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	b298      	uxth	r0, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	b299      	uxth	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	b29b      	uxth	r3, r3
 8001840:	3309      	adds	r3, #9
 8001842:	b29a      	uxth	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	b29b      	uxth	r3, r3
 8001848:	3309      	adds	r3, #9
 800184a:	b29b      	uxth	r3, r3
 800184c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001850:	9400      	str	r4, [sp, #0]
 8001852:	f7ff f979 	bl	8000b48 <lcd_Fill>
			for (int i= 0; i < snakeObject.snakeLength; i++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <goDown+0x168>)
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	429a      	cmp	r2, r3
 8001864:	f6ff af68 	blt.w	8001738 <goDown+0x2c>
					}
				}
			}
			break;
 8001868:	e000      	b.n	800186c <goDown+0x160>
		}
	}
 800186a:	bf00      	nop
}
 800186c:	bf00      	nop
 800186e:	371c      	adds	r7, #28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd90      	pop	{r4, r7, pc}
 8001874:	20000164 	.word	0x20000164

08001878 <checkHead>:
				snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
	}
}

void checkHead()
{
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b087      	sub	sp, #28
 800187c:	af02      	add	r7, sp, #8
	if ((snakeObject.infoSnake[0].x < 0) || (snakeObject.infoSnake[0].x > 232)
 800187e:	4b43      	ldr	r3, [pc, #268]	; (800198c <checkHead+0x114>)
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	2b00      	cmp	r3, #0
 8001884:	db7f      	blt.n	8001986 <checkHead+0x10e>
 8001886:	4b41      	ldr	r3, [pc, #260]	; (800198c <checkHead+0x114>)
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	2be8      	cmp	r3, #232	; 0xe8
 800188c:	dc7b      	bgt.n	8001986 <checkHead+0x10e>
		|| (snakeObject.infoSnake[0].y < 70) || (snakeObject.infoSnake[0].y > 312))
 800188e:	4b3f      	ldr	r3, [pc, #252]	; (800198c <checkHead+0x114>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	2b45      	cmp	r3, #69	; 0x45
 8001894:	dd77      	ble.n	8001986 <checkHead+0x10e>
 8001896:	4b3d      	ldr	r3, [pc, #244]	; (800198c <checkHead+0x114>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 800189e:	dc72      	bgt.n	8001986 <checkHead+0x10e>
	{
		// show gameover
	}
	else
	{
		for (int i= 1; i < snakeObject.snakeLength; i++)
 80018a0:	2301      	movs	r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	e016      	b.n	80018d4 <checkHead+0x5c>
		{
			if (snakeObject.infoSnake[0].x== snakeObject.infoSnake[i].x
 80018a6:	4b39      	ldr	r3, [pc, #228]	; (800198c <checkHead+0x114>)
 80018a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018aa:	4938      	ldr	r1, [pc, #224]	; (800198c <checkHead+0x114>)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	3305      	adds	r3, #5
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	440b      	add	r3, r1
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d109      	bne.n	80018ce <checkHead+0x56>
				&& snakeObject.infoSnake[0].y== snakeObject.infoSnake[i].y)
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <checkHead+0x114>)
 80018bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018be:	4933      	ldr	r1, [pc, #204]	; (800198c <checkHead+0x114>)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	3305      	adds	r3, #5
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	440b      	add	r3, r1
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d05a      	beq.n	8001984 <checkHead+0x10c>
		for (int i= 1; i < snakeObject.snakeLength; i++)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	3301      	adds	r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <checkHead+0x114>)
 80018d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d8:	68fa      	ldr	r2, [r7, #12]
 80018da:	429a      	cmp	r2, r3
 80018dc:	dbe3      	blt.n	80018a6 <checkHead+0x2e>
			{
				// showGameover
				return;
			}
		}
		if (snakeObject.infoSnake[0].x== xFruit && snakeObject.infoSnake[0].y== yFruit)
 80018de:	4b2b      	ldr	r3, [pc, #172]	; (800198c <checkHead+0x114>)
 80018e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e2:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <checkHead+0x118>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d14d      	bne.n	8001986 <checkHead+0x10e>
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <checkHead+0x114>)
 80018ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ee:	4b29      	ldr	r3, [pc, #164]	; (8001994 <checkHead+0x11c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d147      	bne.n	8001986 <checkHead+0x10e>
		{
			xFruit= INT_MIN;
 80018f6:	4b26      	ldr	r3, [pc, #152]	; (8001990 <checkHead+0x118>)
 80018f8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80018fc:	601a      	str	r2, [r3, #0]
			yFruit= INT_MIN;
 80018fe:	4b25      	ldr	r3, [pc, #148]	; (8001994 <checkHead+0x11c>)
 8001900:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001904:	601a      	str	r2, [r3, #0]
			snakeObject.snakeLength+= 1;
 8001906:	4b21      	ldr	r3, [pc, #132]	; (800198c <checkHead+0x114>)
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190a:	3301      	adds	r3, #1
 800190c:	4a1f      	ldr	r2, [pc, #124]	; (800198c <checkHead+0x114>)
 800190e:	6253      	str	r3, [r2, #36]	; 0x24
			snakeObject.infoSnake[snakeObject.snakeLength-1].x= snakeObject.infoTempSnakeTail.x;
 8001910:	4b1e      	ldr	r3, [pc, #120]	; (800198c <checkHead+0x114>)
 8001912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001914:	3b01      	subs	r3, #1
 8001916:	4a1d      	ldr	r2, [pc, #116]	; (800198c <checkHead+0x114>)
 8001918:	69d2      	ldr	r2, [r2, #28]
 800191a:	491c      	ldr	r1, [pc, #112]	; (800198c <checkHead+0x114>)
 800191c:	3305      	adds	r3, #5
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	440b      	add	r3, r1
 8001922:	605a      	str	r2, [r3, #4]
			snakeObject.infoSnake[snakeObject.snakeLength-1 ].y= snakeObject.infoTempSnakeTail.y;
 8001924:	4b19      	ldr	r3, [pc, #100]	; (800198c <checkHead+0x114>)
 8001926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001928:	3b01      	subs	r3, #1
 800192a:	4a18      	ldr	r2, [pc, #96]	; (800198c <checkHead+0x114>)
 800192c:	6a12      	ldr	r2, [r2, #32]
 800192e:	4917      	ldr	r1, [pc, #92]	; (800198c <checkHead+0x114>)
 8001930:	3305      	adds	r3, #5
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	440b      	add	r3, r1
 8001936:	609a      	str	r2, [r3, #8]
			int x= snakeObject.infoSnake[snakeObject.snakeLength-1].x;
 8001938:	4b14      	ldr	r3, [pc, #80]	; (800198c <checkHead+0x114>)
 800193a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193c:	3b01      	subs	r3, #1
 800193e:	4a13      	ldr	r2, [pc, #76]	; (800198c <checkHead+0x114>)
 8001940:	3305      	adds	r3, #5
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	4413      	add	r3, r2
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	60bb      	str	r3, [r7, #8]
			int y= snakeObject.infoSnake[snakeObject.snakeLength-1 ].y;
 800194a:	4b10      	ldr	r3, [pc, #64]	; (800198c <checkHead+0x114>)
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	3b01      	subs	r3, #1
 8001950:	4a0e      	ldr	r2, [pc, #56]	; (800198c <checkHead+0x114>)
 8001952:	3305      	adds	r3, #5
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	4413      	add	r3, r2
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	607b      	str	r3, [r7, #4]
			lcd_Fill(x, y, x+ snakeWidth, y + snakeWidth, BLACK);
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	b298      	uxth	r0, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	b299      	uxth	r1, r3
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	b29b      	uxth	r3, r3
 8001968:	3309      	adds	r3, #9
 800196a:	b29a      	uxth	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	b29b      	uxth	r3, r3
 8001970:	3309      	adds	r3, #9
 8001972:	b29b      	uxth	r3, r3
 8001974:	2400      	movs	r4, #0
 8001976:	9400      	str	r4, [sp, #0]
 8001978:	f7ff f8e6 	bl	8000b48 <lcd_Fill>
			flagEat= 1;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <checkHead+0x120>)
 800197e:	2201      	movs	r2, #1
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	e000      	b.n	8001986 <checkHead+0x10e>
				return;
 8001984:	bf00      	nop
		}
	}
}
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}
 800198c:	20000164 	.word	0x20000164
 8001990:	20000000 	.word	0x20000000
 8001994:	20000004 	.word	0x20000004
 8001998:	20000008 	.word	0x20000008

0800199c <move>:

void move()
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	switch (snakeObject.snakeDirectionHead)
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <move+0x4c>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	d81b      	bhi.n	80019e0 <move+0x44>
 80019a8:	a201      	add	r2, pc, #4	; (adr r2, 80019b0 <move+0x14>)
 80019aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ae:	bf00      	nop
 80019b0:	080019d1 	.word	0x080019d1
 80019b4:	080019d9 	.word	0x080019d9
 80019b8:	080019c1 	.word	0x080019c1
 80019bc:	080019c9 	.word	0x080019c9
	{
		case DOWN:
			(*snakeObject.GODOWN)();
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <move+0x4c>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4798      	blx	r3
			break;
 80019c6:	e00c      	b.n	80019e2 <move+0x46>
		case UP:
			(*snakeObject.GOUP)();
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <move+0x4c>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4798      	blx	r3
			break;
 80019ce:	e008      	b.n	80019e2 <move+0x46>
		case RIGHT:
			(*snakeObject.GORIGHT)();
 80019d0:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <move+0x4c>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	4798      	blx	r3
			break;
 80019d6:	e004      	b.n	80019e2 <move+0x46>
		case LEFT:
			(*snakeObject.GOLEFT)();
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <move+0x4c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4798      	blx	r3
			break;
 80019de:	e000      	b.n	80019e2 <move+0x46>
		default:
			break;
 80019e0:	bf00      	nop
	}
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000164 	.word	0x20000164

080019ec <snakeRun>:

void snakeRun()
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
	if (button_count[5])
 80019f0:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <snakeRun+0x8c>)
 80019f2:	895b      	ldrh	r3, [r3, #10]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <snakeRun+0x1a>
	{
		(*snakeObject.GOUP)();
 80019f8:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <snakeRun+0x90>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4798      	blx	r3
		(*snakeObject.CHECKHEAD)();
 80019fe:	4b1f      	ldr	r3, [pc, #124]	; (8001a7c <snakeRun+0x90>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	4798      	blx	r3
				  }
			  }
		  }
	  }
	}
}
 8001a04:	e035      	b.n	8001a72 <snakeRun+0x86>
	  if (button_count[13])
 8001a06:	4b1c      	ldr	r3, [pc, #112]	; (8001a78 <snakeRun+0x8c>)
 8001a08:	8b5b      	ldrh	r3, [r3, #26]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d006      	beq.n	8001a1c <snakeRun+0x30>
		  (*snakeObject.GODOWN)();
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <snakeRun+0x90>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	4798      	blx	r3
		  (*snakeObject.CHECKHEAD)();
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <snakeRun+0x90>)
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	4798      	blx	r3
}
 8001a1a:	e02a      	b.n	8001a72 <snakeRun+0x86>
		  if (button_count[10])
 8001a1c:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <snakeRun+0x8c>)
 8001a1e:	8a9b      	ldrh	r3, [r3, #20]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d006      	beq.n	8001a32 <snakeRun+0x46>
			  (*snakeObject.GORIGHT)();
 8001a24:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <snakeRun+0x90>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	4798      	blx	r3
			  (*snakeObject.CHECKHEAD)();
 8001a2a:	4b14      	ldr	r3, [pc, #80]	; (8001a7c <snakeRun+0x90>)
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	4798      	blx	r3
}
 8001a30:	e01f      	b.n	8001a72 <snakeRun+0x86>
			  if (button_count[8])
 8001a32:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <snakeRun+0x8c>)
 8001a34:	8a1b      	ldrh	r3, [r3, #16]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d006      	beq.n	8001a48 <snakeRun+0x5c>
				  (*snakeObject.GOLEFT)();
 8001a3a:	4b10      	ldr	r3, [pc, #64]	; (8001a7c <snakeRun+0x90>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4798      	blx	r3
				  (*snakeObject.CHECKHEAD)();
 8001a40:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <snakeRun+0x90>)
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	4798      	blx	r3
}
 8001a46:	e014      	b.n	8001a72 <snakeRun+0x86>
				  if (button_count[9])
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <snakeRun+0x8c>)
 8001a4a:	8a5b      	ldrh	r3, [r3, #18]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00a      	beq.n	8001a66 <snakeRun+0x7a>
					  snakeObject.stopFlag= !snakeObject.stopFlag;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <snakeRun+0x90>)
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	bf0c      	ite	eq
 8001a58:	2301      	moveq	r3, #1
 8001a5a:	2300      	movne	r3, #0
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <snakeRun+0x90>)
 8001a62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a64:	e005      	b.n	8001a72 <snakeRun+0x86>
					  (*snakeObject.MOVE)();
 8001a66:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <snakeRun+0x90>)
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	4798      	blx	r3
					  (*snakeObject.CHECKHEAD)();
 8001a6c:	4b03      	ldr	r3, [pc, #12]	; (8001a7c <snakeRun+0x90>)
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	4798      	blx	r3
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200000b8 	.word	0x200000b8
 8001a7c:	20000164 	.word	0x20000164

08001a80 <snakeInit>:

void snakeInit()
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af02      	add	r7, sp, #8
	snakeObject.infoSnake[0].x= 20;
 8001a86:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <snakeInit+0xfc>)
 8001a88:	2214      	movs	r2, #20
 8001a8a:	62da      	str	r2, [r3, #44]	; 0x2c
	snakeObject.infoSnake[0].y= rangeValidYLower;
 8001a8c:	4b3b      	ldr	r3, [pc, #236]	; (8001b7c <snakeInit+0xfc>)
 8001a8e:	2246      	movs	r2, #70	; 0x46
 8001a90:	631a      	str	r2, [r3, #48]	; 0x30
	snakeObject.infoSnake[1].x= 10;
 8001a92:	4b3a      	ldr	r3, [pc, #232]	; (8001b7c <snakeInit+0xfc>)
 8001a94:	220a      	movs	r2, #10
 8001a96:	635a      	str	r2, [r3, #52]	; 0x34
	snakeObject.infoSnake[1].y= rangeValidYLower;
 8001a98:	4b38      	ldr	r3, [pc, #224]	; (8001b7c <snakeInit+0xfc>)
 8001a9a:	2246      	movs	r2, #70	; 0x46
 8001a9c:	639a      	str	r2, [r3, #56]	; 0x38
	snakeObject.infoSnake[2].x= 0;
 8001a9e:	4b37      	ldr	r3, [pc, #220]	; (8001b7c <snakeInit+0xfc>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	63da      	str	r2, [r3, #60]	; 0x3c
	snakeObject.infoSnake[2].y= rangeValidYLower;
 8001aa4:	4b35      	ldr	r3, [pc, #212]	; (8001b7c <snakeInit+0xfc>)
 8001aa6:	2246      	movs	r2, #70	; 0x46
 8001aa8:	641a      	str	r2, [r3, #64]	; 0x40
	for (int i= 3; i < MAX_LENGTH; i++)
 8001aaa:	2303      	movs	r3, #3
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	e010      	b.n	8001ad2 <snakeInit+0x52>
	{
		snakeObject.infoSnake[i].x= 0;
 8001ab0:	4a32      	ldr	r2, [pc, #200]	; (8001b7c <snakeInit+0xfc>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3305      	adds	r3, #5
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	4413      	add	r3, r2
 8001aba:	2200      	movs	r2, #0
 8001abc:	605a      	str	r2, [r3, #4]
		snakeObject.infoSnake[i].y= 0;
 8001abe:	4a2f      	ldr	r2, [pc, #188]	; (8001b7c <snakeInit+0xfc>)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3305      	adds	r3, #5
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
	for (int i= 3; i < MAX_LENGTH; i++)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001ad8:	dbea      	blt.n	8001ab0 <snakeInit+0x30>
	}
	snakeObject.GODOWN= goDown;
 8001ada:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <snakeInit+0xfc>)
 8001adc:	4a28      	ldr	r2, [pc, #160]	; (8001b80 <snakeInit+0x100>)
 8001ade:	60da      	str	r2, [r3, #12]
	snakeObject.GOLEFT= goLeft;
 8001ae0:	4b26      	ldr	r3, [pc, #152]	; (8001b7c <snakeInit+0xfc>)
 8001ae2:	4a28      	ldr	r2, [pc, #160]	; (8001b84 <snakeInit+0x104>)
 8001ae4:	601a      	str	r2, [r3, #0]
	snakeObject.GOUP= goUp;
 8001ae6:	4b25      	ldr	r3, [pc, #148]	; (8001b7c <snakeInit+0xfc>)
 8001ae8:	4a27      	ldr	r2, [pc, #156]	; (8001b88 <snakeInit+0x108>)
 8001aea:	609a      	str	r2, [r3, #8]
	snakeObject.GORIGHT= goRight;
 8001aec:	4b23      	ldr	r3, [pc, #140]	; (8001b7c <snakeInit+0xfc>)
 8001aee:	4a27      	ldr	r2, [pc, #156]	; (8001b8c <snakeInit+0x10c>)
 8001af0:	605a      	str	r2, [r3, #4]
	snakeObject.MOVE= move;
 8001af2:	4b22      	ldr	r3, [pc, #136]	; (8001b7c <snakeInit+0xfc>)
 8001af4:	4a26      	ldr	r2, [pc, #152]	; (8001b90 <snakeInit+0x110>)
 8001af6:	611a      	str	r2, [r3, #16]
	snakeObject.CHECKHEAD= checkHead;
 8001af8:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <snakeInit+0xfc>)
 8001afa:	4a26      	ldr	r2, [pc, #152]	; (8001b94 <snakeInit+0x114>)
 8001afc:	615a      	str	r2, [r3, #20]
	snakeObject.snakeLength= 3;
 8001afe:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <snakeInit+0xfc>)
 8001b00:	2203      	movs	r2, #3
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24
	snakeObject.snakeDirectionHead= RIGHT;
 8001b04:	4b1d      	ldr	r3, [pc, #116]	; (8001b7c <snakeInit+0xfc>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	619a      	str	r2, [r3, #24]
	for (int i= 0; i < 3; i++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	603b      	str	r3, [r7, #0]
 8001b0e:	e02c      	b.n	8001b6a <snakeInit+0xea>
	{
		if (i== 0)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d102      	bne.n	8001b1c <snakeInit+0x9c>
			drawHeadSnake();
 8001b16:	f7ff fab3 	bl	8001080 <drawHeadSnake>
 8001b1a:	e023      	b.n	8001b64 <snakeInit+0xe4>
		else
			lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001b1c:	4a17      	ldr	r2, [pc, #92]	; (8001b7c <snakeInit+0xfc>)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	3305      	adds	r3, #5
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	4413      	add	r3, r2
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	b298      	uxth	r0, r3
 8001b2a:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <snakeInit+0xfc>)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	3305      	adds	r3, #5
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	4413      	add	r3, r2
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	b299      	uxth	r1, r3
					snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001b38:	4a10      	ldr	r2, [pc, #64]	; (8001b7c <snakeInit+0xfc>)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	3305      	adds	r3, #5
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4413      	add	r3, r2
 8001b42:	685b      	ldr	r3, [r3, #4]
			lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	3309      	adds	r3, #9
 8001b48:	b29a      	uxth	r2, r3
					snakeObject.infoSnake[i].x+ snakeWidth, snakeObject.infoSnake[i].y+ snakeWidth, BLACK);
 8001b4a:	4c0c      	ldr	r4, [pc, #48]	; (8001b7c <snakeInit+0xfc>)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	3305      	adds	r3, #5
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4423      	add	r3, r4
 8001b54:	689b      	ldr	r3, [r3, #8]
			lcd_Fill(snakeObject.infoSnake[i].x, snakeObject.infoSnake[i].y,
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	3309      	adds	r3, #9
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2400      	movs	r4, #0
 8001b5e:	9400      	str	r4, [sp, #0]
 8001b60:	f7fe fff2 	bl	8000b48 <lcd_Fill>
	for (int i= 0; i < 3; i++)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	603b      	str	r3, [r7, #0]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	ddcf      	ble.n	8001b10 <snakeInit+0x90>
	}
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd90      	pop	{r4, r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000164 	.word	0x20000164
 8001b80:	0800170d 	.word	0x0800170d
 8001b84:	080012c9 	.word	0x080012c9
 8001b88:	080015a1 	.word	0x080015a1
 8001b8c:	08001435 	.word	0x08001435
 8001b90:	0800199d 	.word	0x0800199d
 8001b94:	08001879 	.word	0x08001879

08001b98 <generateFruit>:

void generateFruit()
{
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af02      	add	r7, sp, #8
	if (flagEat== 1)
 8001b9e:	4b39      	ldr	r3, [pc, #228]	; (8001c84 <generateFruit+0xec>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d16b      	bne.n	8001c7e <generateFruit+0xe6>
	{
		xFruit= (rand()%(rangeXGenerate+ 1))*snakeStep;
 8001ba6:	f002 fd4f 	bl	8004648 <rand>
 8001baa:	4601      	mov	r1, r0
 8001bac:	4b36      	ldr	r3, [pc, #216]	; (8001c88 <generateFruit+0xf0>)
 8001bae:	fb83 2301 	smull	r2, r3, r3, r1
 8001bb2:	109a      	asrs	r2, r3, #2
 8001bb4:	17cb      	asrs	r3, r1, #31
 8001bb6:	1ad2      	subs	r2, r2, r3
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	1aca      	subs	r2, r1, r3
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	461a      	mov	r2, r3
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	; (8001c8c <generateFruit+0xf4>)
 8001bce:	601a      	str	r2, [r3, #0]
		yFruit= (rand()%(rangeYGenerate+ 1)+ 7)*snakeStep;
 8001bd0:	f002 fd3a 	bl	8004648 <rand>
 8001bd4:	4601      	mov	r1, r0
 8001bd6:	4b2e      	ldr	r3, [pc, #184]	; (8001c90 <generateFruit+0xf8>)
 8001bd8:	fb83 2301 	smull	r2, r3, r3, r1
 8001bdc:	10da      	asrs	r2, r3, #3
 8001bde:	17cb      	asrs	r3, r1, #31
 8001be0:	1ad2      	subs	r2, r2, r3
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	009a      	lsls	r2, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	1aca      	subs	r2, r1, r3
 8001bee:	3207      	adds	r2, #7
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <generateFruit+0xfc>)
 8001bfc:	601a      	str	r2, [r3, #0]
		for (int i= 0; i < snakeObject.snakeLength; i++)
 8001bfe:	2300      	movs	r3, #0
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	e01f      	b.n	8001c44 <generateFruit+0xac>
		{
			if (xFruit== snakeObject.infoSnake[i].x && yFruit == snakeObject.infoSnake[i].y)
 8001c04:	4a24      	ldr	r2, [pc, #144]	; (8001c98 <generateFruit+0x100>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	3305      	adds	r3, #5
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	4413      	add	r3, r2
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <generateFruit+0xf4>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d112      	bne.n	8001c3e <generateFruit+0xa6>
 8001c18:	4a1f      	ldr	r2, [pc, #124]	; (8001c98 <generateFruit+0x100>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3305      	adds	r3, #5
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4413      	add	r3, r2
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <generateFruit+0xfc>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d108      	bne.n	8001c3e <generateFruit+0xa6>
			{
				xFruit= INT_MIN;
 8001c2c:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <generateFruit+0xf4>)
 8001c2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001c32:	601a      	str	r2, [r3, #0]
				yFruit= INT_MIN;
 8001c34:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <generateFruit+0xfc>)
 8001c36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001c3a:	601a      	str	r2, [r3, #0]
				return;
 8001c3c:	e01f      	b.n	8001c7e <generateFruit+0xe6>
		for (int i= 0; i < snakeObject.snakeLength; i++)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	3301      	adds	r3, #1
 8001c42:	607b      	str	r3, [r7, #4]
 8001c44:	4b14      	ldr	r3, [pc, #80]	; (8001c98 <generateFruit+0x100>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	dbda      	blt.n	8001c04 <generateFruit+0x6c>
			}
		}
		lcd_Fill(xFruit, yFruit, xFruit+ snakeWidth, yFruit+ snakeWidth, DARKBLUE);
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <generateFruit+0xf4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	b298      	uxth	r0, r3
 8001c54:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <generateFruit+0xfc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	b299      	uxth	r1, r3
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <generateFruit+0xf4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	3309      	adds	r3, #9
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <generateFruit+0xfc>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	3309      	adds	r3, #9
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	f240 14cf 	movw	r4, #463	; 0x1cf
 8001c72:	9400      	str	r4, [sp, #0]
 8001c74:	f7fe ff68 	bl	8000b48 <lcd_Fill>
		flagEat= 0;
 8001c78:	4b02      	ldr	r3, [pc, #8]	; (8001c84 <generateFruit+0xec>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
	}
}
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd90      	pop	{r4, r7, pc}
 8001c84:	20000008 	.word	0x20000008
 8001c88:	2aaaaaab 	.word	0x2aaaaaab
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	51eb851f 	.word	0x51eb851f
 8001c94:	20000004 	.word	0x20000004
 8001c98:	20000164 	.word	0x20000164

08001c9c <timer_init>:
/**
  * @brief  Init timer interrupt
  * @param  None
  * @retval None
  */
void timer_init(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001ca0:	4802      	ldr	r0, [pc, #8]	; (8001cac <timer_init+0x10>)
 8001ca2:	f001 ff6f 	bl	8003b84 <HAL_TIM_Base_Start_IT>
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20001188 	.word	0x20001188

08001cb0 <setTimerSnakeRun>:
/**
  * @brief  Set duration of software timer interrupt
  * @param  duration Duration of software timer interrupt
  * @retval None
  */
void setTimerSnakeRun(uint16_t duration){
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	80fb      	strh	r3, [r7, #6]
	timerForSnakeRun_MUL= duration/ TIMER_CYCLE_2;
 8001cba:	4a08      	ldr	r2, [pc, #32]	; (8001cdc <setTimerSnakeRun+0x2c>)
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	8013      	strh	r3, [r2, #0]
	timerForSnakeRun= timerForSnakeRun_MUL;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <setTimerSnakeRun+0x2c>)
 8001cc2:	881a      	ldrh	r2, [r3, #0]
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <setTimerSnakeRun+0x30>)
 8001cc6:	801a      	strh	r2, [r3, #0]
	flagForSnakeRun= 0;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <setTimerSnakeRun+0x34>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	801a      	strh	r2, [r3, #0]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	200000aa 	.word	0x200000aa
 8001ce0:	200000a8 	.word	0x200000a8
 8001ce4:	200000a6 	.word	0x200000a6

08001ce8 <setTimerButton>:

void setTimerButton(uint16_t duration)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	80fb      	strh	r3, [r7, #6]
	timerForButton_MUL= duration/TIMER_CYCLE_2;
 8001cf2:	4a08      	ldr	r2, [pc, #32]	; (8001d14 <setTimerButton+0x2c>)
 8001cf4:	88fb      	ldrh	r3, [r7, #6]
 8001cf6:	8013      	strh	r3, [r2, #0]
	timerForButton= timerForButton_MUL;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <setTimerButton+0x2c>)
 8001cfa:	881a      	ldrh	r2, [r3, #0]
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <setTimerButton+0x30>)
 8001cfe:	801a      	strh	r2, [r3, #0]
	flagForButton= 0;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <setTimerButton+0x34>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	801a      	strh	r2, [r3, #0]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	200000a4 	.word	0x200000a4
 8001d18:	200000a2 	.word	0x200000a2
 8001d1c:	200000a0 	.word	0x200000a0

08001d20 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Timer interrupt routine
  * @param  htim TIM Base handle
  * @note	This callback function is called by system
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d30:	d129      	bne.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x66>
		if(timerForSnakeRun > 0)
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d010      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timerForSnakeRun--;
 8001d3a:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d44:	801a      	strh	r2, [r3, #0]
			if(timerForSnakeRun <= 0) {
 8001d46:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d106      	bne.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x3c>
				flagForSnakeRun = 1;
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	801a      	strh	r2, [r3, #0]
				timerForSnakeRun = timerForSnakeRun_MUL;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d56:	881a      	ldrh	r2, [r3, #0]
 8001d58:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d5a:	801a      	strh	r2, [r3, #0]
			}
		}
		if (timerForButton > 0)
 8001d5c:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d010      	beq.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			timerForButton--;
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d6e:	801a      	strh	r2, [r3, #0]
			if (timerForButton <= 0)
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d106      	bne.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				flagForButton= 1;
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	801a      	strh	r2, [r3, #0]
				timerForButton= timerForButton_MUL;
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001d80:	881a      	ldrh	r2, [r3, #0]
 8001d82:	4b07      	ldr	r3, [pc, #28]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d84:	801a      	strh	r2, [r3, #0]
			}
		}
		// 1ms interrupt here
//		led7_Scan();
	}
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	200000a8 	.word	0x200000a8
 8001d98:	200000a6 	.word	0x200000a6
 8001d9c:	200000aa 	.word	0x200000aa
 8001da0:	200000a2 	.word	0x200000a2
 8001da4:	200000a0 	.word	0x200000a0
 8001da8:	200000a4 	.word	0x200000a4

08001dac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001db0:	4b17      	ldr	r3, [pc, #92]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001db2:	4a18      	ldr	r2, [pc, #96]	; (8001e14 <MX_SPI1_Init+0x68>)
 8001db4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001db6:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001db8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dbe:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dc4:	4b12      	ldr	r3, [pc, #72]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dca:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ddc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001de4:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dea:	4b09      	ldr	r3, [pc, #36]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df0:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001df6:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001df8:	220a      	movs	r2, #10
 8001dfa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dfc:	4804      	ldr	r0, [pc, #16]	; (8001e10 <MX_SPI1_Init+0x64>)
 8001dfe:	f001 f9c1 	bl	8003184 <HAL_SPI_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e08:	f7ff f934 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20001130 	.word	0x20001130
 8001e14:	40013000 	.word	0x40013000

08001e18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	; 0x28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a19      	ldr	r2, [pc, #100]	; (8001e9c <HAL_SPI_MspInit+0x84>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d12b      	bne.n	8001e92 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	4a17      	ldr	r2, [pc, #92]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e48:	6453      	str	r3, [r2, #68]	; 0x44
 8001e4a:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a10      	ldr	r2, [pc, #64]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <HAL_SPI_MspInit+0x88>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e72:	2338      	movs	r3, #56	; 0x38
 8001e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e82:	2305      	movs	r3, #5
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <HAL_SPI_MspInit+0x8c>)
 8001e8e:	f000 fb83 	bl	8002598 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40013000 	.word	0x40013000
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40020400 	.word	0x40020400

08001ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb6:	4a0f      	ldr	r2, [pc, #60]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_MspInit+0x4c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40023800 	.word	0x40023800

08001ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001efc:	e7fe      	b.n	8001efc <NMI_Handler+0x4>

08001efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f02:	e7fe      	b.n	8001f02 <HardFault_Handler+0x4>

08001f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <MemManage_Handler+0x4>

08001f0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0e:	e7fe      	b.n	8001f0e <BusFault_Handler+0x4>

08001f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f14:	e7fe      	b.n	8001f14 <UsageFault_Handler+0x4>

08001f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f44:	f000 f9d2 	bl	80022ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <TIM2_IRQHandler+0x10>)
 8001f52:	f001 fe87 	bl	8003c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20001188 	.word	0x20001188

08001f60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
	return 1;
 8001f64:	2301      	movs	r3, #1
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <_kill>:

int _kill(int pid, int sig)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f7a:	f002 fb05 	bl	8004588 <__errno>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2216      	movs	r2, #22
 8001f82:	601a      	str	r2, [r3, #0]
	return -1;
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <_exit>:

void _exit (int status)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f98:	f04f 31ff 	mov.w	r1, #4294967295
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff ffe7 	bl	8001f70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fa2:	e7fe      	b.n	8001fa2 <_exit+0x12>

08001fa4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	e00a      	b.n	8001fcc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fb6:	f3af 8000 	nop.w
 8001fba:	4601      	mov	r1, r0
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	60ba      	str	r2, [r7, #8]
 8001fc2:	b2ca      	uxtb	r2, r1
 8001fc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	dbf0      	blt.n	8001fb6 <_read+0x12>
	}

return len;
 8001fd4:	687b      	ldr	r3, [r7, #4]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b086      	sub	sp, #24
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	60f8      	str	r0, [r7, #12]
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	e009      	b.n	8002004 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	60ba      	str	r2, [r7, #8]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	3301      	adds	r3, #1
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	429a      	cmp	r2, r3
 800200a:	dbf1      	blt.n	8001ff0 <_write+0x12>
	}
	return len;
 800200c:	687b      	ldr	r3, [r7, #4]
}
 800200e:	4618      	mov	r0, r3
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <_close>:

int _close(int file)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
	return -1;
 800201e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
 8002036:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800203e:	605a      	str	r2, [r3, #4]
	return 0;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <_isatty>:

int _isatty(int file)
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
	return 1;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
	return 0;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002088:	4a14      	ldr	r2, [pc, #80]	; (80020dc <_sbrk+0x5c>)
 800208a:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <_sbrk+0x60>)
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <_sbrk+0x64>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d102      	bne.n	80020a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800209c:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <_sbrk+0x64>)
 800209e:	4a12      	ldr	r2, [pc, #72]	; (80020e8 <_sbrk+0x68>)
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020a2:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <_sbrk+0x64>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d207      	bcs.n	80020c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b0:	f002 fa6a 	bl	8004588 <__errno>
 80020b4:	4603      	mov	r3, r0
 80020b6:	220c      	movs	r2, #12
 80020b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e009      	b.n	80020d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c0:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <_sbrk+0x64>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c6:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <_sbrk+0x64>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	4a05      	ldr	r2, [pc, #20]	; (80020e4 <_sbrk+0x64>)
 80020d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20020000 	.word	0x20020000
 80020e0:	00000400 	.word	0x00000400
 80020e4:	200000ac 	.word	0x200000ac
 80020e8:	200011e8 	.word	0x200011e8

080020ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <SystemInit+0x20>)
 80020f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f6:	4a05      	ldr	r2, [pc, #20]	; (800210c <SystemInit+0x20>)
 80020f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002124:	463b      	mov	r3, r7
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800212c:	4b1d      	ldr	r3, [pc, #116]	; (80021a4 <MX_TIM2_Init+0x94>)
 800212e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002132:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002134:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <MX_TIM2_Init+0x94>)
 8002136:	f240 3247 	movw	r2, #839	; 0x347
 800213a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213c:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <MX_TIM2_Init+0x94>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <MX_TIM2_Init+0x94>)
 8002144:	2263      	movs	r2, #99	; 0x63
 8002146:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002148:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <MX_TIM2_Init+0x94>)
 800214a:	2200      	movs	r2, #0
 800214c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800214e:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <MX_TIM2_Init+0x94>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002154:	4813      	ldr	r0, [pc, #76]	; (80021a4 <MX_TIM2_Init+0x94>)
 8002156:	f001 fcc5 	bl	8003ae4 <HAL_TIM_Base_Init>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002160:	f7fe ff88 	bl	8001074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002168:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800216a:	f107 0308 	add.w	r3, r7, #8
 800216e:	4619      	mov	r1, r3
 8002170:	480c      	ldr	r0, [pc, #48]	; (80021a4 <MX_TIM2_Init+0x94>)
 8002172:	f001 fe7f 	bl	8003e74 <HAL_TIM_ConfigClockSource>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800217c:	f7fe ff7a 	bl	8001074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002180:	2300      	movs	r3, #0
 8002182:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002188:	463b      	mov	r3, r7
 800218a:	4619      	mov	r1, r3
 800218c:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_TIM2_Init+0x94>)
 800218e:	f002 f89b 	bl	80042c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002198:	f7fe ff6c 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800219c:	bf00      	nop
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20001188 	.word	0x20001188

080021a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b8:	d115      	bne.n	80021e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	4a0b      	ldr	r2, [pc, #44]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ca:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021d6:	2200      	movs	r2, #0
 80021d8:	2100      	movs	r1, #0
 80021da:	201c      	movs	r0, #28
 80021dc:	f000 f9a5 	bl	800252a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021e0:	201c      	movs	r0, #28
 80021e2:	f000 f9be 	bl	8002562 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40023800 	.word	0x40023800

080021f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800222c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021f8:	480d      	ldr	r0, [pc, #52]	; (8002230 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021fa:	490e      	ldr	r1, [pc, #56]	; (8002234 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021fc:	4a0e      	ldr	r2, [pc, #56]	; (8002238 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0b      	ldr	r2, [pc, #44]	; (800223c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002210:	4c0b      	ldr	r4, [pc, #44]	; (8002240 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800221e:	f7ff ff65 	bl	80020ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002222:	f002 f9b7 	bl	8004594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002226:	f7fe fe55 	bl	8000ed4 <main>
  bx  lr    
 800222a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800222c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002234:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002238:	08005838 	.word	0x08005838
  ldr r2, =_sbss
 800223c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002240:	200011e4 	.word	0x200011e4

08002244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002244:	e7fe      	b.n	8002244 <ADC_IRQHandler>
	...

08002248 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800224c:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <HAL_Init+0x40>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a0d      	ldr	r2, [pc, #52]	; (8002288 <HAL_Init+0x40>)
 8002252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002256:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_Init+0x40>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0a      	ldr	r2, [pc, #40]	; (8002288 <HAL_Init+0x40>)
 800225e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002262:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002264:	4b08      	ldr	r3, [pc, #32]	; (8002288 <HAL_Init+0x40>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a07      	ldr	r2, [pc, #28]	; (8002288 <HAL_Init+0x40>)
 800226a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800226e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002270:	2003      	movs	r0, #3
 8002272:	f000 f94f 	bl	8002514 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002276:	200f      	movs	r0, #15
 8002278:	f000 f808 	bl	800228c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800227c:	f7ff fe14 	bl	8001ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40023c00 	.word	0x40023c00

0800228c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002294:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <HAL_InitTick+0x54>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <HAL_InitTick+0x58>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	4619      	mov	r1, r3
 800229e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f967 	bl	800257e <HAL_SYSTICK_Config>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e00e      	b.n	80022d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b0f      	cmp	r3, #15
 80022be:	d80a      	bhi.n	80022d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022c0:	2200      	movs	r2, #0
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	f04f 30ff 	mov.w	r0, #4294967295
 80022c8:	f000 f92f 	bl	800252a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022cc:	4a06      	ldr	r2, [pc, #24]	; (80022e8 <HAL_InitTick+0x5c>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
 80022d4:	e000      	b.n	80022d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	2000000c 	.word	0x2000000c
 80022e4:	20000014 	.word	0x20000014
 80022e8:	20000010 	.word	0x20000010

080022ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <HAL_IncTick+0x20>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <HAL_IncTick+0x24>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4413      	add	r3, r2
 80022fc:	4a04      	ldr	r2, [pc, #16]	; (8002310 <HAL_IncTick+0x24>)
 80022fe:	6013      	str	r3, [r2, #0]
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20000014 	.word	0x20000014
 8002310:	200011d0 	.word	0x200011d0

08002314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return uwTick;
 8002318:	4b03      	ldr	r3, [pc, #12]	; (8002328 <HAL_GetTick+0x14>)
 800231a:	681b      	ldr	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	200011d0 	.word	0x200011d0

0800232c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002334:	f7ff ffee 	bl	8002314 <HAL_GetTick>
 8002338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d005      	beq.n	8002352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_Delay+0x44>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002352:	bf00      	nop
 8002354:	f7ff ffde 	bl	8002314 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	429a      	cmp	r2, r3
 8002362:	d8f7      	bhi.n	8002354 <HAL_Delay+0x28>
  {
  }
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000014 	.word	0x20000014

08002374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002390:	4013      	ands	r3, r2
 8002392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800239c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023a6:	4a04      	ldr	r2, [pc, #16]	; (80023b8 <__NVIC_SetPriorityGrouping+0x44>)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	60d3      	str	r3, [r2, #12]
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023c0:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <__NVIC_GetPriorityGrouping+0x18>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	0a1b      	lsrs	r3, r3, #8
 80023c6:	f003 0307 	and.w	r3, r3, #7
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	db0b      	blt.n	8002402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ea:	79fb      	ldrb	r3, [r7, #7]
 80023ec:	f003 021f 	and.w	r2, r3, #31
 80023f0:	4907      	ldr	r1, [pc, #28]	; (8002410 <__NVIC_EnableIRQ+0x38>)
 80023f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f6:	095b      	lsrs	r3, r3, #5
 80023f8:	2001      	movs	r0, #1
 80023fa:	fa00 f202 	lsl.w	r2, r0, r2
 80023fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	e000e100 	.word	0xe000e100

08002414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	6039      	str	r1, [r7, #0]
 800241e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002424:	2b00      	cmp	r3, #0
 8002426:	db0a      	blt.n	800243e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	b2da      	uxtb	r2, r3
 800242c:	490c      	ldr	r1, [pc, #48]	; (8002460 <__NVIC_SetPriority+0x4c>)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	0112      	lsls	r2, r2, #4
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	440b      	add	r3, r1
 8002438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800243c:	e00a      	b.n	8002454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	b2da      	uxtb	r2, r3
 8002442:	4908      	ldr	r1, [pc, #32]	; (8002464 <__NVIC_SetPriority+0x50>)
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	f003 030f 	and.w	r3, r3, #15
 800244a:	3b04      	subs	r3, #4
 800244c:	0112      	lsls	r2, r2, #4
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	440b      	add	r3, r1
 8002452:	761a      	strb	r2, [r3, #24]
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	e000e100 	.word	0xe000e100
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002468:	b480      	push	{r7}
 800246a:	b089      	sub	sp, #36	; 0x24
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f1c3 0307 	rsb	r3, r3, #7
 8002482:	2b04      	cmp	r3, #4
 8002484:	bf28      	it	cs
 8002486:	2304      	movcs	r3, #4
 8002488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3304      	adds	r3, #4
 800248e:	2b06      	cmp	r3, #6
 8002490:	d902      	bls.n	8002498 <NVIC_EncodePriority+0x30>
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	3b03      	subs	r3, #3
 8002496:	e000      	b.n	800249a <NVIC_EncodePriority+0x32>
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800249c:	f04f 32ff 	mov.w	r2, #4294967295
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43da      	mvns	r2, r3
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	401a      	ands	r2, r3
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024b0:	f04f 31ff 	mov.w	r1, #4294967295
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ba:	43d9      	mvns	r1, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c0:	4313      	orrs	r3, r2
         );
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3724      	adds	r7, #36	; 0x24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
	...

080024d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3b01      	subs	r3, #1
 80024dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024e0:	d301      	bcc.n	80024e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024e2:	2301      	movs	r3, #1
 80024e4:	e00f      	b.n	8002506 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024e6:	4a0a      	ldr	r2, [pc, #40]	; (8002510 <SysTick_Config+0x40>)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ee:	210f      	movs	r1, #15
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	f7ff ff8e 	bl	8002414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <SysTick_Config+0x40>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024fe:	4b04      	ldr	r3, [pc, #16]	; (8002510 <SysTick_Config+0x40>)
 8002500:	2207      	movs	r2, #7
 8002502:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	e000e010 	.word	0xe000e010

08002514 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ff29 	bl	8002374 <__NVIC_SetPriorityGrouping>
}
 8002522:	bf00      	nop
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800252a:	b580      	push	{r7, lr}
 800252c:	b086      	sub	sp, #24
 800252e:	af00      	add	r7, sp, #0
 8002530:	4603      	mov	r3, r0
 8002532:	60b9      	str	r1, [r7, #8]
 8002534:	607a      	str	r2, [r7, #4]
 8002536:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800253c:	f7ff ff3e 	bl	80023bc <__NVIC_GetPriorityGrouping>
 8002540:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	68b9      	ldr	r1, [r7, #8]
 8002546:	6978      	ldr	r0, [r7, #20]
 8002548:	f7ff ff8e 	bl	8002468 <NVIC_EncodePriority>
 800254c:	4602      	mov	r2, r0
 800254e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002552:	4611      	mov	r1, r2
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff ff5d 	bl	8002414 <__NVIC_SetPriority>
}
 800255a:	bf00      	nop
 800255c:	3718      	adds	r7, #24
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b082      	sub	sp, #8
 8002566:	af00      	add	r7, sp, #0
 8002568:	4603      	mov	r3, r0
 800256a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800256c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff31 	bl	80023d8 <__NVIC_EnableIRQ>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7ff ffa2 	bl	80024d0 <SysTick_Config>
 800258c:	4603      	mov	r3, r0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002598:	b480      	push	{r7}
 800259a:	b089      	sub	sp, #36	; 0x24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ae:	2300      	movs	r3, #0
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	e16b      	b.n	800288c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025b4:	2201      	movs	r2, #1
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4013      	ands	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	f040 815a 	bne.w	8002886 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d005      	beq.n	80025ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d130      	bne.n	800264c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	2203      	movs	r2, #3
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43db      	mvns	r3, r3
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4013      	ands	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4313      	orrs	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002620:	2201      	movs	r2, #1
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4013      	ands	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	091b      	lsrs	r3, r3, #4
 8002636:	f003 0201 	and.w	r2, r3, #1
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0303 	and.w	r3, r3, #3
 8002654:	2b03      	cmp	r3, #3
 8002656:	d017      	beq.n	8002688 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2203      	movs	r2, #3
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4313      	orrs	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d123      	bne.n	80026dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	08da      	lsrs	r2, r3, #3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3208      	adds	r2, #8
 800269c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	220f      	movs	r2, #15
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	691a      	ldr	r2, [r3, #16]
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	08da      	lsrs	r2, r3, #3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3208      	adds	r2, #8
 80026d6:	69b9      	ldr	r1, [r7, #24]
 80026d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	2203      	movs	r2, #3
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 0203 	and.w	r2, r3, #3
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 80b4 	beq.w	8002886 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b60      	ldr	r3, [pc, #384]	; (80028a4 <HAL_GPIO_Init+0x30c>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	4a5f      	ldr	r2, [pc, #380]	; (80028a4 <HAL_GPIO_Init+0x30c>)
 8002728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800272c:	6453      	str	r3, [r2, #68]	; 0x44
 800272e:	4b5d      	ldr	r3, [pc, #372]	; (80028a4 <HAL_GPIO_Init+0x30c>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800273a:	4a5b      	ldr	r2, [pc, #364]	; (80028a8 <HAL_GPIO_Init+0x310>)
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	089b      	lsrs	r3, r3, #2
 8002740:	3302      	adds	r3, #2
 8002742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	220f      	movs	r2, #15
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43db      	mvns	r3, r3
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	4013      	ands	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a52      	ldr	r2, [pc, #328]	; (80028ac <HAL_GPIO_Init+0x314>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d02b      	beq.n	80027be <HAL_GPIO_Init+0x226>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a51      	ldr	r2, [pc, #324]	; (80028b0 <HAL_GPIO_Init+0x318>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d025      	beq.n	80027ba <HAL_GPIO_Init+0x222>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a50      	ldr	r2, [pc, #320]	; (80028b4 <HAL_GPIO_Init+0x31c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d01f      	beq.n	80027b6 <HAL_GPIO_Init+0x21e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a4f      	ldr	r2, [pc, #316]	; (80028b8 <HAL_GPIO_Init+0x320>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d019      	beq.n	80027b2 <HAL_GPIO_Init+0x21a>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a4e      	ldr	r2, [pc, #312]	; (80028bc <HAL_GPIO_Init+0x324>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d013      	beq.n	80027ae <HAL_GPIO_Init+0x216>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a4d      	ldr	r2, [pc, #308]	; (80028c0 <HAL_GPIO_Init+0x328>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d00d      	beq.n	80027aa <HAL_GPIO_Init+0x212>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4c      	ldr	r2, [pc, #304]	; (80028c4 <HAL_GPIO_Init+0x32c>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d007      	beq.n	80027a6 <HAL_GPIO_Init+0x20e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4b      	ldr	r2, [pc, #300]	; (80028c8 <HAL_GPIO_Init+0x330>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d101      	bne.n	80027a2 <HAL_GPIO_Init+0x20a>
 800279e:	2307      	movs	r3, #7
 80027a0:	e00e      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027a2:	2308      	movs	r3, #8
 80027a4:	e00c      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027a6:	2306      	movs	r3, #6
 80027a8:	e00a      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027aa:	2305      	movs	r3, #5
 80027ac:	e008      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027ae:	2304      	movs	r3, #4
 80027b0:	e006      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027b2:	2303      	movs	r3, #3
 80027b4:	e004      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e002      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_GPIO_Init+0x228>
 80027be:	2300      	movs	r3, #0
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	f002 0203 	and.w	r2, r2, #3
 80027c6:	0092      	lsls	r2, r2, #2
 80027c8:	4093      	lsls	r3, r2
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d0:	4935      	ldr	r1, [pc, #212]	; (80028a8 <HAL_GPIO_Init+0x310>)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027de:	4b3b      	ldr	r3, [pc, #236]	; (80028cc <HAL_GPIO_Init+0x334>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002802:	4a32      	ldr	r2, [pc, #200]	; (80028cc <HAL_GPIO_Init+0x334>)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002808:	4b30      	ldr	r3, [pc, #192]	; (80028cc <HAL_GPIO_Init+0x334>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800282c:	4a27      	ldr	r2, [pc, #156]	; (80028cc <HAL_GPIO_Init+0x334>)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <HAL_GPIO_Init+0x334>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002856:	4a1d      	ldr	r2, [pc, #116]	; (80028cc <HAL_GPIO_Init+0x334>)
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800285c:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <HAL_GPIO_Init+0x334>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002880:	4a12      	ldr	r2, [pc, #72]	; (80028cc <HAL_GPIO_Init+0x334>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3301      	adds	r3, #1
 800288a:	61fb      	str	r3, [r7, #28]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	2b0f      	cmp	r3, #15
 8002890:	f67f ae90 	bls.w	80025b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop
 8002898:	3724      	adds	r7, #36	; 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40013800 	.word	0x40013800
 80028ac:	40020000 	.word	0x40020000
 80028b0:	40020400 	.word	0x40020400
 80028b4:	40020800 	.word	0x40020800
 80028b8:	40020c00 	.word	0x40020c00
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40021400 	.word	0x40021400
 80028c4:	40021800 	.word	0x40021800
 80028c8:	40021c00 	.word	0x40021c00
 80028cc:	40013c00 	.word	0x40013c00

080028d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	807b      	strh	r3, [r7, #2]
 80028dc:	4613      	mov	r3, r2
 80028de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028e0:	787b      	ldrb	r3, [r7, #1]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e6:	887a      	ldrh	r2, [r7, #2]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028ec:	e003      	b.n	80028f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ee:	887b      	ldrh	r3, [r7, #2]
 80028f0:	041a      	lsls	r2, r3, #16
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	619a      	str	r2, [r3, #24]
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e264      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d075      	beq.n	8002a0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002922:	4ba3      	ldr	r3, [pc, #652]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b04      	cmp	r3, #4
 800292c:	d00c      	beq.n	8002948 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800292e:	4ba0      	ldr	r3, [pc, #640]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002936:	2b08      	cmp	r3, #8
 8002938:	d112      	bne.n	8002960 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800293a:	4b9d      	ldr	r3, [pc, #628]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002942:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002946:	d10b      	bne.n	8002960 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002948:	4b99      	ldr	r3, [pc, #612]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d05b      	beq.n	8002a0c <HAL_RCC_OscConfig+0x108>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d157      	bne.n	8002a0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e23f      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002968:	d106      	bne.n	8002978 <HAL_RCC_OscConfig+0x74>
 800296a:	4b91      	ldr	r3, [pc, #580]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a90      	ldr	r2, [pc, #576]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	e01d      	b.n	80029b4 <HAL_RCC_OscConfig+0xb0>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0x98>
 8002982:	4b8b      	ldr	r3, [pc, #556]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a8a      	ldr	r2, [pc, #552]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	4b88      	ldr	r3, [pc, #544]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a87      	ldr	r2, [pc, #540]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	e00b      	b.n	80029b4 <HAL_RCC_OscConfig+0xb0>
 800299c:	4b84      	ldr	r3, [pc, #528]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a83      	ldr	r2, [pc, #524]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 80029a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029a6:	6013      	str	r3, [r2, #0]
 80029a8:	4b81      	ldr	r3, [pc, #516]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a80      	ldr	r2, [pc, #512]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 80029ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d013      	beq.n	80029e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7ff fcaa 	bl	8002314 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029c4:	f7ff fca6 	bl	8002314 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b64      	cmp	r3, #100	; 0x64
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e204      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029d6:	4b76      	ldr	r3, [pc, #472]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0xc0>
 80029e2:	e014      	b.n	8002a0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7ff fc96 	bl	8002314 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029ec:	f7ff fc92 	bl	8002314 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b64      	cmp	r3, #100	; 0x64
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e1f0      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029fe:	4b6c      	ldr	r3, [pc, #432]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0xe8>
 8002a0a:	e000      	b.n	8002a0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d063      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a1a:	4b65      	ldr	r3, [pc, #404]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00b      	beq.n	8002a3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a26:	4b62      	ldr	r3, [pc, #392]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d11c      	bne.n	8002a6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a32:	4b5f      	ldr	r3, [pc, #380]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d116      	bne.n	8002a6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3e:	4b5c      	ldr	r3, [pc, #368]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_RCC_OscConfig+0x152>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e1c4      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a56:	4b56      	ldr	r3, [pc, #344]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4952      	ldr	r1, [pc, #328]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a6a:	e03a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d020      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a74:	4b4f      	ldr	r3, [pc, #316]	; (8002bb4 <HAL_RCC_OscConfig+0x2b0>)
 8002a76:	2201      	movs	r2, #1
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7ff fc4b 	bl	8002314 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a82:	f7ff fc47 	bl	8002314 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e1a5      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a94:	4b46      	ldr	r3, [pc, #280]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa0:	4b43      	ldr	r3, [pc, #268]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4940      	ldr	r1, [pc, #256]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	600b      	str	r3, [r1, #0]
 8002ab4:	e015      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab6:	4b3f      	ldr	r3, [pc, #252]	; (8002bb4 <HAL_RCC_OscConfig+0x2b0>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7ff fc2a 	bl	8002314 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ac4:	f7ff fc26 	bl	8002314 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e184      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ad6:	4b36      	ldr	r3, [pc, #216]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f0      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d030      	beq.n	8002b50 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d016      	beq.n	8002b24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af6:	4b30      	ldr	r3, [pc, #192]	; (8002bb8 <HAL_RCC_OscConfig+0x2b4>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afc:	f7ff fc0a 	bl	8002314 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b04:	f7ff fc06 	bl	8002314 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e164      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b16:	4b26      	ldr	r3, [pc, #152]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d0f0      	beq.n	8002b04 <HAL_RCC_OscConfig+0x200>
 8002b22:	e015      	b.n	8002b50 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b24:	4b24      	ldr	r3, [pc, #144]	; (8002bb8 <HAL_RCC_OscConfig+0x2b4>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2a:	f7ff fbf3 	bl	8002314 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b32:	f7ff fbef 	bl	8002314 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e14d      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b44:	4b1a      	ldr	r3, [pc, #104]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1f0      	bne.n	8002b32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80a0 	beq.w	8002c9e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b62:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10f      	bne.n	8002b8e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b7e:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <HAL_RCC_OscConfig+0x2ac>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <HAL_RCC_OscConfig+0x2b8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d121      	bne.n	8002bde <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b9a:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <HAL_RCC_OscConfig+0x2b8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <HAL_RCC_OscConfig+0x2b8>)
 8002ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ba6:	f7ff fbb5 	bl	8002314 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	e011      	b.n	8002bd2 <HAL_RCC_OscConfig+0x2ce>
 8002bae:	bf00      	nop
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	42470000 	.word	0x42470000
 8002bb8:	42470e80 	.word	0x42470e80
 8002bbc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc0:	f7ff fba8 	bl	8002314 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e106      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd2:	4b85      	ldr	r3, [pc, #532]	; (8002de8 <HAL_RCC_OscConfig+0x4e4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d106      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x2f0>
 8002be6:	4b81      	ldr	r3, [pc, #516]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bea:	4a80      	ldr	r2, [pc, #512]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf2:	e01c      	b.n	8002c2e <HAL_RCC_OscConfig+0x32a>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b05      	cmp	r3, #5
 8002bfa:	d10c      	bne.n	8002c16 <HAL_RCC_OscConfig+0x312>
 8002bfc:	4b7b      	ldr	r3, [pc, #492]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c00:	4a7a      	ldr	r2, [pc, #488]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c02:	f043 0304 	orr.w	r3, r3, #4
 8002c06:	6713      	str	r3, [r2, #112]	; 0x70
 8002c08:	4b78      	ldr	r3, [pc, #480]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c0c:	4a77      	ldr	r2, [pc, #476]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c0e:	f043 0301 	orr.w	r3, r3, #1
 8002c12:	6713      	str	r3, [r2, #112]	; 0x70
 8002c14:	e00b      	b.n	8002c2e <HAL_RCC_OscConfig+0x32a>
 8002c16:	4b75      	ldr	r3, [pc, #468]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c1a:	4a74      	ldr	r2, [pc, #464]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c1c:	f023 0301 	bic.w	r3, r3, #1
 8002c20:	6713      	str	r3, [r2, #112]	; 0x70
 8002c22:	4b72      	ldr	r3, [pc, #456]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c26:	4a71      	ldr	r2, [pc, #452]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c28:	f023 0304 	bic.w	r3, r3, #4
 8002c2c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d015      	beq.n	8002c62 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7ff fb6d 	bl	8002314 <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3c:	e00a      	b.n	8002c54 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f7ff fb69 	bl	8002314 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e0c5      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c54:	4b65      	ldr	r3, [pc, #404]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0ee      	beq.n	8002c3e <HAL_RCC_OscConfig+0x33a>
 8002c60:	e014      	b.n	8002c8c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c62:	f7ff fb57 	bl	8002314 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c68:	e00a      	b.n	8002c80 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c6a:	f7ff fb53 	bl	8002314 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e0af      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c80:	4b5a      	ldr	r3, [pc, #360]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1ee      	bne.n	8002c6a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c8c:	7dfb      	ldrb	r3, [r7, #23]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d105      	bne.n	8002c9e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c92:	4b56      	ldr	r3, [pc, #344]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	4a55      	ldr	r2, [pc, #340]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c9c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 809b 	beq.w	8002dde <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ca8:	4b50      	ldr	r3, [pc, #320]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d05c      	beq.n	8002d6e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d141      	bne.n	8002d40 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cbc:	4b4c      	ldr	r3, [pc, #304]	; (8002df0 <HAL_RCC_OscConfig+0x4ec>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc2:	f7ff fb27 	bl	8002314 <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cca:	f7ff fb23 	bl	8002314 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e081      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cdc:	4b43      	ldr	r3, [pc, #268]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1f0      	bne.n	8002cca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69da      	ldr	r2, [r3, #28]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	019b      	lsls	r3, r3, #6
 8002cf8:	431a      	orrs	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	085b      	lsrs	r3, r3, #1
 8002d00:	3b01      	subs	r3, #1
 8002d02:	041b      	lsls	r3, r3, #16
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0a:	061b      	lsls	r3, r3, #24
 8002d0c:	4937      	ldr	r1, [pc, #220]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d12:	4b37      	ldr	r3, [pc, #220]	; (8002df0 <HAL_RCC_OscConfig+0x4ec>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d18:	f7ff fafc 	bl	8002314 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d20:	f7ff faf8 	bl	8002314 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e056      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d32:	4b2e      	ldr	r3, [pc, #184]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d0f0      	beq.n	8002d20 <HAL_RCC_OscConfig+0x41c>
 8002d3e:	e04e      	b.n	8002dde <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d40:	4b2b      	ldr	r3, [pc, #172]	; (8002df0 <HAL_RCC_OscConfig+0x4ec>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d46:	f7ff fae5 	bl	8002314 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d4e:	f7ff fae1 	bl	8002314 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e03f      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d60:	4b22      	ldr	r3, [pc, #136]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f0      	bne.n	8002d4e <HAL_RCC_OscConfig+0x44a>
 8002d6c:	e037      	b.n	8002dde <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e032      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d7a:	4b1c      	ldr	r3, [pc, #112]	; (8002dec <HAL_RCC_OscConfig+0x4e8>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d028      	beq.n	8002dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d121      	bne.n	8002dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d11a      	bne.n	8002dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002daa:	4013      	ands	r3, r2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002db0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d111      	bne.n	8002dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40007000 	.word	0x40007000
 8002dec:	40023800 	.word	0x40023800
 8002df0:	42470060 	.word	0x42470060

08002df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e0cc      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e08:	4b68      	ldr	r3, [pc, #416]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d90c      	bls.n	8002e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e16:	4b65      	ldr	r3, [pc, #404]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	b2d2      	uxtb	r2, r2
 8002e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e1e:	4b63      	ldr	r3, [pc, #396]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e0b8      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d020      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e48:	4b59      	ldr	r3, [pc, #356]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	4a58      	ldr	r2, [pc, #352]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0308 	and.w	r3, r3, #8
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d005      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e60:	4b53      	ldr	r3, [pc, #332]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4a52      	ldr	r2, [pc, #328]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e6c:	4b50      	ldr	r3, [pc, #320]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	494d      	ldr	r1, [pc, #308]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d044      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e92:	4b47      	ldr	r3, [pc, #284]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d119      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e07f      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d003      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d107      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb2:	4b3f      	ldr	r3, [pc, #252]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d109      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e06f      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec2:	4b3b      	ldr	r3, [pc, #236]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e067      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ed2:	4b37      	ldr	r3, [pc, #220]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f023 0203 	bic.w	r2, r3, #3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4934      	ldr	r1, [pc, #208]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ee4:	f7ff fa16 	bl	8002314 <HAL_GetTick>
 8002ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eea:	e00a      	b.n	8002f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eec:	f7ff fa12 	bl	8002314 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e04f      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f02:	4b2b      	ldr	r3, [pc, #172]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 020c 	and.w	r2, r3, #12
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d1eb      	bne.n	8002eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f14:	4b25      	ldr	r3, [pc, #148]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d20c      	bcs.n	8002f3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f22:	4b22      	ldr	r3, [pc, #136]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2a:	4b20      	ldr	r3, [pc, #128]	; (8002fac <HAL_RCC_ClockConfig+0x1b8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d001      	beq.n	8002f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e032      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d008      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f48:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	4916      	ldr	r1, [pc, #88]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d009      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	490e      	ldr	r1, [pc, #56]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f7a:	f000 f821 	bl	8002fc0 <HAL_RCC_GetSysClockFreq>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	091b      	lsrs	r3, r3, #4
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	490a      	ldr	r1, [pc, #40]	; (8002fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8c:	5ccb      	ldrb	r3, [r1, r3]
 8002f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f92:	4a09      	ldr	r2, [pc, #36]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f96:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <HAL_RCC_ClockConfig+0x1c8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff f976 	bl	800228c <HAL_InitTick>

  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40023c00 	.word	0x40023c00
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	080056cc 	.word	0x080056cc
 8002fb8:	2000000c 	.word	0x2000000c
 8002fbc:	20000010 	.word	0x20000010

08002fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	607b      	str	r3, [r7, #4]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fd8:	4b67      	ldr	r3, [pc, #412]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 030c 	and.w	r3, r3, #12
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d00d      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x40>
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	f200 80bd 	bhi.w	8003164 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	d003      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0x3a>
 8002ff2:	e0b7      	b.n	8003164 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ff4:	4b61      	ldr	r3, [pc, #388]	; (800317c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002ff6:	60bb      	str	r3, [r7, #8]
       break;
 8002ff8:	e0b7      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ffa:	4b61      	ldr	r3, [pc, #388]	; (8003180 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002ffc:	60bb      	str	r3, [r7, #8]
      break;
 8002ffe:	e0b4      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003000:	4b5d      	ldr	r3, [pc, #372]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003008:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800300a:	4b5b      	ldr	r3, [pc, #364]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d04d      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003016:	4b58      	ldr	r3, [pc, #352]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	099b      	lsrs	r3, r3, #6
 800301c:	461a      	mov	r2, r3
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003026:	f04f 0100 	mov.w	r1, #0
 800302a:	ea02 0800 	and.w	r8, r2, r0
 800302e:	ea03 0901 	and.w	r9, r3, r1
 8003032:	4640      	mov	r0, r8
 8003034:	4649      	mov	r1, r9
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	f04f 0300 	mov.w	r3, #0
 800303e:	014b      	lsls	r3, r1, #5
 8003040:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003044:	0142      	lsls	r2, r0, #5
 8003046:	4610      	mov	r0, r2
 8003048:	4619      	mov	r1, r3
 800304a:	ebb0 0008 	subs.w	r0, r0, r8
 800304e:	eb61 0109 	sbc.w	r1, r1, r9
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	018b      	lsls	r3, r1, #6
 800305c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003060:	0182      	lsls	r2, r0, #6
 8003062:	1a12      	subs	r2, r2, r0
 8003064:	eb63 0301 	sbc.w	r3, r3, r1
 8003068:	f04f 0000 	mov.w	r0, #0
 800306c:	f04f 0100 	mov.w	r1, #0
 8003070:	00d9      	lsls	r1, r3, #3
 8003072:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003076:	00d0      	lsls	r0, r2, #3
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	eb12 0208 	adds.w	r2, r2, r8
 8003080:	eb43 0309 	adc.w	r3, r3, r9
 8003084:	f04f 0000 	mov.w	r0, #0
 8003088:	f04f 0100 	mov.w	r1, #0
 800308c:	0259      	lsls	r1, r3, #9
 800308e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003092:	0250      	lsls	r0, r2, #9
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4610      	mov	r0, r2
 800309a:	4619      	mov	r1, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	461a      	mov	r2, r3
 80030a0:	f04f 0300 	mov.w	r3, #0
 80030a4:	f7fd f8e4 	bl	8000270 <__aeabi_uldivmod>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4613      	mov	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	e04a      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b2:	4b31      	ldr	r3, [pc, #196]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	099b      	lsrs	r3, r3, #6
 80030b8:	461a      	mov	r2, r3
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80030c2:	f04f 0100 	mov.w	r1, #0
 80030c6:	ea02 0400 	and.w	r4, r2, r0
 80030ca:	ea03 0501 	and.w	r5, r3, r1
 80030ce:	4620      	mov	r0, r4
 80030d0:	4629      	mov	r1, r5
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f04f 0300 	mov.w	r3, #0
 80030da:	014b      	lsls	r3, r1, #5
 80030dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80030e0:	0142      	lsls	r2, r0, #5
 80030e2:	4610      	mov	r0, r2
 80030e4:	4619      	mov	r1, r3
 80030e6:	1b00      	subs	r0, r0, r4
 80030e8:	eb61 0105 	sbc.w	r1, r1, r5
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	018b      	lsls	r3, r1, #6
 80030f6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80030fa:	0182      	lsls	r2, r0, #6
 80030fc:	1a12      	subs	r2, r2, r0
 80030fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003102:	f04f 0000 	mov.w	r0, #0
 8003106:	f04f 0100 	mov.w	r1, #0
 800310a:	00d9      	lsls	r1, r3, #3
 800310c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003110:	00d0      	lsls	r0, r2, #3
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	1912      	adds	r2, r2, r4
 8003118:	eb45 0303 	adc.w	r3, r5, r3
 800311c:	f04f 0000 	mov.w	r0, #0
 8003120:	f04f 0100 	mov.w	r1, #0
 8003124:	0299      	lsls	r1, r3, #10
 8003126:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800312a:	0290      	lsls	r0, r2, #10
 800312c:	4602      	mov	r2, r0
 800312e:	460b      	mov	r3, r1
 8003130:	4610      	mov	r0, r2
 8003132:	4619      	mov	r1, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	461a      	mov	r2, r3
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	f7fd f898 	bl	8000270 <__aeabi_uldivmod>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4613      	mov	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003148:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	0c1b      	lsrs	r3, r3, #16
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	3301      	adds	r3, #1
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003160:	60bb      	str	r3, [r7, #8]
      break;
 8003162:	e002      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003166:	60bb      	str	r3, [r7, #8]
      break;
 8003168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800316a:	68bb      	ldr	r3, [r7, #8]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	00f42400 	.word	0x00f42400
 8003180:	007a1200 	.word	0x007a1200

08003184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e07b      	b.n	800328e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2b00      	cmp	r3, #0
 800319c:	d108      	bne.n	80031b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031a6:	d009      	beq.n	80031bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	61da      	str	r2, [r3, #28]
 80031ae:	e005      	b.n	80031bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fe fe1e 	bl	8001e18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2202      	movs	r2, #2
 80031e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	431a      	orrs	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003236:	431a      	orrs	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003240:	ea42 0103 	orr.w	r1, r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	0c1b      	lsrs	r3, r3, #16
 800325a:	f003 0104 	and.w	r1, r3, #4
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003262:	f003 0210 	and.w	r2, r3, #16
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69da      	ldr	r2, [r3, #28]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800327c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b088      	sub	sp, #32
 800329a:	af02      	add	r7, sp, #8
 800329c:	60f8      	str	r0, [r7, #12]
 800329e:	60b9      	str	r1, [r7, #8]
 80032a0:	603b      	str	r3, [r7, #0]
 80032a2:	4613      	mov	r3, r2
 80032a4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032b2:	d112      	bne.n	80032da <HAL_SPI_Receive+0x44>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10e      	bne.n	80032da <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2204      	movs	r2, #4
 80032c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80032c4:	88fa      	ldrh	r2, [r7, #6]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	4613      	mov	r3, r2
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	68b9      	ldr	r1, [r7, #8]
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 f8f1 	bl	80034b8 <HAL_SPI_TransmitReceive>
 80032d6:	4603      	mov	r3, r0
 80032d8:	e0ea      	b.n	80034b0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_SPI_Receive+0x52>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e0e3      	b.n	80034b0 <HAL_SPI_Receive+0x21a>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032f0:	f7ff f810 	bl	8002314 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d002      	beq.n	8003308 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003302:	2302      	movs	r3, #2
 8003304:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003306:	e0ca      	b.n	800349e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <HAL_SPI_Receive+0x7e>
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003318:	e0c1      	b.n	800349e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2204      	movs	r2, #4
 800331e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	88fa      	ldrh	r2, [r7, #6]
 8003332:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	88fa      	ldrh	r2, [r7, #6]
 8003338:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003360:	d10f      	bne.n	8003382 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003370:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003380:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338c:	2b40      	cmp	r3, #64	; 0x40
 800338e:	d007      	beq.n	80033a0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800339e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d162      	bne.n	800346e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80033a8:	e02e      	b.n	8003408 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d115      	bne.n	80033e4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f103 020c 	add.w	r2, r3, #12
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c4:	7812      	ldrb	r2, [r2, #0]
 80033c6:	b2d2      	uxtb	r2, r2
 80033c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80033e2:	e011      	b.n	8003408 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033e4:	f7fe ff96 	bl	8002314 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d803      	bhi.n	80033fc <HAL_SPI_Receive+0x166>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fa:	d102      	bne.n	8003402 <HAL_SPI_Receive+0x16c>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d102      	bne.n	8003408 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003406:	e04a      	b.n	800349e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800340c:	b29b      	uxth	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1cb      	bne.n	80033aa <HAL_SPI_Receive+0x114>
 8003412:	e031      	b.n	8003478 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d113      	bne.n	800344a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342c:	b292      	uxth	r2, r2
 800342e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003434:	1c9a      	adds	r2, r3, #2
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003448:	e011      	b.n	800346e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800344a:	f7fe ff63 	bl	8002314 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d803      	bhi.n	8003462 <HAL_SPI_Receive+0x1cc>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003460:	d102      	bne.n	8003468 <HAL_SPI_Receive+0x1d2>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d102      	bne.n	800346e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800346c:	e017      	b.n	800349e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003472:	b29b      	uxth	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1cd      	bne.n	8003414 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	6839      	ldr	r1, [r7, #0]
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f000 fa45 	bl	800390c <SPI_EndRxTransaction>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003492:	2b00      	cmp	r3, #0
 8003494:	d002      	beq.n	800349c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	75fb      	strb	r3, [r7, #23]
 800349a:	e000      	b.n	800349e <HAL_SPI_Receive+0x208>
  }

error :
 800349c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b08c      	sub	sp, #48	; 0x30
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
 80034c4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034c6:	2301      	movs	r3, #1
 80034c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_SPI_TransmitReceive+0x26>
 80034da:	2302      	movs	r3, #2
 80034dc:	e18a      	b.n	80037f4 <HAL_SPI_TransmitReceive+0x33c>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034e6:	f7fe ff15 	bl	8002314 <HAL_GetTick>
 80034ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80034fc:	887b      	ldrh	r3, [r7, #2]
 80034fe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003500:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003504:	2b01      	cmp	r3, #1
 8003506:	d00f      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x70>
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800350e:	d107      	bne.n	8003520 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d103      	bne.n	8003520 <HAL_SPI_TransmitReceive+0x68>
 8003518:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800351c:	2b04      	cmp	r3, #4
 800351e:	d003      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003520:	2302      	movs	r3, #2
 8003522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003526:	e15b      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_SPI_TransmitReceive+0x82>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <HAL_SPI_TransmitReceive+0x82>
 8003534:	887b      	ldrh	r3, [r7, #2]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d103      	bne.n	8003542 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003540:	e14e      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b04      	cmp	r3, #4
 800354c:	d003      	beq.n	8003556 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2205      	movs	r2, #5
 8003552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	887a      	ldrh	r2, [r7, #2]
 8003566:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	887a      	ldrh	r2, [r7, #2]
 8003578:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	887a      	ldrh	r2, [r7, #2]
 800357e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003596:	2b40      	cmp	r3, #64	; 0x40
 8003598:	d007      	beq.n	80035aa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035b2:	d178      	bne.n	80036a6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <HAL_SPI_TransmitReceive+0x10a>
 80035bc:	8b7b      	ldrh	r3, [r7, #26]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d166      	bne.n	8003690 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	881a      	ldrh	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	1c9a      	adds	r2, r3, #2
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035dc:	b29b      	uxth	r3, r3
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035e6:	e053      	b.n	8003690 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d11b      	bne.n	800362e <HAL_SPI_TransmitReceive+0x176>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d016      	beq.n	800362e <HAL_SPI_TransmitReceive+0x176>
 8003600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003602:	2b01      	cmp	r3, #1
 8003604:	d113      	bne.n	800362e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	881a      	ldrh	r2, [r3, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	1c9a      	adds	r2, r3, #2
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b01      	cmp	r3, #1
 800363a:	d119      	bne.n	8003670 <HAL_SPI_TransmitReceive+0x1b8>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d014      	beq.n	8003670 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003650:	b292      	uxth	r2, r2
 8003652:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003658:	1c9a      	adds	r2, r3, #2
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800366c:	2301      	movs	r3, #1
 800366e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003670:	f7fe fe50 	bl	8002314 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800367c:	429a      	cmp	r2, r3
 800367e:	d807      	bhi.n	8003690 <HAL_SPI_TransmitReceive+0x1d8>
 8003680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d003      	beq.n	8003690 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800368e:	e0a7      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003694:	b29b      	uxth	r3, r3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1a6      	bne.n	80035e8 <HAL_SPI_TransmitReceive+0x130>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800369e:	b29b      	uxth	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1a1      	bne.n	80035e8 <HAL_SPI_TransmitReceive+0x130>
 80036a4:	e07c      	b.n	80037a0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_SPI_TransmitReceive+0x1fc>
 80036ae:	8b7b      	ldrh	r3, [r7, #26]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d16b      	bne.n	800378c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	330c      	adds	r3, #12
 80036be:	7812      	ldrb	r2, [r2, #0]
 80036c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036da:	e057      	b.n	800378c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d11c      	bne.n	8003724 <HAL_SPI_TransmitReceive+0x26c>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d017      	beq.n	8003724 <HAL_SPI_TransmitReceive+0x26c>
 80036f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d114      	bne.n	8003724 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	330c      	adds	r3, #12
 8003704:	7812      	ldrb	r2, [r2, #0]
 8003706:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b01      	cmp	r3, #1
 8003730:	d119      	bne.n	8003766 <HAL_SPI_TransmitReceive+0x2ae>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003736:	b29b      	uxth	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d014      	beq.n	8003766 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003746:	b2d2      	uxtb	r2, r2
 8003748:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	1c5a      	adds	r2, r3, #1
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003758:	b29b      	uxth	r3, r3
 800375a:	3b01      	subs	r3, #1
 800375c:	b29a      	uxth	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003762:	2301      	movs	r3, #1
 8003764:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003766:	f7fe fdd5 	bl	8002314 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003772:	429a      	cmp	r2, r3
 8003774:	d803      	bhi.n	800377e <HAL_SPI_TransmitReceive+0x2c6>
 8003776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377c:	d102      	bne.n	8003784 <HAL_SPI_TransmitReceive+0x2cc>
 800377e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003780:	2b00      	cmp	r3, #0
 8003782:	d103      	bne.n	800378c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800378a:	e029      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1a2      	bne.n	80036dc <HAL_SPI_TransmitReceive+0x224>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d19d      	bne.n	80036dc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 f917 	bl	80039d8 <SPI_EndRxTxTransaction>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2220      	movs	r2, #32
 80037ba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80037bc:	e010      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10b      	bne.n	80037de <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	e000      	b.n	80037e0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80037de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80037f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3730      	adds	r7, #48	; 0x30
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	4613      	mov	r3, r2
 800380a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800380c:	f7fe fd82 	bl	8002314 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	4413      	add	r3, r2
 800381a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800381c:	f7fe fd7a 	bl	8002314 <HAL_GetTick>
 8003820:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003822:	4b39      	ldr	r3, [pc, #228]	; (8003908 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	015b      	lsls	r3, r3, #5
 8003828:	0d1b      	lsrs	r3, r3, #20
 800382a:	69fa      	ldr	r2, [r7, #28]
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003832:	e054      	b.n	80038de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d050      	beq.n	80038de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800383c:	f7fe fd6a 	bl	8002314 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	69fa      	ldr	r2, [r7, #28]
 8003848:	429a      	cmp	r2, r3
 800384a:	d902      	bls.n	8003852 <SPI_WaitFlagStateUntilTimeout+0x56>
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d13d      	bne.n	80038ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003860:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800386a:	d111      	bne.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x94>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003874:	d004      	beq.n	8003880 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387e:	d107      	bne.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800388e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003894:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003898:	d10f      	bne.n	80038ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e017      	b.n	80038fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	3b01      	subs	r3, #1
 80038dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	4013      	ands	r3, r2
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	bf0c      	ite	eq
 80038ee:	2301      	moveq	r3, #1
 80038f0:	2300      	movne	r3, #0
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d19b      	bne.n	8003834 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3720      	adds	r7, #32
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	2000000c 	.word	0x2000000c

0800390c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af02      	add	r7, sp, #8
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003920:	d111      	bne.n	8003946 <SPI_EndRxTransaction+0x3a>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800392a:	d004      	beq.n	8003936 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003934:	d107      	bne.n	8003946 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003944:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800394e:	d12a      	bne.n	80039a6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003958:	d012      	beq.n	8003980 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2200      	movs	r2, #0
 8003962:	2180      	movs	r1, #128	; 0x80
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f7ff ff49 	bl	80037fc <SPI_WaitFlagStateUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d02d      	beq.n	80039cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003974:	f043 0220 	orr.w	r2, r3, #32
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e026      	b.n	80039ce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2200      	movs	r2, #0
 8003988:	2101      	movs	r1, #1
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f7ff ff36 	bl	80037fc <SPI_WaitFlagStateUntilTimeout>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d01a      	beq.n	80039cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399a:	f043 0220 	orr.w	r2, r3, #32
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e013      	b.n	80039ce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2200      	movs	r2, #0
 80039ae:	2101      	movs	r1, #1
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f7ff ff23 	bl	80037fc <SPI_WaitFlagStateUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d007      	beq.n	80039cc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c0:	f043 0220 	orr.w	r2, r3, #32
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e000      	b.n	80039ce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af02      	add	r7, sp, #8
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80039e4:	4b1b      	ldr	r3, [pc, #108]	; (8003a54 <SPI_EndRxTxTransaction+0x7c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a1b      	ldr	r2, [pc, #108]	; (8003a58 <SPI_EndRxTxTransaction+0x80>)
 80039ea:	fba2 2303 	umull	r2, r3, r2, r3
 80039ee:	0d5b      	lsrs	r3, r3, #21
 80039f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039f4:	fb02 f303 	mul.w	r3, r2, r3
 80039f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a02:	d112      	bne.n	8003a2a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2180      	movs	r1, #128	; 0x80
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f7ff fef4 	bl	80037fc <SPI_WaitFlagStateUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d016      	beq.n	8003a48 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e00f      	b.n	8003a4a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a40:	2b80      	cmp	r3, #128	; 0x80
 8003a42:	d0f2      	beq.n	8003a2a <SPI_EndRxTxTransaction+0x52>
 8003a44:	e000      	b.n	8003a48 <SPI_EndRxTxTransaction+0x70>
        break;
 8003a46:	bf00      	nop
  }

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	2000000c 	.word	0x2000000c
 8003a58:	165e9f81 	.word	0x165e9f81

08003a5c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e034      	b.n	8003adc <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f7fc feac 	bl	80007e4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3308      	adds	r3, #8
 8003a94:	4619      	mov	r1, r3
 8003a96:	4610      	mov	r0, r2
 8003a98:	f000 fca6 	bl	80043e8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6818      	ldr	r0, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	f000 fcf0 	bl	800448c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6858      	ldr	r0, [r3, #4]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	f000 fd25 	bl	8004508 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	6892      	ldr	r2, [r2, #8]
 8003ac6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	6892      	ldr	r2, [r2, #8]
 8003ad2:	f041 0101 	orr.w	r1, r1, #1
 8003ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e041      	b.n	8003b7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d106      	bne.n	8003b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fe fb4c 	bl	80021a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	4619      	mov	r1, r3
 8003b22:	4610      	mov	r0, r2
 8003b24:	f000 fa96 	bl	8004054 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d001      	beq.n	8003b9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e04e      	b.n	8003c3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68da      	ldr	r2, [r3, #12]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a23      	ldr	r2, [pc, #140]	; (8003c48 <HAL_TIM_Base_Start_IT+0xc4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d022      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc6:	d01d      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a1f      	ldr	r2, [pc, #124]	; (8003c4c <HAL_TIM_Base_Start_IT+0xc8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d018      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a1e      	ldr	r2, [pc, #120]	; (8003c50 <HAL_TIM_Base_Start_IT+0xcc>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a1c      	ldr	r2, [pc, #112]	; (8003c54 <HAL_TIM_Base_Start_IT+0xd0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a1b      	ldr	r2, [pc, #108]	; (8003c58 <HAL_TIM_Base_Start_IT+0xd4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a19      	ldr	r2, [pc, #100]	; (8003c5c <HAL_TIM_Base_Start_IT+0xd8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a18      	ldr	r2, [pc, #96]	; (8003c60 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d111      	bne.n	8003c28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0307 	and.w	r3, r3, #7
 8003c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b06      	cmp	r3, #6
 8003c14:	d010      	beq.n	8003c38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 0201 	orr.w	r2, r2, #1
 8003c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	e007      	b.n	8003c38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0201 	orr.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40010000 	.word	0x40010000
 8003c4c:	40000400 	.word	0x40000400
 8003c50:	40000800 	.word	0x40000800
 8003c54:	40000c00 	.word	0x40000c00
 8003c58:	40010400 	.word	0x40010400
 8003c5c:	40014000 	.word	0x40014000
 8003c60:	40001800 	.word	0x40001800

08003c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d122      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d11b      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0202 	mvn.w	r2, #2
 8003c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f9b5 	bl	8004016 <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f9a7 	bl	8004002 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f9b8 	bl	800402a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d122      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11b      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0204 	mvn.w	r2, #4
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f98b 	bl	8004016 <HAL_TIM_IC_CaptureCallback>
 8003d00:	e005      	b.n	8003d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f97d 	bl	8004002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f98e 	bl	800402a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0208 	mvn.w	r2, #8
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f961 	bl	8004016 <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f953 	bl	8004002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f964 	bl	800402a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d122      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2b10      	cmp	r3, #16
 8003d82:	d11b      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0210 	mvn.w	r2, #16
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2208      	movs	r2, #8
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f937 	bl	8004016 <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f929 	bl	8004002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f93a 	bl	800402a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0201 	mvn.w	r2, #1
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7fd ff9c 	bl	8001d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d10e      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d107      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fae0 	bl	80043d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d10e      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e2c:	2b40      	cmp	r3, #64	; 0x40
 8003e2e:	d107      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f8ff 	bl	800403e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d10e      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b20      	cmp	r3, #32
 8003e5a:	d107      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f06f 0220 	mvn.w	r2, #32
 8003e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 faaa 	bl	80043c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d101      	bne.n	8003e90 <HAL_TIM_ConfigClockSource+0x1c>
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	e0b4      	b.n	8003ffa <HAL_TIM_ConfigClockSource+0x186>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003eae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003eb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ec8:	d03e      	beq.n	8003f48 <HAL_TIM_ConfigClockSource+0xd4>
 8003eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ece:	f200 8087 	bhi.w	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed6:	f000 8086 	beq.w	8003fe6 <HAL_TIM_ConfigClockSource+0x172>
 8003eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ede:	d87f      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee0:	2b70      	cmp	r3, #112	; 0x70
 8003ee2:	d01a      	beq.n	8003f1a <HAL_TIM_ConfigClockSource+0xa6>
 8003ee4:	2b70      	cmp	r3, #112	; 0x70
 8003ee6:	d87b      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee8:	2b60      	cmp	r3, #96	; 0x60
 8003eea:	d050      	beq.n	8003f8e <HAL_TIM_ConfigClockSource+0x11a>
 8003eec:	2b60      	cmp	r3, #96	; 0x60
 8003eee:	d877      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ef0:	2b50      	cmp	r3, #80	; 0x50
 8003ef2:	d03c      	beq.n	8003f6e <HAL_TIM_ConfigClockSource+0xfa>
 8003ef4:	2b50      	cmp	r3, #80	; 0x50
 8003ef6:	d873      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ef8:	2b40      	cmp	r3, #64	; 0x40
 8003efa:	d058      	beq.n	8003fae <HAL_TIM_ConfigClockSource+0x13a>
 8003efc:	2b40      	cmp	r3, #64	; 0x40
 8003efe:	d86f      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003f00:	2b30      	cmp	r3, #48	; 0x30
 8003f02:	d064      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0x15a>
 8003f04:	2b30      	cmp	r3, #48	; 0x30
 8003f06:	d86b      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003f08:	2b20      	cmp	r3, #32
 8003f0a:	d060      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0x15a>
 8003f0c:	2b20      	cmp	r3, #32
 8003f0e:	d867      	bhi.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d05c      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0x15a>
 8003f14:	2b10      	cmp	r3, #16
 8003f16:	d05a      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0x15a>
 8003f18:	e062      	b.n	8003fe0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	6899      	ldr	r1, [r3, #8]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f000 f9ad 	bl	8004288 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	609a      	str	r2, [r3, #8]
      break;
 8003f46:	e04f      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	6899      	ldr	r1, [r3, #8]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f000 f996 	bl	8004288 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f6a:	609a      	str	r2, [r3, #8]
      break;
 8003f6c:	e03c      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	6859      	ldr	r1, [r3, #4]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	f000 f90a 	bl	8004194 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2150      	movs	r1, #80	; 0x50
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f963 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003f8c:	e02c      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6818      	ldr	r0, [r3, #0]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	6859      	ldr	r1, [r3, #4]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	f000 f929 	bl	80041f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2160      	movs	r1, #96	; 0x60
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 f953 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003fac:	e01c      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6818      	ldr	r0, [r3, #0]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	6859      	ldr	r1, [r3, #4]
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	f000 f8ea 	bl	8004194 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2140      	movs	r1, #64	; 0x40
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f943 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003fcc:	e00c      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4610      	mov	r0, r2
 8003fda:	f000 f93a 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003fde:	e003      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fe4:	e000      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fe6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004016:	b480      	push	{r7}
 8004018:	b083      	sub	sp, #12
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr

0800402a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a40      	ldr	r2, [pc, #256]	; (8004168 <TIM_Base_SetConfig+0x114>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d013      	beq.n	8004094 <TIM_Base_SetConfig+0x40>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004072:	d00f      	beq.n	8004094 <TIM_Base_SetConfig+0x40>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4a3d      	ldr	r2, [pc, #244]	; (800416c <TIM_Base_SetConfig+0x118>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d00b      	beq.n	8004094 <TIM_Base_SetConfig+0x40>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a3c      	ldr	r2, [pc, #240]	; (8004170 <TIM_Base_SetConfig+0x11c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d007      	beq.n	8004094 <TIM_Base_SetConfig+0x40>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a3b      	ldr	r2, [pc, #236]	; (8004174 <TIM_Base_SetConfig+0x120>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d003      	beq.n	8004094 <TIM_Base_SetConfig+0x40>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a3a      	ldr	r2, [pc, #232]	; (8004178 <TIM_Base_SetConfig+0x124>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d108      	bne.n	80040a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800409a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a2f      	ldr	r2, [pc, #188]	; (8004168 <TIM_Base_SetConfig+0x114>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d02b      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040b4:	d027      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a2c      	ldr	r2, [pc, #176]	; (800416c <TIM_Base_SetConfig+0x118>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d023      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a2b      	ldr	r2, [pc, #172]	; (8004170 <TIM_Base_SetConfig+0x11c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d01f      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a2a      	ldr	r2, [pc, #168]	; (8004174 <TIM_Base_SetConfig+0x120>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d01b      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a29      	ldr	r2, [pc, #164]	; (8004178 <TIM_Base_SetConfig+0x124>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d017      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a28      	ldr	r2, [pc, #160]	; (800417c <TIM_Base_SetConfig+0x128>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d013      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a27      	ldr	r2, [pc, #156]	; (8004180 <TIM_Base_SetConfig+0x12c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d00f      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a26      	ldr	r2, [pc, #152]	; (8004184 <TIM_Base_SetConfig+0x130>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d00b      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a25      	ldr	r2, [pc, #148]	; (8004188 <TIM_Base_SetConfig+0x134>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d007      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a24      	ldr	r2, [pc, #144]	; (800418c <TIM_Base_SetConfig+0x138>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d003      	beq.n	8004106 <TIM_Base_SetConfig+0xb2>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a23      	ldr	r2, [pc, #140]	; (8004190 <TIM_Base_SetConfig+0x13c>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d108      	bne.n	8004118 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800410c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4313      	orrs	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	4313      	orrs	r3, r2
 8004124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a0a      	ldr	r2, [pc, #40]	; (8004168 <TIM_Base_SetConfig+0x114>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d003      	beq.n	800414c <TIM_Base_SetConfig+0xf8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a0c      	ldr	r2, [pc, #48]	; (8004178 <TIM_Base_SetConfig+0x124>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d103      	bne.n	8004154 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	691a      	ldr	r2, [r3, #16]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	615a      	str	r2, [r3, #20]
}
 800415a:	bf00      	nop
 800415c:	3714      	adds	r7, #20
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40010000 	.word	0x40010000
 800416c:	40000400 	.word	0x40000400
 8004170:	40000800 	.word	0x40000800
 8004174:	40000c00 	.word	0x40000c00
 8004178:	40010400 	.word	0x40010400
 800417c:	40014000 	.word	0x40014000
 8004180:	40014400 	.word	0x40014400
 8004184:	40014800 	.word	0x40014800
 8004188:	40001800 	.word	0x40001800
 800418c:	40001c00 	.word	0x40001c00
 8004190:	40002000 	.word	0x40002000

08004194 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	f023 0201 	bic.w	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f023 030a 	bic.w	r3, r3, #10
 80041d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b087      	sub	sp, #28
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f023 0210 	bic.w	r2, r3, #16
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800421c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	031b      	lsls	r3, r3, #12
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800422e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004252:	b480      	push	{r7}
 8004254:	b085      	sub	sp, #20
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004268:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	f043 0307 	orr.w	r3, r3, #7
 8004274:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	609a      	str	r2, [r3, #8]
}
 800427c:	bf00      	nop
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004288:	b480      	push	{r7}
 800428a:	b087      	sub	sp, #28
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	021a      	lsls	r2, r3, #8
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	609a      	str	r2, [r3, #8]
}
 80042bc:	bf00      	nop
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042dc:	2302      	movs	r3, #2
 80042de:	e05a      	b.n	8004396 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2202      	movs	r2, #2
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004306:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a21      	ldr	r2, [pc, #132]	; (80043a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d022      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432c:	d01d      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a1d      	ldr	r2, [pc, #116]	; (80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d018      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a1b      	ldr	r2, [pc, #108]	; (80043ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d013      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a1a      	ldr	r2, [pc, #104]	; (80043b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d00e      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a18      	ldr	r2, [pc, #96]	; (80043b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d009      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a17      	ldr	r2, [pc, #92]	; (80043b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d004      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a15      	ldr	r2, [pc, #84]	; (80043bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d10c      	bne.n	8004384 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004370:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	4313      	orrs	r3, r2
 800437a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40010000 	.word	0x40010000
 80043a8:	40000400 	.word	0x40000400
 80043ac:	40000800 	.word	0x40000800
 80043b0:	40000c00 	.word	0x40000c00
 80043b4:	40010400 	.word	0x40010400
 80043b8:	40014000 	.word	0x40014000
 80043bc:	40001800 	.word	0x40001800

080043c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004400:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	4b20      	ldr	r3, [pc, #128]	; (8004488 <FSMC_NORSRAM_Init+0xa0>)
 8004406:	4013      	ands	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004412:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004418:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800441e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004424:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800442a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004430:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004436:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800443c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8004442:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004448:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800444e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004454:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	4313      	orrs	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d103      	bne.n	800446c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800446a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68f9      	ldr	r1, [r7, #12]
 8004474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	fff00080 	.word	0xfff00080

0800448c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044a6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80044ae:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80044ba:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80044c2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80044ca:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	3b01      	subs	r3, #1
 80044d2:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80044d4:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	3b02      	subs	r3, #2
 80044dc:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80044de:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80044e4:	4313      	orrs	r3, r2
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6979      	ldr	r1, [r7, #20]
 80044f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	371c      	adds	r7, #28
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
	...

08004508 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004508:	b480      	push	{r7}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004520:	d122      	bne.n	8004568 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800452a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	4b15      	ldr	r3, [pc, #84]	; (8004584 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004530:	4013      	ands	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800453e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004546:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800454e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004554:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6979      	ldr	r1, [r7, #20]
 8004562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004566:	e005      	b.n	8004574 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	371c      	adds	r7, #28
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	cff00000 	.word	0xcff00000

08004588 <__errno>:
 8004588:	4b01      	ldr	r3, [pc, #4]	; (8004590 <__errno+0x8>)
 800458a:	6818      	ldr	r0, [r3, #0]
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	20000018 	.word	0x20000018

08004594 <__libc_init_array>:
 8004594:	b570      	push	{r4, r5, r6, lr}
 8004596:	4d0d      	ldr	r5, [pc, #52]	; (80045cc <__libc_init_array+0x38>)
 8004598:	4c0d      	ldr	r4, [pc, #52]	; (80045d0 <__libc_init_array+0x3c>)
 800459a:	1b64      	subs	r4, r4, r5
 800459c:	10a4      	asrs	r4, r4, #2
 800459e:	2600      	movs	r6, #0
 80045a0:	42a6      	cmp	r6, r4
 80045a2:	d109      	bne.n	80045b8 <__libc_init_array+0x24>
 80045a4:	4d0b      	ldr	r5, [pc, #44]	; (80045d4 <__libc_init_array+0x40>)
 80045a6:	4c0c      	ldr	r4, [pc, #48]	; (80045d8 <__libc_init_array+0x44>)
 80045a8:	f001 f884 	bl	80056b4 <_init>
 80045ac:	1b64      	subs	r4, r4, r5
 80045ae:	10a4      	asrs	r4, r4, #2
 80045b0:	2600      	movs	r6, #0
 80045b2:	42a6      	cmp	r6, r4
 80045b4:	d105      	bne.n	80045c2 <__libc_init_array+0x2e>
 80045b6:	bd70      	pop	{r4, r5, r6, pc}
 80045b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045bc:	4798      	blx	r3
 80045be:	3601      	adds	r6, #1
 80045c0:	e7ee      	b.n	80045a0 <__libc_init_array+0xc>
 80045c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c6:	4798      	blx	r3
 80045c8:	3601      	adds	r6, #1
 80045ca:	e7f2      	b.n	80045b2 <__libc_init_array+0x1e>
 80045cc:	08005830 	.word	0x08005830
 80045d0:	08005830 	.word	0x08005830
 80045d4:	08005830 	.word	0x08005830
 80045d8:	08005834 	.word	0x08005834

080045dc <memset>:
 80045dc:	4402      	add	r2, r0
 80045de:	4603      	mov	r3, r0
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d100      	bne.n	80045e6 <memset+0xa>
 80045e4:	4770      	bx	lr
 80045e6:	f803 1b01 	strb.w	r1, [r3], #1
 80045ea:	e7f9      	b.n	80045e0 <memset+0x4>

080045ec <srand>:
 80045ec:	b538      	push	{r3, r4, r5, lr}
 80045ee:	4b10      	ldr	r3, [pc, #64]	; (8004630 <srand+0x44>)
 80045f0:	681d      	ldr	r5, [r3, #0]
 80045f2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80045f4:	4604      	mov	r4, r0
 80045f6:	b9b3      	cbnz	r3, 8004626 <srand+0x3a>
 80045f8:	2018      	movs	r0, #24
 80045fa:	f000 f8c1 	bl	8004780 <malloc>
 80045fe:	4602      	mov	r2, r0
 8004600:	63a8      	str	r0, [r5, #56]	; 0x38
 8004602:	b920      	cbnz	r0, 800460e <srand+0x22>
 8004604:	4b0b      	ldr	r3, [pc, #44]	; (8004634 <srand+0x48>)
 8004606:	480c      	ldr	r0, [pc, #48]	; (8004638 <srand+0x4c>)
 8004608:	2142      	movs	r1, #66	; 0x42
 800460a:	f000 f877 	bl	80046fc <__assert_func>
 800460e:	490b      	ldr	r1, [pc, #44]	; (800463c <srand+0x50>)
 8004610:	4b0b      	ldr	r3, [pc, #44]	; (8004640 <srand+0x54>)
 8004612:	e9c0 1300 	strd	r1, r3, [r0]
 8004616:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <srand+0x58>)
 8004618:	6083      	str	r3, [r0, #8]
 800461a:	230b      	movs	r3, #11
 800461c:	8183      	strh	r3, [r0, #12]
 800461e:	2100      	movs	r1, #0
 8004620:	2001      	movs	r0, #1
 8004622:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004626:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004628:	2200      	movs	r2, #0
 800462a:	611c      	str	r4, [r3, #16]
 800462c:	615a      	str	r2, [r3, #20]
 800462e:	bd38      	pop	{r3, r4, r5, pc}
 8004630:	20000018 	.word	0x20000018
 8004634:	080056e0 	.word	0x080056e0
 8004638:	080056f7 	.word	0x080056f7
 800463c:	abcd330e 	.word	0xabcd330e
 8004640:	e66d1234 	.word	0xe66d1234
 8004644:	0005deec 	.word	0x0005deec

08004648 <rand>:
 8004648:	4b17      	ldr	r3, [pc, #92]	; (80046a8 <rand+0x60>)
 800464a:	b510      	push	{r4, lr}
 800464c:	681c      	ldr	r4, [r3, #0]
 800464e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004650:	b9b3      	cbnz	r3, 8004680 <rand+0x38>
 8004652:	2018      	movs	r0, #24
 8004654:	f000 f894 	bl	8004780 <malloc>
 8004658:	63a0      	str	r0, [r4, #56]	; 0x38
 800465a:	b928      	cbnz	r0, 8004668 <rand+0x20>
 800465c:	4602      	mov	r2, r0
 800465e:	4b13      	ldr	r3, [pc, #76]	; (80046ac <rand+0x64>)
 8004660:	4813      	ldr	r0, [pc, #76]	; (80046b0 <rand+0x68>)
 8004662:	214e      	movs	r1, #78	; 0x4e
 8004664:	f000 f84a 	bl	80046fc <__assert_func>
 8004668:	4a12      	ldr	r2, [pc, #72]	; (80046b4 <rand+0x6c>)
 800466a:	4b13      	ldr	r3, [pc, #76]	; (80046b8 <rand+0x70>)
 800466c:	e9c0 2300 	strd	r2, r3, [r0]
 8004670:	4b12      	ldr	r3, [pc, #72]	; (80046bc <rand+0x74>)
 8004672:	6083      	str	r3, [r0, #8]
 8004674:	230b      	movs	r3, #11
 8004676:	8183      	strh	r3, [r0, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	2300      	movs	r3, #0
 800467c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004680:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004682:	480f      	ldr	r0, [pc, #60]	; (80046c0 <rand+0x78>)
 8004684:	690a      	ldr	r2, [r1, #16]
 8004686:	694b      	ldr	r3, [r1, #20]
 8004688:	4c0e      	ldr	r4, [pc, #56]	; (80046c4 <rand+0x7c>)
 800468a:	4350      	muls	r0, r2
 800468c:	fb04 0003 	mla	r0, r4, r3, r0
 8004690:	fba2 3404 	umull	r3, r4, r2, r4
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	4404      	add	r4, r0
 8004698:	f144 0000 	adc.w	r0, r4, #0
 800469c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80046a0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80046a4:	bd10      	pop	{r4, pc}
 80046a6:	bf00      	nop
 80046a8:	20000018 	.word	0x20000018
 80046ac:	080056e0 	.word	0x080056e0
 80046b0:	080056f7 	.word	0x080056f7
 80046b4:	abcd330e 	.word	0xabcd330e
 80046b8:	e66d1234 	.word	0xe66d1234
 80046bc:	0005deec 	.word	0x0005deec
 80046c0:	5851f42d 	.word	0x5851f42d
 80046c4:	4c957f2d 	.word	0x4c957f2d

080046c8 <time>:
 80046c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <time+0x30>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	4669      	mov	r1, sp
 80046d0:	4604      	mov	r4, r0
 80046d2:	6818      	ldr	r0, [r3, #0]
 80046d4:	f000 f842 	bl	800475c <_gettimeofday_r>
 80046d8:	2800      	cmp	r0, #0
 80046da:	bfbe      	ittt	lt
 80046dc:	f04f 32ff 	movlt.w	r2, #4294967295
 80046e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80046e4:	e9cd 2300 	strdlt	r2, r3, [sp]
 80046e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046ec:	b10c      	cbz	r4, 80046f2 <time+0x2a>
 80046ee:	e9c4 0100 	strd	r0, r1, [r4]
 80046f2:	b004      	add	sp, #16
 80046f4:	bd10      	pop	{r4, pc}
 80046f6:	bf00      	nop
 80046f8:	20000018 	.word	0x20000018

080046fc <__assert_func>:
 80046fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80046fe:	4614      	mov	r4, r2
 8004700:	461a      	mov	r2, r3
 8004702:	4b09      	ldr	r3, [pc, #36]	; (8004728 <__assert_func+0x2c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4605      	mov	r5, r0
 8004708:	68d8      	ldr	r0, [r3, #12]
 800470a:	b14c      	cbz	r4, 8004720 <__assert_func+0x24>
 800470c:	4b07      	ldr	r3, [pc, #28]	; (800472c <__assert_func+0x30>)
 800470e:	9100      	str	r1, [sp, #0]
 8004710:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004714:	4906      	ldr	r1, [pc, #24]	; (8004730 <__assert_func+0x34>)
 8004716:	462b      	mov	r3, r5
 8004718:	f000 f80e 	bl	8004738 <fiprintf>
 800471c:	f000 fca0 	bl	8005060 <abort>
 8004720:	4b04      	ldr	r3, [pc, #16]	; (8004734 <__assert_func+0x38>)
 8004722:	461c      	mov	r4, r3
 8004724:	e7f3      	b.n	800470e <__assert_func+0x12>
 8004726:	bf00      	nop
 8004728:	20000018 	.word	0x20000018
 800472c:	08005756 	.word	0x08005756
 8004730:	08005763 	.word	0x08005763
 8004734:	08005791 	.word	0x08005791

08004738 <fiprintf>:
 8004738:	b40e      	push	{r1, r2, r3}
 800473a:	b503      	push	{r0, r1, lr}
 800473c:	4601      	mov	r1, r0
 800473e:	ab03      	add	r3, sp, #12
 8004740:	4805      	ldr	r0, [pc, #20]	; (8004758 <fiprintf+0x20>)
 8004742:	f853 2b04 	ldr.w	r2, [r3], #4
 8004746:	6800      	ldr	r0, [r0, #0]
 8004748:	9301      	str	r3, [sp, #4]
 800474a:	f000 f8f5 	bl	8004938 <_vfiprintf_r>
 800474e:	b002      	add	sp, #8
 8004750:	f85d eb04 	ldr.w	lr, [sp], #4
 8004754:	b003      	add	sp, #12
 8004756:	4770      	bx	lr
 8004758:	20000018 	.word	0x20000018

0800475c <_gettimeofday_r>:
 800475c:	b538      	push	{r3, r4, r5, lr}
 800475e:	4d07      	ldr	r5, [pc, #28]	; (800477c <_gettimeofday_r+0x20>)
 8004760:	2300      	movs	r3, #0
 8004762:	4604      	mov	r4, r0
 8004764:	4608      	mov	r0, r1
 8004766:	4611      	mov	r1, r2
 8004768:	602b      	str	r3, [r5, #0]
 800476a:	f000 ff9b 	bl	80056a4 <_gettimeofday>
 800476e:	1c43      	adds	r3, r0, #1
 8004770:	d102      	bne.n	8004778 <_gettimeofday_r+0x1c>
 8004772:	682b      	ldr	r3, [r5, #0]
 8004774:	b103      	cbz	r3, 8004778 <_gettimeofday_r+0x1c>
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	bd38      	pop	{r3, r4, r5, pc}
 800477a:	bf00      	nop
 800477c:	200011d4 	.word	0x200011d4

08004780 <malloc>:
 8004780:	4b02      	ldr	r3, [pc, #8]	; (800478c <malloc+0xc>)
 8004782:	4601      	mov	r1, r0
 8004784:	6818      	ldr	r0, [r3, #0]
 8004786:	f000 b853 	b.w	8004830 <_malloc_r>
 800478a:	bf00      	nop
 800478c:	20000018 	.word	0x20000018

08004790 <_free_r>:
 8004790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004792:	2900      	cmp	r1, #0
 8004794:	d048      	beq.n	8004828 <_free_r+0x98>
 8004796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800479a:	9001      	str	r0, [sp, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	f1a1 0404 	sub.w	r4, r1, #4
 80047a2:	bfb8      	it	lt
 80047a4:	18e4      	addlt	r4, r4, r3
 80047a6:	f000 fe81 	bl	80054ac <__malloc_lock>
 80047aa:	4a20      	ldr	r2, [pc, #128]	; (800482c <_free_r+0x9c>)
 80047ac:	9801      	ldr	r0, [sp, #4]
 80047ae:	6813      	ldr	r3, [r2, #0]
 80047b0:	4615      	mov	r5, r2
 80047b2:	b933      	cbnz	r3, 80047c2 <_free_r+0x32>
 80047b4:	6063      	str	r3, [r4, #4]
 80047b6:	6014      	str	r4, [r2, #0]
 80047b8:	b003      	add	sp, #12
 80047ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047be:	f000 be7b 	b.w	80054b8 <__malloc_unlock>
 80047c2:	42a3      	cmp	r3, r4
 80047c4:	d90b      	bls.n	80047de <_free_r+0x4e>
 80047c6:	6821      	ldr	r1, [r4, #0]
 80047c8:	1862      	adds	r2, r4, r1
 80047ca:	4293      	cmp	r3, r2
 80047cc:	bf04      	itt	eq
 80047ce:	681a      	ldreq	r2, [r3, #0]
 80047d0:	685b      	ldreq	r3, [r3, #4]
 80047d2:	6063      	str	r3, [r4, #4]
 80047d4:	bf04      	itt	eq
 80047d6:	1852      	addeq	r2, r2, r1
 80047d8:	6022      	streq	r2, [r4, #0]
 80047da:	602c      	str	r4, [r5, #0]
 80047dc:	e7ec      	b.n	80047b8 <_free_r+0x28>
 80047de:	461a      	mov	r2, r3
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	b10b      	cbz	r3, 80047e8 <_free_r+0x58>
 80047e4:	42a3      	cmp	r3, r4
 80047e6:	d9fa      	bls.n	80047de <_free_r+0x4e>
 80047e8:	6811      	ldr	r1, [r2, #0]
 80047ea:	1855      	adds	r5, r2, r1
 80047ec:	42a5      	cmp	r5, r4
 80047ee:	d10b      	bne.n	8004808 <_free_r+0x78>
 80047f0:	6824      	ldr	r4, [r4, #0]
 80047f2:	4421      	add	r1, r4
 80047f4:	1854      	adds	r4, r2, r1
 80047f6:	42a3      	cmp	r3, r4
 80047f8:	6011      	str	r1, [r2, #0]
 80047fa:	d1dd      	bne.n	80047b8 <_free_r+0x28>
 80047fc:	681c      	ldr	r4, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	6053      	str	r3, [r2, #4]
 8004802:	4421      	add	r1, r4
 8004804:	6011      	str	r1, [r2, #0]
 8004806:	e7d7      	b.n	80047b8 <_free_r+0x28>
 8004808:	d902      	bls.n	8004810 <_free_r+0x80>
 800480a:	230c      	movs	r3, #12
 800480c:	6003      	str	r3, [r0, #0]
 800480e:	e7d3      	b.n	80047b8 <_free_r+0x28>
 8004810:	6825      	ldr	r5, [r4, #0]
 8004812:	1961      	adds	r1, r4, r5
 8004814:	428b      	cmp	r3, r1
 8004816:	bf04      	itt	eq
 8004818:	6819      	ldreq	r1, [r3, #0]
 800481a:	685b      	ldreq	r3, [r3, #4]
 800481c:	6063      	str	r3, [r4, #4]
 800481e:	bf04      	itt	eq
 8004820:	1949      	addeq	r1, r1, r5
 8004822:	6021      	streq	r1, [r4, #0]
 8004824:	6054      	str	r4, [r2, #4]
 8004826:	e7c7      	b.n	80047b8 <_free_r+0x28>
 8004828:	b003      	add	sp, #12
 800482a:	bd30      	pop	{r4, r5, pc}
 800482c:	200000b0 	.word	0x200000b0

08004830 <_malloc_r>:
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004832:	1ccd      	adds	r5, r1, #3
 8004834:	f025 0503 	bic.w	r5, r5, #3
 8004838:	3508      	adds	r5, #8
 800483a:	2d0c      	cmp	r5, #12
 800483c:	bf38      	it	cc
 800483e:	250c      	movcc	r5, #12
 8004840:	2d00      	cmp	r5, #0
 8004842:	4606      	mov	r6, r0
 8004844:	db01      	blt.n	800484a <_malloc_r+0x1a>
 8004846:	42a9      	cmp	r1, r5
 8004848:	d903      	bls.n	8004852 <_malloc_r+0x22>
 800484a:	230c      	movs	r3, #12
 800484c:	6033      	str	r3, [r6, #0]
 800484e:	2000      	movs	r0, #0
 8004850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004852:	f000 fe2b 	bl	80054ac <__malloc_lock>
 8004856:	4921      	ldr	r1, [pc, #132]	; (80048dc <_malloc_r+0xac>)
 8004858:	680a      	ldr	r2, [r1, #0]
 800485a:	4614      	mov	r4, r2
 800485c:	b99c      	cbnz	r4, 8004886 <_malloc_r+0x56>
 800485e:	4f20      	ldr	r7, [pc, #128]	; (80048e0 <_malloc_r+0xb0>)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	b923      	cbnz	r3, 800486e <_malloc_r+0x3e>
 8004864:	4621      	mov	r1, r4
 8004866:	4630      	mov	r0, r6
 8004868:	f000 fb2a 	bl	8004ec0 <_sbrk_r>
 800486c:	6038      	str	r0, [r7, #0]
 800486e:	4629      	mov	r1, r5
 8004870:	4630      	mov	r0, r6
 8004872:	f000 fb25 	bl	8004ec0 <_sbrk_r>
 8004876:	1c43      	adds	r3, r0, #1
 8004878:	d123      	bne.n	80048c2 <_malloc_r+0x92>
 800487a:	230c      	movs	r3, #12
 800487c:	6033      	str	r3, [r6, #0]
 800487e:	4630      	mov	r0, r6
 8004880:	f000 fe1a 	bl	80054b8 <__malloc_unlock>
 8004884:	e7e3      	b.n	800484e <_malloc_r+0x1e>
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	1b5b      	subs	r3, r3, r5
 800488a:	d417      	bmi.n	80048bc <_malloc_r+0x8c>
 800488c:	2b0b      	cmp	r3, #11
 800488e:	d903      	bls.n	8004898 <_malloc_r+0x68>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	441c      	add	r4, r3
 8004894:	6025      	str	r5, [r4, #0]
 8004896:	e004      	b.n	80048a2 <_malloc_r+0x72>
 8004898:	6863      	ldr	r3, [r4, #4]
 800489a:	42a2      	cmp	r2, r4
 800489c:	bf0c      	ite	eq
 800489e:	600b      	streq	r3, [r1, #0]
 80048a0:	6053      	strne	r3, [r2, #4]
 80048a2:	4630      	mov	r0, r6
 80048a4:	f000 fe08 	bl	80054b8 <__malloc_unlock>
 80048a8:	f104 000b 	add.w	r0, r4, #11
 80048ac:	1d23      	adds	r3, r4, #4
 80048ae:	f020 0007 	bic.w	r0, r0, #7
 80048b2:	1ac2      	subs	r2, r0, r3
 80048b4:	d0cc      	beq.n	8004850 <_malloc_r+0x20>
 80048b6:	1a1b      	subs	r3, r3, r0
 80048b8:	50a3      	str	r3, [r4, r2]
 80048ba:	e7c9      	b.n	8004850 <_malloc_r+0x20>
 80048bc:	4622      	mov	r2, r4
 80048be:	6864      	ldr	r4, [r4, #4]
 80048c0:	e7cc      	b.n	800485c <_malloc_r+0x2c>
 80048c2:	1cc4      	adds	r4, r0, #3
 80048c4:	f024 0403 	bic.w	r4, r4, #3
 80048c8:	42a0      	cmp	r0, r4
 80048ca:	d0e3      	beq.n	8004894 <_malloc_r+0x64>
 80048cc:	1a21      	subs	r1, r4, r0
 80048ce:	4630      	mov	r0, r6
 80048d0:	f000 faf6 	bl	8004ec0 <_sbrk_r>
 80048d4:	3001      	adds	r0, #1
 80048d6:	d1dd      	bne.n	8004894 <_malloc_r+0x64>
 80048d8:	e7cf      	b.n	800487a <_malloc_r+0x4a>
 80048da:	bf00      	nop
 80048dc:	200000b0 	.word	0x200000b0
 80048e0:	200000b4 	.word	0x200000b4

080048e4 <__sfputc_r>:
 80048e4:	6893      	ldr	r3, [r2, #8]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	b410      	push	{r4}
 80048ec:	6093      	str	r3, [r2, #8]
 80048ee:	da08      	bge.n	8004902 <__sfputc_r+0x1e>
 80048f0:	6994      	ldr	r4, [r2, #24]
 80048f2:	42a3      	cmp	r3, r4
 80048f4:	db01      	blt.n	80048fa <__sfputc_r+0x16>
 80048f6:	290a      	cmp	r1, #10
 80048f8:	d103      	bne.n	8004902 <__sfputc_r+0x1e>
 80048fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048fe:	f000 baef 	b.w	8004ee0 <__swbuf_r>
 8004902:	6813      	ldr	r3, [r2, #0]
 8004904:	1c58      	adds	r0, r3, #1
 8004906:	6010      	str	r0, [r2, #0]
 8004908:	7019      	strb	r1, [r3, #0]
 800490a:	4608      	mov	r0, r1
 800490c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004910:	4770      	bx	lr

08004912 <__sfputs_r>:
 8004912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004914:	4606      	mov	r6, r0
 8004916:	460f      	mov	r7, r1
 8004918:	4614      	mov	r4, r2
 800491a:	18d5      	adds	r5, r2, r3
 800491c:	42ac      	cmp	r4, r5
 800491e:	d101      	bne.n	8004924 <__sfputs_r+0x12>
 8004920:	2000      	movs	r0, #0
 8004922:	e007      	b.n	8004934 <__sfputs_r+0x22>
 8004924:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004928:	463a      	mov	r2, r7
 800492a:	4630      	mov	r0, r6
 800492c:	f7ff ffda 	bl	80048e4 <__sfputc_r>
 8004930:	1c43      	adds	r3, r0, #1
 8004932:	d1f3      	bne.n	800491c <__sfputs_r+0xa>
 8004934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004938 <_vfiprintf_r>:
 8004938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493c:	460d      	mov	r5, r1
 800493e:	b09d      	sub	sp, #116	; 0x74
 8004940:	4614      	mov	r4, r2
 8004942:	4698      	mov	r8, r3
 8004944:	4606      	mov	r6, r0
 8004946:	b118      	cbz	r0, 8004950 <_vfiprintf_r+0x18>
 8004948:	6983      	ldr	r3, [r0, #24]
 800494a:	b90b      	cbnz	r3, 8004950 <_vfiprintf_r+0x18>
 800494c:	f000 fcaa 	bl	80052a4 <__sinit>
 8004950:	4b89      	ldr	r3, [pc, #548]	; (8004b78 <_vfiprintf_r+0x240>)
 8004952:	429d      	cmp	r5, r3
 8004954:	d11b      	bne.n	800498e <_vfiprintf_r+0x56>
 8004956:	6875      	ldr	r5, [r6, #4]
 8004958:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800495a:	07d9      	lsls	r1, r3, #31
 800495c:	d405      	bmi.n	800496a <_vfiprintf_r+0x32>
 800495e:	89ab      	ldrh	r3, [r5, #12]
 8004960:	059a      	lsls	r2, r3, #22
 8004962:	d402      	bmi.n	800496a <_vfiprintf_r+0x32>
 8004964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004966:	f000 fd3b 	bl	80053e0 <__retarget_lock_acquire_recursive>
 800496a:	89ab      	ldrh	r3, [r5, #12]
 800496c:	071b      	lsls	r3, r3, #28
 800496e:	d501      	bpl.n	8004974 <_vfiprintf_r+0x3c>
 8004970:	692b      	ldr	r3, [r5, #16]
 8004972:	b9eb      	cbnz	r3, 80049b0 <_vfiprintf_r+0x78>
 8004974:	4629      	mov	r1, r5
 8004976:	4630      	mov	r0, r6
 8004978:	f000 fb04 	bl	8004f84 <__swsetup_r>
 800497c:	b1c0      	cbz	r0, 80049b0 <_vfiprintf_r+0x78>
 800497e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004980:	07dc      	lsls	r4, r3, #31
 8004982:	d50e      	bpl.n	80049a2 <_vfiprintf_r+0x6a>
 8004984:	f04f 30ff 	mov.w	r0, #4294967295
 8004988:	b01d      	add	sp, #116	; 0x74
 800498a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800498e:	4b7b      	ldr	r3, [pc, #492]	; (8004b7c <_vfiprintf_r+0x244>)
 8004990:	429d      	cmp	r5, r3
 8004992:	d101      	bne.n	8004998 <_vfiprintf_r+0x60>
 8004994:	68b5      	ldr	r5, [r6, #8]
 8004996:	e7df      	b.n	8004958 <_vfiprintf_r+0x20>
 8004998:	4b79      	ldr	r3, [pc, #484]	; (8004b80 <_vfiprintf_r+0x248>)
 800499a:	429d      	cmp	r5, r3
 800499c:	bf08      	it	eq
 800499e:	68f5      	ldreq	r5, [r6, #12]
 80049a0:	e7da      	b.n	8004958 <_vfiprintf_r+0x20>
 80049a2:	89ab      	ldrh	r3, [r5, #12]
 80049a4:	0598      	lsls	r0, r3, #22
 80049a6:	d4ed      	bmi.n	8004984 <_vfiprintf_r+0x4c>
 80049a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049aa:	f000 fd1a 	bl	80053e2 <__retarget_lock_release_recursive>
 80049ae:	e7e9      	b.n	8004984 <_vfiprintf_r+0x4c>
 80049b0:	2300      	movs	r3, #0
 80049b2:	9309      	str	r3, [sp, #36]	; 0x24
 80049b4:	2320      	movs	r3, #32
 80049b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80049be:	2330      	movs	r3, #48	; 0x30
 80049c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004b84 <_vfiprintf_r+0x24c>
 80049c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049c8:	f04f 0901 	mov.w	r9, #1
 80049cc:	4623      	mov	r3, r4
 80049ce:	469a      	mov	sl, r3
 80049d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049d4:	b10a      	cbz	r2, 80049da <_vfiprintf_r+0xa2>
 80049d6:	2a25      	cmp	r2, #37	; 0x25
 80049d8:	d1f9      	bne.n	80049ce <_vfiprintf_r+0x96>
 80049da:	ebba 0b04 	subs.w	fp, sl, r4
 80049de:	d00b      	beq.n	80049f8 <_vfiprintf_r+0xc0>
 80049e0:	465b      	mov	r3, fp
 80049e2:	4622      	mov	r2, r4
 80049e4:	4629      	mov	r1, r5
 80049e6:	4630      	mov	r0, r6
 80049e8:	f7ff ff93 	bl	8004912 <__sfputs_r>
 80049ec:	3001      	adds	r0, #1
 80049ee:	f000 80aa 	beq.w	8004b46 <_vfiprintf_r+0x20e>
 80049f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049f4:	445a      	add	r2, fp
 80049f6:	9209      	str	r2, [sp, #36]	; 0x24
 80049f8:	f89a 3000 	ldrb.w	r3, [sl]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80a2 	beq.w	8004b46 <_vfiprintf_r+0x20e>
 8004a02:	2300      	movs	r3, #0
 8004a04:	f04f 32ff 	mov.w	r2, #4294967295
 8004a08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a0c:	f10a 0a01 	add.w	sl, sl, #1
 8004a10:	9304      	str	r3, [sp, #16]
 8004a12:	9307      	str	r3, [sp, #28]
 8004a14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a18:	931a      	str	r3, [sp, #104]	; 0x68
 8004a1a:	4654      	mov	r4, sl
 8004a1c:	2205      	movs	r2, #5
 8004a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a22:	4858      	ldr	r0, [pc, #352]	; (8004b84 <_vfiprintf_r+0x24c>)
 8004a24:	f7fb fbd4 	bl	80001d0 <memchr>
 8004a28:	9a04      	ldr	r2, [sp, #16]
 8004a2a:	b9d8      	cbnz	r0, 8004a64 <_vfiprintf_r+0x12c>
 8004a2c:	06d1      	lsls	r1, r2, #27
 8004a2e:	bf44      	itt	mi
 8004a30:	2320      	movmi	r3, #32
 8004a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a36:	0713      	lsls	r3, r2, #28
 8004a38:	bf44      	itt	mi
 8004a3a:	232b      	movmi	r3, #43	; 0x2b
 8004a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a40:	f89a 3000 	ldrb.w	r3, [sl]
 8004a44:	2b2a      	cmp	r3, #42	; 0x2a
 8004a46:	d015      	beq.n	8004a74 <_vfiprintf_r+0x13c>
 8004a48:	9a07      	ldr	r2, [sp, #28]
 8004a4a:	4654      	mov	r4, sl
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	f04f 0c0a 	mov.w	ip, #10
 8004a52:	4621      	mov	r1, r4
 8004a54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a58:	3b30      	subs	r3, #48	; 0x30
 8004a5a:	2b09      	cmp	r3, #9
 8004a5c:	d94e      	bls.n	8004afc <_vfiprintf_r+0x1c4>
 8004a5e:	b1b0      	cbz	r0, 8004a8e <_vfiprintf_r+0x156>
 8004a60:	9207      	str	r2, [sp, #28]
 8004a62:	e014      	b.n	8004a8e <_vfiprintf_r+0x156>
 8004a64:	eba0 0308 	sub.w	r3, r0, r8
 8004a68:	fa09 f303 	lsl.w	r3, r9, r3
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	9304      	str	r3, [sp, #16]
 8004a70:	46a2      	mov	sl, r4
 8004a72:	e7d2      	b.n	8004a1a <_vfiprintf_r+0xe2>
 8004a74:	9b03      	ldr	r3, [sp, #12]
 8004a76:	1d19      	adds	r1, r3, #4
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	9103      	str	r1, [sp, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bfbb      	ittet	lt
 8004a80:	425b      	neglt	r3, r3
 8004a82:	f042 0202 	orrlt.w	r2, r2, #2
 8004a86:	9307      	strge	r3, [sp, #28]
 8004a88:	9307      	strlt	r3, [sp, #28]
 8004a8a:	bfb8      	it	lt
 8004a8c:	9204      	strlt	r2, [sp, #16]
 8004a8e:	7823      	ldrb	r3, [r4, #0]
 8004a90:	2b2e      	cmp	r3, #46	; 0x2e
 8004a92:	d10c      	bne.n	8004aae <_vfiprintf_r+0x176>
 8004a94:	7863      	ldrb	r3, [r4, #1]
 8004a96:	2b2a      	cmp	r3, #42	; 0x2a
 8004a98:	d135      	bne.n	8004b06 <_vfiprintf_r+0x1ce>
 8004a9a:	9b03      	ldr	r3, [sp, #12]
 8004a9c:	1d1a      	adds	r2, r3, #4
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	9203      	str	r2, [sp, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	bfb8      	it	lt
 8004aa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004aaa:	3402      	adds	r4, #2
 8004aac:	9305      	str	r3, [sp, #20]
 8004aae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004b94 <_vfiprintf_r+0x25c>
 8004ab2:	7821      	ldrb	r1, [r4, #0]
 8004ab4:	2203      	movs	r2, #3
 8004ab6:	4650      	mov	r0, sl
 8004ab8:	f7fb fb8a 	bl	80001d0 <memchr>
 8004abc:	b140      	cbz	r0, 8004ad0 <_vfiprintf_r+0x198>
 8004abe:	2340      	movs	r3, #64	; 0x40
 8004ac0:	eba0 000a 	sub.w	r0, r0, sl
 8004ac4:	fa03 f000 	lsl.w	r0, r3, r0
 8004ac8:	9b04      	ldr	r3, [sp, #16]
 8004aca:	4303      	orrs	r3, r0
 8004acc:	3401      	adds	r4, #1
 8004ace:	9304      	str	r3, [sp, #16]
 8004ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ad4:	482c      	ldr	r0, [pc, #176]	; (8004b88 <_vfiprintf_r+0x250>)
 8004ad6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ada:	2206      	movs	r2, #6
 8004adc:	f7fb fb78 	bl	80001d0 <memchr>
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d03f      	beq.n	8004b64 <_vfiprintf_r+0x22c>
 8004ae4:	4b29      	ldr	r3, [pc, #164]	; (8004b8c <_vfiprintf_r+0x254>)
 8004ae6:	bb1b      	cbnz	r3, 8004b30 <_vfiprintf_r+0x1f8>
 8004ae8:	9b03      	ldr	r3, [sp, #12]
 8004aea:	3307      	adds	r3, #7
 8004aec:	f023 0307 	bic.w	r3, r3, #7
 8004af0:	3308      	adds	r3, #8
 8004af2:	9303      	str	r3, [sp, #12]
 8004af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af6:	443b      	add	r3, r7
 8004af8:	9309      	str	r3, [sp, #36]	; 0x24
 8004afa:	e767      	b.n	80049cc <_vfiprintf_r+0x94>
 8004afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b00:	460c      	mov	r4, r1
 8004b02:	2001      	movs	r0, #1
 8004b04:	e7a5      	b.n	8004a52 <_vfiprintf_r+0x11a>
 8004b06:	2300      	movs	r3, #0
 8004b08:	3401      	adds	r4, #1
 8004b0a:	9305      	str	r3, [sp, #20]
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	f04f 0c0a 	mov.w	ip, #10
 8004b12:	4620      	mov	r0, r4
 8004b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b18:	3a30      	subs	r2, #48	; 0x30
 8004b1a:	2a09      	cmp	r2, #9
 8004b1c:	d903      	bls.n	8004b26 <_vfiprintf_r+0x1ee>
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0c5      	beq.n	8004aae <_vfiprintf_r+0x176>
 8004b22:	9105      	str	r1, [sp, #20]
 8004b24:	e7c3      	b.n	8004aae <_vfiprintf_r+0x176>
 8004b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b2a:	4604      	mov	r4, r0
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e7f0      	b.n	8004b12 <_vfiprintf_r+0x1da>
 8004b30:	ab03      	add	r3, sp, #12
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	462a      	mov	r2, r5
 8004b36:	4b16      	ldr	r3, [pc, #88]	; (8004b90 <_vfiprintf_r+0x258>)
 8004b38:	a904      	add	r1, sp, #16
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	f3af 8000 	nop.w
 8004b40:	4607      	mov	r7, r0
 8004b42:	1c78      	adds	r0, r7, #1
 8004b44:	d1d6      	bne.n	8004af4 <_vfiprintf_r+0x1bc>
 8004b46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b48:	07d9      	lsls	r1, r3, #31
 8004b4a:	d405      	bmi.n	8004b58 <_vfiprintf_r+0x220>
 8004b4c:	89ab      	ldrh	r3, [r5, #12]
 8004b4e:	059a      	lsls	r2, r3, #22
 8004b50:	d402      	bmi.n	8004b58 <_vfiprintf_r+0x220>
 8004b52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b54:	f000 fc45 	bl	80053e2 <__retarget_lock_release_recursive>
 8004b58:	89ab      	ldrh	r3, [r5, #12]
 8004b5a:	065b      	lsls	r3, r3, #25
 8004b5c:	f53f af12 	bmi.w	8004984 <_vfiprintf_r+0x4c>
 8004b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b62:	e711      	b.n	8004988 <_vfiprintf_r+0x50>
 8004b64:	ab03      	add	r3, sp, #12
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	462a      	mov	r2, r5
 8004b6a:	4b09      	ldr	r3, [pc, #36]	; (8004b90 <_vfiprintf_r+0x258>)
 8004b6c:	a904      	add	r1, sp, #16
 8004b6e:	4630      	mov	r0, r6
 8004b70:	f000 f880 	bl	8004c74 <_printf_i>
 8004b74:	e7e4      	b.n	8004b40 <_vfiprintf_r+0x208>
 8004b76:	bf00      	nop
 8004b78:	080057e8 	.word	0x080057e8
 8004b7c:	08005808 	.word	0x08005808
 8004b80:	080057c8 	.word	0x080057c8
 8004b84:	08005792 	.word	0x08005792
 8004b88:	0800579c 	.word	0x0800579c
 8004b8c:	00000000 	.word	0x00000000
 8004b90:	08004913 	.word	0x08004913
 8004b94:	08005798 	.word	0x08005798

08004b98 <_printf_common>:
 8004b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b9c:	4616      	mov	r6, r2
 8004b9e:	4699      	mov	r9, r3
 8004ba0:	688a      	ldr	r2, [r1, #8]
 8004ba2:	690b      	ldr	r3, [r1, #16]
 8004ba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	bfb8      	it	lt
 8004bac:	4613      	movlt	r3, r2
 8004bae:	6033      	str	r3, [r6, #0]
 8004bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bb4:	4607      	mov	r7, r0
 8004bb6:	460c      	mov	r4, r1
 8004bb8:	b10a      	cbz	r2, 8004bbe <_printf_common+0x26>
 8004bba:	3301      	adds	r3, #1
 8004bbc:	6033      	str	r3, [r6, #0]
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	0699      	lsls	r1, r3, #26
 8004bc2:	bf42      	ittt	mi
 8004bc4:	6833      	ldrmi	r3, [r6, #0]
 8004bc6:	3302      	addmi	r3, #2
 8004bc8:	6033      	strmi	r3, [r6, #0]
 8004bca:	6825      	ldr	r5, [r4, #0]
 8004bcc:	f015 0506 	ands.w	r5, r5, #6
 8004bd0:	d106      	bne.n	8004be0 <_printf_common+0x48>
 8004bd2:	f104 0a19 	add.w	sl, r4, #25
 8004bd6:	68e3      	ldr	r3, [r4, #12]
 8004bd8:	6832      	ldr	r2, [r6, #0]
 8004bda:	1a9b      	subs	r3, r3, r2
 8004bdc:	42ab      	cmp	r3, r5
 8004bde:	dc26      	bgt.n	8004c2e <_printf_common+0x96>
 8004be0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004be4:	1e13      	subs	r3, r2, #0
 8004be6:	6822      	ldr	r2, [r4, #0]
 8004be8:	bf18      	it	ne
 8004bea:	2301      	movne	r3, #1
 8004bec:	0692      	lsls	r2, r2, #26
 8004bee:	d42b      	bmi.n	8004c48 <_printf_common+0xb0>
 8004bf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	47c0      	blx	r8
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d01e      	beq.n	8004c3c <_printf_common+0xa4>
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	68e5      	ldr	r5, [r4, #12]
 8004c02:	6832      	ldr	r2, [r6, #0]
 8004c04:	f003 0306 	and.w	r3, r3, #6
 8004c08:	2b04      	cmp	r3, #4
 8004c0a:	bf08      	it	eq
 8004c0c:	1aad      	subeq	r5, r5, r2
 8004c0e:	68a3      	ldr	r3, [r4, #8]
 8004c10:	6922      	ldr	r2, [r4, #16]
 8004c12:	bf0c      	ite	eq
 8004c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c18:	2500      	movne	r5, #0
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	bfc4      	itt	gt
 8004c1e:	1a9b      	subgt	r3, r3, r2
 8004c20:	18ed      	addgt	r5, r5, r3
 8004c22:	2600      	movs	r6, #0
 8004c24:	341a      	adds	r4, #26
 8004c26:	42b5      	cmp	r5, r6
 8004c28:	d11a      	bne.n	8004c60 <_printf_common+0xc8>
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	e008      	b.n	8004c40 <_printf_common+0xa8>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	4652      	mov	r2, sl
 8004c32:	4649      	mov	r1, r9
 8004c34:	4638      	mov	r0, r7
 8004c36:	47c0      	blx	r8
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d103      	bne.n	8004c44 <_printf_common+0xac>
 8004c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c44:	3501      	adds	r5, #1
 8004c46:	e7c6      	b.n	8004bd6 <_printf_common+0x3e>
 8004c48:	18e1      	adds	r1, r4, r3
 8004c4a:	1c5a      	adds	r2, r3, #1
 8004c4c:	2030      	movs	r0, #48	; 0x30
 8004c4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c52:	4422      	add	r2, r4
 8004c54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c5c:	3302      	adds	r3, #2
 8004c5e:	e7c7      	b.n	8004bf0 <_printf_common+0x58>
 8004c60:	2301      	movs	r3, #1
 8004c62:	4622      	mov	r2, r4
 8004c64:	4649      	mov	r1, r9
 8004c66:	4638      	mov	r0, r7
 8004c68:	47c0      	blx	r8
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	d0e6      	beq.n	8004c3c <_printf_common+0xa4>
 8004c6e:	3601      	adds	r6, #1
 8004c70:	e7d9      	b.n	8004c26 <_printf_common+0x8e>
	...

08004c74 <_printf_i>:
 8004c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c78:	460c      	mov	r4, r1
 8004c7a:	4691      	mov	r9, r2
 8004c7c:	7e27      	ldrb	r7, [r4, #24]
 8004c7e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c80:	2f78      	cmp	r7, #120	; 0x78
 8004c82:	4680      	mov	r8, r0
 8004c84:	469a      	mov	sl, r3
 8004c86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c8a:	d807      	bhi.n	8004c9c <_printf_i+0x28>
 8004c8c:	2f62      	cmp	r7, #98	; 0x62
 8004c8e:	d80a      	bhi.n	8004ca6 <_printf_i+0x32>
 8004c90:	2f00      	cmp	r7, #0
 8004c92:	f000 80d8 	beq.w	8004e46 <_printf_i+0x1d2>
 8004c96:	2f58      	cmp	r7, #88	; 0x58
 8004c98:	f000 80a3 	beq.w	8004de2 <_printf_i+0x16e>
 8004c9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ca0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ca4:	e03a      	b.n	8004d1c <_printf_i+0xa8>
 8004ca6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004caa:	2b15      	cmp	r3, #21
 8004cac:	d8f6      	bhi.n	8004c9c <_printf_i+0x28>
 8004cae:	a001      	add	r0, pc, #4	; (adr r0, 8004cb4 <_printf_i+0x40>)
 8004cb0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004cb4:	08004d0d 	.word	0x08004d0d
 8004cb8:	08004d21 	.word	0x08004d21
 8004cbc:	08004c9d 	.word	0x08004c9d
 8004cc0:	08004c9d 	.word	0x08004c9d
 8004cc4:	08004c9d 	.word	0x08004c9d
 8004cc8:	08004c9d 	.word	0x08004c9d
 8004ccc:	08004d21 	.word	0x08004d21
 8004cd0:	08004c9d 	.word	0x08004c9d
 8004cd4:	08004c9d 	.word	0x08004c9d
 8004cd8:	08004c9d 	.word	0x08004c9d
 8004cdc:	08004c9d 	.word	0x08004c9d
 8004ce0:	08004e2d 	.word	0x08004e2d
 8004ce4:	08004d51 	.word	0x08004d51
 8004ce8:	08004e0f 	.word	0x08004e0f
 8004cec:	08004c9d 	.word	0x08004c9d
 8004cf0:	08004c9d 	.word	0x08004c9d
 8004cf4:	08004e4f 	.word	0x08004e4f
 8004cf8:	08004c9d 	.word	0x08004c9d
 8004cfc:	08004d51 	.word	0x08004d51
 8004d00:	08004c9d 	.word	0x08004c9d
 8004d04:	08004c9d 	.word	0x08004c9d
 8004d08:	08004e17 	.word	0x08004e17
 8004d0c:	680b      	ldr	r3, [r1, #0]
 8004d0e:	1d1a      	adds	r2, r3, #4
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	600a      	str	r2, [r1, #0]
 8004d14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0a3      	b.n	8004e68 <_printf_i+0x1f4>
 8004d20:	6825      	ldr	r5, [r4, #0]
 8004d22:	6808      	ldr	r0, [r1, #0]
 8004d24:	062e      	lsls	r6, r5, #24
 8004d26:	f100 0304 	add.w	r3, r0, #4
 8004d2a:	d50a      	bpl.n	8004d42 <_printf_i+0xce>
 8004d2c:	6805      	ldr	r5, [r0, #0]
 8004d2e:	600b      	str	r3, [r1, #0]
 8004d30:	2d00      	cmp	r5, #0
 8004d32:	da03      	bge.n	8004d3c <_printf_i+0xc8>
 8004d34:	232d      	movs	r3, #45	; 0x2d
 8004d36:	426d      	negs	r5, r5
 8004d38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d3c:	485e      	ldr	r0, [pc, #376]	; (8004eb8 <_printf_i+0x244>)
 8004d3e:	230a      	movs	r3, #10
 8004d40:	e019      	b.n	8004d76 <_printf_i+0x102>
 8004d42:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d46:	6805      	ldr	r5, [r0, #0]
 8004d48:	600b      	str	r3, [r1, #0]
 8004d4a:	bf18      	it	ne
 8004d4c:	b22d      	sxthne	r5, r5
 8004d4e:	e7ef      	b.n	8004d30 <_printf_i+0xbc>
 8004d50:	680b      	ldr	r3, [r1, #0]
 8004d52:	6825      	ldr	r5, [r4, #0]
 8004d54:	1d18      	adds	r0, r3, #4
 8004d56:	6008      	str	r0, [r1, #0]
 8004d58:	0628      	lsls	r0, r5, #24
 8004d5a:	d501      	bpl.n	8004d60 <_printf_i+0xec>
 8004d5c:	681d      	ldr	r5, [r3, #0]
 8004d5e:	e002      	b.n	8004d66 <_printf_i+0xf2>
 8004d60:	0669      	lsls	r1, r5, #25
 8004d62:	d5fb      	bpl.n	8004d5c <_printf_i+0xe8>
 8004d64:	881d      	ldrh	r5, [r3, #0]
 8004d66:	4854      	ldr	r0, [pc, #336]	; (8004eb8 <_printf_i+0x244>)
 8004d68:	2f6f      	cmp	r7, #111	; 0x6f
 8004d6a:	bf0c      	ite	eq
 8004d6c:	2308      	moveq	r3, #8
 8004d6e:	230a      	movne	r3, #10
 8004d70:	2100      	movs	r1, #0
 8004d72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d76:	6866      	ldr	r6, [r4, #4]
 8004d78:	60a6      	str	r6, [r4, #8]
 8004d7a:	2e00      	cmp	r6, #0
 8004d7c:	bfa2      	ittt	ge
 8004d7e:	6821      	ldrge	r1, [r4, #0]
 8004d80:	f021 0104 	bicge.w	r1, r1, #4
 8004d84:	6021      	strge	r1, [r4, #0]
 8004d86:	b90d      	cbnz	r5, 8004d8c <_printf_i+0x118>
 8004d88:	2e00      	cmp	r6, #0
 8004d8a:	d04d      	beq.n	8004e28 <_printf_i+0x1b4>
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d92:	fb03 5711 	mls	r7, r3, r1, r5
 8004d96:	5dc7      	ldrb	r7, [r0, r7]
 8004d98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d9c:	462f      	mov	r7, r5
 8004d9e:	42bb      	cmp	r3, r7
 8004da0:	460d      	mov	r5, r1
 8004da2:	d9f4      	bls.n	8004d8e <_printf_i+0x11a>
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d10b      	bne.n	8004dc0 <_printf_i+0x14c>
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	07df      	lsls	r7, r3, #31
 8004dac:	d508      	bpl.n	8004dc0 <_printf_i+0x14c>
 8004dae:	6923      	ldr	r3, [r4, #16]
 8004db0:	6861      	ldr	r1, [r4, #4]
 8004db2:	4299      	cmp	r1, r3
 8004db4:	bfde      	ittt	le
 8004db6:	2330      	movle	r3, #48	; 0x30
 8004db8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dc0:	1b92      	subs	r2, r2, r6
 8004dc2:	6122      	str	r2, [r4, #16]
 8004dc4:	f8cd a000 	str.w	sl, [sp]
 8004dc8:	464b      	mov	r3, r9
 8004dca:	aa03      	add	r2, sp, #12
 8004dcc:	4621      	mov	r1, r4
 8004dce:	4640      	mov	r0, r8
 8004dd0:	f7ff fee2 	bl	8004b98 <_printf_common>
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d14c      	bne.n	8004e72 <_printf_i+0x1fe>
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	b004      	add	sp, #16
 8004dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de2:	4835      	ldr	r0, [pc, #212]	; (8004eb8 <_printf_i+0x244>)
 8004de4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	680e      	ldr	r6, [r1, #0]
 8004dec:	061f      	lsls	r7, r3, #24
 8004dee:	f856 5b04 	ldr.w	r5, [r6], #4
 8004df2:	600e      	str	r6, [r1, #0]
 8004df4:	d514      	bpl.n	8004e20 <_printf_i+0x1ac>
 8004df6:	07d9      	lsls	r1, r3, #31
 8004df8:	bf44      	itt	mi
 8004dfa:	f043 0320 	orrmi.w	r3, r3, #32
 8004dfe:	6023      	strmi	r3, [r4, #0]
 8004e00:	b91d      	cbnz	r5, 8004e0a <_printf_i+0x196>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	f023 0320 	bic.w	r3, r3, #32
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	2310      	movs	r3, #16
 8004e0c:	e7b0      	b.n	8004d70 <_printf_i+0xfc>
 8004e0e:	6823      	ldr	r3, [r4, #0]
 8004e10:	f043 0320 	orr.w	r3, r3, #32
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	2378      	movs	r3, #120	; 0x78
 8004e18:	4828      	ldr	r0, [pc, #160]	; (8004ebc <_printf_i+0x248>)
 8004e1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e1e:	e7e3      	b.n	8004de8 <_printf_i+0x174>
 8004e20:	065e      	lsls	r6, r3, #25
 8004e22:	bf48      	it	mi
 8004e24:	b2ad      	uxthmi	r5, r5
 8004e26:	e7e6      	b.n	8004df6 <_printf_i+0x182>
 8004e28:	4616      	mov	r6, r2
 8004e2a:	e7bb      	b.n	8004da4 <_printf_i+0x130>
 8004e2c:	680b      	ldr	r3, [r1, #0]
 8004e2e:	6826      	ldr	r6, [r4, #0]
 8004e30:	6960      	ldr	r0, [r4, #20]
 8004e32:	1d1d      	adds	r5, r3, #4
 8004e34:	600d      	str	r5, [r1, #0]
 8004e36:	0635      	lsls	r5, r6, #24
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	d501      	bpl.n	8004e40 <_printf_i+0x1cc>
 8004e3c:	6018      	str	r0, [r3, #0]
 8004e3e:	e002      	b.n	8004e46 <_printf_i+0x1d2>
 8004e40:	0671      	lsls	r1, r6, #25
 8004e42:	d5fb      	bpl.n	8004e3c <_printf_i+0x1c8>
 8004e44:	8018      	strh	r0, [r3, #0]
 8004e46:	2300      	movs	r3, #0
 8004e48:	6123      	str	r3, [r4, #16]
 8004e4a:	4616      	mov	r6, r2
 8004e4c:	e7ba      	b.n	8004dc4 <_printf_i+0x150>
 8004e4e:	680b      	ldr	r3, [r1, #0]
 8004e50:	1d1a      	adds	r2, r3, #4
 8004e52:	600a      	str	r2, [r1, #0]
 8004e54:	681e      	ldr	r6, [r3, #0]
 8004e56:	6862      	ldr	r2, [r4, #4]
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	f7fb f9b8 	bl	80001d0 <memchr>
 8004e60:	b108      	cbz	r0, 8004e66 <_printf_i+0x1f2>
 8004e62:	1b80      	subs	r0, r0, r6
 8004e64:	6060      	str	r0, [r4, #4]
 8004e66:	6863      	ldr	r3, [r4, #4]
 8004e68:	6123      	str	r3, [r4, #16]
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e70:	e7a8      	b.n	8004dc4 <_printf_i+0x150>
 8004e72:	6923      	ldr	r3, [r4, #16]
 8004e74:	4632      	mov	r2, r6
 8004e76:	4649      	mov	r1, r9
 8004e78:	4640      	mov	r0, r8
 8004e7a:	47d0      	blx	sl
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d0ab      	beq.n	8004dd8 <_printf_i+0x164>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	079b      	lsls	r3, r3, #30
 8004e84:	d413      	bmi.n	8004eae <_printf_i+0x23a>
 8004e86:	68e0      	ldr	r0, [r4, #12]
 8004e88:	9b03      	ldr	r3, [sp, #12]
 8004e8a:	4298      	cmp	r0, r3
 8004e8c:	bfb8      	it	lt
 8004e8e:	4618      	movlt	r0, r3
 8004e90:	e7a4      	b.n	8004ddc <_printf_i+0x168>
 8004e92:	2301      	movs	r3, #1
 8004e94:	4632      	mov	r2, r6
 8004e96:	4649      	mov	r1, r9
 8004e98:	4640      	mov	r0, r8
 8004e9a:	47d0      	blx	sl
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	d09b      	beq.n	8004dd8 <_printf_i+0x164>
 8004ea0:	3501      	adds	r5, #1
 8004ea2:	68e3      	ldr	r3, [r4, #12]
 8004ea4:	9903      	ldr	r1, [sp, #12]
 8004ea6:	1a5b      	subs	r3, r3, r1
 8004ea8:	42ab      	cmp	r3, r5
 8004eaa:	dcf2      	bgt.n	8004e92 <_printf_i+0x21e>
 8004eac:	e7eb      	b.n	8004e86 <_printf_i+0x212>
 8004eae:	2500      	movs	r5, #0
 8004eb0:	f104 0619 	add.w	r6, r4, #25
 8004eb4:	e7f5      	b.n	8004ea2 <_printf_i+0x22e>
 8004eb6:	bf00      	nop
 8004eb8:	080057a3 	.word	0x080057a3
 8004ebc:	080057b4 	.word	0x080057b4

08004ec0 <_sbrk_r>:
 8004ec0:	b538      	push	{r3, r4, r5, lr}
 8004ec2:	4d06      	ldr	r5, [pc, #24]	; (8004edc <_sbrk_r+0x1c>)
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	4608      	mov	r0, r1
 8004eca:	602b      	str	r3, [r5, #0]
 8004ecc:	f7fd f8d8 	bl	8002080 <_sbrk>
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d102      	bne.n	8004eda <_sbrk_r+0x1a>
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	b103      	cbz	r3, 8004eda <_sbrk_r+0x1a>
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	bd38      	pop	{r3, r4, r5, pc}
 8004edc:	200011d4 	.word	0x200011d4

08004ee0 <__swbuf_r>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	460e      	mov	r6, r1
 8004ee4:	4614      	mov	r4, r2
 8004ee6:	4605      	mov	r5, r0
 8004ee8:	b118      	cbz	r0, 8004ef2 <__swbuf_r+0x12>
 8004eea:	6983      	ldr	r3, [r0, #24]
 8004eec:	b90b      	cbnz	r3, 8004ef2 <__swbuf_r+0x12>
 8004eee:	f000 f9d9 	bl	80052a4 <__sinit>
 8004ef2:	4b21      	ldr	r3, [pc, #132]	; (8004f78 <__swbuf_r+0x98>)
 8004ef4:	429c      	cmp	r4, r3
 8004ef6:	d12b      	bne.n	8004f50 <__swbuf_r+0x70>
 8004ef8:	686c      	ldr	r4, [r5, #4]
 8004efa:	69a3      	ldr	r3, [r4, #24]
 8004efc:	60a3      	str	r3, [r4, #8]
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	071a      	lsls	r2, r3, #28
 8004f02:	d52f      	bpl.n	8004f64 <__swbuf_r+0x84>
 8004f04:	6923      	ldr	r3, [r4, #16]
 8004f06:	b36b      	cbz	r3, 8004f64 <__swbuf_r+0x84>
 8004f08:	6923      	ldr	r3, [r4, #16]
 8004f0a:	6820      	ldr	r0, [r4, #0]
 8004f0c:	1ac0      	subs	r0, r0, r3
 8004f0e:	6963      	ldr	r3, [r4, #20]
 8004f10:	b2f6      	uxtb	r6, r6
 8004f12:	4283      	cmp	r3, r0
 8004f14:	4637      	mov	r7, r6
 8004f16:	dc04      	bgt.n	8004f22 <__swbuf_r+0x42>
 8004f18:	4621      	mov	r1, r4
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	f000 f92e 	bl	800517c <_fflush_r>
 8004f20:	bb30      	cbnz	r0, 8004f70 <__swbuf_r+0x90>
 8004f22:	68a3      	ldr	r3, [r4, #8]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	60a3      	str	r3, [r4, #8]
 8004f28:	6823      	ldr	r3, [r4, #0]
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	6022      	str	r2, [r4, #0]
 8004f2e:	701e      	strb	r6, [r3, #0]
 8004f30:	6963      	ldr	r3, [r4, #20]
 8004f32:	3001      	adds	r0, #1
 8004f34:	4283      	cmp	r3, r0
 8004f36:	d004      	beq.n	8004f42 <__swbuf_r+0x62>
 8004f38:	89a3      	ldrh	r3, [r4, #12]
 8004f3a:	07db      	lsls	r3, r3, #31
 8004f3c:	d506      	bpl.n	8004f4c <__swbuf_r+0x6c>
 8004f3e:	2e0a      	cmp	r6, #10
 8004f40:	d104      	bne.n	8004f4c <__swbuf_r+0x6c>
 8004f42:	4621      	mov	r1, r4
 8004f44:	4628      	mov	r0, r5
 8004f46:	f000 f919 	bl	800517c <_fflush_r>
 8004f4a:	b988      	cbnz	r0, 8004f70 <__swbuf_r+0x90>
 8004f4c:	4638      	mov	r0, r7
 8004f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f50:	4b0a      	ldr	r3, [pc, #40]	; (8004f7c <__swbuf_r+0x9c>)
 8004f52:	429c      	cmp	r4, r3
 8004f54:	d101      	bne.n	8004f5a <__swbuf_r+0x7a>
 8004f56:	68ac      	ldr	r4, [r5, #8]
 8004f58:	e7cf      	b.n	8004efa <__swbuf_r+0x1a>
 8004f5a:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <__swbuf_r+0xa0>)
 8004f5c:	429c      	cmp	r4, r3
 8004f5e:	bf08      	it	eq
 8004f60:	68ec      	ldreq	r4, [r5, #12]
 8004f62:	e7ca      	b.n	8004efa <__swbuf_r+0x1a>
 8004f64:	4621      	mov	r1, r4
 8004f66:	4628      	mov	r0, r5
 8004f68:	f000 f80c 	bl	8004f84 <__swsetup_r>
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	d0cb      	beq.n	8004f08 <__swbuf_r+0x28>
 8004f70:	f04f 37ff 	mov.w	r7, #4294967295
 8004f74:	e7ea      	b.n	8004f4c <__swbuf_r+0x6c>
 8004f76:	bf00      	nop
 8004f78:	080057e8 	.word	0x080057e8
 8004f7c:	08005808 	.word	0x08005808
 8004f80:	080057c8 	.word	0x080057c8

08004f84 <__swsetup_r>:
 8004f84:	4b32      	ldr	r3, [pc, #200]	; (8005050 <__swsetup_r+0xcc>)
 8004f86:	b570      	push	{r4, r5, r6, lr}
 8004f88:	681d      	ldr	r5, [r3, #0]
 8004f8a:	4606      	mov	r6, r0
 8004f8c:	460c      	mov	r4, r1
 8004f8e:	b125      	cbz	r5, 8004f9a <__swsetup_r+0x16>
 8004f90:	69ab      	ldr	r3, [r5, #24]
 8004f92:	b913      	cbnz	r3, 8004f9a <__swsetup_r+0x16>
 8004f94:	4628      	mov	r0, r5
 8004f96:	f000 f985 	bl	80052a4 <__sinit>
 8004f9a:	4b2e      	ldr	r3, [pc, #184]	; (8005054 <__swsetup_r+0xd0>)
 8004f9c:	429c      	cmp	r4, r3
 8004f9e:	d10f      	bne.n	8004fc0 <__swsetup_r+0x3c>
 8004fa0:	686c      	ldr	r4, [r5, #4]
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004fa8:	0719      	lsls	r1, r3, #28
 8004faa:	d42c      	bmi.n	8005006 <__swsetup_r+0x82>
 8004fac:	06dd      	lsls	r5, r3, #27
 8004fae:	d411      	bmi.n	8004fd4 <__swsetup_r+0x50>
 8004fb0:	2309      	movs	r3, #9
 8004fb2:	6033      	str	r3, [r6, #0]
 8004fb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004fb8:	81a3      	strh	r3, [r4, #12]
 8004fba:	f04f 30ff 	mov.w	r0, #4294967295
 8004fbe:	e03e      	b.n	800503e <__swsetup_r+0xba>
 8004fc0:	4b25      	ldr	r3, [pc, #148]	; (8005058 <__swsetup_r+0xd4>)
 8004fc2:	429c      	cmp	r4, r3
 8004fc4:	d101      	bne.n	8004fca <__swsetup_r+0x46>
 8004fc6:	68ac      	ldr	r4, [r5, #8]
 8004fc8:	e7eb      	b.n	8004fa2 <__swsetup_r+0x1e>
 8004fca:	4b24      	ldr	r3, [pc, #144]	; (800505c <__swsetup_r+0xd8>)
 8004fcc:	429c      	cmp	r4, r3
 8004fce:	bf08      	it	eq
 8004fd0:	68ec      	ldreq	r4, [r5, #12]
 8004fd2:	e7e6      	b.n	8004fa2 <__swsetup_r+0x1e>
 8004fd4:	0758      	lsls	r0, r3, #29
 8004fd6:	d512      	bpl.n	8004ffe <__swsetup_r+0x7a>
 8004fd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004fda:	b141      	cbz	r1, 8004fee <__swsetup_r+0x6a>
 8004fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	d002      	beq.n	8004fea <__swsetup_r+0x66>
 8004fe4:	4630      	mov	r0, r6
 8004fe6:	f7ff fbd3 	bl	8004790 <_free_r>
 8004fea:	2300      	movs	r3, #0
 8004fec:	6363      	str	r3, [r4, #52]	; 0x34
 8004fee:	89a3      	ldrh	r3, [r4, #12]
 8004ff0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ff4:	81a3      	strh	r3, [r4, #12]
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	6063      	str	r3, [r4, #4]
 8004ffa:	6923      	ldr	r3, [r4, #16]
 8004ffc:	6023      	str	r3, [r4, #0]
 8004ffe:	89a3      	ldrh	r3, [r4, #12]
 8005000:	f043 0308 	orr.w	r3, r3, #8
 8005004:	81a3      	strh	r3, [r4, #12]
 8005006:	6923      	ldr	r3, [r4, #16]
 8005008:	b94b      	cbnz	r3, 800501e <__swsetup_r+0x9a>
 800500a:	89a3      	ldrh	r3, [r4, #12]
 800500c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005014:	d003      	beq.n	800501e <__swsetup_r+0x9a>
 8005016:	4621      	mov	r1, r4
 8005018:	4630      	mov	r0, r6
 800501a:	f000 fa07 	bl	800542c <__smakebuf_r>
 800501e:	89a0      	ldrh	r0, [r4, #12]
 8005020:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005024:	f010 0301 	ands.w	r3, r0, #1
 8005028:	d00a      	beq.n	8005040 <__swsetup_r+0xbc>
 800502a:	2300      	movs	r3, #0
 800502c:	60a3      	str	r3, [r4, #8]
 800502e:	6963      	ldr	r3, [r4, #20]
 8005030:	425b      	negs	r3, r3
 8005032:	61a3      	str	r3, [r4, #24]
 8005034:	6923      	ldr	r3, [r4, #16]
 8005036:	b943      	cbnz	r3, 800504a <__swsetup_r+0xc6>
 8005038:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800503c:	d1ba      	bne.n	8004fb4 <__swsetup_r+0x30>
 800503e:	bd70      	pop	{r4, r5, r6, pc}
 8005040:	0781      	lsls	r1, r0, #30
 8005042:	bf58      	it	pl
 8005044:	6963      	ldrpl	r3, [r4, #20]
 8005046:	60a3      	str	r3, [r4, #8]
 8005048:	e7f4      	b.n	8005034 <__swsetup_r+0xb0>
 800504a:	2000      	movs	r0, #0
 800504c:	e7f7      	b.n	800503e <__swsetup_r+0xba>
 800504e:	bf00      	nop
 8005050:	20000018 	.word	0x20000018
 8005054:	080057e8 	.word	0x080057e8
 8005058:	08005808 	.word	0x08005808
 800505c:	080057c8 	.word	0x080057c8

08005060 <abort>:
 8005060:	b508      	push	{r3, lr}
 8005062:	2006      	movs	r0, #6
 8005064:	f000 fa56 	bl	8005514 <raise>
 8005068:	2001      	movs	r0, #1
 800506a:	f7fc ff91 	bl	8001f90 <_exit>
	...

08005070 <__sflush_r>:
 8005070:	898a      	ldrh	r2, [r1, #12]
 8005072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005076:	4605      	mov	r5, r0
 8005078:	0710      	lsls	r0, r2, #28
 800507a:	460c      	mov	r4, r1
 800507c:	d458      	bmi.n	8005130 <__sflush_r+0xc0>
 800507e:	684b      	ldr	r3, [r1, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	dc05      	bgt.n	8005090 <__sflush_r+0x20>
 8005084:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	dc02      	bgt.n	8005090 <__sflush_r+0x20>
 800508a:	2000      	movs	r0, #0
 800508c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005092:	2e00      	cmp	r6, #0
 8005094:	d0f9      	beq.n	800508a <__sflush_r+0x1a>
 8005096:	2300      	movs	r3, #0
 8005098:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800509c:	682f      	ldr	r7, [r5, #0]
 800509e:	602b      	str	r3, [r5, #0]
 80050a0:	d032      	beq.n	8005108 <__sflush_r+0x98>
 80050a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80050a4:	89a3      	ldrh	r3, [r4, #12]
 80050a6:	075a      	lsls	r2, r3, #29
 80050a8:	d505      	bpl.n	80050b6 <__sflush_r+0x46>
 80050aa:	6863      	ldr	r3, [r4, #4]
 80050ac:	1ac0      	subs	r0, r0, r3
 80050ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80050b0:	b10b      	cbz	r3, 80050b6 <__sflush_r+0x46>
 80050b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050b4:	1ac0      	subs	r0, r0, r3
 80050b6:	2300      	movs	r3, #0
 80050b8:	4602      	mov	r2, r0
 80050ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80050bc:	6a21      	ldr	r1, [r4, #32]
 80050be:	4628      	mov	r0, r5
 80050c0:	47b0      	blx	r6
 80050c2:	1c43      	adds	r3, r0, #1
 80050c4:	89a3      	ldrh	r3, [r4, #12]
 80050c6:	d106      	bne.n	80050d6 <__sflush_r+0x66>
 80050c8:	6829      	ldr	r1, [r5, #0]
 80050ca:	291d      	cmp	r1, #29
 80050cc:	d82c      	bhi.n	8005128 <__sflush_r+0xb8>
 80050ce:	4a2a      	ldr	r2, [pc, #168]	; (8005178 <__sflush_r+0x108>)
 80050d0:	40ca      	lsrs	r2, r1
 80050d2:	07d6      	lsls	r6, r2, #31
 80050d4:	d528      	bpl.n	8005128 <__sflush_r+0xb8>
 80050d6:	2200      	movs	r2, #0
 80050d8:	6062      	str	r2, [r4, #4]
 80050da:	04d9      	lsls	r1, r3, #19
 80050dc:	6922      	ldr	r2, [r4, #16]
 80050de:	6022      	str	r2, [r4, #0]
 80050e0:	d504      	bpl.n	80050ec <__sflush_r+0x7c>
 80050e2:	1c42      	adds	r2, r0, #1
 80050e4:	d101      	bne.n	80050ea <__sflush_r+0x7a>
 80050e6:	682b      	ldr	r3, [r5, #0]
 80050e8:	b903      	cbnz	r3, 80050ec <__sflush_r+0x7c>
 80050ea:	6560      	str	r0, [r4, #84]	; 0x54
 80050ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050ee:	602f      	str	r7, [r5, #0]
 80050f0:	2900      	cmp	r1, #0
 80050f2:	d0ca      	beq.n	800508a <__sflush_r+0x1a>
 80050f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050f8:	4299      	cmp	r1, r3
 80050fa:	d002      	beq.n	8005102 <__sflush_r+0x92>
 80050fc:	4628      	mov	r0, r5
 80050fe:	f7ff fb47 	bl	8004790 <_free_r>
 8005102:	2000      	movs	r0, #0
 8005104:	6360      	str	r0, [r4, #52]	; 0x34
 8005106:	e7c1      	b.n	800508c <__sflush_r+0x1c>
 8005108:	6a21      	ldr	r1, [r4, #32]
 800510a:	2301      	movs	r3, #1
 800510c:	4628      	mov	r0, r5
 800510e:	47b0      	blx	r6
 8005110:	1c41      	adds	r1, r0, #1
 8005112:	d1c7      	bne.n	80050a4 <__sflush_r+0x34>
 8005114:	682b      	ldr	r3, [r5, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d0c4      	beq.n	80050a4 <__sflush_r+0x34>
 800511a:	2b1d      	cmp	r3, #29
 800511c:	d001      	beq.n	8005122 <__sflush_r+0xb2>
 800511e:	2b16      	cmp	r3, #22
 8005120:	d101      	bne.n	8005126 <__sflush_r+0xb6>
 8005122:	602f      	str	r7, [r5, #0]
 8005124:	e7b1      	b.n	800508a <__sflush_r+0x1a>
 8005126:	89a3      	ldrh	r3, [r4, #12]
 8005128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800512c:	81a3      	strh	r3, [r4, #12]
 800512e:	e7ad      	b.n	800508c <__sflush_r+0x1c>
 8005130:	690f      	ldr	r7, [r1, #16]
 8005132:	2f00      	cmp	r7, #0
 8005134:	d0a9      	beq.n	800508a <__sflush_r+0x1a>
 8005136:	0793      	lsls	r3, r2, #30
 8005138:	680e      	ldr	r6, [r1, #0]
 800513a:	bf08      	it	eq
 800513c:	694b      	ldreq	r3, [r1, #20]
 800513e:	600f      	str	r7, [r1, #0]
 8005140:	bf18      	it	ne
 8005142:	2300      	movne	r3, #0
 8005144:	eba6 0807 	sub.w	r8, r6, r7
 8005148:	608b      	str	r3, [r1, #8]
 800514a:	f1b8 0f00 	cmp.w	r8, #0
 800514e:	dd9c      	ble.n	800508a <__sflush_r+0x1a>
 8005150:	6a21      	ldr	r1, [r4, #32]
 8005152:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005154:	4643      	mov	r3, r8
 8005156:	463a      	mov	r2, r7
 8005158:	4628      	mov	r0, r5
 800515a:	47b0      	blx	r6
 800515c:	2800      	cmp	r0, #0
 800515e:	dc06      	bgt.n	800516e <__sflush_r+0xfe>
 8005160:	89a3      	ldrh	r3, [r4, #12]
 8005162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005166:	81a3      	strh	r3, [r4, #12]
 8005168:	f04f 30ff 	mov.w	r0, #4294967295
 800516c:	e78e      	b.n	800508c <__sflush_r+0x1c>
 800516e:	4407      	add	r7, r0
 8005170:	eba8 0800 	sub.w	r8, r8, r0
 8005174:	e7e9      	b.n	800514a <__sflush_r+0xda>
 8005176:	bf00      	nop
 8005178:	20400001 	.word	0x20400001

0800517c <_fflush_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	690b      	ldr	r3, [r1, #16]
 8005180:	4605      	mov	r5, r0
 8005182:	460c      	mov	r4, r1
 8005184:	b913      	cbnz	r3, 800518c <_fflush_r+0x10>
 8005186:	2500      	movs	r5, #0
 8005188:	4628      	mov	r0, r5
 800518a:	bd38      	pop	{r3, r4, r5, pc}
 800518c:	b118      	cbz	r0, 8005196 <_fflush_r+0x1a>
 800518e:	6983      	ldr	r3, [r0, #24]
 8005190:	b90b      	cbnz	r3, 8005196 <_fflush_r+0x1a>
 8005192:	f000 f887 	bl	80052a4 <__sinit>
 8005196:	4b14      	ldr	r3, [pc, #80]	; (80051e8 <_fflush_r+0x6c>)
 8005198:	429c      	cmp	r4, r3
 800519a:	d11b      	bne.n	80051d4 <_fflush_r+0x58>
 800519c:	686c      	ldr	r4, [r5, #4]
 800519e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ef      	beq.n	8005186 <_fflush_r+0xa>
 80051a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80051a8:	07d0      	lsls	r0, r2, #31
 80051aa:	d404      	bmi.n	80051b6 <_fflush_r+0x3a>
 80051ac:	0599      	lsls	r1, r3, #22
 80051ae:	d402      	bmi.n	80051b6 <_fflush_r+0x3a>
 80051b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051b2:	f000 f915 	bl	80053e0 <__retarget_lock_acquire_recursive>
 80051b6:	4628      	mov	r0, r5
 80051b8:	4621      	mov	r1, r4
 80051ba:	f7ff ff59 	bl	8005070 <__sflush_r>
 80051be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051c0:	07da      	lsls	r2, r3, #31
 80051c2:	4605      	mov	r5, r0
 80051c4:	d4e0      	bmi.n	8005188 <_fflush_r+0xc>
 80051c6:	89a3      	ldrh	r3, [r4, #12]
 80051c8:	059b      	lsls	r3, r3, #22
 80051ca:	d4dd      	bmi.n	8005188 <_fflush_r+0xc>
 80051cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051ce:	f000 f908 	bl	80053e2 <__retarget_lock_release_recursive>
 80051d2:	e7d9      	b.n	8005188 <_fflush_r+0xc>
 80051d4:	4b05      	ldr	r3, [pc, #20]	; (80051ec <_fflush_r+0x70>)
 80051d6:	429c      	cmp	r4, r3
 80051d8:	d101      	bne.n	80051de <_fflush_r+0x62>
 80051da:	68ac      	ldr	r4, [r5, #8]
 80051dc:	e7df      	b.n	800519e <_fflush_r+0x22>
 80051de:	4b04      	ldr	r3, [pc, #16]	; (80051f0 <_fflush_r+0x74>)
 80051e0:	429c      	cmp	r4, r3
 80051e2:	bf08      	it	eq
 80051e4:	68ec      	ldreq	r4, [r5, #12]
 80051e6:	e7da      	b.n	800519e <_fflush_r+0x22>
 80051e8:	080057e8 	.word	0x080057e8
 80051ec:	08005808 	.word	0x08005808
 80051f0:	080057c8 	.word	0x080057c8

080051f4 <std>:
 80051f4:	2300      	movs	r3, #0
 80051f6:	b510      	push	{r4, lr}
 80051f8:	4604      	mov	r4, r0
 80051fa:	e9c0 3300 	strd	r3, r3, [r0]
 80051fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005202:	6083      	str	r3, [r0, #8]
 8005204:	8181      	strh	r1, [r0, #12]
 8005206:	6643      	str	r3, [r0, #100]	; 0x64
 8005208:	81c2      	strh	r2, [r0, #14]
 800520a:	6183      	str	r3, [r0, #24]
 800520c:	4619      	mov	r1, r3
 800520e:	2208      	movs	r2, #8
 8005210:	305c      	adds	r0, #92	; 0x5c
 8005212:	f7ff f9e3 	bl	80045dc <memset>
 8005216:	4b05      	ldr	r3, [pc, #20]	; (800522c <std+0x38>)
 8005218:	6263      	str	r3, [r4, #36]	; 0x24
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <std+0x3c>)
 800521c:	62a3      	str	r3, [r4, #40]	; 0x28
 800521e:	4b05      	ldr	r3, [pc, #20]	; (8005234 <std+0x40>)
 8005220:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005222:	4b05      	ldr	r3, [pc, #20]	; (8005238 <std+0x44>)
 8005224:	6224      	str	r4, [r4, #32]
 8005226:	6323      	str	r3, [r4, #48]	; 0x30
 8005228:	bd10      	pop	{r4, pc}
 800522a:	bf00      	nop
 800522c:	0800554d 	.word	0x0800554d
 8005230:	0800556f 	.word	0x0800556f
 8005234:	080055a7 	.word	0x080055a7
 8005238:	080055cb 	.word	0x080055cb

0800523c <_cleanup_r>:
 800523c:	4901      	ldr	r1, [pc, #4]	; (8005244 <_cleanup_r+0x8>)
 800523e:	f000 b8af 	b.w	80053a0 <_fwalk_reent>
 8005242:	bf00      	nop
 8005244:	0800517d 	.word	0x0800517d

08005248 <__sfmoreglue>:
 8005248:	b570      	push	{r4, r5, r6, lr}
 800524a:	1e4a      	subs	r2, r1, #1
 800524c:	2568      	movs	r5, #104	; 0x68
 800524e:	4355      	muls	r5, r2
 8005250:	460e      	mov	r6, r1
 8005252:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005256:	f7ff faeb 	bl	8004830 <_malloc_r>
 800525a:	4604      	mov	r4, r0
 800525c:	b140      	cbz	r0, 8005270 <__sfmoreglue+0x28>
 800525e:	2100      	movs	r1, #0
 8005260:	e9c0 1600 	strd	r1, r6, [r0]
 8005264:	300c      	adds	r0, #12
 8005266:	60a0      	str	r0, [r4, #8]
 8005268:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800526c:	f7ff f9b6 	bl	80045dc <memset>
 8005270:	4620      	mov	r0, r4
 8005272:	bd70      	pop	{r4, r5, r6, pc}

08005274 <__sfp_lock_acquire>:
 8005274:	4801      	ldr	r0, [pc, #4]	; (800527c <__sfp_lock_acquire+0x8>)
 8005276:	f000 b8b3 	b.w	80053e0 <__retarget_lock_acquire_recursive>
 800527a:	bf00      	nop
 800527c:	200011e0 	.word	0x200011e0

08005280 <__sfp_lock_release>:
 8005280:	4801      	ldr	r0, [pc, #4]	; (8005288 <__sfp_lock_release+0x8>)
 8005282:	f000 b8ae 	b.w	80053e2 <__retarget_lock_release_recursive>
 8005286:	bf00      	nop
 8005288:	200011e0 	.word	0x200011e0

0800528c <__sinit_lock_acquire>:
 800528c:	4801      	ldr	r0, [pc, #4]	; (8005294 <__sinit_lock_acquire+0x8>)
 800528e:	f000 b8a7 	b.w	80053e0 <__retarget_lock_acquire_recursive>
 8005292:	bf00      	nop
 8005294:	200011db 	.word	0x200011db

08005298 <__sinit_lock_release>:
 8005298:	4801      	ldr	r0, [pc, #4]	; (80052a0 <__sinit_lock_release+0x8>)
 800529a:	f000 b8a2 	b.w	80053e2 <__retarget_lock_release_recursive>
 800529e:	bf00      	nop
 80052a0:	200011db 	.word	0x200011db

080052a4 <__sinit>:
 80052a4:	b510      	push	{r4, lr}
 80052a6:	4604      	mov	r4, r0
 80052a8:	f7ff fff0 	bl	800528c <__sinit_lock_acquire>
 80052ac:	69a3      	ldr	r3, [r4, #24]
 80052ae:	b11b      	cbz	r3, 80052b8 <__sinit+0x14>
 80052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b4:	f7ff bff0 	b.w	8005298 <__sinit_lock_release>
 80052b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80052bc:	6523      	str	r3, [r4, #80]	; 0x50
 80052be:	4b13      	ldr	r3, [pc, #76]	; (800530c <__sinit+0x68>)
 80052c0:	4a13      	ldr	r2, [pc, #76]	; (8005310 <__sinit+0x6c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80052c6:	42a3      	cmp	r3, r4
 80052c8:	bf04      	itt	eq
 80052ca:	2301      	moveq	r3, #1
 80052cc:	61a3      	streq	r3, [r4, #24]
 80052ce:	4620      	mov	r0, r4
 80052d0:	f000 f820 	bl	8005314 <__sfp>
 80052d4:	6060      	str	r0, [r4, #4]
 80052d6:	4620      	mov	r0, r4
 80052d8:	f000 f81c 	bl	8005314 <__sfp>
 80052dc:	60a0      	str	r0, [r4, #8]
 80052de:	4620      	mov	r0, r4
 80052e0:	f000 f818 	bl	8005314 <__sfp>
 80052e4:	2200      	movs	r2, #0
 80052e6:	60e0      	str	r0, [r4, #12]
 80052e8:	2104      	movs	r1, #4
 80052ea:	6860      	ldr	r0, [r4, #4]
 80052ec:	f7ff ff82 	bl	80051f4 <std>
 80052f0:	68a0      	ldr	r0, [r4, #8]
 80052f2:	2201      	movs	r2, #1
 80052f4:	2109      	movs	r1, #9
 80052f6:	f7ff ff7d 	bl	80051f4 <std>
 80052fa:	68e0      	ldr	r0, [r4, #12]
 80052fc:	2202      	movs	r2, #2
 80052fe:	2112      	movs	r1, #18
 8005300:	f7ff ff78 	bl	80051f4 <std>
 8005304:	2301      	movs	r3, #1
 8005306:	61a3      	str	r3, [r4, #24]
 8005308:	e7d2      	b.n	80052b0 <__sinit+0xc>
 800530a:	bf00      	nop
 800530c:	080056dc 	.word	0x080056dc
 8005310:	0800523d 	.word	0x0800523d

08005314 <__sfp>:
 8005314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005316:	4607      	mov	r7, r0
 8005318:	f7ff ffac 	bl	8005274 <__sfp_lock_acquire>
 800531c:	4b1e      	ldr	r3, [pc, #120]	; (8005398 <__sfp+0x84>)
 800531e:	681e      	ldr	r6, [r3, #0]
 8005320:	69b3      	ldr	r3, [r6, #24]
 8005322:	b913      	cbnz	r3, 800532a <__sfp+0x16>
 8005324:	4630      	mov	r0, r6
 8005326:	f7ff ffbd 	bl	80052a4 <__sinit>
 800532a:	3648      	adds	r6, #72	; 0x48
 800532c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005330:	3b01      	subs	r3, #1
 8005332:	d503      	bpl.n	800533c <__sfp+0x28>
 8005334:	6833      	ldr	r3, [r6, #0]
 8005336:	b30b      	cbz	r3, 800537c <__sfp+0x68>
 8005338:	6836      	ldr	r6, [r6, #0]
 800533a:	e7f7      	b.n	800532c <__sfp+0x18>
 800533c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005340:	b9d5      	cbnz	r5, 8005378 <__sfp+0x64>
 8005342:	4b16      	ldr	r3, [pc, #88]	; (800539c <__sfp+0x88>)
 8005344:	60e3      	str	r3, [r4, #12]
 8005346:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800534a:	6665      	str	r5, [r4, #100]	; 0x64
 800534c:	f000 f847 	bl	80053de <__retarget_lock_init_recursive>
 8005350:	f7ff ff96 	bl	8005280 <__sfp_lock_release>
 8005354:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005358:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800535c:	6025      	str	r5, [r4, #0]
 800535e:	61a5      	str	r5, [r4, #24]
 8005360:	2208      	movs	r2, #8
 8005362:	4629      	mov	r1, r5
 8005364:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005368:	f7ff f938 	bl	80045dc <memset>
 800536c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005370:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005374:	4620      	mov	r0, r4
 8005376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005378:	3468      	adds	r4, #104	; 0x68
 800537a:	e7d9      	b.n	8005330 <__sfp+0x1c>
 800537c:	2104      	movs	r1, #4
 800537e:	4638      	mov	r0, r7
 8005380:	f7ff ff62 	bl	8005248 <__sfmoreglue>
 8005384:	4604      	mov	r4, r0
 8005386:	6030      	str	r0, [r6, #0]
 8005388:	2800      	cmp	r0, #0
 800538a:	d1d5      	bne.n	8005338 <__sfp+0x24>
 800538c:	f7ff ff78 	bl	8005280 <__sfp_lock_release>
 8005390:	230c      	movs	r3, #12
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	e7ee      	b.n	8005374 <__sfp+0x60>
 8005396:	bf00      	nop
 8005398:	080056dc 	.word	0x080056dc
 800539c:	ffff0001 	.word	0xffff0001

080053a0 <_fwalk_reent>:
 80053a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053a4:	4606      	mov	r6, r0
 80053a6:	4688      	mov	r8, r1
 80053a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80053ac:	2700      	movs	r7, #0
 80053ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053b2:	f1b9 0901 	subs.w	r9, r9, #1
 80053b6:	d505      	bpl.n	80053c4 <_fwalk_reent+0x24>
 80053b8:	6824      	ldr	r4, [r4, #0]
 80053ba:	2c00      	cmp	r4, #0
 80053bc:	d1f7      	bne.n	80053ae <_fwalk_reent+0xe>
 80053be:	4638      	mov	r0, r7
 80053c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053c4:	89ab      	ldrh	r3, [r5, #12]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d907      	bls.n	80053da <_fwalk_reent+0x3a>
 80053ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053ce:	3301      	adds	r3, #1
 80053d0:	d003      	beq.n	80053da <_fwalk_reent+0x3a>
 80053d2:	4629      	mov	r1, r5
 80053d4:	4630      	mov	r0, r6
 80053d6:	47c0      	blx	r8
 80053d8:	4307      	orrs	r7, r0
 80053da:	3568      	adds	r5, #104	; 0x68
 80053dc:	e7e9      	b.n	80053b2 <_fwalk_reent+0x12>

080053de <__retarget_lock_init_recursive>:
 80053de:	4770      	bx	lr

080053e0 <__retarget_lock_acquire_recursive>:
 80053e0:	4770      	bx	lr

080053e2 <__retarget_lock_release_recursive>:
 80053e2:	4770      	bx	lr

080053e4 <__swhatbuf_r>:
 80053e4:	b570      	push	{r4, r5, r6, lr}
 80053e6:	460e      	mov	r6, r1
 80053e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ec:	2900      	cmp	r1, #0
 80053ee:	b096      	sub	sp, #88	; 0x58
 80053f0:	4614      	mov	r4, r2
 80053f2:	461d      	mov	r5, r3
 80053f4:	da07      	bge.n	8005406 <__swhatbuf_r+0x22>
 80053f6:	2300      	movs	r3, #0
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	89b3      	ldrh	r3, [r6, #12]
 80053fc:	061a      	lsls	r2, r3, #24
 80053fe:	d410      	bmi.n	8005422 <__swhatbuf_r+0x3e>
 8005400:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005404:	e00e      	b.n	8005424 <__swhatbuf_r+0x40>
 8005406:	466a      	mov	r2, sp
 8005408:	f000 f906 	bl	8005618 <_fstat_r>
 800540c:	2800      	cmp	r0, #0
 800540e:	dbf2      	blt.n	80053f6 <__swhatbuf_r+0x12>
 8005410:	9a01      	ldr	r2, [sp, #4]
 8005412:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005416:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800541a:	425a      	negs	r2, r3
 800541c:	415a      	adcs	r2, r3
 800541e:	602a      	str	r2, [r5, #0]
 8005420:	e7ee      	b.n	8005400 <__swhatbuf_r+0x1c>
 8005422:	2340      	movs	r3, #64	; 0x40
 8005424:	2000      	movs	r0, #0
 8005426:	6023      	str	r3, [r4, #0]
 8005428:	b016      	add	sp, #88	; 0x58
 800542a:	bd70      	pop	{r4, r5, r6, pc}

0800542c <__smakebuf_r>:
 800542c:	898b      	ldrh	r3, [r1, #12]
 800542e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005430:	079d      	lsls	r5, r3, #30
 8005432:	4606      	mov	r6, r0
 8005434:	460c      	mov	r4, r1
 8005436:	d507      	bpl.n	8005448 <__smakebuf_r+0x1c>
 8005438:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	6123      	str	r3, [r4, #16]
 8005440:	2301      	movs	r3, #1
 8005442:	6163      	str	r3, [r4, #20]
 8005444:	b002      	add	sp, #8
 8005446:	bd70      	pop	{r4, r5, r6, pc}
 8005448:	ab01      	add	r3, sp, #4
 800544a:	466a      	mov	r2, sp
 800544c:	f7ff ffca 	bl	80053e4 <__swhatbuf_r>
 8005450:	9900      	ldr	r1, [sp, #0]
 8005452:	4605      	mov	r5, r0
 8005454:	4630      	mov	r0, r6
 8005456:	f7ff f9eb 	bl	8004830 <_malloc_r>
 800545a:	b948      	cbnz	r0, 8005470 <__smakebuf_r+0x44>
 800545c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005460:	059a      	lsls	r2, r3, #22
 8005462:	d4ef      	bmi.n	8005444 <__smakebuf_r+0x18>
 8005464:	f023 0303 	bic.w	r3, r3, #3
 8005468:	f043 0302 	orr.w	r3, r3, #2
 800546c:	81a3      	strh	r3, [r4, #12]
 800546e:	e7e3      	b.n	8005438 <__smakebuf_r+0xc>
 8005470:	4b0d      	ldr	r3, [pc, #52]	; (80054a8 <__smakebuf_r+0x7c>)
 8005472:	62b3      	str	r3, [r6, #40]	; 0x28
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	6020      	str	r0, [r4, #0]
 8005478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800547c:	81a3      	strh	r3, [r4, #12]
 800547e:	9b00      	ldr	r3, [sp, #0]
 8005480:	6163      	str	r3, [r4, #20]
 8005482:	9b01      	ldr	r3, [sp, #4]
 8005484:	6120      	str	r0, [r4, #16]
 8005486:	b15b      	cbz	r3, 80054a0 <__smakebuf_r+0x74>
 8005488:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800548c:	4630      	mov	r0, r6
 800548e:	f000 f8d5 	bl	800563c <_isatty_r>
 8005492:	b128      	cbz	r0, 80054a0 <__smakebuf_r+0x74>
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	81a3      	strh	r3, [r4, #12]
 80054a0:	89a0      	ldrh	r0, [r4, #12]
 80054a2:	4305      	orrs	r5, r0
 80054a4:	81a5      	strh	r5, [r4, #12]
 80054a6:	e7cd      	b.n	8005444 <__smakebuf_r+0x18>
 80054a8:	0800523d 	.word	0x0800523d

080054ac <__malloc_lock>:
 80054ac:	4801      	ldr	r0, [pc, #4]	; (80054b4 <__malloc_lock+0x8>)
 80054ae:	f7ff bf97 	b.w	80053e0 <__retarget_lock_acquire_recursive>
 80054b2:	bf00      	nop
 80054b4:	200011dc 	.word	0x200011dc

080054b8 <__malloc_unlock>:
 80054b8:	4801      	ldr	r0, [pc, #4]	; (80054c0 <__malloc_unlock+0x8>)
 80054ba:	f7ff bf92 	b.w	80053e2 <__retarget_lock_release_recursive>
 80054be:	bf00      	nop
 80054c0:	200011dc 	.word	0x200011dc

080054c4 <_raise_r>:
 80054c4:	291f      	cmp	r1, #31
 80054c6:	b538      	push	{r3, r4, r5, lr}
 80054c8:	4604      	mov	r4, r0
 80054ca:	460d      	mov	r5, r1
 80054cc:	d904      	bls.n	80054d8 <_raise_r+0x14>
 80054ce:	2316      	movs	r3, #22
 80054d0:	6003      	str	r3, [r0, #0]
 80054d2:	f04f 30ff 	mov.w	r0, #4294967295
 80054d6:	bd38      	pop	{r3, r4, r5, pc}
 80054d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80054da:	b112      	cbz	r2, 80054e2 <_raise_r+0x1e>
 80054dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80054e0:	b94b      	cbnz	r3, 80054f6 <_raise_r+0x32>
 80054e2:	4620      	mov	r0, r4
 80054e4:	f000 f830 	bl	8005548 <_getpid_r>
 80054e8:	462a      	mov	r2, r5
 80054ea:	4601      	mov	r1, r0
 80054ec:	4620      	mov	r0, r4
 80054ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054f2:	f000 b817 	b.w	8005524 <_kill_r>
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d00a      	beq.n	8005510 <_raise_r+0x4c>
 80054fa:	1c59      	adds	r1, r3, #1
 80054fc:	d103      	bne.n	8005506 <_raise_r+0x42>
 80054fe:	2316      	movs	r3, #22
 8005500:	6003      	str	r3, [r0, #0]
 8005502:	2001      	movs	r0, #1
 8005504:	e7e7      	b.n	80054d6 <_raise_r+0x12>
 8005506:	2400      	movs	r4, #0
 8005508:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800550c:	4628      	mov	r0, r5
 800550e:	4798      	blx	r3
 8005510:	2000      	movs	r0, #0
 8005512:	e7e0      	b.n	80054d6 <_raise_r+0x12>

08005514 <raise>:
 8005514:	4b02      	ldr	r3, [pc, #8]	; (8005520 <raise+0xc>)
 8005516:	4601      	mov	r1, r0
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	f7ff bfd3 	b.w	80054c4 <_raise_r>
 800551e:	bf00      	nop
 8005520:	20000018 	.word	0x20000018

08005524 <_kill_r>:
 8005524:	b538      	push	{r3, r4, r5, lr}
 8005526:	4d07      	ldr	r5, [pc, #28]	; (8005544 <_kill_r+0x20>)
 8005528:	2300      	movs	r3, #0
 800552a:	4604      	mov	r4, r0
 800552c:	4608      	mov	r0, r1
 800552e:	4611      	mov	r1, r2
 8005530:	602b      	str	r3, [r5, #0]
 8005532:	f7fc fd1d 	bl	8001f70 <_kill>
 8005536:	1c43      	adds	r3, r0, #1
 8005538:	d102      	bne.n	8005540 <_kill_r+0x1c>
 800553a:	682b      	ldr	r3, [r5, #0]
 800553c:	b103      	cbz	r3, 8005540 <_kill_r+0x1c>
 800553e:	6023      	str	r3, [r4, #0]
 8005540:	bd38      	pop	{r3, r4, r5, pc}
 8005542:	bf00      	nop
 8005544:	200011d4 	.word	0x200011d4

08005548 <_getpid_r>:
 8005548:	f7fc bd0a 	b.w	8001f60 <_getpid>

0800554c <__sread>:
 800554c:	b510      	push	{r4, lr}
 800554e:	460c      	mov	r4, r1
 8005550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005554:	f000 f894 	bl	8005680 <_read_r>
 8005558:	2800      	cmp	r0, #0
 800555a:	bfab      	itete	ge
 800555c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800555e:	89a3      	ldrhlt	r3, [r4, #12]
 8005560:	181b      	addge	r3, r3, r0
 8005562:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005566:	bfac      	ite	ge
 8005568:	6563      	strge	r3, [r4, #84]	; 0x54
 800556a:	81a3      	strhlt	r3, [r4, #12]
 800556c:	bd10      	pop	{r4, pc}

0800556e <__swrite>:
 800556e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005572:	461f      	mov	r7, r3
 8005574:	898b      	ldrh	r3, [r1, #12]
 8005576:	05db      	lsls	r3, r3, #23
 8005578:	4605      	mov	r5, r0
 800557a:	460c      	mov	r4, r1
 800557c:	4616      	mov	r6, r2
 800557e:	d505      	bpl.n	800558c <__swrite+0x1e>
 8005580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005584:	2302      	movs	r3, #2
 8005586:	2200      	movs	r2, #0
 8005588:	f000 f868 	bl	800565c <_lseek_r>
 800558c:	89a3      	ldrh	r3, [r4, #12]
 800558e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005592:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005596:	81a3      	strh	r3, [r4, #12]
 8005598:	4632      	mov	r2, r6
 800559a:	463b      	mov	r3, r7
 800559c:	4628      	mov	r0, r5
 800559e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055a2:	f000 b817 	b.w	80055d4 <_write_r>

080055a6 <__sseek>:
 80055a6:	b510      	push	{r4, lr}
 80055a8:	460c      	mov	r4, r1
 80055aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055ae:	f000 f855 	bl	800565c <_lseek_r>
 80055b2:	1c43      	adds	r3, r0, #1
 80055b4:	89a3      	ldrh	r3, [r4, #12]
 80055b6:	bf15      	itete	ne
 80055b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80055ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80055be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80055c2:	81a3      	strheq	r3, [r4, #12]
 80055c4:	bf18      	it	ne
 80055c6:	81a3      	strhne	r3, [r4, #12]
 80055c8:	bd10      	pop	{r4, pc}

080055ca <__sclose>:
 80055ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055ce:	f000 b813 	b.w	80055f8 <_close_r>
	...

080055d4 <_write_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4d07      	ldr	r5, [pc, #28]	; (80055f4 <_write_r+0x20>)
 80055d8:	4604      	mov	r4, r0
 80055da:	4608      	mov	r0, r1
 80055dc:	4611      	mov	r1, r2
 80055de:	2200      	movs	r2, #0
 80055e0:	602a      	str	r2, [r5, #0]
 80055e2:	461a      	mov	r2, r3
 80055e4:	f7fc fcfb 	bl	8001fde <_write>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d102      	bne.n	80055f2 <_write_r+0x1e>
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	b103      	cbz	r3, 80055f2 <_write_r+0x1e>
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	bd38      	pop	{r3, r4, r5, pc}
 80055f4:	200011d4 	.word	0x200011d4

080055f8 <_close_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4d06      	ldr	r5, [pc, #24]	; (8005614 <_close_r+0x1c>)
 80055fc:	2300      	movs	r3, #0
 80055fe:	4604      	mov	r4, r0
 8005600:	4608      	mov	r0, r1
 8005602:	602b      	str	r3, [r5, #0]
 8005604:	f7fc fd07 	bl	8002016 <_close>
 8005608:	1c43      	adds	r3, r0, #1
 800560a:	d102      	bne.n	8005612 <_close_r+0x1a>
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	b103      	cbz	r3, 8005612 <_close_r+0x1a>
 8005610:	6023      	str	r3, [r4, #0]
 8005612:	bd38      	pop	{r3, r4, r5, pc}
 8005614:	200011d4 	.word	0x200011d4

08005618 <_fstat_r>:
 8005618:	b538      	push	{r3, r4, r5, lr}
 800561a:	4d07      	ldr	r5, [pc, #28]	; (8005638 <_fstat_r+0x20>)
 800561c:	2300      	movs	r3, #0
 800561e:	4604      	mov	r4, r0
 8005620:	4608      	mov	r0, r1
 8005622:	4611      	mov	r1, r2
 8005624:	602b      	str	r3, [r5, #0]
 8005626:	f7fc fd02 	bl	800202e <_fstat>
 800562a:	1c43      	adds	r3, r0, #1
 800562c:	d102      	bne.n	8005634 <_fstat_r+0x1c>
 800562e:	682b      	ldr	r3, [r5, #0]
 8005630:	b103      	cbz	r3, 8005634 <_fstat_r+0x1c>
 8005632:	6023      	str	r3, [r4, #0]
 8005634:	bd38      	pop	{r3, r4, r5, pc}
 8005636:	bf00      	nop
 8005638:	200011d4 	.word	0x200011d4

0800563c <_isatty_r>:
 800563c:	b538      	push	{r3, r4, r5, lr}
 800563e:	4d06      	ldr	r5, [pc, #24]	; (8005658 <_isatty_r+0x1c>)
 8005640:	2300      	movs	r3, #0
 8005642:	4604      	mov	r4, r0
 8005644:	4608      	mov	r0, r1
 8005646:	602b      	str	r3, [r5, #0]
 8005648:	f7fc fd01 	bl	800204e <_isatty>
 800564c:	1c43      	adds	r3, r0, #1
 800564e:	d102      	bne.n	8005656 <_isatty_r+0x1a>
 8005650:	682b      	ldr	r3, [r5, #0]
 8005652:	b103      	cbz	r3, 8005656 <_isatty_r+0x1a>
 8005654:	6023      	str	r3, [r4, #0]
 8005656:	bd38      	pop	{r3, r4, r5, pc}
 8005658:	200011d4 	.word	0x200011d4

0800565c <_lseek_r>:
 800565c:	b538      	push	{r3, r4, r5, lr}
 800565e:	4d07      	ldr	r5, [pc, #28]	; (800567c <_lseek_r+0x20>)
 8005660:	4604      	mov	r4, r0
 8005662:	4608      	mov	r0, r1
 8005664:	4611      	mov	r1, r2
 8005666:	2200      	movs	r2, #0
 8005668:	602a      	str	r2, [r5, #0]
 800566a:	461a      	mov	r2, r3
 800566c:	f7fc fcfa 	bl	8002064 <_lseek>
 8005670:	1c43      	adds	r3, r0, #1
 8005672:	d102      	bne.n	800567a <_lseek_r+0x1e>
 8005674:	682b      	ldr	r3, [r5, #0]
 8005676:	b103      	cbz	r3, 800567a <_lseek_r+0x1e>
 8005678:	6023      	str	r3, [r4, #0]
 800567a:	bd38      	pop	{r3, r4, r5, pc}
 800567c:	200011d4 	.word	0x200011d4

08005680 <_read_r>:
 8005680:	b538      	push	{r3, r4, r5, lr}
 8005682:	4d07      	ldr	r5, [pc, #28]	; (80056a0 <_read_r+0x20>)
 8005684:	4604      	mov	r4, r0
 8005686:	4608      	mov	r0, r1
 8005688:	4611      	mov	r1, r2
 800568a:	2200      	movs	r2, #0
 800568c:	602a      	str	r2, [r5, #0]
 800568e:	461a      	mov	r2, r3
 8005690:	f7fc fc88 	bl	8001fa4 <_read>
 8005694:	1c43      	adds	r3, r0, #1
 8005696:	d102      	bne.n	800569e <_read_r+0x1e>
 8005698:	682b      	ldr	r3, [r5, #0]
 800569a:	b103      	cbz	r3, 800569e <_read_r+0x1e>
 800569c:	6023      	str	r3, [r4, #0]
 800569e:	bd38      	pop	{r3, r4, r5, pc}
 80056a0:	200011d4 	.word	0x200011d4

080056a4 <_gettimeofday>:
 80056a4:	4b02      	ldr	r3, [pc, #8]	; (80056b0 <_gettimeofday+0xc>)
 80056a6:	2258      	movs	r2, #88	; 0x58
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	f04f 30ff 	mov.w	r0, #4294967295
 80056ae:	4770      	bx	lr
 80056b0:	200011d4 	.word	0x200011d4

080056b4 <_init>:
 80056b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b6:	bf00      	nop
 80056b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ba:	bc08      	pop	{r3}
 80056bc:	469e      	mov	lr, r3
 80056be:	4770      	bx	lr

080056c0 <_fini>:
 80056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c2:	bf00      	nop
 80056c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056c6:	bc08      	pop	{r3}
 80056c8:	469e      	mov	lr, r3
 80056ca:	4770      	bx	lr
