
STM_Licenta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a80  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08008c20  08008c20  00009c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce4  08008ce4  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ce4  08008ce4  00009ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cec  08008cec  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cec  08008cec  00009cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008cf0  08008cf0  00009cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008cf4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f20  20000060  08008d54  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f80  08008d54  0000af80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e544  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c6c  00000000  00000000  000285d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001810  00000000  00000000  0002c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d7  00000000  00000000  0002da50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003965  00000000  00000000  0002ed27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ac34  00000000  00000000  0003268c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e53f2  00000000  00000000  0004d2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001326b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068bc  00000000  00000000  001326f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  00138fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008c08 	.word	0x08008c08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008c08 	.word	0x08008c08

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000510:	f001 f804 	bl	800151c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000514:	f000 f84e 	bl	80005b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000518:	f000 fa1c 	bl	8000954 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800051c:	f000 f9ea 	bl	80008f4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000520:	f000 f89a 	bl	8000658 <MX_TIM1_Init>
  MX_UART4_Init();
 8000524:	f000 f9b6 	bl	8000894 <MX_UART4_Init>
  MX_TIM2_Init();
 8000528:	f000 f966 	bl	80007f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800052c:	4b17      	ldr	r3, [pc, #92]	@ (800058c <main+0x80>)
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	4a16      	ldr	r2, [pc, #88]	@ (800058c <main+0x80>)
 8000532:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000536:	60d3      	str	r3, [r2, #12]
  ITM->LAR = 0xC5ACCE55;
 8000538:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800053c:	4a14      	ldr	r2, [pc, #80]	@ (8000590 <main+0x84>)
 800053e:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
  ITM->TCR = ITM_TCR_ITMENA_Msk | ITM_TCR_TSENA_Msk;
 8000542:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000546:	2203      	movs	r2, #3
 8000548:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
  ITM->TER = 1;
 800054c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000550:	2201      	movs	r2, #1
 8000552:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00

  HAL_UART_Receive_IT(&huart4, &message, 1);
 8000556:	2201      	movs	r2, #1
 8000558:	490e      	ldr	r1, [pc, #56]	@ (8000594 <main+0x88>)
 800055a:	480f      	ldr	r0, [pc, #60]	@ (8000598 <main+0x8c>)
 800055c:	f004 f908 	bl	8004770 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000560:	f005 fcb0 	bl	8005ec4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000564:	4a0d      	ldr	r2, [pc, #52]	@ (800059c <main+0x90>)
 8000566:	2100      	movs	r1, #0
 8000568:	480d      	ldr	r0, [pc, #52]	@ (80005a0 <main+0x94>)
 800056a:	f005 fcf5 	bl	8005f58 <osThreadNew>
 800056e:	4603      	mov	r3, r0
 8000570:	4a0c      	ldr	r2, [pc, #48]	@ (80005a4 <main+0x98>)
 8000572:	6013      	str	r3, [r2, #0]

  /* creation of transmitTask */
  transmitTaskHandle = osThreadNew(TransmitTask, NULL, &transmitTask_attributes);
 8000574:	4a0c      	ldr	r2, [pc, #48]	@ (80005a8 <main+0x9c>)
 8000576:	2100      	movs	r1, #0
 8000578:	480c      	ldr	r0, [pc, #48]	@ (80005ac <main+0xa0>)
 800057a:	f005 fced 	bl	8005f58 <osThreadNew>
 800057e:	4603      	mov	r3, r0
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <main+0xa4>)
 8000582:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000584:	f005 fcc2 	bl	8005f0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <main+0x7c>
 800058c:	e000edf0 	.word	0xe000edf0
 8000590:	c5acce55 	.word	0xc5acce55
 8000594:	200003dc 	.word	0x200003dc
 8000598:	200001f4 	.word	0x200001f4
 800059c:	08008c54 	.word	0x08008c54
 80005a0:	08000fa5 	.word	0x08000fa5
 80005a4:	20000364 	.word	0x20000364
 80005a8:	08008c78 	.word	0x08008c78
 80005ac:	08000fd9 	.word	0x08000fd9
 80005b0:	20000368 	.word	0x20000368

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b096      	sub	sp, #88	@ 0x58
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0314 	add.w	r3, r7, #20
 80005be:	2244      	movs	r2, #68	@ 0x44
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f008 fa30 	bl	8008a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	463b      	mov	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005da:	f001 fafb 	bl	8001bd4 <HAL_PWREx_ControlVoltageScaling>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005e4:	f000 fd46 	bl	8001074 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005e8:	2302      	movs	r3, #2
 80005ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80005f2:	2340      	movs	r3, #64	@ 0x40
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005f6:	2302      	movs	r3, #2
 80005f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005fa:	2302      	movs	r3, #2
 80005fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005fe:	2301      	movs	r3, #1
 8000600:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000602:	230a      	movs	r3, #10
 8000604:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000606:	2307      	movs	r3, #7
 8000608:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800060a:	2302      	movs	r3, #2
 800060c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800060e:	2302      	movs	r3, #2
 8000610:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4618      	mov	r0, r3
 8000618:	f001 fb32 	bl	8001c80 <HAL_RCC_OscConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000622:	f000 fd27 	bl	8001074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000626:	230f      	movs	r3, #15
 8000628:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062a:	2303      	movs	r3, #3
 800062c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	2104      	movs	r1, #4
 800063e:	4618      	mov	r0, r3
 8000640:	f001 ff32 	bl	80024a8 <HAL_RCC_ClockConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800064a:	f000 fd13 	bl	8001074 <Error_Handler>
  }
}
 800064e:	bf00      	nop
 8000650:	3758      	adds	r7, #88	@ 0x58
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b09a      	sub	sp, #104	@ 0x68
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800065e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000678:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
 8000688:	615a      	str	r2, [r3, #20]
 800068a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	222c      	movs	r2, #44	@ 0x2c
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f008 f9c8 	bl	8008a28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000698:	4b55      	ldr	r3, [pc, #340]	@ (80007f0 <MX_TIM1_Init+0x198>)
 800069a:	4a56      	ldr	r2, [pc, #344]	@ (80007f4 <MX_TIM1_Init+0x19c>)
 800069c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800069e:	4b54      	ldr	r3, [pc, #336]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a4:	4b52      	ldr	r3, [pc, #328]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80006aa:	4b51      	ldr	r3, [pc, #324]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006b2:	4b4f      	ldr	r3, [pc, #316]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006b8:	4b4d      	ldr	r3, [pc, #308]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006be:	4b4c      	ldr	r3, [pc, #304]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006c0:	2280      	movs	r2, #128	@ 0x80
 80006c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006c4:	484a      	ldr	r0, [pc, #296]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006c6:	f002 fca3 	bl	8003010 <HAL_TIM_Base_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80006d0:	f000 fcd0 	bl	8001074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006da:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006de:	4619      	mov	r1, r3
 80006e0:	4843      	ldr	r0, [pc, #268]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006e2:	f003 f8e7 	bl	80038b4 <HAL_TIM_ConfigClockSource>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80006ec:	f000 fcc2 	bl	8001074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006f0:	483f      	ldr	r0, [pc, #252]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80006f2:	f002 fd4d 	bl	8003190 <HAL_TIM_PWM_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80006fc:	f000 fcba 	bl	8001074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000700:	2300      	movs	r3, #0
 8000702:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000704:	2300      	movs	r3, #0
 8000706:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000708:	2300      	movs	r3, #0
 800070a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800070c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000710:	4619      	mov	r1, r3
 8000712:	4837      	ldr	r0, [pc, #220]	@ (80007f0 <MX_TIM1_Init+0x198>)
 8000714:	f003 fe2c 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800071e:	f000 fca9 	bl	8001074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000722:	2360      	movs	r3, #96	@ 0x60
 8000724:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800072a:	2300      	movs	r3, #0
 800072c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800072e:	2300      	movs	r3, #0
 8000730:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000732:	2300      	movs	r3, #0
 8000734:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000736:	2300      	movs	r3, #0
 8000738:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800073a:	2300      	movs	r3, #0
 800073c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800073e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000742:	2200      	movs	r2, #0
 8000744:	4619      	mov	r1, r3
 8000746:	482a      	ldr	r0, [pc, #168]	@ (80007f0 <MX_TIM1_Init+0x198>)
 8000748:	f002 ffa0 	bl	800368c <HAL_TIM_PWM_ConfigChannel>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000752:	f000 fc8f 	bl	8001074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000756:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800075a:	2204      	movs	r2, #4
 800075c:	4619      	mov	r1, r3
 800075e:	4824      	ldr	r0, [pc, #144]	@ (80007f0 <MX_TIM1_Init+0x198>)
 8000760:	f002 ff94 	bl	800368c <HAL_TIM_PWM_ConfigChannel>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800076a:	f000 fc83 	bl	8001074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800076e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000772:	2208      	movs	r2, #8
 8000774:	4619      	mov	r1, r3
 8000776:	481e      	ldr	r0, [pc, #120]	@ (80007f0 <MX_TIM1_Init+0x198>)
 8000778:	f002 ff88 	bl	800368c <HAL_TIM_PWM_ConfigChannel>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000782:	f000 fc77 	bl	8001074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000786:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800078a:	220c      	movs	r2, #12
 800078c:	4619      	mov	r1, r3
 800078e:	4818      	ldr	r0, [pc, #96]	@ (80007f0 <MX_TIM1_Init+0x198>)
 8000790:	f002 ff7c 	bl	800368c <HAL_TIM_PWM_ConfigChannel>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800079a:	f000 fc6b 	bl	8001074 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80007c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	4619      	mov	r1, r3
 80007d2:	4807      	ldr	r0, [pc, #28]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80007d4:	f003 fe3a 	bl	800444c <HAL_TIMEx_ConfigBreakDeadTime>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 80007de:	f000 fc49 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007e2:	4803      	ldr	r0, [pc, #12]	@ (80007f0 <MX_TIM1_Init+0x198>)
 80007e4:	f000 fcac 	bl	8001140 <HAL_TIM_MspPostInit>

}
 80007e8:	bf00      	nop
 80007ea:	3768      	adds	r7, #104	@ 0x68
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	2000007c 	.word	0x2000007c
 80007f4:	40012c00 	.word	0x40012c00

080007f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000816:	4b1e      	ldr	r3, [pc, #120]	@ (8000890 <MX_TIM2_Init+0x98>)
 8000818:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800081c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 800081e:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <MX_TIM2_Init+0x98>)
 8000820:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000824:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <MX_TIM2_Init+0x98>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800082c:	4b18      	ldr	r3, [pc, #96]	@ (8000890 <MX_TIM2_Init+0x98>)
 800082e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000832:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000834:	4b16      	ldr	r3, [pc, #88]	@ (8000890 <MX_TIM2_Init+0x98>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <MX_TIM2_Init+0x98>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000840:	4813      	ldr	r0, [pc, #76]	@ (8000890 <MX_TIM2_Init+0x98>)
 8000842:	f002 fbe5 	bl	8003010 <HAL_TIM_Base_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800084c:	f000 fc12 	bl	8001074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000854:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	4619      	mov	r1, r3
 800085c:	480c      	ldr	r0, [pc, #48]	@ (8000890 <MX_TIM2_Init+0x98>)
 800085e:	f003 f829 	bl	80038b4 <HAL_TIM_ConfigClockSource>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000868:	f000 fc04 	bl	8001074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	4619      	mov	r1, r3
 8000878:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_TIM2_Init+0x98>)
 800087a:	f003 fd79 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000884:	f000 fbf6 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000138 	.word	0x20000138

08000894 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000898:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_UART4_Init+0x58>)
 800089a:	4a15      	ldr	r2, [pc, #84]	@ (80008f0 <MX_UART4_Init+0x5c>)
 800089c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800089e:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <MX_UART4_Init+0x58>)
 80008a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <MX_UART4_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <MX_UART4_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <MX_UART4_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_UART4_Init+0x58>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <MX_UART4_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_UART4_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <MX_UART4_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <MX_UART4_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80008d6:	4805      	ldr	r0, [pc, #20]	@ (80008ec <MX_UART4_Init+0x58>)
 80008d8:	f003 fe58 	bl	800458c <HAL_UART_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80008e2:	f000 fbc7 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200001f4 	.word	0x200001f4
 80008f0:	40004c00 	.word	0x40004c00

080008f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_USART2_UART_Init+0x58>)
 80008fa:	4a15      	ldr	r2, [pc, #84]	@ (8000950 <MX_USART2_UART_Init+0x5c>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008fe:	4b13      	ldr	r3, [pc, #76]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000938:	f003 fe28 	bl	800458c <HAL_UART_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000942:	f000 fb97 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200002ac 	.word	0x200002ac
 8000950:	40004400 	.word	0x40004400

08000954 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096a:	4b5a      	ldr	r3, [pc, #360]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096e:	4a59      	ldr	r2, [pc, #356]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 8000970:	f043 0304 	orr.w	r3, r3, #4
 8000974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000976:	4b57      	ldr	r3, [pc, #348]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097a:	f003 0304 	and.w	r3, r3, #4
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000982:	4b54      	ldr	r3, [pc, #336]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000986:	4a53      	ldr	r2, [pc, #332]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800098c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098e:	4b51      	ldr	r3, [pc, #324]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	4b4e      	ldr	r3, [pc, #312]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	4a4d      	ldr	r2, [pc, #308]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a6:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	4b48      	ldr	r3, [pc, #288]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	4a47      	ldr	r2, [pc, #284]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009be:	4b45      	ldr	r3, [pc, #276]	@ (8000ad4 <MX_GPIO_Init+0x180>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 80009ca:	2200      	movs	r2, #0
 80009cc:	f240 31cf 	movw	r1, #975	@ 0x3cf
 80009d0:	4841      	ldr	r0, [pc, #260]	@ (8000ad8 <MX_GPIO_Init+0x184>)
 80009d2:	f001 f8c1 	bl	8001b58 <HAL_GPIO_WritePin>
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	21b0      	movs	r1, #176	@ 0xb0
 80009da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009de:	f001 f8bb 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e8:	483c      	ldr	r0, [pc, #240]	@ (8000adc <MX_GPIO_Init+0x188>)
 80009ea:	f001 f8b5 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	4619      	mov	r1, r3
 8000a04:	4834      	ldr	r0, [pc, #208]	@ (8000ad8 <MX_GPIO_Init+0x184>)
 8000a06:	f000 ff2d 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN1_Pin M3_IN2_Pin M4_IN3_Pin M4_IN4_Pin
                           M2_IN4_Pin M2_IN3_Pin M1_IN2_Pin M1_IN1_Pin */
  GPIO_InitStruct.Pin = M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 8000a0a:	f240 33cf 	movw	r3, #975	@ 0x3cf
 8000a0e:	617b      	str	r3, [r7, #20]
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a10:	2301      	movs	r3, #1
 8000a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	4619      	mov	r1, r3
 8000a22:	482d      	ldr	r0, [pc, #180]	@ (8000ad8 <MX_GPIO_Init+0x184>)
 8000a24:	f000 ff1e 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8000a28:	23b0      	movs	r3, #176	@ 0xb0
 8000a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a34:	2300      	movs	r3, #0
 8000a36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a42:	f000 ff0f 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000a46:	2340      	movs	r3, #64	@ 0x40
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5c:	f000 ff02 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_ENC_Pin M2_ENC_Pin M3_ENC_Pin M4_ENC_Pin */
  GPIO_InitStruct.Pin = M1_ENC_Pin|M2_ENC_Pin|M3_ENC_Pin|M4_ENC_Pin;
 8000a60:	f640 4306 	movw	r3, #3078	@ 0xc06
 8000a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	4819      	ldr	r0, [pc, #100]	@ (8000adc <MX_GPIO_Init+0x188>)
 8000a78:	f000 fef4 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000a7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	4811      	ldr	r0, [pc, #68]	@ (8000adc <MX_GPIO_Init+0x188>)
 8000a96:	f000 fee5 	bl	8001864 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 10, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	210a      	movs	r1, #10
 8000a9e:	2007      	movs	r0, #7
 8000aa0:	f000 fe34 	bl	800170c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000aa4:	2007      	movs	r0, #7
 8000aa6:	f000 fe4d 	bl	8001744 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 10, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	210a      	movs	r1, #10
 8000aae:	2008      	movs	r0, #8
 8000ab0:	f000 fe2c 	bl	800170c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ab4:	2008      	movs	r0, #8
 8000ab6:	f000 fe45 	bl	8001744 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	210a      	movs	r1, #10
 8000abe:	2028      	movs	r0, #40	@ 0x28
 8000ac0:	f000 fe24 	bl	800170c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ac4:	2028      	movs	r0, #40	@ 0x28
 8000ac6:	f000 fe3d 	bl	8001744 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aca:	bf00      	nop
 8000acc:	3728      	adds	r7, #40	@ 0x28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	48000800 	.word	0x48000800
 8000adc:	48000400 	.word	0x48000400

08000ae0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == M1.MOTOR_PIN_ENC)
 8000aea:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000aec:	891b      	ldrh	r3, [r3, #8]
 8000aee:	88fa      	ldrh	r2, [r7, #6]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d105      	bne.n	8000b00 <HAL_GPIO_EXTI_Callback+0x20>
	{
		M1.MOTOR_ROTATIONS ++;
 8000af4:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	3301      	adds	r3, #1
 8000afa:	4a14      	ldr	r2, [pc, #80]	@ (8000b4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000afc:	6193      	str	r3, [r2, #24]
	}
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC)
	{
		M4.MOTOR_ROTATIONS ++;
	}
}
 8000afe:	e01f      	b.n	8000b40 <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M2.MOTOR_PIN_ENC)
 8000b00:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <HAL_GPIO_EXTI_Callback+0x70>)
 8000b02:	891b      	ldrh	r3, [r3, #8]
 8000b04:	88fa      	ldrh	r2, [r7, #6]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d105      	bne.n	8000b16 <HAL_GPIO_EXTI_Callback+0x36>
		M2.MOTOR_ROTATIONS ++;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <HAL_GPIO_EXTI_Callback+0x70>)
 8000b0c:	699b      	ldr	r3, [r3, #24]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	4a0f      	ldr	r2, [pc, #60]	@ (8000b50 <HAL_GPIO_EXTI_Callback+0x70>)
 8000b12:	6193      	str	r3, [r2, #24]
}
 8000b14:	e014      	b.n	8000b40 <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M3.MOTOR_PIN_ENC)
 8000b16:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x74>)
 8000b18:	891b      	ldrh	r3, [r3, #8]
 8000b1a:	88fa      	ldrh	r2, [r7, #6]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d105      	bne.n	8000b2c <HAL_GPIO_EXTI_Callback+0x4c>
		M3.MOTOR_ROTATIONS ++;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x74>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	3301      	adds	r3, #1
 8000b26:	4a0b      	ldr	r2, [pc, #44]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x74>)
 8000b28:	6193      	str	r3, [r2, #24]
}
 8000b2a:	e009      	b.n	8000b40 <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC)
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <HAL_GPIO_EXTI_Callback+0x78>)
 8000b2e:	891b      	ldrh	r3, [r3, #8]
 8000b30:	88fa      	ldrh	r2, [r7, #6]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d104      	bne.n	8000b40 <HAL_GPIO_EXTI_Callback+0x60>
		M4.MOTOR_ROTATIONS ++;
 8000b36:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_GPIO_EXTI_Callback+0x78>)
 8000b38:	699b      	ldr	r3, [r3, #24]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	4a06      	ldr	r2, [pc, #24]	@ (8000b58 <HAL_GPIO_EXTI_Callback+0x78>)
 8000b3e:	6193      	str	r3, [r2, #24]
}
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	2000036c 	.word	0x2000036c
 8000b50:	20000388 	.word	0x20000388
 8000b54:	200003a4 	.word	0x200003a4
 8000b58:	200003c0 	.word	0x200003c0

08000b5c <InitializeMotorAtts>:

void InitializeMotorAtts()
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
	M1.MOTOR_PIN1 = M1_IN1_Pin;
 8000b60:	4b38      	ldr	r3, [pc, #224]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b66:	801a      	strh	r2, [r3, #0]
	M1.MOTOR_PIN2 = M1_IN2_Pin;
 8000b68:	4b36      	ldr	r3, [pc, #216]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b6e:	805a      	strh	r2, [r3, #2]
	M1.MOTOR_PIN_PORT = M1_IN1_GPIO_Port;
 8000b70:	4b34      	ldr	r3, [pc, #208]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b72:	4a35      	ldr	r2, [pc, #212]	@ (8000c48 <InitializeMotorAtts+0xec>)
 8000b74:	605a      	str	r2, [r3, #4]
	M1.MOTOR_PIN_ENC = M1_ENC_Pin;
 8000b76:	4b33      	ldr	r3, [pc, #204]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b78:	2202      	movs	r2, #2
 8000b7a:	811a      	strh	r2, [r3, #8]
	M1.MOTOR_PIN_ENC_PORT = M1_ENC_GPIO_Port;
 8000b7c:	4b31      	ldr	r3, [pc, #196]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b7e:	4a33      	ldr	r2, [pc, #204]	@ (8000c4c <InitializeMotorAtts+0xf0>)
 8000b80:	60da      	str	r2, [r3, #12]
	M1.MOTOR_PIN_PWM = M1_PWM_GEN_Pin;
 8000b82:	4b30      	ldr	r3, [pc, #192]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b88:	821a      	strh	r2, [r3, #16]
	M1.MOTOR_PIN_PWM_PORT = M1_PWM_GEN_GPIO_Port;
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b8c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b90:	615a      	str	r2, [r3, #20]
	M1.MOTOR_ROTATIONS = 0;
 8000b92:	4b2c      	ldr	r3, [pc, #176]	@ (8000c44 <InitializeMotorAtts+0xe8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]

	M2.MOTOR_PIN1 = M2_IN3_Pin;
 8000b98:	4b2d      	ldr	r3, [pc, #180]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000b9a:	2280      	movs	r2, #128	@ 0x80
 8000b9c:	801a      	strh	r2, [r3, #0]
	M2.MOTOR_PIN2 = M2_IN4_Pin;
 8000b9e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000ba0:	2240      	movs	r2, #64	@ 0x40
 8000ba2:	805a      	strh	r2, [r3, #2]
	M2.MOTOR_PIN_PORT = M2_IN3_GPIO_Port;
 8000ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000ba6:	4a28      	ldr	r2, [pc, #160]	@ (8000c48 <InitializeMotorAtts+0xec>)
 8000ba8:	605a      	str	r2, [r3, #4]
	M2.MOTOR_PIN_ENC = M2_ENC_Pin;
 8000baa:	4b29      	ldr	r3, [pc, #164]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000bac:	2204      	movs	r2, #4
 8000bae:	811a      	strh	r2, [r3, #8]
	M2.MOTOR_PIN_ENC_PORT = M2_ENC_GPIO_Port;
 8000bb0:	4b27      	ldr	r3, [pc, #156]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000bb2:	4a26      	ldr	r2, [pc, #152]	@ (8000c4c <InitializeMotorAtts+0xf0>)
 8000bb4:	60da      	str	r2, [r3, #12]
	M2.MOTOR_PIN_PWM = M2_PWM_GEN_Pin;
 8000bb6:	4b26      	ldr	r3, [pc, #152]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000bb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bbc:	821a      	strh	r2, [r3, #16]
	M2.MOTOR_PIN_PWM_PORT = M2_PWM_GEN_GPIO_Port;
 8000bbe:	4b24      	ldr	r3, [pc, #144]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000bc0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bc4:	615a      	str	r2, [r3, #20]
	M2.MOTOR_ROTATIONS = 0;
 8000bc6:	4b22      	ldr	r3, [pc, #136]	@ (8000c50 <InitializeMotorAtts+0xf4>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]

	M3.MOTOR_PIN1 = M3_IN1_Pin;
 8000bcc:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	801a      	strh	r2, [r3, #0]
	M3.MOTOR_PIN2 = M3_IN2_Pin;
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bd4:	2202      	movs	r2, #2
 8000bd6:	805a      	strh	r2, [r3, #2]
	M3.MOTOR_PIN_PORT = M3_IN1_GPIO_Port;
 8000bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bda:	4a1b      	ldr	r2, [pc, #108]	@ (8000c48 <InitializeMotorAtts+0xec>)
 8000bdc:	605a      	str	r2, [r3, #4]
	M3.MOTOR_PIN_ENC = M3_ENC_Pin;
 8000bde:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000be0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000be4:	811a      	strh	r2, [r3, #8]
	M3.MOTOR_PIN_ENC_PORT = M3_ENC_GPIO_Port;
 8000be6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000be8:	4a18      	ldr	r2, [pc, #96]	@ (8000c4c <InitializeMotorAtts+0xf0>)
 8000bea:	60da      	str	r2, [r3, #12]
	M3.MOTOR_PIN_PWM = M3_PWM_GEN_Pin;
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bf2:	821a      	strh	r2, [r3, #16]
	M3.MOTOR_PIN_PWM_PORT = M3_PWM_GEN_GPIO_Port;
 8000bf4:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bf6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bfa:	615a      	str	r2, [r3, #20]
	M3.MOTOR_ROTATIONS = 0;
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <InitializeMotorAtts+0xf8>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]

	M4.MOTOR_PIN1 = M4_IN3_Pin;
 8000c02:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c04:	2204      	movs	r2, #4
 8000c06:	801a      	strh	r2, [r3, #0]
	M4.MOTOR_PIN2 = M4_IN4_Pin;
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c0a:	2208      	movs	r2, #8
 8000c0c:	805a      	strh	r2, [r3, #2]
	M4.MOTOR_PIN_PORT = M4_IN3_GPIO_Port;
 8000c0e:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c10:	4a0d      	ldr	r2, [pc, #52]	@ (8000c48 <InitializeMotorAtts+0xec>)
 8000c12:	605a      	str	r2, [r3, #4]
	M4.MOTOR_PIN_ENC = M4_ENC_Pin;
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c1a:	811a      	strh	r2, [r3, #8]
	M4.MOTOR_PIN_ENC_PORT = M4_ENC_GPIO_Port;
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <InitializeMotorAtts+0xf0>)
 8000c20:	60da      	str	r2, [r3, #12]
	M4.MOTOR_PIN_PWM = M4_PWM_GEN_Pin;
 8000c22:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c28:	821a      	strh	r2, [r3, #16]
	M4.MOTOR_PIN_PWM_PORT = M4_PWM_GEN_GPIO_Port;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c2c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c30:	615a      	str	r2, [r3, #20]
	M4.MOTOR_ROTATIONS = 0;
 8000c32:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <InitializeMotorAtts+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	2000036c 	.word	0x2000036c
 8000c48:	48000800 	.word	0x48000800
 8000c4c:	48000400 	.word	0x48000400
 8000c50:	20000388 	.word	0x20000388
 8000c54:	200003a4 	.word	0x200003a4
 8000c58:	200003c0 	.word	0x200003c0

08000c5c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART4)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a9c      	ldr	r2, [pc, #624]	@ (8000edc <HAL_UART_RxCpltCallback+0x280>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	f040 8190 	bne.w	8000f90 <HAL_UART_RxCpltCallback+0x334>
  {
    HAL_UART_Receive_IT(&huart4, &message, 1);
 8000c70:	2201      	movs	r2, #1
 8000c72:	499b      	ldr	r1, [pc, #620]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000c74:	489b      	ldr	r0, [pc, #620]	@ (8000ee4 <HAL_UART_RxCpltCallback+0x288>)
 8000c76:	f003 fd7b 	bl	8004770 <HAL_UART_Receive_IT>
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c80:	4899      	ldr	r0, [pc, #612]	@ (8000ee8 <HAL_UART_RxCpltCallback+0x28c>)
 8000c82:	f000 ff69 	bl	8001b58 <HAL_GPIO_WritePin>

    uint8_t PWM_DC_VAL = 0 |
    		(message & (1 << 1)) |
			(message & (1 << 2)) |
 8000c86:	4b96      	ldr	r3, [pc, #600]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
    uint8_t PWM_DC_VAL = 0 |
 8000c8a:	f003 030e 	and.w	r3, r3, #14
 8000c8e:	73fb      	strb	r3, [r7, #15]
			(message & (1 << 3));
    PWM_DC_VAL = PWM_DC_VAL >> 1;
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	085b      	lsrs	r3, r3, #1
 8000c94:	73fb      	strb	r3, [r7, #15]
    switch(PWM_DC_VAL) {
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d872      	bhi.n	8000d82 <HAL_UART_RxCpltCallback+0x126>
 8000c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000ca4 <HAL_UART_RxCpltCallback+0x48>)
 8000c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ca2:	bf00      	nop
 8000ca4:	08000cb9 	.word	0x08000cb9
 8000ca8:	08000cdb 	.word	0x08000cdb
 8000cac:	08000d05 	.word	0x08000d05
 8000cb0:	08000d2f 	.word	0x08000d2f
 8000cb4:	08000d59 	.word	0x08000d59
		case 0:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000cb8:	4b8c      	ldr	r3, [pc, #560]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000cc0:	4b8a      	ldr	r3, [pc, #552]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000cc8:	4b88      	ldr	r3, [pc, #544]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000cd0:	4b86      	ldr	r3, [pc, #536]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000cd8:	e054      	b.n	8000d84 <HAL_UART_RxCpltCallback+0x128>
    	case 1:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.4);
 8000cda:	4b84      	ldr	r3, [pc, #528]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f246 6266 	movw	r2, #26214	@ 0x6666
 8000ce2:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.4);
 8000ce4:	4b81      	ldr	r3, [pc, #516]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f246 6266 	movw	r2, #26214	@ 0x6666
 8000cec:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.4);
 8000cee:	4b7f      	ldr	r3, [pc, #508]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f246 6266 	movw	r2, #26214	@ 0x6666
 8000cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.4);
 8000cf8:	4b7c      	ldr	r3, [pc, #496]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f246 6266 	movw	r2, #26214	@ 0x6666
 8000d00:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000d02:	e03f      	b.n	8000d84 <HAL_UART_RxCpltCallback+0x128>
    	case 2:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.6);
 8000d04:	4b79      	ldr	r3, [pc, #484]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f649 1299 	movw	r2, #39321	@ 0x9999
 8000d0c:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.6);
 8000d0e:	4b77      	ldr	r3, [pc, #476]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f649 1299 	movw	r2, #39321	@ 0x9999
 8000d16:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.6);
 8000d18:	4b74      	ldr	r3, [pc, #464]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f649 1299 	movw	r2, #39321	@ 0x9999
 8000d20:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.6);
 8000d22:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f649 1299 	movw	r2, #39321	@ 0x9999
 8000d2a:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000d2c:	e02a      	b.n	8000d84 <HAL_UART_RxCpltCallback+0x128>
    	case 3:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.8);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000d36:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.8);
 8000d38:	4b6c      	ldr	r3, [pc, #432]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000d40:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.8);
 8000d42:	4b6a      	ldr	r3, [pc, #424]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000d4a:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.8);
 8000d4c:	4b67      	ldr	r3, [pc, #412]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000d54:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000d56:	e015      	b.n	8000d84 <HAL_UART_RxCpltCallback+0x128>
    	case 4:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65535);
 8000d58:	4b64      	ldr	r3, [pc, #400]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d60:	635a      	str	r2, [r3, #52]	@ 0x34
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 65535);
 8000d62:	4b62      	ldr	r3, [pc, #392]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d6a:	639a      	str	r2, [r3, #56]	@ 0x38
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 65535);
 8000d6c:	4b5f      	ldr	r3, [pc, #380]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d74:	63da      	str	r2, [r3, #60]	@ 0x3c
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 65535);
 8000d76:	4b5d      	ldr	r3, [pc, #372]	@ (8000eec <HAL_UART_RxCpltCallback+0x290>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d7e:	641a      	str	r2, [r3, #64]	@ 0x40
    		break;
 8000d80:	e000      	b.n	8000d84 <HAL_UART_RxCpltCallback+0x128>
    	default: break;
 8000d82:	bf00      	nop
    }

    uint8_t MOVE_FORWARD = !(message & (1 << 0));
 8000d84:	4b56      	ldr	r3, [pc, #344]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	bf0c      	ite	eq
 8000d90:	2301      	moveq	r3, #1
 8000d92:	2300      	movne	r3, #0
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	73bb      	strb	r3, [r7, #14]

    if (message & (1 << 4)) {
 8000d98:	4b51      	ldr	r3, [pc, #324]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	f003 0310 	and.w	r3, r3, #16
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d024      	beq.n	8000dee <HAL_UART_RxCpltCallback+0x192>
    	if (MOVE_FORWARD) {
 8000da4:	7bbb      	ldrb	r3, [r7, #14]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d010      	beq.n	8000dcc <HAL_UART_RxCpltCallback+0x170>
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	4a50      	ldr	r2, [pc, #320]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000db0:	8811      	ldrh	r1, [r2, #0]
 8000db2:	2200      	movs	r2, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 fecf 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_SET);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	4a4c      	ldr	r2, [pc, #304]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dc0:	8851      	ldrh	r1, [r2, #2]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 fec7 	bl	8001b58 <HAL_GPIO_WritePin>
 8000dca:	e020      	b.n	8000e0e <HAL_UART_RxCpltCallback+0x1b2>
    	}
    	else {
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_SET);
 8000dcc:	4b48      	ldr	r3, [pc, #288]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	4a47      	ldr	r2, [pc, #284]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dd2:	8811      	ldrh	r1, [r2, #0]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 febe 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8000ddc:	4b44      	ldr	r3, [pc, #272]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	4a43      	ldr	r2, [pc, #268]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000de2:	8851      	ldrh	r1, [r2, #2]
 8000de4:	2200      	movs	r2, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 feb6 	bl	8001b58 <HAL_GPIO_WritePin>
 8000dec:	e00f      	b.n	8000e0e <HAL_UART_RxCpltCallback+0x1b2>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8000dee:	4b40      	ldr	r3, [pc, #256]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	4a3f      	ldr	r2, [pc, #252]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000df4:	8811      	ldrh	r1, [r2, #0]
 8000df6:	2200      	movs	r2, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 fead 	bl	8001b58 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8000dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	4a3b      	ldr	r2, [pc, #236]	@ (8000ef0 <HAL_UART_RxCpltCallback+0x294>)
 8000e04:	8851      	ldrh	r1, [r2, #2]
 8000e06:	2200      	movs	r2, #0
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fea5 	bl	8001b58 <HAL_GPIO_WritePin>
    }

    if (message & (1 << 5)) {
 8000e0e:	4b34      	ldr	r3, [pc, #208]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	f003 0320 	and.w	r3, r3, #32
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d024      	beq.n	8000e64 <HAL_UART_RxCpltCallback+0x208>
		if (MOVE_FORWARD) {
 8000e1a:	7bbb      	ldrb	r3, [r7, #14]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d010      	beq.n	8000e42 <HAL_UART_RxCpltCallback+0x1e6>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8000e20:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	4a33      	ldr	r2, [pc, #204]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e26:	8811      	ldrh	r1, [r2, #0]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 fe94 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_SET);
 8000e30:	4b30      	ldr	r3, [pc, #192]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	4a2f      	ldr	r2, [pc, #188]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e36:	8851      	ldrh	r1, [r2, #2]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 fe8c 	bl	8001b58 <HAL_GPIO_WritePin>
 8000e40:	e020      	b.n	8000e84 <HAL_UART_RxCpltCallback+0x228>
		}
		else {
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_SET);
 8000e42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	4a2b      	ldr	r2, [pc, #172]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e48:	8811      	ldrh	r1, [r2, #0]
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f000 fe83 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8000e52:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	4a27      	ldr	r2, [pc, #156]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e58:	8851      	ldrh	r1, [r2, #2]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 fe7b 	bl	8001b58 <HAL_GPIO_WritePin>
 8000e62:	e00f      	b.n	8000e84 <HAL_UART_RxCpltCallback+0x228>
		}
	}
	else {
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8000e64:	4b23      	ldr	r3, [pc, #140]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	4a22      	ldr	r2, [pc, #136]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e6a:	8811      	ldrh	r1, [r2, #0]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 fe72 	bl	8001b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8000e74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef4 <HAL_UART_RxCpltCallback+0x298>)
 8000e7a:	8851      	ldrh	r1, [r2, #2]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fe6a 	bl	8001b58 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 6)) {
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <HAL_UART_RxCpltCallback+0x284>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d035      	beq.n	8000efc <HAL_UART_RxCpltCallback+0x2a0>
		if (MOVE_FORWARD) {
 8000e90:	7bbb      	ldrb	r3, [r7, #14]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d010      	beq.n	8000eb8 <HAL_UART_RxCpltCallback+0x25c>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8000e96:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	4a17      	ldr	r2, [pc, #92]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000e9c:	8811      	ldrh	r1, [r2, #0]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f000 fe59 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_SET);
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	4a13      	ldr	r2, [pc, #76]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000eac:	8851      	ldrh	r1, [r2, #2]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f000 fe51 	bl	8001b58 <HAL_GPIO_WritePin>
 8000eb6:	e031      	b.n	8000f1c <HAL_UART_RxCpltCallback+0x2c0>
		}
		else {
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_SET);
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000ebe:	8811      	ldrh	r1, [r2, #0]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 fe48 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <HAL_UART_RxCpltCallback+0x29c>)
 8000ece:	8851      	ldrh	r1, [r2, #2]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 fe40 	bl	8001b58 <HAL_GPIO_WritePin>
 8000ed8:	e020      	b.n	8000f1c <HAL_UART_RxCpltCallback+0x2c0>
 8000eda:	bf00      	nop
 8000edc:	40004c00 	.word	0x40004c00
 8000ee0:	200003dc 	.word	0x200003dc
 8000ee4:	200001f4 	.word	0x200001f4
 8000ee8:	48000400 	.word	0x48000400
 8000eec:	2000007c 	.word	0x2000007c
 8000ef0:	2000036c 	.word	0x2000036c
 8000ef4:	20000388 	.word	0x20000388
 8000ef8:	200003a4 	.word	0x200003a4
		}
	}
	else {
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8000efc:	4b26      	ldr	r3, [pc, #152]	@ (8000f98 <HAL_UART_RxCpltCallback+0x33c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	4a25      	ldr	r2, [pc, #148]	@ (8000f98 <HAL_UART_RxCpltCallback+0x33c>)
 8000f02:	8811      	ldrh	r1, [r2, #0]
 8000f04:	2200      	movs	r2, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fe26 	bl	8001b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8000f0c:	4b22      	ldr	r3, [pc, #136]	@ (8000f98 <HAL_UART_RxCpltCallback+0x33c>)
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	4a21      	ldr	r2, [pc, #132]	@ (8000f98 <HAL_UART_RxCpltCallback+0x33c>)
 8000f12:	8851      	ldrh	r1, [r2, #2]
 8000f14:	2200      	movs	r2, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fe1e 	bl	8001b58 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 7)) {
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <HAL_UART_RxCpltCallback+0x340>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	b25b      	sxtb	r3, r3
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	da24      	bge.n	8000f70 <HAL_UART_RxCpltCallback+0x314>
		if (MOVE_FORWARD) {
 8000f26:	7bbb      	ldrb	r3, [r7, #14]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d010      	beq.n	8000f4e <HAL_UART_RxCpltCallback+0x2f2>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f32:	8811      	ldrh	r1, [r2, #0]
 8000f34:	2200      	movs	r2, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fe0e 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_SET);
 8000f3c:	4b18      	ldr	r3, [pc, #96]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f42:	8851      	ldrh	r1, [r2, #2]
 8000f44:	2201      	movs	r2, #1
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fe06 	bl	8001b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
	}

}
}
 8000f4c:	e020      	b.n	8000f90 <HAL_UART_RxCpltCallback+0x334>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_SET);
 8000f4e:	4b14      	ldr	r3, [pc, #80]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	4a13      	ldr	r2, [pc, #76]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f54:	8811      	ldrh	r1, [r2, #0]
 8000f56:	2201      	movs	r2, #1
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f000 fdfd 	bl	8001b58 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f64:	8851      	ldrh	r1, [r2, #2]
 8000f66:	2200      	movs	r2, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f000 fdf5 	bl	8001b58 <HAL_GPIO_WritePin>
}
 8000f6e:	e00f      	b.n	8000f90 <HAL_UART_RxCpltCallback+0x334>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8000f70:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f76:	8811      	ldrh	r1, [r2, #0]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 fdec 	bl	8001b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8000f80:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	4a06      	ldr	r2, [pc, #24]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x344>)
 8000f86:	8851      	ldrh	r1, [r2, #2]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fde4 	bl	8001b58 <HAL_GPIO_WritePin>
}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	200003a4 	.word	0x200003a4
 8000f9c:	200003dc 	.word	0x200003dc
 8000fa0:	200003c0 	.word	0x200003c0

08000fa4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000fac:	2100      	movs	r1, #0
 8000fae:	4809      	ldr	r0, [pc, #36]	@ (8000fd4 <StartDefaultTask+0x30>)
 8000fb0:	f002 f95c 	bl	800326c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <StartDefaultTask+0x30>)
 8000fb8:	f002 f958 	bl	800326c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000fbc:	2108      	movs	r1, #8
 8000fbe:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <StartDefaultTask+0x30>)
 8000fc0:	f002 f954 	bl	800326c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000fc4:	210c      	movs	r1, #12
 8000fc6:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <StartDefaultTask+0x30>)
 8000fc8:	f002 f950 	bl	800326c <HAL_TIM_PWM_Start>
	InitializeMotorAtts();
 8000fcc:	f7ff fdc6 	bl	8000b5c <InitializeMotorAtts>

  /* Infinite loop */
  for(;;)
 8000fd0:	bf00      	nop
 8000fd2:	e7fd      	b.n	8000fd0 <StartDefaultTask+0x2c>
 8000fd4:	2000007c 	.word	0x2000007c

08000fd8 <TransmitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TransmitTask */
void TransmitTask(void *argument)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TransmitTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_UART_Transmit(&huart4, &M1.MOTOR_ROTATIONS, 2, 10);
 8000fe0:	230a      	movs	r3, #10
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	4904      	ldr	r1, [pc, #16]	@ (8000ff8 <TransmitTask+0x20>)
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <TransmitTask+0x24>)
 8000fe8:	f003 fb2e 	bl	8004648 <HAL_UART_Transmit>
    osDelay(100);
 8000fec:	2064      	movs	r0, #100	@ 0x64
 8000fee:	f005 f845 	bl	800607c <osDelay>
    HAL_UART_Transmit(&huart4, &M1.MOTOR_ROTATIONS, 2, 10);
 8000ff2:	bf00      	nop
 8000ff4:	e7f4      	b.n	8000fe0 <TransmitTask+0x8>
 8000ff6:	bf00      	nop
 8000ff8:	20000384 	.word	0x20000384
 8000ffc:	200001f4 	.word	0x200001f4

08001000 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a13      	ldr	r2, [pc, #76]	@ (800105c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d102      	bne.n	8001018 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    HAL_IncTick();
 8001012:	f000 faa3 	bl	800155c <HAL_IncTick>

  		  timer_counter = 0;
  	  }
    }
  /* USER CODE END Callback 1 */
}
 8001016:	e01d      	b.n	8001054 <HAL_TIM_PeriodElapsedCallback+0x54>
  else if (htim->Instance == TIM2) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001020:	d118      	bne.n	8001054 <HAL_TIM_PeriodElapsedCallback+0x54>
  	  timer_counter++;
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800102c:	701a      	strb	r2, [r3, #0]
  	  if (timer_counter == 1) {
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d10e      	bne.n	8001054 <HAL_TIM_PeriodElapsedCallback+0x54>
  		  M1.MOTOR_ROTATIONS = 0;
 8001036:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  		  M2.MOTOR_ROTATIONS = 0;
 800103c:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800103e:	2200      	movs	r2, #0
 8001040:	619a      	str	r2, [r3, #24]
  		  M3.MOTOR_ROTATIONS = 0;
 8001042:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  		  M4.MOTOR_ROTATIONS = 0;
 8001048:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800104a:	2200      	movs	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
  		  timer_counter = 0;
 800104e:	4b04      	ldr	r3, [pc, #16]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40001000 	.word	0x40001000
 8001060:	200003dd 	.word	0x200003dd
 8001064:	2000036c 	.word	0x2000036c
 8001068:	20000388 	.word	0x20000388
 800106c:	200003a4 	.word	0x200003a4
 8001070:	200003c0 	.word	0x200003c0

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <Error_Handler+0x8>

08001080 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <HAL_MspInit+0x4c>)
 8001088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108a:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <HAL_MspInit+0x4c>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6613      	str	r3, [r2, #96]	@ 0x60
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <HAL_MspInit+0x4c>)
 8001094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <HAL_MspInit+0x4c>)
 80010a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <HAL_MspInit+0x4c>)
 80010a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <HAL_MspInit+0x4c>)
 80010ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	210f      	movs	r1, #15
 80010ba:	f06f 0001 	mvn.w	r0, #1
 80010be:	f000 fb25 	bl	800170c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40021000 	.word	0x40021000

080010d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a16      	ldr	r2, [pc, #88]	@ (8001138 <HAL_TIM_Base_MspInit+0x68>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d10c      	bne.n	80010fc <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010e2:	4b16      	ldr	r3, [pc, #88]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 80010e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e6:	4a15      	ldr	r2, [pc, #84]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 80010e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 80010f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010fa:	e018      	b.n	800112e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001104:	d113      	bne.n	800112e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001106:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	4a0c      	ldr	r2, [pc, #48]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6593      	str	r3, [r2, #88]	@ 0x58
 8001112:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <HAL_TIM_Base_MspInit+0x6c>)
 8001114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	210a      	movs	r1, #10
 8001122:	201c      	movs	r0, #28
 8001124:	f000 faf2 	bl	800170c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001128:	201c      	movs	r0, #28
 800112a:	f000 fb0b 	bl	8001744 <HAL_NVIC_EnableIRQ>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40012c00 	.word	0x40012c00
 800113c:	40021000 	.word	0x40021000

08001140 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a12      	ldr	r2, [pc, #72]	@ (80011a8 <HAL_TIM_MspPostInit+0x68>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d11d      	bne.n	800119e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_TIM_MspPostInit+0x6c>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a11      	ldr	r2, [pc, #68]	@ (80011ac <HAL_TIM_MspPostInit+0x6c>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <HAL_TIM_MspPostInit+0x6c>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = M4_PWM_GEN_Pin|M3_PWM_GEN_Pin|M2_PWM_GEN_Pin|M1_PWM_GEN_Pin;
 800117a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800117e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	2302      	movs	r3, #2
 8001182:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800118c:	2301      	movs	r3, #1
 800118e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	4619      	mov	r1, r3
 8001196:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119a:	f000 fb63 	bl	8001864 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800119e:	bf00      	nop
 80011a0:	3720      	adds	r7, #32
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40012c00 	.word	0x40012c00
 80011ac:	40021000 	.word	0x40021000

080011b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0a6      	sub	sp, #152	@ 0x98
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011c8:	f107 031c 	add.w	r3, r7, #28
 80011cc:	2268      	movs	r2, #104	@ 0x68
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f007 fc29 	bl	8008a28 <memset>
  if(huart->Instance==UART4)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a46      	ldr	r2, [pc, #280]	@ (80012f4 <HAL_UART_MspInit+0x144>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d144      	bne.n	800126a <HAL_UART_MspInit+0xba>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80011e0:	2308      	movs	r3, #8
 80011e2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	4618      	mov	r0, r3
 80011ee:	f001 fbb1 	bl	8002954 <HAL_RCCEx_PeriphCLKConfig>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011f8:	f7ff ff3c 	bl	8001074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80011fc:	4b3e      	ldr	r3, [pc, #248]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 80011fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001200:	4a3d      	ldr	r2, [pc, #244]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 8001202:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001206:	6593      	str	r3, [r2, #88]	@ 0x58
 8001208:	4b3b      	ldr	r3, [pc, #236]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 800120a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001210:	61bb      	str	r3, [r7, #24]
 8001212:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	4b38      	ldr	r3, [pc, #224]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 8001216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001218:	4a37      	ldr	r2, [pc, #220]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001220:	4b35      	ldr	r3, [pc, #212]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 8001222:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800122c:	2303      	movs	r3, #3
 800122e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001232:	2302      	movs	r3, #2
 8001234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001244:	2308      	movs	r3, #8
 8001246:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001254:	f000 fb06 	bl	8001864 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 10, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	210a      	movs	r1, #10
 800125c:	2034      	movs	r0, #52	@ 0x34
 800125e:	f000 fa55 	bl	800170c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001262:	2034      	movs	r0, #52	@ 0x34
 8001264:	f000 fa6e 	bl	8001744 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001268:	e040      	b.n	80012ec <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a23      	ldr	r2, [pc, #140]	@ (80012fc <HAL_UART_MspInit+0x14c>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d13b      	bne.n	80012ec <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001274:	2302      	movs	r3, #2
 8001276:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001278:	2300      	movs	r3, #0
 800127a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	4618      	mov	r0, r3
 8001282:	f001 fb67 	bl	8002954 <HAL_RCCEx_PeriphCLKConfig>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 800128c:	f7ff fef2 	bl	8001074 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 8001292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001294:	4a18      	ldr	r2, [pc, #96]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 8001296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129a:	6593      	str	r3, [r2, #88]	@ 0x58
 800129c:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 800129e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	4b13      	ldr	r3, [pc, #76]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 80012aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ac:	4a12      	ldr	r2, [pc, #72]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b4:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <HAL_UART_MspInit+0x148>)
 80012b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012c0:	230c      	movs	r3, #12
 80012c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d2:	2303      	movs	r3, #3
 80012d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d8:	2307      	movs	r3, #7
 80012da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80012e2:	4619      	mov	r1, r3
 80012e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e8:	f000 fabc 	bl	8001864 <HAL_GPIO_Init>
}
 80012ec:	bf00      	nop
 80012ee:	3798      	adds	r7, #152	@ 0x98
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40004c00 	.word	0x40004c00
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40004400 	.word	0x40004400

08001300 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08e      	sub	sp, #56	@ 0x38
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001308:	2300      	movs	r3, #0
 800130a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800130e:	4b34      	ldr	r3, [pc, #208]	@ (80013e0 <HAL_InitTick+0xe0>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001312:	4a33      	ldr	r2, [pc, #204]	@ (80013e0 <HAL_InitTick+0xe0>)
 8001314:	f043 0310 	orr.w	r3, r3, #16
 8001318:	6593      	str	r3, [r2, #88]	@ 0x58
 800131a:	4b31      	ldr	r3, [pc, #196]	@ (80013e0 <HAL_InitTick+0xe0>)
 800131c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131e:	f003 0310 	and.w	r3, r3, #16
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001326:	f107 0210 	add.w	r2, r7, #16
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4611      	mov	r1, r2
 8001330:	4618      	mov	r0, r3
 8001332:	f001 fa7d 	bl	8002830 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001336:	6a3b      	ldr	r3, [r7, #32]
 8001338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800133a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133c:	2b00      	cmp	r3, #0
 800133e:	d103      	bne.n	8001348 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001340:	f001 fa4a 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 8001344:	6378      	str	r0, [r7, #52]	@ 0x34
 8001346:	e004      	b.n	8001352 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001348:	f001 fa46 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 800134c:	4603      	mov	r3, r0
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001354:	4a23      	ldr	r2, [pc, #140]	@ (80013e4 <HAL_InitTick+0xe4>)
 8001356:	fba2 2303 	umull	r2, r3, r2, r3
 800135a:	0c9b      	lsrs	r3, r3, #18
 800135c:	3b01      	subs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001360:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001362:	4a22      	ldr	r2, [pc, #136]	@ (80013ec <HAL_InitTick+0xec>)
 8001364:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001366:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001368:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800136c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800136e:	4a1e      	ldr	r2, [pc, #120]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001372:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001374:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_InitTick+0xe8>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001382:	2200      	movs	r2, #0
 8001384:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001386:	4818      	ldr	r0, [pc, #96]	@ (80013e8 <HAL_InitTick+0xe8>)
 8001388:	f001 fe42 	bl	8003010 <HAL_TIM_Base_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001392:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001396:	2b00      	cmp	r3, #0
 8001398:	d11b      	bne.n	80013d2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800139a:	4813      	ldr	r0, [pc, #76]	@ (80013e8 <HAL_InitTick+0xe8>)
 800139c:	f001 fe9c 	bl	80030d8 <HAL_TIM_Base_Start_IT>
 80013a0:	4603      	mov	r3, r0
 80013a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80013a6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d111      	bne.n	80013d2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013ae:	2036      	movs	r0, #54	@ 0x36
 80013b0:	f000 f9c8 	bl	8001744 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b0f      	cmp	r3, #15
 80013b8:	d808      	bhi.n	80013cc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80013ba:	2200      	movs	r2, #0
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	2036      	movs	r0, #54	@ 0x36
 80013c0:	f000 f9a4 	bl	800170c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013c4:	4a0a      	ldr	r2, [pc, #40]	@ (80013f0 <HAL_InitTick+0xf0>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	e002      	b.n	80013d2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80013d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3738      	adds	r7, #56	@ 0x38
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40021000 	.word	0x40021000
 80013e4:	431bde83 	.word	0x431bde83
 80013e8:	200003e0 	.word	0x200003e0
 80013ec:	40001000 	.word	0x40001000
 80013f0:	20000004 	.word	0x20000004

080013f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <NMI_Handler+0x4>

080013fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <HardFault_Handler+0x4>

08001404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <MemManage_Handler+0x4>

0800140c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <BusFault_Handler+0x4>

08001414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <UsageFault_Handler+0x4>

0800141c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_ENC_Pin);
 800142e:	2002      	movs	r0, #2
 8001430:	f000 fbaa 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}

08001438 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_ENC_Pin);
 800143c:	2004      	movs	r0, #4
 800143e:	f000 fba3 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <TIM2_IRQHandler+0x10>)
 800144e:	f001 fff3 	bl	8003438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000138 	.word	0x20000138

0800145c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M3_ENC_Pin);
 8001460:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001464:	f000 fb90 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M4_ENC_Pin);
 8001468:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800146c:	f000 fb8c 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001470:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001474:	f000 fb88 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}

0800147c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001480:	4802      	ldr	r0, [pc, #8]	@ (800148c <UART4_IRQHandler+0x10>)
 8001482:	f003 f9c1 	bl	8004808 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	200001f4 	.word	0x200001f4

08001490 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001494:	4802      	ldr	r0, [pc, #8]	@ (80014a0 <TIM6_DAC_IRQHandler+0x10>)
 8001496:	f001 ffcf 	bl	8003438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200003e0 	.word	0x200003e0

080014a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014a8:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <SystemInit+0x20>)
 80014aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ae:	4a05      	ldr	r2, [pc, #20]	@ (80014c4 <SystemInit+0x20>)
 80014b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001500 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014cc:	f7ff ffea 	bl	80014a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d0:	480c      	ldr	r0, [pc, #48]	@ (8001504 <LoopForever+0x6>)
  ldr r1, =_edata
 80014d2:	490d      	ldr	r1, [pc, #52]	@ (8001508 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014d4:	4a0d      	ldr	r2, [pc, #52]	@ (800150c <LoopForever+0xe>)
  movs r3, #0
 80014d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d8:	e002      	b.n	80014e0 <LoopCopyDataInit>

080014da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014de:	3304      	adds	r3, #4

080014e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e4:	d3f9      	bcc.n	80014da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001510 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001514 <LoopForever+0x16>)
  movs r3, #0
 80014ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014ec:	e001      	b.n	80014f2 <LoopFillZerobss>

080014ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f0:	3204      	adds	r2, #4

080014f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f4:	d3fb      	bcc.n	80014ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014f6:	f007 fafd 	bl	8008af4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014fa:	f7ff f807 	bl	800050c <main>

080014fe <LoopForever>:

LoopForever:
    b LoopForever
 80014fe:	e7fe      	b.n	80014fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001500:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001508:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800150c:	08008cf4 	.word	0x08008cf4
  ldr r2, =_sbss
 8001510:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001514:	20001f80 	.word	0x20001f80

08001518 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001518:	e7fe      	b.n	8001518 <ADC1_IRQHandler>
	...

0800151c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001526:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_Init+0x3c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a0b      	ldr	r2, [pc, #44]	@ (8001558 <HAL_Init+0x3c>)
 800152c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001530:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001532:	2003      	movs	r0, #3
 8001534:	f000 f8df 	bl	80016f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001538:	200f      	movs	r0, #15
 800153a:	f7ff fee1 	bl	8001300 <HAL_InitTick>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d002      	beq.n	800154a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	71fb      	strb	r3, [r7, #7]
 8001548:	e001      	b.n	800154e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800154a:	f7ff fd99 	bl	8001080 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800154e:	79fb      	ldrb	r3, [r7, #7]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40022000 	.word	0x40022000

0800155c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_IncTick+0x20>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <HAL_IncTick+0x24>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4413      	add	r3, r2
 800156c:	4a04      	ldr	r2, [pc, #16]	@ (8001580 <HAL_IncTick+0x24>)
 800156e:	6013      	str	r3, [r2, #0]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000008 	.word	0x20000008
 8001580:	2000049c 	.word	0x2000049c

08001584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return uwTick;
 8001588:	4b03      	ldr	r3, [pc, #12]	@ (8001598 <HAL_GetTick+0x14>)
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	2000049c 	.word	0x2000049c

0800159c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015ac:	4b0c      	ldr	r3, [pc, #48]	@ (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015b8:	4013      	ands	r3, r2
 80015ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	60d3      	str	r3, [r2, #12]
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e8:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <__NVIC_GetPriorityGrouping+0x18>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	f003 0307 	and.w	r3, r3, #7
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	2b00      	cmp	r3, #0
 8001610:	db0b      	blt.n	800162a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	f003 021f 	and.w	r2, r3, #31
 8001618:	4907      	ldr	r1, [pc, #28]	@ (8001638 <__NVIC_EnableIRQ+0x38>)
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	2001      	movs	r0, #1
 8001622:	fa00 f202 	lsl.w	r2, r0, r2
 8001626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000e100 	.word	0xe000e100

0800163c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	6039      	str	r1, [r7, #0]
 8001646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	db0a      	blt.n	8001666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	490c      	ldr	r1, [pc, #48]	@ (8001688 <__NVIC_SetPriority+0x4c>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	0112      	lsls	r2, r2, #4
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	440b      	add	r3, r1
 8001660:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001664:	e00a      	b.n	800167c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4908      	ldr	r1, [pc, #32]	@ (800168c <__NVIC_SetPriority+0x50>)
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	3b04      	subs	r3, #4
 8001674:	0112      	lsls	r2, r2, #4
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	440b      	add	r3, r1
 800167a:	761a      	strb	r2, [r3, #24]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000e100 	.word	0xe000e100
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	@ 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f1c3 0307 	rsb	r3, r3, #7
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	bf28      	it	cs
 80016ae:	2304      	movcs	r3, #4
 80016b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	3304      	adds	r3, #4
 80016b6:	2b06      	cmp	r3, #6
 80016b8:	d902      	bls.n	80016c0 <NVIC_EncodePriority+0x30>
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3b03      	subs	r3, #3
 80016be:	e000      	b.n	80016c2 <NVIC_EncodePriority+0x32>
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43da      	mvns	r2, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	401a      	ands	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d8:	f04f 31ff 	mov.w	r1, #4294967295
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa01 f303 	lsl.w	r3, r1, r3
 80016e2:	43d9      	mvns	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	4313      	orrs	r3, r2
         );
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3724      	adds	r7, #36	@ 0x24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b082      	sub	sp, #8
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ff4c 	bl	800159c <__NVIC_SetPriorityGrouping>
}
 8001704:	bf00      	nop
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800171e:	f7ff ff61 	bl	80015e4 <__NVIC_GetPriorityGrouping>
 8001722:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	6978      	ldr	r0, [r7, #20]
 800172a:	f7ff ffb1 	bl	8001690 <NVIC_EncodePriority>
 800172e:	4602      	mov	r2, r0
 8001730:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff ff80 	bl	800163c <__NVIC_SetPriority>
}
 800173c:	bf00      	nop
 800173e:	3718      	adds	r7, #24
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff ff54 	bl	8001600 <__NVIC_EnableIRQ>
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e031      	b.n	80017d6 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d008      	beq.n	8001790 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2204      	movs	r2, #4
 8001782:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e022      	b.n	80017d6 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f022 0201 	bic.w	r2, r2, #1
 800179e:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f022 020e 	bic.w	r2, r2, #14
 80017ae:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b4:	f003 021c 	and.w	r2, r3, #28
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017ea:	2300      	movs	r3, #0
 80017ec:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d005      	beq.n	8001806 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2204      	movs	r2, #4
 80017fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	e029      	b.n	800185a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f022 0201 	bic.w	r2, r2, #1
 8001814:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 020e 	bic.w	r2, r2, #14
 8001824:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182a:	f003 021c 	and.w	r2, r3, #28
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	2101      	movs	r1, #1
 8001834:	fa01 f202 	lsl.w	r2, r1, r2
 8001838:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2201      	movs	r2, #1
 800183e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	4798      	blx	r3
    }
  }
  return status;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001864:	b480      	push	{r7}
 8001866:	b087      	sub	sp, #28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001872:	e154      	b.n	8001b1e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	2101      	movs	r1, #1
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	4013      	ands	r3, r2
 8001882:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 8146 	beq.w	8001b18 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2b01      	cmp	r3, #1
 8001896:	d005      	beq.n	80018a4 <HAL_GPIO_Init+0x40>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d130      	bne.n	8001906 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	2203      	movs	r2, #3
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018da:	2201      	movs	r2, #1
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	091b      	lsrs	r3, r3, #4
 80018f0:	f003 0201 	and.w	r2, r3, #1
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f003 0303 	and.w	r3, r3, #3
 800190e:	2b03      	cmp	r3, #3
 8001910:	d017      	beq.n	8001942 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	2203      	movs	r2, #3
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43db      	mvns	r3, r3
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	4013      	ands	r3, r2
 8001928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	689a      	ldr	r2, [r3, #8]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d123      	bne.n	8001996 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	08da      	lsrs	r2, r3, #3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	3208      	adds	r2, #8
 8001956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800195a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	220f      	movs	r2, #15
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4013      	ands	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	691a      	ldr	r2, [r3, #16]
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	08da      	lsrs	r2, r3, #3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3208      	adds	r2, #8
 8001990:	6939      	ldr	r1, [r7, #16]
 8001992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	2203      	movs	r2, #3
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	4013      	ands	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0203 	and.w	r2, r3, #3
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 80a0 	beq.w	8001b18 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d8:	4b58      	ldr	r3, [pc, #352]	@ (8001b3c <HAL_GPIO_Init+0x2d8>)
 80019da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019dc:	4a57      	ldr	r2, [pc, #348]	@ (8001b3c <HAL_GPIO_Init+0x2d8>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80019e4:	4b55      	ldr	r3, [pc, #340]	@ (8001b3c <HAL_GPIO_Init+0x2d8>)
 80019e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019f0:	4a53      	ldr	r2, [pc, #332]	@ (8001b40 <HAL_GPIO_Init+0x2dc>)
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	089b      	lsrs	r3, r3, #2
 80019f6:	3302      	adds	r3, #2
 80019f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	220f      	movs	r2, #15
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4013      	ands	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a1a:	d019      	beq.n	8001a50 <HAL_GPIO_Init+0x1ec>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a49      	ldr	r2, [pc, #292]	@ (8001b44 <HAL_GPIO_Init+0x2e0>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d013      	beq.n	8001a4c <HAL_GPIO_Init+0x1e8>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a48      	ldr	r2, [pc, #288]	@ (8001b48 <HAL_GPIO_Init+0x2e4>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d00d      	beq.n	8001a48 <HAL_GPIO_Init+0x1e4>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a47      	ldr	r2, [pc, #284]	@ (8001b4c <HAL_GPIO_Init+0x2e8>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d007      	beq.n	8001a44 <HAL_GPIO_Init+0x1e0>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a46      	ldr	r2, [pc, #280]	@ (8001b50 <HAL_GPIO_Init+0x2ec>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d101      	bne.n	8001a40 <HAL_GPIO_Init+0x1dc>
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	e008      	b.n	8001a52 <HAL_GPIO_Init+0x1ee>
 8001a40:	2307      	movs	r3, #7
 8001a42:	e006      	b.n	8001a52 <HAL_GPIO_Init+0x1ee>
 8001a44:	2303      	movs	r3, #3
 8001a46:	e004      	b.n	8001a52 <HAL_GPIO_Init+0x1ee>
 8001a48:	2302      	movs	r3, #2
 8001a4a:	e002      	b.n	8001a52 <HAL_GPIO_Init+0x1ee>
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e000      	b.n	8001a52 <HAL_GPIO_Init+0x1ee>
 8001a50:	2300      	movs	r3, #0
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	f002 0203 	and.w	r2, r2, #3
 8001a58:	0092      	lsls	r2, r2, #2
 8001a5a:	4093      	lsls	r3, r2
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a62:	4937      	ldr	r1, [pc, #220]	@ (8001b40 <HAL_GPIO_Init+0x2dc>)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	089b      	lsrs	r3, r3, #2
 8001a68:	3302      	adds	r3, #2
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a70:	4b38      	ldr	r3, [pc, #224]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a94:	4a2f      	ldr	r2, [pc, #188]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001abe:	4a25      	ldr	r2, [pc, #148]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ac4:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001aee:	4b19      	ldr	r3, [pc, #100]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	43db      	mvns	r3, r3
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b12:	4a10      	ldr	r2, [pc, #64]	@ (8001b54 <HAL_GPIO_Init+0x2f0>)
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	fa22 f303 	lsr.w	r3, r2, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f47f aea3 	bne.w	8001874 <HAL_GPIO_Init+0x10>
  }
}
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
 8001b32:	371c      	adds	r7, #28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40010000 	.word	0x40010000
 8001b44:	48000400 	.word	0x48000400
 8001b48:	48000800 	.word	0x48000800
 8001b4c:	48000c00 	.word	0x48000c00
 8001b50:	48001000 	.word	0x48001000
 8001b54:	40010400 	.word	0x40010400

08001b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	807b      	strh	r3, [r7, #2]
 8001b64:	4613      	mov	r3, r2
 8001b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b68:	787b      	ldrb	r3, [r7, #1]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b6e:	887a      	ldrh	r2, [r7, #2]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b74:	e002      	b.n	8001b7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b76:	887a      	ldrh	r2, [r7, #2]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b92:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b94:	695a      	ldr	r2, [r3, #20]
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d006      	beq.n	8001bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b9e:	4a05      	ldr	r2, [pc, #20]	@ (8001bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe ff9a 	bl	8000ae0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40010400 	.word	0x40010400

08001bb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001bbc:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40007000 	.word	0x40007000

08001bd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001be2:	d130      	bne.n	8001c46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001be4:	4b23      	ldr	r3, [pc, #140]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bf0:	d038      	beq.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bfc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c02:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2232      	movs	r2, #50	@ 0x32
 8001c08:	fb02 f303 	mul.w	r3, r2, r3
 8001c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001c7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	0c9b      	lsrs	r3, r3, #18
 8001c14:	3301      	adds	r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c18:	e002      	b.n	8001c20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c20:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c22:	695b      	ldr	r3, [r3, #20]
 8001c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c2c:	d102      	bne.n	8001c34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1f2      	bne.n	8001c1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c34:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c36:	695b      	ldr	r3, [r3, #20]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c40:	d110      	bne.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e00f      	b.n	8001c66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c46:	4b0b      	ldr	r3, [pc, #44]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c52:	d007      	beq.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c54:	4b07      	ldr	r3, [pc, #28]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c5c:	4a05      	ldr	r2, [pc, #20]	@ (8001c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3714      	adds	r7, #20
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	40007000 	.word	0x40007000
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	431bde83 	.word	0x431bde83

08001c80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d102      	bne.n	8001c94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f000 bc02 	b.w	8002498 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c94:	4b96      	ldr	r3, [pc, #600]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f003 030c 	and.w	r3, r3, #12
 8001c9c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c9e:	4b94      	ldr	r3, [pc, #592]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0310 	and.w	r3, r3, #16
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 80e4 	beq.w	8001e7e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <HAL_RCC_OscConfig+0x4c>
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	2b0c      	cmp	r3, #12
 8001cc0:	f040 808b 	bne.w	8001dda <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	f040 8087 	bne.w	8001dda <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ccc:	4b88      	ldr	r3, [pc, #544]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d005      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x64>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e3d9      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a1a      	ldr	r2, [r3, #32]
 8001ce8:	4b81      	ldr	r3, [pc, #516]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d004      	beq.n	8001cfe <HAL_RCC_OscConfig+0x7e>
 8001cf4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cfc:	e005      	b.n	8001d0a <HAL_RCC_OscConfig+0x8a>
 8001cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d223      	bcs.n	8001d56 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 fdbe 	bl	8002894 <RCC_SetFlashLatencyFromMSIRange>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e3ba      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d22:	4b73      	ldr	r3, [pc, #460]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a72      	ldr	r2, [pc, #456]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d28:	f043 0308 	orr.w	r3, r3, #8
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	4b70      	ldr	r3, [pc, #448]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	496d      	ldr	r1, [pc, #436]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d40:	4b6b      	ldr	r3, [pc, #428]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	4968      	ldr	r1, [pc, #416]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
 8001d54:	e025      	b.n	8001da2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d56:	4b66      	ldr	r3, [pc, #408]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a65      	ldr	r2, [pc, #404]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d5c:	f043 0308 	orr.w	r3, r3, #8
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b63      	ldr	r3, [pc, #396]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	4960      	ldr	r1, [pc, #384]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d74:	4b5e      	ldr	r3, [pc, #376]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	495b      	ldr	r1, [pc, #364]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fd7e 	bl	8002894 <RCC_SetFlashLatencyFromMSIRange>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e37a      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001da2:	f000 fc81 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8001da6:	4602      	mov	r2, r0
 8001da8:	4b51      	ldr	r3, [pc, #324]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	f003 030f 	and.w	r3, r3, #15
 8001db2:	4950      	ldr	r1, [pc, #320]	@ (8001ef4 <HAL_RCC_OscConfig+0x274>)
 8001db4:	5ccb      	ldrb	r3, [r1, r3]
 8001db6:	f003 031f 	and.w	r3, r3, #31
 8001dba:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbe:	4a4e      	ldr	r2, [pc, #312]	@ (8001ef8 <HAL_RCC_OscConfig+0x278>)
 8001dc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8001efc <HAL_RCC_OscConfig+0x27c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fa9a 	bl	8001300 <HAL_InitTick>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d052      	beq.n	8001e7c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	e35e      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d032      	beq.n	8001e48 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001de2:	4b43      	ldr	r3, [pc, #268]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a42      	ldr	r2, [pc, #264]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dee:	f7ff fbc9 	bl	8001584 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001df6:	f7ff fbc5 	bl	8001584 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e347      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e08:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e14:	4b36      	ldr	r3, [pc, #216]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a35      	ldr	r2, [pc, #212]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e1a:	f043 0308 	orr.w	r3, r3, #8
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b33      	ldr	r3, [pc, #204]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4930      	ldr	r1, [pc, #192]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e32:	4b2f      	ldr	r3, [pc, #188]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	021b      	lsls	r3, r3, #8
 8001e40:	492b      	ldr	r1, [pc, #172]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	604b      	str	r3, [r1, #4]
 8001e46:	e01a      	b.n	8001e7e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e48:	4b29      	ldr	r3, [pc, #164]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a28      	ldr	r2, [pc, #160]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e4e:	f023 0301 	bic.w	r3, r3, #1
 8001e52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e54:	f7ff fb96 	bl	8001584 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e5c:	f7ff fb92 	bl	8001584 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e314      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e6e:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x1dc>
 8001e7a:	e000      	b.n	8001e7e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d073      	beq.n	8001f72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d005      	beq.n	8001e9c <HAL_RCC_OscConfig+0x21c>
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2b0c      	cmp	r3, #12
 8001e94:	d10e      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d10b      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d063      	beq.n	8001f70 <HAL_RCC_OscConfig+0x2f0>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d15f      	bne.n	8001f70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e2f1      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ebc:	d106      	bne.n	8001ecc <HAL_RCC_OscConfig+0x24c>
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e025      	b.n	8001f18 <HAL_RCC_OscConfig+0x298>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ed4:	d114      	bne.n	8001f00 <HAL_RCC_OscConfig+0x280>
 8001ed6:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a05      	ldr	r2, [pc, #20]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001edc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	4b03      	ldr	r3, [pc, #12]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a02      	ldr	r2, [pc, #8]	@ (8001ef0 <HAL_RCC_OscConfig+0x270>)
 8001ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	e013      	b.n	8001f18 <HAL_RCC_OscConfig+0x298>
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	08008c9c 	.word	0x08008c9c
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	20000004 	.word	0x20000004
 8001f00:	4ba0      	ldr	r3, [pc, #640]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a9f      	ldr	r2, [pc, #636]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b9d      	ldr	r3, [pc, #628]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a9c      	ldr	r2, [pc, #624]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f20:	f7ff fb30 	bl	8001584 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7ff fb2c 	bl	8001584 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	@ 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e2ae      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f3a:	4b92      	ldr	r3, [pc, #584]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0x2a8>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f48:	f7ff fb1c 	bl	8001584 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7ff fb18 	bl	8001584 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	@ 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e29a      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f62:	4b88      	ldr	r3, [pc, #544]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x2d0>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d060      	beq.n	8002040 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_OscConfig+0x310>
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b0c      	cmp	r3, #12
 8001f88:	d119      	bne.n	8001fbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d116      	bne.n	8001fbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f90:	4b7c      	ldr	r3, [pc, #496]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x328>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e277      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa8:	4b76      	ldr	r3, [pc, #472]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	061b      	lsls	r3, r3, #24
 8001fb6:	4973      	ldr	r1, [pc, #460]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fbc:	e040      	b.n	8002040 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d023      	beq.n	800200e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a6e      	ldr	r2, [pc, #440]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd2:	f7ff fad7 	bl	8001584 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fda:	f7ff fad3 	bl	8001584 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e255      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fec:	4b65      	ldr	r3, [pc, #404]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff8:	4b62      	ldr	r3, [pc, #392]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	061b      	lsls	r3, r3, #24
 8002006:	495f      	ldr	r1, [pc, #380]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002008:	4313      	orrs	r3, r2
 800200a:	604b      	str	r3, [r1, #4]
 800200c:	e018      	b.n	8002040 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800200e:	4b5d      	ldr	r3, [pc, #372]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a5c      	ldr	r2, [pc, #368]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201a:	f7ff fab3 	bl	8001584 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002022:	f7ff faaf 	bl	8001584 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e231      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002034:	4b53      	ldr	r3, [pc, #332]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f0      	bne.n	8002022 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0308 	and.w	r3, r3, #8
 8002048:	2b00      	cmp	r3, #0
 800204a:	d03c      	beq.n	80020c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01c      	beq.n	800208e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002054:	4b4b      	ldr	r3, [pc, #300]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002056:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800205a:	4a4a      	ldr	r2, [pc, #296]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002064:	f7ff fa8e 	bl	8001584 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800206c:	f7ff fa8a 	bl	8001584 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e20c      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800207e:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002080:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d0ef      	beq.n	800206c <HAL_RCC_OscConfig+0x3ec>
 800208c:	e01b      	b.n	80020c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800208e:	4b3d      	ldr	r3, [pc, #244]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002094:	4a3b      	ldr	r2, [pc, #236]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002096:	f023 0301 	bic.w	r3, r3, #1
 800209a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209e:	f7ff fa71 	bl	8001584 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a6:	f7ff fa6d 	bl	8001584 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e1ef      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020b8:	4b32      	ldr	r3, [pc, #200]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 80020ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1ef      	bne.n	80020a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 80a6 	beq.w	8002220 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80020d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d10d      	bne.n	8002100 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e4:	4b27      	ldr	r3, [pc, #156]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 80020e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e8:	4a26      	ldr	r2, [pc, #152]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 80020ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80020f0:	4b24      	ldr	r3, [pc, #144]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 80020f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fc:	2301      	movs	r3, #1
 80020fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002100:	4b21      	ldr	r3, [pc, #132]	@ (8002188 <HAL_RCC_OscConfig+0x508>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002108:	2b00      	cmp	r3, #0
 800210a:	d118      	bne.n	800213e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800210c:	4b1e      	ldr	r3, [pc, #120]	@ (8002188 <HAL_RCC_OscConfig+0x508>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_RCC_OscConfig+0x508>)
 8002112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002116:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002118:	f7ff fa34 	bl	8001584 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002120:	f7ff fa30 	bl	8001584 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e1b2      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <HAL_RCC_OscConfig+0x508>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f0      	beq.n	8002120 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d108      	bne.n	8002158 <HAL_RCC_OscConfig+0x4d8>
 8002146:	4b0f      	ldr	r3, [pc, #60]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002156:	e029      	b.n	80021ac <HAL_RCC_OscConfig+0x52c>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b05      	cmp	r3, #5
 800215e:	d115      	bne.n	800218c <HAL_RCC_OscConfig+0x50c>
 8002160:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002166:	4a07      	ldr	r2, [pc, #28]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002168:	f043 0304 	orr.w	r3, r3, #4
 800216c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002170:	4b04      	ldr	r3, [pc, #16]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002176:	4a03      	ldr	r2, [pc, #12]	@ (8002184 <HAL_RCC_OscConfig+0x504>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002180:	e014      	b.n	80021ac <HAL_RCC_OscConfig+0x52c>
 8002182:	bf00      	nop
 8002184:	40021000 	.word	0x40021000
 8002188:	40007000 	.word	0x40007000
 800218c:	4b9a      	ldr	r3, [pc, #616]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 800218e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002192:	4a99      	ldr	r2, [pc, #612]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002194:	f023 0301 	bic.w	r3, r3, #1
 8002198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800219c:	4b96      	ldr	r3, [pc, #600]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a2:	4a95      	ldr	r2, [pc, #596]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80021a4:	f023 0304 	bic.w	r3, r3, #4
 80021a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d016      	beq.n	80021e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b4:	f7ff f9e6 	bl	8001584 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ba:	e00a      	b.n	80021d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021bc:	f7ff f9e2 	bl	8001584 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e162      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021d2:	4b89      	ldr	r3, [pc, #548]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80021d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0ed      	beq.n	80021bc <HAL_RCC_OscConfig+0x53c>
 80021e0:	e015      	b.n	800220e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e2:	f7ff f9cf 	bl	8001584 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021e8:	e00a      	b.n	8002200 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ea:	f7ff f9cb 	bl	8001584 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e14b      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002200:	4b7d      	ldr	r3, [pc, #500]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1ed      	bne.n	80021ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800220e:	7ffb      	ldrb	r3, [r7, #31]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d105      	bne.n	8002220 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002214:	4b78      	ldr	r3, [pc, #480]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002218:	4a77      	ldr	r2, [pc, #476]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 800221a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800221e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d03c      	beq.n	80022a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002230:	2b00      	cmp	r3, #0
 8002232:	d01c      	beq.n	800226e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002234:	4b70      	ldr	r3, [pc, #448]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002236:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800223a:	4a6f      	ldr	r2, [pc, #444]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002244:	f7ff f99e 	bl	8001584 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800224c:	f7ff f99a 	bl	8001584 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e11c      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800225e:	4b66      	ldr	r3, [pc, #408]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002260:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0ef      	beq.n	800224c <HAL_RCC_OscConfig+0x5cc>
 800226c:	e01b      	b.n	80022a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800226e:	4b62      	ldr	r3, [pc, #392]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002270:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002274:	4a60      	ldr	r2, [pc, #384]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002276:	f023 0301 	bic.w	r3, r3, #1
 800227a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800227e:	f7ff f981 	bl	8001584 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002286:	f7ff f97d 	bl	8001584 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0ff      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002298:	4b57      	ldr	r3, [pc, #348]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 800229a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1ef      	bne.n	8002286 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80f3 	beq.w	8002496 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	f040 80c9 	bne.w	800244c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022ba:	4b4f      	ldr	r3, [pc, #316]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	f003 0203 	and.w	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d12c      	bne.n	8002328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d8:	3b01      	subs	r3, #1
 80022da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022dc:	429a      	cmp	r2, r3
 80022de:	d123      	bne.n	8002328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d11b      	bne.n	8002328 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d113      	bne.n	8002328 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800230a:	085b      	lsrs	r3, r3, #1
 800230c:	3b01      	subs	r3, #1
 800230e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002310:	429a      	cmp	r2, r3
 8002312:	d109      	bne.n	8002328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	085b      	lsrs	r3, r3, #1
 8002320:	3b01      	subs	r3, #1
 8002322:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002324:	429a      	cmp	r2, r3
 8002326:	d06b      	beq.n	8002400 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	2b0c      	cmp	r3, #12
 800232c:	d062      	beq.n	80023f4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800232e:	4b32      	ldr	r3, [pc, #200]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e0ac      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800233e:	4b2e      	ldr	r3, [pc, #184]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a2d      	ldr	r2, [pc, #180]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002344:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002348:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800234a:	f7ff f91b 	bl	8001584 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002352:	f7ff f917 	bl	8001584 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e099      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002364:	4b24      	ldr	r3, [pc, #144]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1f0      	bne.n	8002352 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002370:	4b21      	ldr	r3, [pc, #132]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <HAL_RCC_OscConfig+0x77c>)
 8002376:	4013      	ands	r3, r2
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002380:	3a01      	subs	r2, #1
 8002382:	0112      	lsls	r2, r2, #4
 8002384:	4311      	orrs	r1, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800238a:	0212      	lsls	r2, r2, #8
 800238c:	4311      	orrs	r1, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002392:	0852      	lsrs	r2, r2, #1
 8002394:	3a01      	subs	r2, #1
 8002396:	0552      	lsls	r2, r2, #21
 8002398:	4311      	orrs	r1, r2
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800239e:	0852      	lsrs	r2, r2, #1
 80023a0:	3a01      	subs	r2, #1
 80023a2:	0652      	lsls	r2, r2, #25
 80023a4:	4311      	orrs	r1, r2
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80023aa:	06d2      	lsls	r2, r2, #27
 80023ac:	430a      	orrs	r2, r1
 80023ae:	4912      	ldr	r1, [pc, #72]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023b4:	4b10      	ldr	r3, [pc, #64]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0f      	ldr	r2, [pc, #60]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023c0:	4b0d      	ldr	r3, [pc, #52]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4a0c      	ldr	r2, [pc, #48]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023cc:	f7ff f8da 	bl	8001584 <HAL_GetTick>
 80023d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d4:	f7ff f8d6 	bl	8001584 <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e058      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e6:	4b04      	ldr	r3, [pc, #16]	@ (80023f8 <HAL_RCC_OscConfig+0x778>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d0f0      	beq.n	80023d4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023f2:	e050      	b.n	8002496 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e04f      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
 80023f8:	40021000 	.word	0x40021000
 80023fc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002400:	4b27      	ldr	r3, [pc, #156]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d144      	bne.n	8002496 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800240c:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a23      	ldr	r2, [pc, #140]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002412:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002416:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002418:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a20      	ldr	r2, [pc, #128]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 800241e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002422:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002424:	f7ff f8ae 	bl	8001584 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242c:	f7ff f8aa 	bl	8001584 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e02c      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243e:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0x7ac>
 800244a:	e024      	b.n	8002496 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	2b0c      	cmp	r3, #12
 8002450:	d01f      	beq.n	8002492 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002452:	4b13      	ldr	r3, [pc, #76]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a12      	ldr	r2, [pc, #72]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002458:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800245c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245e:	f7ff f891 	bl	8001584 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002466:	f7ff f88d 	bl	8001584 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e00f      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002478:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1f0      	bne.n	8002466 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002484:	4b06      	ldr	r3, [pc, #24]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	4905      	ldr	r1, [pc, #20]	@ (80024a0 <HAL_RCC_OscConfig+0x820>)
 800248a:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <HAL_RCC_OscConfig+0x824>)
 800248c:	4013      	ands	r3, r2
 800248e:	60cb      	str	r3, [r1, #12]
 8002490:	e001      	b.n	8002496 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3720      	adds	r7, #32
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000
 80024a4:	feeefffc 	.word	0xfeeefffc

080024a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0e7      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024bc:	4b75      	ldr	r3, [pc, #468]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d910      	bls.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b72      	ldr	r3, [pc, #456]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 0207 	bic.w	r2, r3, #7
 80024d2:	4970      	ldr	r1, [pc, #448]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024da:	4b6e      	ldr	r3, [pc, #440]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d001      	beq.n	80024ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0cf      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d010      	beq.n	800251a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	4b66      	ldr	r3, [pc, #408]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002504:	429a      	cmp	r2, r3
 8002506:	d908      	bls.n	800251a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002508:	4b63      	ldr	r3, [pc, #396]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	4960      	ldr	r1, [pc, #384]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002516:	4313      	orrs	r3, r2
 8002518:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d04c      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252e:	4b5a      	ldr	r3, [pc, #360]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d121      	bne.n	800257e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0a6      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d107      	bne.n	8002556 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002546:	4b54      	ldr	r3, [pc, #336]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d115      	bne.n	800257e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e09a      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d107      	bne.n	800256e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800255e:	4b4e      	ldr	r3, [pc, #312]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d109      	bne.n	800257e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e08e      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800256e:	4b4a      	ldr	r3, [pc, #296]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e086      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800257e:	4b46      	ldr	r3, [pc, #280]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f023 0203 	bic.w	r2, r3, #3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	4943      	ldr	r1, [pc, #268]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 800258c:	4313      	orrs	r3, r2
 800258e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002590:	f7fe fff8 	bl	8001584 <HAL_GetTick>
 8002594:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002596:	e00a      	b.n	80025ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002598:	f7fe fff4 	bl	8001584 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e06e      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 020c 	and.w	r2, r3, #12
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	429a      	cmp	r2, r3
 80025be:	d1eb      	bne.n	8002598 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d010      	beq.n	80025ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	4b31      	ldr	r3, [pc, #196]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025d8:	429a      	cmp	r2, r3
 80025da:	d208      	bcs.n	80025ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	492b      	ldr	r1, [pc, #172]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025ee:	4b29      	ldr	r3, [pc, #164]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	683a      	ldr	r2, [r7, #0]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d210      	bcs.n	800261e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fc:	4b25      	ldr	r3, [pc, #148]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f023 0207 	bic.w	r2, r3, #7
 8002604:	4923      	ldr	r1, [pc, #140]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	4313      	orrs	r3, r2
 800260a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800260c:	4b21      	ldr	r3, [pc, #132]	@ (8002694 <HAL_RCC_ClockConfig+0x1ec>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	429a      	cmp	r2, r3
 8002618:	d001      	beq.n	800261e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e036      	b.n	800268c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800262a:	4b1b      	ldr	r3, [pc, #108]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	4918      	ldr	r1, [pc, #96]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b00      	cmp	r3, #0
 8002646:	d009      	beq.n	800265c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	4910      	ldr	r1, [pc, #64]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002658:	4313      	orrs	r3, r2
 800265a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800265c:	f000 f824 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8002660:	4602      	mov	r2, r0
 8002662:	4b0d      	ldr	r3, [pc, #52]	@ (8002698 <HAL_RCC_ClockConfig+0x1f0>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	f003 030f 	and.w	r3, r3, #15
 800266c:	490b      	ldr	r1, [pc, #44]	@ (800269c <HAL_RCC_ClockConfig+0x1f4>)
 800266e:	5ccb      	ldrb	r3, [r1, r3]
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	fa22 f303 	lsr.w	r3, r2, r3
 8002678:	4a09      	ldr	r2, [pc, #36]	@ (80026a0 <HAL_RCC_ClockConfig+0x1f8>)
 800267a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800267c:	4b09      	ldr	r3, [pc, #36]	@ (80026a4 <HAL_RCC_ClockConfig+0x1fc>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f7fe fe3d 	bl	8001300 <HAL_InitTick>
 8002686:	4603      	mov	r3, r0
 8002688:	72fb      	strb	r3, [r7, #11]

  return status;
 800268a:	7afb      	ldrb	r3, [r7, #11]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40022000 	.word	0x40022000
 8002698:	40021000 	.word	0x40021000
 800269c:	08008c9c 	.word	0x08008c9c
 80026a0:	20000000 	.word	0x20000000
 80026a4:	20000004 	.word	0x20000004

080026a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	@ 0x24
 80026ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
 80026b2:	2300      	movs	r3, #0
 80026b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026b6:	4b3e      	ldr	r3, [pc, #248]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f003 030c 	and.w	r3, r3, #12
 80026be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026c0:	4b3b      	ldr	r3, [pc, #236]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f003 0303 	and.w	r3, r3, #3
 80026c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_GetSysClockFreq+0x34>
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	2b0c      	cmp	r3, #12
 80026d4:	d121      	bne.n	800271a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d11e      	bne.n	800271a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026dc:	4b34      	ldr	r3, [pc, #208]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d107      	bne.n	80026f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026e8:	4b31      	ldr	r3, [pc, #196]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	f003 030f 	and.w	r3, r3, #15
 80026f4:	61fb      	str	r3, [r7, #28]
 80026f6:	e005      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026f8:	4b2d      	ldr	r3, [pc, #180]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	091b      	lsrs	r3, r3, #4
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002704:	4a2b      	ldr	r2, [pc, #172]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10d      	bne.n	8002730 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002718:	e00a      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	2b04      	cmp	r3, #4
 800271e:	d102      	bne.n	8002726 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002720:	4b25      	ldr	r3, [pc, #148]	@ (80027b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002722:	61bb      	str	r3, [r7, #24]
 8002724:	e004      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	2b08      	cmp	r3, #8
 800272a:	d101      	bne.n	8002730 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800272c:	4b23      	ldr	r3, [pc, #140]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x114>)
 800272e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	2b0c      	cmp	r3, #12
 8002734:	d134      	bne.n	80027a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002736:	4b1e      	ldr	r3, [pc, #120]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d003      	beq.n	800274e <HAL_RCC_GetSysClockFreq+0xa6>
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b03      	cmp	r3, #3
 800274a:	d003      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0xac>
 800274c:	e005      	b.n	800275a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800274e:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002750:	617b      	str	r3, [r7, #20]
      break;
 8002752:	e005      	b.n	8002760 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002754:	4b19      	ldr	r3, [pc, #100]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x114>)
 8002756:	617b      	str	r3, [r7, #20]
      break;
 8002758:	e002      	b.n	8002760 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	617b      	str	r3, [r7, #20]
      break;
 800275e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002760:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	3301      	adds	r3, #1
 800276c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	0a1b      	lsrs	r3, r3, #8
 8002774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	fb03 f202 	mul.w	r2, r3, r2
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	fbb2 f3f3 	udiv	r3, r2, r3
 8002784:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002786:	4b0a      	ldr	r3, [pc, #40]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	0e5b      	lsrs	r3, r3, #25
 800278c:	f003 0303 	and.w	r3, r3, #3
 8002790:	3301      	adds	r3, #1
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027a0:	69bb      	ldr	r3, [r7, #24]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3724      	adds	r7, #36	@ 0x24
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08008cb4 	.word	0x08008cb4
 80027b8:	00f42400 	.word	0x00f42400
 80027bc:	007a1200 	.word	0x007a1200

080027c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c4:	4b03      	ldr	r3, [pc, #12]	@ (80027d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027c6:	681b      	ldr	r3, [r3, #0]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	20000000 	.word	0x20000000

080027d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027dc:	f7ff fff0 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 80027e0:	4602      	mov	r2, r0
 80027e2:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	0a1b      	lsrs	r3, r3, #8
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	4904      	ldr	r1, [pc, #16]	@ (8002800 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027ee:	5ccb      	ldrb	r3, [r1, r3]
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000
 8002800:	08008cac 	.word	0x08008cac

08002804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002808:	f7ff ffda 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 800280c:	4602      	mov	r2, r0
 800280e:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	0adb      	lsrs	r3, r3, #11
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	4904      	ldr	r1, [pc, #16]	@ (800282c <HAL_RCC_GetPCLK2Freq+0x28>)
 800281a:	5ccb      	ldrb	r3, [r1, r3]
 800281c:	f003 031f 	and.w	r3, r3, #31
 8002820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002824:	4618      	mov	r0, r3
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40021000 	.word	0x40021000
 800282c:	08008cac 	.word	0x08008cac

08002830 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	220f      	movs	r2, #15
 800283e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002840:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 0203 	and.w	r2, r3, #3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800284c:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002858:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002864:	4b09      	ldr	r3, [pc, #36]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	08db      	lsrs	r3, r3, #3
 800286a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002872:	4b07      	ldr	r3, [pc, #28]	@ (8002890 <HAL_RCC_GetClockConfig+0x60>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0207 	and.w	r2, r3, #7
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	601a      	str	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40021000 	.word	0x40021000
 8002890:	40022000 	.word	0x40022000

08002894 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800289c:	2300      	movs	r3, #0
 800289e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80028a0:	4b2a      	ldr	r3, [pc, #168]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80028ac:	f7ff f984 	bl	8001bb8 <HAL_PWREx_GetVoltageRange>
 80028b0:	6178      	str	r0, [r7, #20]
 80028b2:	e014      	b.n	80028de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80028b4:	4b25      	ldr	r3, [pc, #148]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	4a24      	ldr	r2, [pc, #144]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028be:	6593      	str	r3, [r2, #88]	@ 0x58
 80028c0:	4b22      	ldr	r3, [pc, #136]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028cc:	f7ff f974 	bl	8001bb8 <HAL_PWREx_GetVoltageRange>
 80028d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028d2:	4b1e      	ldr	r3, [pc, #120]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	4a1d      	ldr	r2, [pc, #116]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e4:	d10b      	bne.n	80028fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b80      	cmp	r3, #128	@ 0x80
 80028ea:	d919      	bls.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80028f0:	d902      	bls.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028f2:	2302      	movs	r3, #2
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	e013      	b.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f8:	2301      	movs	r3, #1
 80028fa:	613b      	str	r3, [r7, #16]
 80028fc:	e010      	b.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b80      	cmp	r3, #128	@ 0x80
 8002902:	d902      	bls.n	800290a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002904:	2303      	movs	r3, #3
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	e00a      	b.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b80      	cmp	r3, #128	@ 0x80
 800290e:	d102      	bne.n	8002916 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002910:	2302      	movs	r3, #2
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	e004      	b.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b70      	cmp	r3, #112	@ 0x70
 800291a:	d101      	bne.n	8002920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800291c:	2301      	movs	r3, #1
 800291e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f023 0207 	bic.w	r2, r3, #7
 8002928:	4909      	ldr	r1, [pc, #36]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002930:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	429a      	cmp	r2, r3
 800293c:	d001      	beq.n	8002942 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	40022000 	.word	0x40022000

08002954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800295c:	2300      	movs	r3, #0
 800295e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002960:	2300      	movs	r3, #0
 8002962:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800296c:	2b00      	cmp	r3, #0
 800296e:	d031      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002974:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002978:	d01a      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800297a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800297e:	d814      	bhi.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002980:	2b00      	cmp	r3, #0
 8002982:	d009      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002984:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002988:	d10f      	bne.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800298a:	4b5d      	ldr	r3, [pc, #372]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	4a5c      	ldr	r2, [pc, #368]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002994:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002996:	e00c      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3304      	adds	r3, #4
 800299c:	2100      	movs	r1, #0
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 fa44 	bl	8002e2c <RCCEx_PLLSAI1_Config>
 80029a4:	4603      	mov	r3, r0
 80029a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029a8:	e003      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	74fb      	strb	r3, [r7, #19]
      break;
 80029ae:	e000      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80029b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029b2:	7cfb      	ldrb	r3, [r7, #19]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10b      	bne.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029b8:	4b51      	ldr	r3, [pc, #324]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c6:	494e      	ldr	r1, [pc, #312]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029ce:	e001      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029d0:	7cfb      	ldrb	r3, [r7, #19]
 80029d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 809e 	beq.w	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e2:	2300      	movs	r3, #0
 80029e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029e6:	4b46      	ldr	r3, [pc, #280]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80029f2:	2301      	movs	r3, #1
 80029f4:	e000      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80029f6:	2300      	movs	r3, #0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00d      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029fc:	4b40      	ldr	r3, [pc, #256]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a00:	4a3f      	ldr	r2, [pc, #252]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a08:	4b3d      	ldr	r3, [pc, #244]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a14:	2301      	movs	r3, #1
 8002a16:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a18:	4b3a      	ldr	r3, [pc, #232]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a39      	ldr	r2, [pc, #228]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a24:	f7fe fdae 	bl	8001584 <HAL_GetTick>
 8002a28:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a2a:	e009      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a2c:	f7fe fdaa 	bl	8001584 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d902      	bls.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	74fb      	strb	r3, [r7, #19]
        break;
 8002a3e:	e005      	b.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a40:	4b30      	ldr	r3, [pc, #192]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0ef      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002a4c:	7cfb      	ldrb	r3, [r7, #19]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d15a      	bne.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a52:	4b2b      	ldr	r3, [pc, #172]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a5c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d01e      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d019      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a6e:	4b24      	ldr	r3, [pc, #144]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a78:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a7a:	4b21      	ldr	r3, [pc, #132]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a80:	4a1f      	ldr	r2, [pc, #124]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a90:	4a1b      	ldr	r2, [pc, #108]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a9a:	4a19      	ldr	r2, [pc, #100]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d016      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7fe fd6a 	bl	8001584 <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ab2:	e00b      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab4:	f7fe fd66 	bl	8001584 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d902      	bls.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	74fb      	strb	r3, [r7, #19]
            break;
 8002aca:	e006      	b.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002acc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0ec      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002ada:	7cfb      	ldrb	r3, [r7, #19]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10b      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ae0:	4b07      	ldr	r3, [pc, #28]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002aee:	4904      	ldr	r1, [pc, #16]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002af6:	e009      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	74bb      	strb	r3, [r7, #18]
 8002afc:	e006      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b08:	7cfb      	ldrb	r3, [r7, #19]
 8002b0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b0c:	7c7b      	ldrb	r3, [r7, #17]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d105      	bne.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b12:	4b9e      	ldr	r3, [pc, #632]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b16:	4a9d      	ldr	r2, [pc, #628]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00a      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b2a:	4b98      	ldr	r3, [pc, #608]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b30:	f023 0203 	bic.w	r2, r3, #3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4994      	ldr	r1, [pc, #592]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00a      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b4c:	4b8f      	ldr	r3, [pc, #572]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	f023 020c 	bic.w	r2, r3, #12
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5a:	498c      	ldr	r1, [pc, #560]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00a      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b6e:	4b87      	ldr	r3, [pc, #540]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7c:	4983      	ldr	r1, [pc, #524]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00a      	beq.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b90:	4b7e      	ldr	r3, [pc, #504]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9e:	497b      	ldr	r1, [pc, #492]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bb2:	4b76      	ldr	r3, [pc, #472]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc0:	4972      	ldr	r1, [pc, #456]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bd4:	4b6d      	ldr	r3, [pc, #436]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bda:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be2:	496a      	ldr	r1, [pc, #424]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00a      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bf6:	4b65      	ldr	r3, [pc, #404]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c04:	4961      	ldr	r1, [pc, #388]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00a      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c18:	4b5c      	ldr	r3, [pc, #368]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c26:	4959      	ldr	r1, [pc, #356]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c3a:	4b54      	ldr	r3, [pc, #336]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c40:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c48:	4950      	ldr	r1, [pc, #320]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c5c:	4b4b      	ldr	r3, [pc, #300]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c6a:	4948      	ldr	r1, [pc, #288]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c7e:	4b43      	ldr	r3, [pc, #268]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c84:	f023 0203 	bic.w	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8c:	493f      	ldr	r1, [pc, #252]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d028      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ca0:	4b3a      	ldr	r3, [pc, #232]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cae:	4937      	ldr	r1, [pc, #220]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cbe:	d106      	bne.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cc0:	4b32      	ldr	r3, [pc, #200]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4a31      	ldr	r2, [pc, #196]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cca:	60d3      	str	r3, [r2, #12]
 8002ccc:	e011      	b.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cd6:	d10c      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3304      	adds	r3, #4
 8002cdc:	2101      	movs	r1, #1
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f8a4 	bl	8002e2c <RCCEx_PLLSAI1_Config>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ce8:	7cfb      	ldrb	r3, [r7, #19]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8002cee:	7cfb      	ldrb	r3, [r7, #19]
 8002cf0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d028      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cfe:	4b23      	ldr	r3, [pc, #140]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d04:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	491f      	ldr	r1, [pc, #124]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d1c:	d106      	bne.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	4a1a      	ldr	r2, [pc, #104]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d28:	60d3      	str	r3, [r2, #12]
 8002d2a:	e011      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d34:	d10c      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	3304      	adds	r3, #4
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f875 	bl	8002e2c <RCCEx_PLLSAI1_Config>
 8002d42:	4603      	mov	r3, r0
 8002d44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d46:	7cfb      	ldrb	r3, [r7, #19]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002d4c:	7cfb      	ldrb	r3, [r7, #19]
 8002d4e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d02b      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6a:	4908      	ldr	r1, [pc, #32]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d7a:	d109      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d7c:	4b03      	ldr	r3, [pc, #12]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	4a02      	ldr	r2, [pc, #8]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d86:	60d3      	str	r3, [r2, #12]
 8002d88:	e014      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002d8a:	bf00      	nop
 8002d8c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d98:	d10c      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	2101      	movs	r1, #1
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 f843 	bl	8002e2c <RCCEx_PLLSAI1_Config>
 8002da6:	4603      	mov	r3, r0
 8002da8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002daa:	7cfb      	ldrb	r3, [r7, #19]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8002db0:	7cfb      	ldrb	r3, [r7, #19]
 8002db2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d01c      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002dc0:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dce:	4916      	ldr	r1, [pc, #88]	@ (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002dde:	d10c      	bne.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3304      	adds	r3, #4
 8002de4:	2102      	movs	r1, #2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f000 f820 	bl	8002e2c <RCCEx_PLLSAI1_Config>
 8002dec:	4603      	mov	r3, r0
 8002dee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8002df6:	7cfb      	ldrb	r3, [r7, #19]
 8002df8:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e06:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e14:	4904      	ldr	r1, [pc, #16]	@ (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002e1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000

08002e2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e36:	2300      	movs	r3, #0
 8002e38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e3a:	4b74      	ldr	r3, [pc, #464]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d018      	beq.n	8002e78 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e46:	4b71      	ldr	r3, [pc, #452]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f003 0203 	and.w	r2, r3, #3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d10d      	bne.n	8002e72 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
       ||
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e5e:	4b6b      	ldr	r3, [pc, #428]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	091b      	lsrs	r3, r3, #4
 8002e64:	f003 0307 	and.w	r3, r3, #7
 8002e68:	1c5a      	adds	r2, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
       ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d047      	beq.n	8002f02 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	73fb      	strb	r3, [r7, #15]
 8002e76:	e044      	b.n	8002f02 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d018      	beq.n	8002eb2 <RCCEx_PLLSAI1_Config+0x86>
 8002e80:	2b03      	cmp	r3, #3
 8002e82:	d825      	bhi.n	8002ed0 <RCCEx_PLLSAI1_Config+0xa4>
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d002      	beq.n	8002e8e <RCCEx_PLLSAI1_Config+0x62>
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d009      	beq.n	8002ea0 <RCCEx_PLLSAI1_Config+0x74>
 8002e8c:	e020      	b.n	8002ed0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d11d      	bne.n	8002ed6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e9e:	e01a      	b.n	8002ed6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ea0:	4b5a      	ldr	r3, [pc, #360]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d116      	bne.n	8002eda <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb0:	e013      	b.n	8002eda <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002eb2:	4b56      	ldr	r3, [pc, #344]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10f      	bne.n	8002ede <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ebe:	4b53      	ldr	r3, [pc, #332]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ece:	e006      	b.n	8002ede <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ed4:	e004      	b.n	8002ee0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ed6:	bf00      	nop
 8002ed8:	e002      	b.n	8002ee0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002eda:	bf00      	nop
 8002edc:	e000      	b.n	8002ee0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ede:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10d      	bne.n	8002f02 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ee6:	4b49      	ldr	r3, [pc, #292]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	430b      	orrs	r3, r1
 8002efc:	4943      	ldr	r1, [pc, #268]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d17c      	bne.n	8003002 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f08:	4b40      	ldr	r3, [pc, #256]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a3f      	ldr	r2, [pc, #252]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f14:	f7fe fb36 	bl	8001584 <HAL_GetTick>
 8002f18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f1a:	e009      	b.n	8002f30 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f1c:	f7fe fb32 	bl	8001584 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d902      	bls.n	8002f30 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	73fb      	strb	r3, [r7, #15]
        break;
 8002f2e:	e005      	b.n	8002f3c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f30:	4b36      	ldr	r3, [pc, #216]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1ef      	bne.n	8002f1c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d15f      	bne.n	8003002 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d110      	bne.n	8002f6a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f48:	4b30      	ldr	r3, [pc, #192]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002f50:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6892      	ldr	r2, [r2, #8]
 8002f58:	0211      	lsls	r1, r2, #8
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68d2      	ldr	r2, [r2, #12]
 8002f5e:	06d2      	lsls	r2, r2, #27
 8002f60:	430a      	orrs	r2, r1
 8002f62:	492a      	ldr	r1, [pc, #168]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	610b      	str	r3, [r1, #16]
 8002f68:	e027      	b.n	8002fba <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d112      	bne.n	8002f96 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f70:	4b26      	ldr	r3, [pc, #152]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f78:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6892      	ldr	r2, [r2, #8]
 8002f80:	0211      	lsls	r1, r2, #8
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6912      	ldr	r2, [r2, #16]
 8002f86:	0852      	lsrs	r2, r2, #1
 8002f88:	3a01      	subs	r2, #1
 8002f8a:	0552      	lsls	r2, r2, #21
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	491f      	ldr	r1, [pc, #124]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	610b      	str	r3, [r1, #16]
 8002f94:	e011      	b.n	8002fba <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f96:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002f9e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6892      	ldr	r2, [r2, #8]
 8002fa6:	0211      	lsls	r1, r2, #8
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6952      	ldr	r2, [r2, #20]
 8002fac:	0852      	lsrs	r2, r2, #1
 8002fae:	3a01      	subs	r2, #1
 8002fb0:	0652      	lsls	r2, r2, #25
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	4915      	ldr	r1, [pc, #84]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002fba:	4b14      	ldr	r3, [pc, #80]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a13      	ldr	r2, [pc, #76]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fc4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc6:	f7fe fadd 	bl	8001584 <HAL_GetTick>
 8002fca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fcc:	e009      	b.n	8002fe2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fce:	f7fe fad9 	bl	8001584 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d902      	bls.n	8002fe2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	73fb      	strb	r3, [r7, #15]
          break;
 8002fe0:	e005      	b.n	8002fee <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0ef      	beq.n	8002fce <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d106      	bne.n	8003002 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ff4:	4b05      	ldr	r3, [pc, #20]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	4903      	ldr	r1, [pc, #12]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003002:	7bfb      	ldrb	r3, [r7, #15]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40021000 	.word	0x40021000

08003010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e054      	b.n	80030cc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d111      	bne.n	8003052 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f001 f93c 	bl	80042b4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d102      	bne.n	800304a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a23      	ldr	r2, [pc, #140]	@ (80030d4 <HAL_TIM_Base_Init+0xc4>)
 8003048:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2202      	movs	r2, #2
 8003056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	3304      	adds	r3, #4
 8003062:	4619      	mov	r1, r3
 8003064:	4610      	mov	r0, r2
 8003066:	f000 fd49 	bl	8003afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	080010d1 	.word	0x080010d1

080030d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d001      	beq.n	80030f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e040      	b.n	8003172 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1c      	ldr	r2, [pc, #112]	@ (8003180 <HAL_TIM_Base_Start_IT+0xa8>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d00e      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x58>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311a:	d009      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x58>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a18      	ldr	r2, [pc, #96]	@ (8003184 <HAL_TIM_Base_Start_IT+0xac>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d004      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x58>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a17      	ldr	r2, [pc, #92]	@ (8003188 <HAL_TIM_Base_Start_IT+0xb0>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d115      	bne.n	800315c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	4b15      	ldr	r3, [pc, #84]	@ (800318c <HAL_TIM_Base_Start_IT+0xb4>)
 8003138:	4013      	ands	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b06      	cmp	r3, #6
 8003140:	d015      	beq.n	800316e <HAL_TIM_Base_Start_IT+0x96>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003148:	d011      	beq.n	800316e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315a:	e008      	b.n	800316e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0201 	orr.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	e000      	b.n	8003170 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40012c00 	.word	0x40012c00
 8003184:	40000400 	.word	0x40000400
 8003188:	40014000 	.word	0x40014000
 800318c:	00010007 	.word	0x00010007

08003190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e054      	b.n	800324c <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d111      	bne.n	80031d2 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f001 f87c 	bl	80042b4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d102      	bne.n	80031ca <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a23      	ldr	r2, [pc, #140]	@ (8003254 <HAL_TIM_PWM_Init+0xc4>)
 80031c8:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2202      	movs	r2, #2
 80031d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	3304      	adds	r3, #4
 80031e2:	4619      	mov	r1, r3
 80031e4:	4610      	mov	r0, r2
 80031e6:	f000 fc89 	bl	8003afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	08003259 	.word	0x08003259

08003258 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_TIM_PWM_Start+0x24>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b01      	cmp	r3, #1
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e03c      	b.n	800330a <HAL_TIM_PWM_Start+0x9e>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d109      	bne.n	80032aa <HAL_TIM_PWM_Start+0x3e>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b01      	cmp	r3, #1
 80032a0:	bf14      	ite	ne
 80032a2:	2301      	movne	r3, #1
 80032a4:	2300      	moveq	r3, #0
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	e02f      	b.n	800330a <HAL_TIM_PWM_Start+0x9e>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d109      	bne.n	80032c4 <HAL_TIM_PWM_Start+0x58>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	bf14      	ite	ne
 80032bc:	2301      	movne	r3, #1
 80032be:	2300      	moveq	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e022      	b.n	800330a <HAL_TIM_PWM_Start+0x9e>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	2b0c      	cmp	r3, #12
 80032c8:	d109      	bne.n	80032de <HAL_TIM_PWM_Start+0x72>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	bf14      	ite	ne
 80032d6:	2301      	movne	r3, #1
 80032d8:	2300      	moveq	r3, #0
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	e015      	b.n	800330a <HAL_TIM_PWM_Start+0x9e>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d109      	bne.n	80032f8 <HAL_TIM_PWM_Start+0x8c>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	e008      	b.n	800330a <HAL_TIM_PWM_Start+0x9e>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b01      	cmp	r3, #1
 8003302:	bf14      	ite	ne
 8003304:	2301      	movne	r3, #1
 8003306:	2300      	moveq	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e083      	b.n	800341a <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d104      	bne.n	8003322 <HAL_TIM_PWM_Start+0xb6>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003320:	e023      	b.n	800336a <HAL_TIM_PWM_Start+0xfe>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b04      	cmp	r3, #4
 8003326:	d104      	bne.n	8003332 <HAL_TIM_PWM_Start+0xc6>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2202      	movs	r2, #2
 800332c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003330:	e01b      	b.n	800336a <HAL_TIM_PWM_Start+0xfe>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b08      	cmp	r3, #8
 8003336:	d104      	bne.n	8003342 <HAL_TIM_PWM_Start+0xd6>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003340:	e013      	b.n	800336a <HAL_TIM_PWM_Start+0xfe>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b0c      	cmp	r3, #12
 8003346:	d104      	bne.n	8003352 <HAL_TIM_PWM_Start+0xe6>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2202      	movs	r2, #2
 800334c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003350:	e00b      	b.n	800336a <HAL_TIM_PWM_Start+0xfe>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b10      	cmp	r3, #16
 8003356:	d104      	bne.n	8003362 <HAL_TIM_PWM_Start+0xf6>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2202      	movs	r2, #2
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003360:	e003      	b.n	800336a <HAL_TIM_PWM_Start+0xfe>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2201      	movs	r2, #1
 8003370:	6839      	ldr	r1, [r7, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f000 ff79 	bl	800426a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a29      	ldr	r2, [pc, #164]	@ (8003424 <HAL_TIM_PWM_Start+0x1b8>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d009      	beq.n	8003396 <HAL_TIM_PWM_Start+0x12a>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a28      	ldr	r2, [pc, #160]	@ (8003428 <HAL_TIM_PWM_Start+0x1bc>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d004      	beq.n	8003396 <HAL_TIM_PWM_Start+0x12a>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a26      	ldr	r2, [pc, #152]	@ (800342c <HAL_TIM_PWM_Start+0x1c0>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d101      	bne.n	800339a <HAL_TIM_PWM_Start+0x12e>
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <HAL_TIM_PWM_Start+0x130>
 800339a:	2300      	movs	r3, #0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d007      	beq.n	80033b0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003424 <HAL_TIM_PWM_Start+0x1b8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00e      	beq.n	80033d8 <HAL_TIM_PWM_Start+0x16c>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c2:	d009      	beq.n	80033d8 <HAL_TIM_PWM_Start+0x16c>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a19      	ldr	r2, [pc, #100]	@ (8003430 <HAL_TIM_PWM_Start+0x1c4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d004      	beq.n	80033d8 <HAL_TIM_PWM_Start+0x16c>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a15      	ldr	r2, [pc, #84]	@ (8003428 <HAL_TIM_PWM_Start+0x1bc>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d115      	bne.n	8003404 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <HAL_TIM_PWM_Start+0x1c8>)
 80033e0:	4013      	ands	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b06      	cmp	r3, #6
 80033e8:	d015      	beq.n	8003416 <HAL_TIM_PWM_Start+0x1aa>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033f0:	d011      	beq.n	8003416 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003402:	e008      	b.n	8003416 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	e000      	b.n	8003418 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40012c00 	.word	0x40012c00
 8003428:	40014000 	.word	0x40014000
 800342c:	40014400 	.word	0x40014400
 8003430:	40000400 	.word	0x40000400
 8003434:	00010007 	.word	0x00010007

08003438 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d026      	beq.n	80034a8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d021      	beq.n	80034a8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 0202 	mvn.w	r2, #2
 800346c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	4798      	blx	r3
 800348c:	e009      	b.n	80034a2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d026      	beq.n	8003500 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d021      	beq.n	8003500 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f06f 0204 	mvn.w	r2, #4
 80034c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2202      	movs	r2, #2
 80034ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	4798      	blx	r3
 80034e4:	e009      	b.n	80034fa <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b00      	cmp	r3, #0
 8003508:	d026      	beq.n	8003558 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d021      	beq.n	8003558 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f06f 0208 	mvn.w	r2, #8
 800351c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2204      	movs	r2, #4
 8003522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d005      	beq.n	800353e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
 800353c:	e009      	b.n	8003552 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 0310 	and.w	r3, r3, #16
 800355e:	2b00      	cmp	r3, #0
 8003560:	d026      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b00      	cmp	r3, #0
 800356a:	d021      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0210 	mvn.w	r2, #16
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2208      	movs	r2, #8
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	4798      	blx	r3
 8003594:	e009      	b.n	80035aa <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00e      	beq.n	80035d8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d009      	beq.n	80035d8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f06f 0201 	mvn.w	r2, #1
 80035cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d104      	bne.n	80035ec <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00e      	beq.n	800360a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d009      	beq.n	800360a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80035fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00e      	beq.n	8003632 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800361a:	2b00      	cmp	r3, #0
 800361c:	d009      	beq.n	8003632 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00e      	beq.n	800365a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800364e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	f003 0320 	and.w	r3, r3, #32
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00e      	beq.n	8003682 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0320 	and.w	r3, r3, #32
 800366a:	2b00      	cmp	r3, #0
 800366c:	d009      	beq.n	8003682 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f06f 0220 	mvn.w	r2, #32
 8003676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003682:	bf00      	nop
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003698:	2300      	movs	r3, #0
 800369a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d101      	bne.n	80036aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e0ff      	b.n	80038aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b14      	cmp	r3, #20
 80036b6:	f200 80f0 	bhi.w	800389a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80036ba:	a201      	add	r2, pc, #4	@ (adr r2, 80036c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c0:	08003715 	.word	0x08003715
 80036c4:	0800389b 	.word	0x0800389b
 80036c8:	0800389b 	.word	0x0800389b
 80036cc:	0800389b 	.word	0x0800389b
 80036d0:	08003755 	.word	0x08003755
 80036d4:	0800389b 	.word	0x0800389b
 80036d8:	0800389b 	.word	0x0800389b
 80036dc:	0800389b 	.word	0x0800389b
 80036e0:	08003797 	.word	0x08003797
 80036e4:	0800389b 	.word	0x0800389b
 80036e8:	0800389b 	.word	0x0800389b
 80036ec:	0800389b 	.word	0x0800389b
 80036f0:	080037d7 	.word	0x080037d7
 80036f4:	0800389b 	.word	0x0800389b
 80036f8:	0800389b 	.word	0x0800389b
 80036fc:	0800389b 	.word	0x0800389b
 8003700:	08003819 	.word	0x08003819
 8003704:	0800389b 	.word	0x0800389b
 8003708:	0800389b 	.word	0x0800389b
 800370c:	0800389b 	.word	0x0800389b
 8003710:	08003859 	.word	0x08003859
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fa62 	bl	8003be4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699a      	ldr	r2, [r3, #24]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0208 	orr.w	r2, r2, #8
 800372e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0204 	bic.w	r2, r2, #4
 800373e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6999      	ldr	r1, [r3, #24]
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	619a      	str	r2, [r3, #24]
      break;
 8003752:	e0a5      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	4618      	mov	r0, r3
 800375c:	f000 fac0 	bl	8003ce0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800376e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800377e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6999      	ldr	r1, [r3, #24]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	021a      	lsls	r2, r3, #8
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	619a      	str	r2, [r3, #24]
      break;
 8003794:	e084      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68b9      	ldr	r1, [r7, #8]
 800379c:	4618      	mov	r0, r3
 800379e:	f000 fb1b 	bl	8003dd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	69da      	ldr	r2, [r3, #28]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0208 	orr.w	r2, r2, #8
 80037b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69da      	ldr	r2, [r3, #28]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0204 	bic.w	r2, r2, #4
 80037c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69d9      	ldr	r1, [r3, #28]
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	61da      	str	r2, [r3, #28]
      break;
 80037d4:	e064      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68b9      	ldr	r1, [r7, #8]
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 fb75 	bl	8003ecc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	69da      	ldr	r2, [r3, #28]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69da      	ldr	r2, [r3, #28]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	69d9      	ldr	r1, [r3, #28]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	021a      	lsls	r2, r3, #8
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	61da      	str	r2, [r3, #28]
      break;
 8003816:	e043      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fbb2 	bl	8003f88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0208 	orr.w	r2, r2, #8
 8003832:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0204 	bic.w	r2, r2, #4
 8003842:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003856:	e023      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fbea 	bl	8004038 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003872:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003882:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	021a      	lsls	r2, r3, #8
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003898:	e002      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	75fb      	strb	r3, [r7, #23]
      break;
 800389e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop

080038b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_TIM_ConfigClockSource+0x1c>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e0b6      	b.n	8003a3e <HAL_TIM_ConfigClockSource+0x18a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390c:	d03e      	beq.n	800398c <HAL_TIM_ConfigClockSource+0xd8>
 800390e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003912:	f200 8087 	bhi.w	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 8003916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391a:	f000 8086 	beq.w	8003a2a <HAL_TIM_ConfigClockSource+0x176>
 800391e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003922:	d87f      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 8003924:	2b70      	cmp	r3, #112	@ 0x70
 8003926:	d01a      	beq.n	800395e <HAL_TIM_ConfigClockSource+0xaa>
 8003928:	2b70      	cmp	r3, #112	@ 0x70
 800392a:	d87b      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 800392c:	2b60      	cmp	r3, #96	@ 0x60
 800392e:	d050      	beq.n	80039d2 <HAL_TIM_ConfigClockSource+0x11e>
 8003930:	2b60      	cmp	r3, #96	@ 0x60
 8003932:	d877      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 8003934:	2b50      	cmp	r3, #80	@ 0x50
 8003936:	d03c      	beq.n	80039b2 <HAL_TIM_ConfigClockSource+0xfe>
 8003938:	2b50      	cmp	r3, #80	@ 0x50
 800393a:	d873      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 800393c:	2b40      	cmp	r3, #64	@ 0x40
 800393e:	d058      	beq.n	80039f2 <HAL_TIM_ConfigClockSource+0x13e>
 8003940:	2b40      	cmp	r3, #64	@ 0x40
 8003942:	d86f      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 8003944:	2b30      	cmp	r3, #48	@ 0x30
 8003946:	d064      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0x15e>
 8003948:	2b30      	cmp	r3, #48	@ 0x30
 800394a:	d86b      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 800394c:	2b20      	cmp	r3, #32
 800394e:	d060      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0x15e>
 8003950:	2b20      	cmp	r3, #32
 8003952:	d867      	bhi.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
 8003954:	2b00      	cmp	r3, #0
 8003956:	d05c      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0x15e>
 8003958:	2b10      	cmp	r3, #16
 800395a:	d05a      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0x15e>
 800395c:	e062      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800396e:	f000 fc5c 	bl	800422a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003980:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	609a      	str	r2, [r3, #8]
      break;
 800398a:	e04f      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800399c:	f000 fc45 	bl	800422a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ae:	609a      	str	r2, [r3, #8]
      break;
 80039b0:	e03c      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039be:	461a      	mov	r2, r3
 80039c0:	f000 fb94 	bl	80040ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2150      	movs	r1, #80	@ 0x50
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fc12 	bl	80041f4 <TIM_ITRx_SetConfig>
      break;
 80039d0:	e02c      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039de:	461a      	mov	r2, r3
 80039e0:	f000 fbcc 	bl	800417c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2160      	movs	r1, #96	@ 0x60
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 fc02 	bl	80041f4 <TIM_ITRx_SetConfig>
      break;
 80039f0:	e01c      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039fe:	461a      	mov	r2, r3
 8003a00:	f000 fb74 	bl	80040ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2140      	movs	r1, #64	@ 0x40
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 fbf2 	bl	80041f4 <TIM_ITRx_SetConfig>
      break;
 8003a10:	e00c      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	f000 fbe9 	bl	80041f4 <TIM_ITRx_SetConfig>
      break;
 8003a22:	e003      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	73fb      	strb	r3, [r7, #15]
      break;
 8003a28:	e000      	b.n	8003a2c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003a2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b083      	sub	sp, #12
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a62:	bf00      	nop
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr

08003a6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b083      	sub	sp, #12
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a31      	ldr	r2, [pc, #196]	@ (8003bd4 <TIM_Base_SetConfig+0xd8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d007      	beq.n	8003b24 <TIM_Base_SetConfig+0x28>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b1a:	d003      	beq.n	8003b24 <TIM_Base_SetConfig+0x28>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a2e      	ldr	r2, [pc, #184]	@ (8003bd8 <TIM_Base_SetConfig+0xdc>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d108      	bne.n	8003b36 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a26      	ldr	r2, [pc, #152]	@ (8003bd4 <TIM_Base_SetConfig+0xd8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d00f      	beq.n	8003b5e <TIM_Base_SetConfig+0x62>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b44:	d00b      	beq.n	8003b5e <TIM_Base_SetConfig+0x62>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a23      	ldr	r2, [pc, #140]	@ (8003bd8 <TIM_Base_SetConfig+0xdc>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d007      	beq.n	8003b5e <TIM_Base_SetConfig+0x62>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a22      	ldr	r2, [pc, #136]	@ (8003bdc <TIM_Base_SetConfig+0xe0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d003      	beq.n	8003b5e <TIM_Base_SetConfig+0x62>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a21      	ldr	r2, [pc, #132]	@ (8003be0 <TIM_Base_SetConfig+0xe4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d108      	bne.n	8003b70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a10      	ldr	r2, [pc, #64]	@ (8003bd4 <TIM_Base_SetConfig+0xd8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d007      	beq.n	8003ba6 <TIM_Base_SetConfig+0xaa>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a10      	ldr	r2, [pc, #64]	@ (8003bdc <TIM_Base_SetConfig+0xe0>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d003      	beq.n	8003ba6 <TIM_Base_SetConfig+0xaa>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8003be0 <TIM_Base_SetConfig+0xe4>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d103      	bne.n	8003bae <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f043 0204 	orr.w	r2, r3, #4
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	601a      	str	r2, [r3, #0]
}
 8003bc6:	bf00      	nop
 8003bc8:	3714      	adds	r7, #20
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40012c00 	.word	0x40012c00
 8003bd8:	40000400 	.word	0x40000400
 8003bdc:	40014000 	.word	0x40014000
 8003be0:	40014400 	.word	0x40014400

08003be4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f023 0201 	bic.w	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f023 0302 	bic.w	r3, r3, #2
 8003c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a25      	ldr	r2, [pc, #148]	@ (8003cd4 <TIM_OC1_SetConfig+0xf0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d007      	beq.n	8003c54 <TIM_OC1_SetConfig+0x70>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a24      	ldr	r2, [pc, #144]	@ (8003cd8 <TIM_OC1_SetConfig+0xf4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d003      	beq.n	8003c54 <TIM_OC1_SetConfig+0x70>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a23      	ldr	r2, [pc, #140]	@ (8003cdc <TIM_OC1_SetConfig+0xf8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d10e      	bne.n	8003c72 <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	f023 0204 	bic.w	r2, r3, #4
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f023 0308 	bic.w	r3, r3, #8
 8003c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a17      	ldr	r2, [pc, #92]	@ (8003cd4 <TIM_OC1_SetConfig+0xf0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d007      	beq.n	8003c8a <TIM_OC1_SetConfig+0xa6>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a16      	ldr	r2, [pc, #88]	@ (8003cd8 <TIM_OC1_SetConfig+0xf4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_OC1_SetConfig+0xa6>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a15      	ldr	r2, [pc, #84]	@ (8003cdc <TIM_OC1_SetConfig+0xf8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d111      	bne.n	8003cae <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	621a      	str	r2, [r3, #32]
}
 8003cc8:	bf00      	nop
 8003cca:	371c      	adds	r7, #28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	40014000 	.word	0x40014000
 8003cdc:	40014400 	.word	0x40014400

08003ce0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f023 0210 	bic.w	r2, r3, #16
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f023 0320 	bic.w	r3, r3, #32
 8003d2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a23      	ldr	r2, [pc, #140]	@ (8003dcc <TIM_OC2_SetConfig+0xec>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d10f      	bne.n	8003d64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a19      	ldr	r2, [pc, #100]	@ (8003dcc <TIM_OC2_SetConfig+0xec>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d007      	beq.n	8003d7c <TIM_OC2_SetConfig+0x9c>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a18      	ldr	r2, [pc, #96]	@ (8003dd0 <TIM_OC2_SetConfig+0xf0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_OC2_SetConfig+0x9c>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a17      	ldr	r2, [pc, #92]	@ (8003dd4 <TIM_OC2_SetConfig+0xf4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d113      	bne.n	8003da4 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	621a      	str	r2, [r3, #32]
}
 8003dbe:	bf00      	nop
 8003dc0:	371c      	adds	r7, #28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	40012c00 	.word	0x40012c00
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40014400 	.word	0x40014400

08003dd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0303 	bic.w	r3, r3, #3
 8003e12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a22      	ldr	r2, [pc, #136]	@ (8003ec0 <TIM_OC3_SetConfig+0xe8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d10f      	bne.n	8003e5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	021b      	lsls	r3, r3, #8
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a18      	ldr	r2, [pc, #96]	@ (8003ec0 <TIM_OC3_SetConfig+0xe8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d007      	beq.n	8003e72 <TIM_OC3_SetConfig+0x9a>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a17      	ldr	r2, [pc, #92]	@ (8003ec4 <TIM_OC3_SetConfig+0xec>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d003      	beq.n	8003e72 <TIM_OC3_SetConfig+0x9a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a16      	ldr	r2, [pc, #88]	@ (8003ec8 <TIM_OC3_SetConfig+0xf0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d113      	bne.n	8003e9a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	621a      	str	r2, [r3, #32]
}
 8003eb4:	bf00      	nop
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40014000 	.word	0x40014000
 8003ec8:	40014400 	.word	0x40014400

08003ecc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	021b      	lsls	r3, r3, #8
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	031b      	lsls	r3, r3, #12
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a14      	ldr	r2, [pc, #80]	@ (8003f7c <TIM_OC4_SetConfig+0xb0>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d007      	beq.n	8003f40 <TIM_OC4_SetConfig+0x74>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a13      	ldr	r2, [pc, #76]	@ (8003f80 <TIM_OC4_SetConfig+0xb4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d003      	beq.n	8003f40 <TIM_OC4_SetConfig+0x74>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a12      	ldr	r2, [pc, #72]	@ (8003f84 <TIM_OC4_SetConfig+0xb8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d109      	bne.n	8003f54 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	019b      	lsls	r3, r3, #6
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	bf00      	nop
 8003f70:	371c      	adds	r7, #28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	40012c00 	.word	0x40012c00
 8003f80:	40014000 	.word	0x40014000
 8003f84:	40014400 	.word	0x40014400

08003f88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003fcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	041b      	lsls	r3, r3, #16
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a13      	ldr	r2, [pc, #76]	@ (800402c <TIM_OC5_SetConfig+0xa4>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <TIM_OC5_SetConfig+0x6a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a12      	ldr	r2, [pc, #72]	@ (8004030 <TIM_OC5_SetConfig+0xa8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d003      	beq.n	8003ff2 <TIM_OC5_SetConfig+0x6a>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a11      	ldr	r2, [pc, #68]	@ (8004034 <TIM_OC5_SetConfig+0xac>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d109      	bne.n	8004006 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	021b      	lsls	r3, r3, #8
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	4313      	orrs	r3, r2
 8004004:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	621a      	str	r2, [r3, #32]
}
 8004020:	bf00      	nop
 8004022:	371c      	adds	r7, #28
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	40012c00 	.word	0x40012c00
 8004030:	40014000 	.word	0x40014000
 8004034:	40014400 	.word	0x40014400

08004038 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800406a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	021b      	lsls	r3, r3, #8
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4313      	orrs	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800407e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	051b      	lsls	r3, r3, #20
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a14      	ldr	r2, [pc, #80]	@ (80040e0 <TIM_OC6_SetConfig+0xa8>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d007      	beq.n	80040a4 <TIM_OC6_SetConfig+0x6c>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a13      	ldr	r2, [pc, #76]	@ (80040e4 <TIM_OC6_SetConfig+0xac>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d003      	beq.n	80040a4 <TIM_OC6_SetConfig+0x6c>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <TIM_OC6_SetConfig+0xb0>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d109      	bne.n	80040b8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	029b      	lsls	r3, r3, #10
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	621a      	str	r2, [r3, #32]
}
 80040d2:	bf00      	nop
 80040d4:	371c      	adds	r7, #28
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40012c00 	.word	0x40012c00
 80040e4:	40014000 	.word	0x40014000
 80040e8:	40014400 	.word	0x40014400

080040ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	f023 0201 	bic.w	r2, r3, #1
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4a18      	ldr	r2, [pc, #96]	@ (8004170 <TIM_TI1_ConfigInputStage+0x84>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d007      	beq.n	8004122 <TIM_TI1_ConfigInputStage+0x36>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <TIM_TI1_ConfigInputStage+0x88>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d003      	beq.n	8004122 <TIM_TI1_ConfigInputStage+0x36>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4a16      	ldr	r2, [pc, #88]	@ (8004178 <TIM_TI1_ConfigInputStage+0x8c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d105      	bne.n	800412e <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	f023 0204 	bic.w	r2, r3, #4
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800413a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f023 030a 	bic.w	r3, r3, #10
 800414c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4313      	orrs	r3, r2
 8004154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	621a      	str	r2, [r3, #32]
}
 8004162:	bf00      	nop
 8004164:	371c      	adds	r7, #28
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40012c00 	.word	0x40012c00
 8004174:	40014000 	.word	0x40014000
 8004178:	40014400 	.word	0x40014400

0800417c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	f023 0210 	bic.w	r2, r3, #16
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4a14      	ldr	r2, [pc, #80]	@ (80041f0 <TIM_TI2_ConfigInputStage+0x74>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d105      	bne.n	80041ae <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	031b      	lsls	r3, r3, #12
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	621a      	str	r2, [r3, #32]
}
 80041e4:	bf00      	nop
 80041e6:	371c      	adds	r7, #28
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	40012c00 	.word	0x40012c00

080041f4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	4313      	orrs	r3, r2
 8004212:	f043 0307 	orr.w	r3, r3, #7
 8004216:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	609a      	str	r2, [r3, #8]
}
 800421e:	bf00      	nop
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800422a:	b480      	push	{r7}
 800422c:	b087      	sub	sp, #28
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
 8004236:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004244:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	021a      	lsls	r2, r3, #8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	431a      	orrs	r2, r3
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4313      	orrs	r3, r2
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	697a      	ldr	r2, [r7, #20]
 800425c:	609a      	str	r2, [r3, #8]
}
 800425e:	bf00      	nop
 8004260:	371c      	adds	r7, #28
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800426a:	b480      	push	{r7}
 800426c:	b087      	sub	sp, #28
 800426e:	af00      	add	r7, sp, #0
 8004270:	60f8      	str	r0, [r7, #12]
 8004272:	60b9      	str	r1, [r7, #8]
 8004274:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	f003 031f 	and.w	r3, r3, #31
 800427c:	2201      	movs	r2, #1
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a1a      	ldr	r2, [r3, #32]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	43db      	mvns	r3, r3
 800428c:	401a      	ands	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a1a      	ldr	r2, [r3, #32]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	431a      	orrs	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	621a      	str	r2, [r3, #32]
}
 80042a8:	bf00      	nop
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a1e      	ldr	r2, [pc, #120]	@ (8004338 <TIM_ResetCallback+0x84>)
 80042c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a1d      	ldr	r2, [pc, #116]	@ (800433c <TIM_ResetCallback+0x88>)
 80042c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004340 <TIM_ResetCallback+0x8c>)
 80042d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004344 <TIM_ResetCallback+0x90>)
 80042d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a1a      	ldr	r2, [pc, #104]	@ (8004348 <TIM_ResetCallback+0x94>)
 80042e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a19      	ldr	r2, [pc, #100]	@ (800434c <TIM_ResetCallback+0x98>)
 80042e8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a18      	ldr	r2, [pc, #96]	@ (8004350 <TIM_ResetCallback+0x9c>)
 80042f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a17      	ldr	r2, [pc, #92]	@ (8004354 <TIM_ResetCallback+0xa0>)
 80042f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a16      	ldr	r2, [pc, #88]	@ (8004358 <TIM_ResetCallback+0xa4>)
 8004300:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a15      	ldr	r2, [pc, #84]	@ (800435c <TIM_ResetCallback+0xa8>)
 8004308:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a14      	ldr	r2, [pc, #80]	@ (8004360 <TIM_ResetCallback+0xac>)
 8004310:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a13      	ldr	r2, [pc, #76]	@ (8004364 <TIM_ResetCallback+0xb0>)
 8004318:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a12      	ldr	r2, [pc, #72]	@ (8004368 <TIM_ResetCallback+0xb4>)
 8004320:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a11      	ldr	r2, [pc, #68]	@ (800436c <TIM_ResetCallback+0xb8>)
 8004328:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	08001001 	.word	0x08001001
 800433c:	08003a47 	.word	0x08003a47
 8004340:	08003abf 	.word	0x08003abf
 8004344:	08003ad3 	.word	0x08003ad3
 8004348:	08003a6f 	.word	0x08003a6f
 800434c:	08003a83 	.word	0x08003a83
 8004350:	08003a5b 	.word	0x08003a5b
 8004354:	08003a97 	.word	0x08003a97
 8004358:	08003aab 	.word	0x08003aab
 800435c:	08003ae7 	.word	0x08003ae7
 8004360:	0800453d 	.word	0x0800453d
 8004364:	08004551 	.word	0x08004551
 8004368:	08004565 	.word	0x08004565
 800436c:	08004579 	.word	0x08004579

08004370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004384:	2302      	movs	r3, #2
 8004386:	e054      	b.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a24      	ldr	r2, [pc, #144]	@ (8004440 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d108      	bne.n	80043c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80043b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a17      	ldr	r2, [pc, #92]	@ (8004440 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00e      	beq.n	8004406 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f0:	d009      	beq.n	8004406 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a13      	ldr	r2, [pc, #76]	@ (8004444 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d004      	beq.n	8004406 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a11      	ldr	r2, [pc, #68]	@ (8004448 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d10c      	bne.n	8004420 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800440c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	4313      	orrs	r3, r2
 8004416:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40014000 	.word	0x40014000

0800444c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004460:	2b01      	cmp	r3, #1
 8004462:	d101      	bne.n	8004468 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004464:	2302      	movs	r3, #2
 8004466:	e060      	b.n	800452a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ce:	4313      	orrs	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	041b      	lsls	r3, r3, #16
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a14      	ldr	r2, [pc, #80]	@ (8004538 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d115      	bne.n	8004518 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	051b      	lsls	r3, r3, #20
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	4313      	orrs	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40012c00 	.word	0x40012c00

0800453c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e04e      	b.n	800463c <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d114      	bne.n	80045d0 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fc90 	bl	8004ed4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d103      	bne.n	80045c6 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a20      	ldr	r2, [pc, #128]	@ (8004644 <HAL_UART_Init+0xb8>)
 80045c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2224      	movs	r2, #36	@ 0x24
 80045d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 0201 	bic.w	r2, r2, #1
 80045e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 ff3c 	bl	800546c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fcb3 	bl	8004f60 <UART_SetConfig>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d101      	bne.n	8004604 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e01b      	b.n	800463c <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004612:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004622:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 ffbb 	bl	80055b0 <UART_CheckIdleState>
 800463a:	4603      	mov	r3, r0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3708      	adds	r7, #8
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	080011b1 	.word	0x080011b1

08004648 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b08a      	sub	sp, #40	@ 0x28
 800464c:	af02      	add	r7, sp, #8
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	4613      	mov	r3, r2
 8004656:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800465c:	2b20      	cmp	r3, #32
 800465e:	f040 8081 	bne.w	8004764 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_UART_Transmit+0x26>
 8004668:	88fb      	ldrh	r3, [r7, #6]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e079      	b.n	8004766 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2221      	movs	r2, #33	@ 0x21
 800467e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004680:	f7fc ff80 	bl	8001584 <HAL_GetTick>
 8004684:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	88fa      	ldrh	r2, [r7, #6]
 800468a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	88fa      	ldrh	r2, [r7, #6]
 8004692:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800469e:	d108      	bne.n	80046b2 <HAL_UART_Transmit+0x6a>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d104      	bne.n	80046b2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	61bb      	str	r3, [r7, #24]
 80046b0:	e003      	b.n	80046ba <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046ba:	e038      	b.n	800472e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2200      	movs	r2, #0
 80046c4:	2180      	movs	r1, #128	@ 0x80
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f001 f81a 	bl	8005700 <UART_WaitOnFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d004      	beq.n	80046dc <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e044      	b.n	8004766 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10b      	bne.n	80046fa <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	461a      	mov	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	3302      	adds	r3, #2
 80046f6:	61bb      	str	r3, [r7, #24]
 80046f8:	e007      	b.n	800470a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	781a      	ldrb	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	3301      	adds	r3, #1
 8004708:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800470e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004712:	2b21      	cmp	r3, #33	@ 0x21
 8004714:	d109      	bne.n	800472a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8004728:	e001      	b.n	800472e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e01b      	b.n	8004766 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004734:	b29b      	uxth	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1c0      	bne.n	80046bc <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	2200      	movs	r2, #0
 8004742:	2140      	movs	r1, #64	@ 0x40
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 ffdb 	bl	8005700 <UART_WaitOnFlagUntilTimeout>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d004      	beq.n	800475a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2220      	movs	r2, #32
 8004754:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e005      	b.n	8004766 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2220      	movs	r2, #32
 800475e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	e000      	b.n	8004766 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004764:	2302      	movs	r3, #2
  }
}
 8004766:	4618      	mov	r0, r3
 8004768:	3720      	adds	r7, #32
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08a      	sub	sp, #40	@ 0x28
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	4613      	mov	r3, r2
 800477c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004784:	2b20      	cmp	r3, #32
 8004786:	d137      	bne.n	80047f8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d002      	beq.n	8004794 <HAL_UART_Receive_IT+0x24>
 800478e:	88fb      	ldrh	r3, [r7, #6]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e030      	b.n	80047fa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a18      	ldr	r2, [pc, #96]	@ (8004804 <HAL_UART_Receive_IT+0x94>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d01f      	beq.n	80047e8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d018      	beq.n	80047e8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	e853 3f00 	ldrex	r3, [r3]
 80047c2:	613b      	str	r3, [r7, #16]
   return(result);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	461a      	mov	r2, r3
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	623b      	str	r3, [r7, #32]
 80047d6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d8:	69f9      	ldr	r1, [r7, #28]
 80047da:	6a3a      	ldr	r2, [r7, #32]
 80047dc:	e841 2300 	strex	r3, r2, [r1]
 80047e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1e6      	bne.n	80047b6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	461a      	mov	r2, r3
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 fff4 	bl	80057dc <UART_Start_Receive_IT>
 80047f4:	4603      	mov	r3, r0
 80047f6:	e000      	b.n	80047fa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
  }
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3728      	adds	r7, #40	@ 0x28
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	40008000 	.word	0x40008000

08004808 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b0ba      	sub	sp, #232	@ 0xe8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800482e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004832:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004836:	4013      	ands	r3, r2
 8004838:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800483c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004840:	2b00      	cmp	r3, #0
 8004842:	d115      	bne.n	8004870 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00f      	beq.n	8004870 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 82d8 	beq.w	8004e16 <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	4798      	blx	r3
      }
      return;
 800486e:	e2d2      	b.n	8004e16 <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004870:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 811d 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800487a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d106      	bne.n	8004894 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004886:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800488a:	4b88      	ldr	r3, [pc, #544]	@ (8004aac <HAL_UART_IRQHandler+0x2a4>)
 800488c:	4013      	ands	r3, r2
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 8110 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d011      	beq.n	80048c4 <HAL_UART_IRQHandler+0xbc>
 80048a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00b      	beq.n	80048c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2201      	movs	r2, #1
 80048b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ba:	f043 0201 	orr.w	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d011      	beq.n	80048f4 <HAL_UART_IRQHandler+0xec>
 80048d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00b      	beq.n	80048f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2202      	movs	r2, #2
 80048e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ea:	f043 0204 	orr.w	r2, r3, #4
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d011      	beq.n	8004924 <HAL_UART_IRQHandler+0x11c>
 8004900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00b      	beq.n	8004924 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2204      	movs	r2, #4
 8004912:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800491a:	f043 0202 	orr.w	r2, r3, #2
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004928:	f003 0308 	and.w	r3, r3, #8
 800492c:	2b00      	cmp	r3, #0
 800492e:	d017      	beq.n	8004960 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d105      	bne.n	8004948 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800493c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004940:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2208      	movs	r2, #8
 800494e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004956:	f043 0208 	orr.w	r2, r3, #8
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004968:	2b00      	cmp	r3, #0
 800496a:	d012      	beq.n	8004992 <HAL_UART_IRQHandler+0x18a>
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004970:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00c      	beq.n	8004992 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004980:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 823e 	beq.w	8004e1a <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800499e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00d      	beq.n	80049c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049da:	2b40      	cmp	r3, #64	@ 0x40
 80049dc:	d005      	beq.n	80049ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d053      	beq.n	8004a92 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 ffbc 	bl	8005968 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fa:	2b40      	cmp	r3, #64	@ 0x40
 80049fc:	d143      	bne.n	8004a86 <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	3308      	adds	r3, #8
 8004a04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	3308      	adds	r3, #8
 8004a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1d9      	bne.n	80049fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d013      	beq.n	8004a7a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a56:	4a16      	ldr	r2, [pc, #88]	@ (8004ab0 <HAL_UART_IRQHandler+0x2a8>)
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fc febf 	bl	80017e2 <HAL_DMA_Abort_IT>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d01d      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a74:	4610      	mov	r0, r2
 8004a76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a78:	e015      	b.n	8004aa6 <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e00f      	b.n	8004aa6 <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a90:	e009      	b.n	8004aa6 <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004aa4:	e1b9      	b.n	8004e1a <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa6:	bf00      	nop
    return;
 8004aa8:	e1b7      	b.n	8004e1a <HAL_UART_IRQHandler+0x612>
 8004aaa:	bf00      	nop
 8004aac:	04000120 	.word	0x04000120
 8004ab0:	08005a31 	.word	0x08005a31

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	f040 8170 	bne.w	8004d9e <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac2:	f003 0310 	and.w	r3, r3, #16
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8169 	beq.w	8004d9e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad0:	f003 0310 	and.w	r3, r3, #16
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 8162 	beq.w	8004d9e <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2210      	movs	r2, #16
 8004ae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aec:	2b40      	cmp	r3, #64	@ 0x40
 8004aee:	f040 80d8 	bne.w	8004ca2 <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004afe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80af 	beq.w	8004c66 <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b12:	429a      	cmp	r2, r3
 8004b14:	f080 80a7 	bcs.w	8004c66 <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0320 	and.w	r3, r3, #32
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f040 8086 	bne.w	8004c40 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b40:	e853 3f00 	ldrex	r3, [r3]
 8004b44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	461a      	mov	r2, r3
 8004b5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b6e:	e841 2300 	strex	r3, r2, [r1]
 8004b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1da      	bne.n	8004b34 <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3308      	adds	r3, #8
 8004b84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b90:	f023 0301 	bic.w	r3, r3, #1
 8004b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	3308      	adds	r3, #8
 8004b9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ba2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ba6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e1      	bne.n	8004b7e <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3308      	adds	r3, #8
 8004bc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3308      	adds	r3, #8
 8004bda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004be0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004be4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e3      	bne.n	8004bba <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c10:	f023 0310 	bic.w	r3, r3, #16
 8004c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c2a:	e841 2300 	strex	r3, r2, [r1]
 8004c2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1e4      	bne.n	8004c00 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fc fd90 	bl	8001760 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8004c58:	b292      	uxth	r2, r2
 8004c5a:	1a8a      	subs	r2, r1, r2
 8004c5c:	b292      	uxth	r2, r2
 8004c5e:	4611      	mov	r1, r2
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c64:	e0db      	b.n	8004e1e <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c70:	429a      	cmp	r2, r3
 8004c72:	f040 80d4 	bne.w	8004e1e <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0320 	and.w	r3, r3, #32
 8004c82:	2b20      	cmp	r3, #32
 8004c84:	f040 80cb 	bne.w	8004e1e <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	4798      	blx	r3
      return;
 8004ca0:	e0bd      	b.n	8004e1e <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 80af 	beq.w	8004e22 <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8004cc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80aa 	beq.w	8004e22 <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd6:	e853 3f00 	ldrex	r3, [r3]
 8004cda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cf2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cf8:	e841 2300 	strex	r3, r2, [r1]
 8004cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1e4      	bne.n	8004cce <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	3308      	adds	r3, #8
 8004d0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	e853 3f00 	ldrex	r3, [r3]
 8004d12:	623b      	str	r3, [r7, #32]
   return(result);
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	f023 0301 	bic.w	r3, r3, #1
 8004d1a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3308      	adds	r3, #8
 8004d24:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d28:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e3      	bne.n	8004d04 <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	e853 3f00 	ldrex	r3, [r3]
 8004d5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f023 0310 	bic.w	r3, r3, #16
 8004d64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d72:	61fb      	str	r3, [r7, #28]
 8004d74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	69b9      	ldr	r1, [r7, #24]
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	617b      	str	r3, [r7, #20]
   return(result);
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e4      	bne.n	8004d50 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2202      	movs	r2, #2
 8004d8a:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d92:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8004d96:	4611      	mov	r1, r2
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d9c:	e041      	b.n	8004e22 <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d010      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c4>
 8004daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004dbe:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dca:	e02d      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00e      	beq.n	8004df6 <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d008      	beq.n	8004df6 <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d01c      	beq.n	8004e26 <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	4798      	blx	r3
    }
    return;
 8004df4:	e017      	b.n	8004e26 <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d012      	beq.n	8004e28 <HAL_UART_IRQHandler+0x620>
 8004e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00c      	beq.n	8004e28 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fe1e 	bl	8005a50 <UART_EndTransmit_IT>
    return;
 8004e14:	e008      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
      return;
 8004e16:	bf00      	nop
 8004e18:	e006      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
    return;
 8004e1a:	bf00      	nop
 8004e1c:	e004      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
      return;
 8004e1e:	bf00      	nop
 8004e20:	e002      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
      return;
 8004e22:	bf00      	nop
 8004e24:	e000      	b.n	8004e28 <HAL_UART_IRQHandler+0x620>
    return;
 8004e26:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e28:	37e8      	adds	r7, #232	@ 0xe8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop

08004e30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a16      	ldr	r2, [pc, #88]	@ (8004f38 <UART_InitCallbacksToDefault+0x64>)
 8004ee0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a15      	ldr	r2, [pc, #84]	@ (8004f3c <UART_InitCallbacksToDefault+0x68>)
 8004ee8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a14      	ldr	r2, [pc, #80]	@ (8004f40 <UART_InitCallbacksToDefault+0x6c>)
 8004ef0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a13      	ldr	r2, [pc, #76]	@ (8004f44 <UART_InitCallbacksToDefault+0x70>)
 8004ef8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	@ (8004f48 <UART_InitCallbacksToDefault+0x74>)
 8004f00:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a11      	ldr	r2, [pc, #68]	@ (8004f4c <UART_InitCallbacksToDefault+0x78>)
 8004f08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a10      	ldr	r2, [pc, #64]	@ (8004f50 <UART_InitCallbacksToDefault+0x7c>)
 8004f10:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a0f      	ldr	r2, [pc, #60]	@ (8004f54 <UART_InitCallbacksToDefault+0x80>)
 8004f18:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004f58 <UART_InitCallbacksToDefault+0x84>)
 8004f20:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a0d      	ldr	r2, [pc, #52]	@ (8004f5c <UART_InitCallbacksToDefault+0x88>)
 8004f28:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8004f2c:	bf00      	nop
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr
 8004f38:	08004e45 	.word	0x08004e45
 8004f3c:	08004e31 	.word	0x08004e31
 8004f40:	08004e59 	.word	0x08004e59
 8004f44:	08000c5d 	.word	0x08000c5d
 8004f48:	08004e6d 	.word	0x08004e6d
 8004f4c:	08004e81 	.word	0x08004e81
 8004f50:	08004e95 	.word	0x08004e95
 8004f54:	08004ea9 	.word	0x08004ea9
 8004f58:	08005e29 	.word	0x08005e29
 8004f5c:	08004ebd 	.word	0x08004ebd

08004f60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f64:	b08a      	sub	sp, #40	@ 0x28
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4ba5      	ldr	r3, [pc, #660]	@ (8005224 <UART_SetConfig+0x2c4>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	6812      	ldr	r2, [r2, #0]
 8004f96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a9a      	ldr	r2, [pc, #616]	@ (8005228 <UART_SetConfig+0x2c8>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d004      	beq.n	8004fcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a91      	ldr	r2, [pc, #580]	@ (800522c <UART_SetConfig+0x2cc>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d126      	bne.n	8005038 <UART_SetConfig+0xd8>
 8004fea:	4b91      	ldr	r3, [pc, #580]	@ (8005230 <UART_SetConfig+0x2d0>)
 8004fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff0:	f003 0303 	and.w	r3, r3, #3
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d81b      	bhi.n	8005030 <UART_SetConfig+0xd0>
 8004ff8:	a201      	add	r2, pc, #4	@ (adr r2, 8005000 <UART_SetConfig+0xa0>)
 8004ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffe:	bf00      	nop
 8005000:	08005011 	.word	0x08005011
 8005004:	08005021 	.word	0x08005021
 8005008:	08005019 	.word	0x08005019
 800500c:	08005029 	.word	0x08005029
 8005010:	2301      	movs	r3, #1
 8005012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005016:	e0d6      	b.n	80051c6 <UART_SetConfig+0x266>
 8005018:	2302      	movs	r3, #2
 800501a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501e:	e0d2      	b.n	80051c6 <UART_SetConfig+0x266>
 8005020:	2304      	movs	r3, #4
 8005022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005026:	e0ce      	b.n	80051c6 <UART_SetConfig+0x266>
 8005028:	2308      	movs	r3, #8
 800502a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800502e:	e0ca      	b.n	80051c6 <UART_SetConfig+0x266>
 8005030:	2310      	movs	r3, #16
 8005032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005036:	e0c6      	b.n	80051c6 <UART_SetConfig+0x266>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a7d      	ldr	r2, [pc, #500]	@ (8005234 <UART_SetConfig+0x2d4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d138      	bne.n	80050b4 <UART_SetConfig+0x154>
 8005042:	4b7b      	ldr	r3, [pc, #492]	@ (8005230 <UART_SetConfig+0x2d0>)
 8005044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005048:	f003 030c 	and.w	r3, r3, #12
 800504c:	2b0c      	cmp	r3, #12
 800504e:	d82d      	bhi.n	80050ac <UART_SetConfig+0x14c>
 8005050:	a201      	add	r2, pc, #4	@ (adr r2, 8005058 <UART_SetConfig+0xf8>)
 8005052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005056:	bf00      	nop
 8005058:	0800508d 	.word	0x0800508d
 800505c:	080050ad 	.word	0x080050ad
 8005060:	080050ad 	.word	0x080050ad
 8005064:	080050ad 	.word	0x080050ad
 8005068:	0800509d 	.word	0x0800509d
 800506c:	080050ad 	.word	0x080050ad
 8005070:	080050ad 	.word	0x080050ad
 8005074:	080050ad 	.word	0x080050ad
 8005078:	08005095 	.word	0x08005095
 800507c:	080050ad 	.word	0x080050ad
 8005080:	080050ad 	.word	0x080050ad
 8005084:	080050ad 	.word	0x080050ad
 8005088:	080050a5 	.word	0x080050a5
 800508c:	2300      	movs	r3, #0
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005092:	e098      	b.n	80051c6 <UART_SetConfig+0x266>
 8005094:	2302      	movs	r3, #2
 8005096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800509a:	e094      	b.n	80051c6 <UART_SetConfig+0x266>
 800509c:	2304      	movs	r3, #4
 800509e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050a2:	e090      	b.n	80051c6 <UART_SetConfig+0x266>
 80050a4:	2308      	movs	r3, #8
 80050a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050aa:	e08c      	b.n	80051c6 <UART_SetConfig+0x266>
 80050ac:	2310      	movs	r3, #16
 80050ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b2:	e088      	b.n	80051c6 <UART_SetConfig+0x266>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a5f      	ldr	r2, [pc, #380]	@ (8005238 <UART_SetConfig+0x2d8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d125      	bne.n	800510a <UART_SetConfig+0x1aa>
 80050be:	4b5c      	ldr	r3, [pc, #368]	@ (8005230 <UART_SetConfig+0x2d0>)
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050c8:	2b30      	cmp	r3, #48	@ 0x30
 80050ca:	d016      	beq.n	80050fa <UART_SetConfig+0x19a>
 80050cc:	2b30      	cmp	r3, #48	@ 0x30
 80050ce:	d818      	bhi.n	8005102 <UART_SetConfig+0x1a2>
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	d00a      	beq.n	80050ea <UART_SetConfig+0x18a>
 80050d4:	2b20      	cmp	r3, #32
 80050d6:	d814      	bhi.n	8005102 <UART_SetConfig+0x1a2>
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <UART_SetConfig+0x182>
 80050dc:	2b10      	cmp	r3, #16
 80050de:	d008      	beq.n	80050f2 <UART_SetConfig+0x192>
 80050e0:	e00f      	b.n	8005102 <UART_SetConfig+0x1a2>
 80050e2:	2300      	movs	r3, #0
 80050e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e8:	e06d      	b.n	80051c6 <UART_SetConfig+0x266>
 80050ea:	2302      	movs	r3, #2
 80050ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f0:	e069      	b.n	80051c6 <UART_SetConfig+0x266>
 80050f2:	2304      	movs	r3, #4
 80050f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f8:	e065      	b.n	80051c6 <UART_SetConfig+0x266>
 80050fa:	2308      	movs	r3, #8
 80050fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005100:	e061      	b.n	80051c6 <UART_SetConfig+0x266>
 8005102:	2310      	movs	r3, #16
 8005104:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005108:	e05d      	b.n	80051c6 <UART_SetConfig+0x266>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a4b      	ldr	r2, [pc, #300]	@ (800523c <UART_SetConfig+0x2dc>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d125      	bne.n	8005160 <UART_SetConfig+0x200>
 8005114:	4b46      	ldr	r3, [pc, #280]	@ (8005230 <UART_SetConfig+0x2d0>)
 8005116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800511a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800511e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005120:	d016      	beq.n	8005150 <UART_SetConfig+0x1f0>
 8005122:	2bc0      	cmp	r3, #192	@ 0xc0
 8005124:	d818      	bhi.n	8005158 <UART_SetConfig+0x1f8>
 8005126:	2b80      	cmp	r3, #128	@ 0x80
 8005128:	d00a      	beq.n	8005140 <UART_SetConfig+0x1e0>
 800512a:	2b80      	cmp	r3, #128	@ 0x80
 800512c:	d814      	bhi.n	8005158 <UART_SetConfig+0x1f8>
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <UART_SetConfig+0x1d8>
 8005132:	2b40      	cmp	r3, #64	@ 0x40
 8005134:	d008      	beq.n	8005148 <UART_SetConfig+0x1e8>
 8005136:	e00f      	b.n	8005158 <UART_SetConfig+0x1f8>
 8005138:	2300      	movs	r3, #0
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513e:	e042      	b.n	80051c6 <UART_SetConfig+0x266>
 8005140:	2302      	movs	r3, #2
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005146:	e03e      	b.n	80051c6 <UART_SetConfig+0x266>
 8005148:	2304      	movs	r3, #4
 800514a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800514e:	e03a      	b.n	80051c6 <UART_SetConfig+0x266>
 8005150:	2308      	movs	r3, #8
 8005152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005156:	e036      	b.n	80051c6 <UART_SetConfig+0x266>
 8005158:	2310      	movs	r3, #16
 800515a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800515e:	e032      	b.n	80051c6 <UART_SetConfig+0x266>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a30      	ldr	r2, [pc, #192]	@ (8005228 <UART_SetConfig+0x2c8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d12a      	bne.n	80051c0 <UART_SetConfig+0x260>
 800516a:	4b31      	ldr	r3, [pc, #196]	@ (8005230 <UART_SetConfig+0x2d0>)
 800516c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005170:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005174:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005178:	d01a      	beq.n	80051b0 <UART_SetConfig+0x250>
 800517a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800517e:	d81b      	bhi.n	80051b8 <UART_SetConfig+0x258>
 8005180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005184:	d00c      	beq.n	80051a0 <UART_SetConfig+0x240>
 8005186:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800518a:	d815      	bhi.n	80051b8 <UART_SetConfig+0x258>
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <UART_SetConfig+0x238>
 8005190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005194:	d008      	beq.n	80051a8 <UART_SetConfig+0x248>
 8005196:	e00f      	b.n	80051b8 <UART_SetConfig+0x258>
 8005198:	2300      	movs	r3, #0
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519e:	e012      	b.n	80051c6 <UART_SetConfig+0x266>
 80051a0:	2302      	movs	r3, #2
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051a6:	e00e      	b.n	80051c6 <UART_SetConfig+0x266>
 80051a8:	2304      	movs	r3, #4
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ae:	e00a      	b.n	80051c6 <UART_SetConfig+0x266>
 80051b0:	2308      	movs	r3, #8
 80051b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051b6:	e006      	b.n	80051c6 <UART_SetConfig+0x266>
 80051b8:	2310      	movs	r3, #16
 80051ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051be:	e002      	b.n	80051c6 <UART_SetConfig+0x266>
 80051c0:	2310      	movs	r3, #16
 80051c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a17      	ldr	r2, [pc, #92]	@ (8005228 <UART_SetConfig+0x2c8>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	f040 808b 	bne.w	80052e8 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051d6:	2b08      	cmp	r3, #8
 80051d8:	d834      	bhi.n	8005244 <UART_SetConfig+0x2e4>
 80051da:	a201      	add	r2, pc, #4	@ (adr r2, 80051e0 <UART_SetConfig+0x280>)
 80051dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e0:	08005205 	.word	0x08005205
 80051e4:	08005245 	.word	0x08005245
 80051e8:	0800520d 	.word	0x0800520d
 80051ec:	08005245 	.word	0x08005245
 80051f0:	08005213 	.word	0x08005213
 80051f4:	08005245 	.word	0x08005245
 80051f8:	08005245 	.word	0x08005245
 80051fc:	08005245 	.word	0x08005245
 8005200:	0800521b 	.word	0x0800521b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005204:	f7fd fae8 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 8005208:	61f8      	str	r0, [r7, #28]
        break;
 800520a:	e021      	b.n	8005250 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800520c:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <UART_SetConfig+0x2e0>)
 800520e:	61fb      	str	r3, [r7, #28]
        break;
 8005210:	e01e      	b.n	8005250 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005212:	f7fd fa49 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8005216:	61f8      	str	r0, [r7, #28]
        break;
 8005218:	e01a      	b.n	8005250 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800521a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800521e:	61fb      	str	r3, [r7, #28]
        break;
 8005220:	e016      	b.n	8005250 <UART_SetConfig+0x2f0>
 8005222:	bf00      	nop
 8005224:	efff69f3 	.word	0xefff69f3
 8005228:	40008000 	.word	0x40008000
 800522c:	40013800 	.word	0x40013800
 8005230:	40021000 	.word	0x40021000
 8005234:	40004400 	.word	0x40004400
 8005238:	40004800 	.word	0x40004800
 800523c:	40004c00 	.word	0x40004c00
 8005240:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800524e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	f000 80fa 	beq.w	800544c <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	4613      	mov	r3, r2
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	4413      	add	r3, r2
 8005262:	69fa      	ldr	r2, [r7, #28]
 8005264:	429a      	cmp	r2, r3
 8005266:	d305      	bcc.n	8005274 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800526e:	69fa      	ldr	r2, [r7, #28]
 8005270:	429a      	cmp	r2, r3
 8005272:	d903      	bls.n	800527c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800527a:	e0e7      	b.n	800544c <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2200      	movs	r2, #0
 8005280:	461c      	mov	r4, r3
 8005282:	4615      	mov	r5, r2
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	022b      	lsls	r3, r5, #8
 800528e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005292:	0222      	lsls	r2, r4, #8
 8005294:	68f9      	ldr	r1, [r7, #12]
 8005296:	6849      	ldr	r1, [r1, #4]
 8005298:	0849      	lsrs	r1, r1, #1
 800529a:	2000      	movs	r0, #0
 800529c:	4688      	mov	r8, r1
 800529e:	4681      	mov	r9, r0
 80052a0:	eb12 0a08 	adds.w	sl, r2, r8
 80052a4:	eb43 0b09 	adc.w	fp, r3, r9
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052b6:	4650      	mov	r0, sl
 80052b8:	4659      	mov	r1, fp
 80052ba:	f7fa ff91 	bl	80001e0 <__aeabi_uldivmod>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	4613      	mov	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052cc:	d308      	bcc.n	80052e0 <UART_SetConfig+0x380>
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052d4:	d204      	bcs.n	80052e0 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	60da      	str	r2, [r3, #12]
 80052de:	e0b5      	b.n	800544c <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052e6:	e0b1      	b.n	800544c <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f0:	d15d      	bne.n	80053ae <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 80052f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052f6:	2b08      	cmp	r3, #8
 80052f8:	d827      	bhi.n	800534a <UART_SetConfig+0x3ea>
 80052fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005300 <UART_SetConfig+0x3a0>)
 80052fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005300:	08005325 	.word	0x08005325
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005335 	.word	0x08005335
 800530c:	0800534b 	.word	0x0800534b
 8005310:	0800533b 	.word	0x0800533b
 8005314:	0800534b 	.word	0x0800534b
 8005318:	0800534b 	.word	0x0800534b
 800531c:	0800534b 	.word	0x0800534b
 8005320:	08005343 	.word	0x08005343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005324:	f7fd fa58 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 8005328:	61f8      	str	r0, [r7, #28]
        break;
 800532a:	e014      	b.n	8005356 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800532c:	f7fd fa6a 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8005330:	61f8      	str	r0, [r7, #28]
        break;
 8005332:	e010      	b.n	8005356 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005334:	4b4c      	ldr	r3, [pc, #304]	@ (8005468 <UART_SetConfig+0x508>)
 8005336:	61fb      	str	r3, [r7, #28]
        break;
 8005338:	e00d      	b.n	8005356 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800533a:	f7fd f9b5 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800533e:	61f8      	str	r0, [r7, #28]
        break;
 8005340:	e009      	b.n	8005356 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005346:	61fb      	str	r3, [r7, #28]
        break;
 8005348:	e005      	b.n	8005356 <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005354:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d077      	beq.n	800544c <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	005a      	lsls	r2, r3, #1
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	085b      	lsrs	r3, r3, #1
 8005366:	441a      	add	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b0f      	cmp	r3, #15
 8005376:	d916      	bls.n	80053a6 <UART_SetConfig+0x446>
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537e:	d212      	bcs.n	80053a6 <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	b29b      	uxth	r3, r3
 8005384:	f023 030f 	bic.w	r3, r3, #15
 8005388:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	085b      	lsrs	r3, r3, #1
 800538e:	b29b      	uxth	r3, r3
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	b29a      	uxth	r2, r3
 8005396:	8afb      	ldrh	r3, [r7, #22]
 8005398:	4313      	orrs	r3, r2
 800539a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	8afa      	ldrh	r2, [r7, #22]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e052      	b.n	800544c <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80053ac:	e04e      	b.n	800544c <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d827      	bhi.n	8005406 <UART_SetConfig+0x4a6>
 80053b6:	a201      	add	r2, pc, #4	@ (adr r2, 80053bc <UART_SetConfig+0x45c>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053e1 	.word	0x080053e1
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	080053f1 	.word	0x080053f1
 80053c8:	08005407 	.word	0x08005407
 80053cc:	080053f7 	.word	0x080053f7
 80053d0:	08005407 	.word	0x08005407
 80053d4:	08005407 	.word	0x08005407
 80053d8:	08005407 	.word	0x08005407
 80053dc:	080053ff 	.word	0x080053ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e0:	f7fd f9fa 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 80053e4:	61f8      	str	r0, [r7, #28]
        break;
 80053e6:	e014      	b.n	8005412 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e8:	f7fd fa0c 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 80053ec:	61f8      	str	r0, [r7, #28]
        break;
 80053ee:	e010      	b.n	8005412 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005468 <UART_SetConfig+0x508>)
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e00d      	b.n	8005412 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f6:	f7fd f957 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 80053fa:	61f8      	str	r0, [r7, #28]
        break;
 80053fc:	e009      	b.n	8005412 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005402:	61fb      	str	r3, [r7, #28]
        break;
 8005404:	e005      	b.n	8005412 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005410:	bf00      	nop
    }

    if (pclk != 0U)
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d019      	beq.n	800544c <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	085a      	lsrs	r2, r3, #1
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	441a      	add	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	fbb2 f3f3 	udiv	r3, r2, r3
 800542a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	2b0f      	cmp	r3, #15
 8005430:	d909      	bls.n	8005446 <UART_SetConfig+0x4e6>
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005438:	d205      	bcs.n	8005446 <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60da      	str	r2, [r3, #12]
 8005444:	e002      	b.n	800544c <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005458:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800545c:	4618      	mov	r0, r3
 800545e:	3728      	adds	r7, #40	@ 0x28
 8005460:	46bd      	mov	sp, r7
 8005462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005466:	bf00      	nop
 8005468:	00f42400 	.word	0x00f42400

0800546c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	f003 0308 	and.w	r3, r3, #8
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00a      	beq.n	80054da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054de:	f003 0304 	and.w	r3, r3, #4
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d00a      	beq.n	80054fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00a      	beq.n	800551e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00a      	beq.n	8005540 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	430a      	orrs	r2, r1
 800553e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01a      	beq.n	8005582 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005566:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800556a:	d10a      	bne.n	8005582 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	605a      	str	r2, [r3, #4]
  }
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b098      	sub	sp, #96	@ 0x60
 80055b4:	af02      	add	r7, sp, #8
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055c0:	f7fb ffe0 	bl	8001584 <HAL_GetTick>
 80055c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d12e      	bne.n	8005632 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055dc:	2200      	movs	r2, #0
 80055de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f88c 	bl	8005700 <UART_WaitOnFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d021      	beq.n	8005632 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005602:	653b      	str	r3, [r7, #80]	@ 0x50
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800560c:	647b      	str	r3, [r7, #68]	@ 0x44
 800560e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800561a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e062      	b.n	80056f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b04      	cmp	r3, #4
 800563e:	d149      	bne.n	80056d4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005648:	2200      	movs	r2, #0
 800564a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f856 	bl	8005700 <UART_WaitOnFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d03c      	beq.n	80056d4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	623b      	str	r3, [r7, #32]
   return(result);
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800566e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	461a      	mov	r2, r3
 8005676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005678:	633b      	str	r3, [r7, #48]	@ 0x30
 800567a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800567e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e6      	bne.n	800565a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3308      	adds	r3, #8
 8005692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	60fb      	str	r3, [r7, #12]
   return(result);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 0301 	bic.w	r3, r3, #1
 80056a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3308      	adds	r3, #8
 80056aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056ac:	61fa      	str	r2, [r7, #28]
 80056ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	69b9      	ldr	r1, [r7, #24]
 80056b2:	69fa      	ldr	r2, [r7, #28]
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	617b      	str	r3, [r7, #20]
   return(result);
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e5      	bne.n	800568c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e011      	b.n	80056f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2220      	movs	r2, #32
 80056d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2220      	movs	r2, #32
 80056de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3758      	adds	r7, #88	@ 0x58
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005710:	e04f      	b.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d04b      	beq.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571a:	f7fb ff33 	bl	8001584 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	429a      	cmp	r2, r3
 8005728:	d302      	bcc.n	8005730 <UART_WaitOnFlagUntilTimeout+0x30>
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e04e      	b.n	80057d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b00      	cmp	r3, #0
 8005740:	d037      	beq.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	2b80      	cmp	r3, #128	@ 0x80
 8005746:	d034      	beq.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b40      	cmp	r3, #64	@ 0x40
 800574c:	d031      	beq.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	2b08      	cmp	r3, #8
 800575a:	d110      	bne.n	800577e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2208      	movs	r2, #8
 8005762:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f8ff 	bl	8005968 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2208      	movs	r2, #8
 800576e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e029      	b.n	80057d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69db      	ldr	r3, [r3, #28]
 8005784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005788:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800578c:	d111      	bne.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005796:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f8e5 	bl	8005968 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e00f      	b.n	80057d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69da      	ldr	r2, [r3, #28]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4013      	ands	r3, r2
 80057bc:	68ba      	ldr	r2, [r7, #8]
 80057be:	429a      	cmp	r2, r3
 80057c0:	bf0c      	ite	eq
 80057c2:	2301      	moveq	r3, #1
 80057c4:	2300      	movne	r3, #0
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	461a      	mov	r2, r3
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d0a0      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
	...

080057dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057dc:	b480      	push	{r7}
 80057de:	b097      	sub	sp, #92	@ 0x5c
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	4613      	mov	r3, r2
 80057e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	88fa      	ldrh	r2, [r7, #6]
 80057f4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	88fa      	ldrh	r2, [r7, #6]
 80057fc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800580e:	d10e      	bne.n	800582e <UART_Start_Receive_IT+0x52>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d105      	bne.n	8005824 <UART_Start_Receive_IT+0x48>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800581e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005822:	e02d      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	22ff      	movs	r2, #255	@ 0xff
 8005828:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800582c:	e028      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10d      	bne.n	8005852 <UART_Start_Receive_IT+0x76>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d104      	bne.n	8005848 <UART_Start_Receive_IT+0x6c>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	22ff      	movs	r2, #255	@ 0xff
 8005842:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005846:	e01b      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	227f      	movs	r2, #127	@ 0x7f
 800584c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005850:	e016      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800585a:	d10d      	bne.n	8005878 <UART_Start_Receive_IT+0x9c>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d104      	bne.n	800586e <UART_Start_Receive_IT+0x92>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	227f      	movs	r2, #127	@ 0x7f
 8005868:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800586c:	e008      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	223f      	movs	r2, #63	@ 0x3f
 8005872:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005876:	e003      	b.n	8005880 <UART_Start_Receive_IT+0xa4>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2222      	movs	r2, #34	@ 0x22
 800588c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3308      	adds	r3, #8
 8005896:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800589a:	e853 3f00 	ldrex	r3, [r3]
 800589e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3308      	adds	r3, #8
 80058ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058b0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80058b2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058b8:	e841 2300 	strex	r3, r2, [r1]
 80058bc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1e5      	bne.n	8005890 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058cc:	d107      	bne.n	80058de <UART_Start_Receive_IT+0x102>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d103      	bne.n	80058de <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	4a21      	ldr	r2, [pc, #132]	@ (8005960 <UART_Start_Receive_IT+0x184>)
 80058da:	669a      	str	r2, [r3, #104]	@ 0x68
 80058dc:	e002      	b.n	80058e4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	4a20      	ldr	r2, [pc, #128]	@ (8005964 <UART_Start_Receive_IT+0x188>)
 80058e2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d019      	beq.n	8005920 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	e853 3f00 	ldrex	r3, [r3]
 80058f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005900:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	461a      	mov	r2, r3
 8005908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800590a:	637b      	str	r3, [r7, #52]	@ 0x34
 800590c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005912:	e841 2300 	strex	r3, r2, [r1]
 8005916:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1e6      	bne.n	80058ec <UART_Start_Receive_IT+0x110>
 800591e:	e018      	b.n	8005952 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	613b      	str	r3, [r7, #16]
   return(result);
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	f043 0320 	orr.w	r3, r3, #32
 8005934:	653b      	str	r3, [r7, #80]	@ 0x50
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800593e:	623b      	str	r3, [r7, #32]
 8005940:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005942:	69f9      	ldr	r1, [r7, #28]
 8005944:	6a3a      	ldr	r2, [r7, #32]
 8005946:	e841 2300 	strex	r3, r2, [r1]
 800594a:	61bb      	str	r3, [r7, #24]
   return(result);
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1e6      	bne.n	8005920 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	375c      	adds	r7, #92	@ 0x5c
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	08005c69 	.word	0x08005c69
 8005964:	08005aa9 	.word	0x08005aa9

08005968 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005968:	b480      	push	{r7}
 800596a:	b095      	sub	sp, #84	@ 0x54
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005984:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	461a      	mov	r2, r3
 800598c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800598e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005990:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005994:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800599c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e6      	bne.n	8005970 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3308      	adds	r3, #8
 80059a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	3308      	adds	r3, #8
 80059c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e5      	bne.n	80059a2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d118      	bne.n	8005a10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f023 0310 	bic.w	r3, r3, #16
 80059f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	461a      	mov	r2, r3
 80059fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a00:	6979      	ldr	r1, [r7, #20]
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	e841 2300 	strex	r3, r2, [r1]
 8005a08:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e6      	bne.n	80059de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2220      	movs	r2, #32
 8005a14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a24:	bf00      	nop
 8005a26:	3754      	adds	r7, #84	@ 0x54
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a48:	bf00      	nop
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a6c:	61fb      	str	r3, [r7, #28]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	61bb      	str	r3, [r7, #24]
 8005a78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6979      	ldr	r1, [r7, #20]
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	613b      	str	r3, [r7, #16]
   return(result);
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e6      	bne.n	8005a58 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aa0:	bf00      	nop
 8005aa2:	3720      	adds	r7, #32
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b09c      	sub	sp, #112	@ 0x70
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ab6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac0:	2b22      	cmp	r3, #34	@ 0x22
 8005ac2:	f040 80c2 	bne.w	8005c4a <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005acc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ad0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ad4:	b2d9      	uxtb	r1, r3
 8005ad6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae0:	400a      	ands	r2, r1
 8005ae2:	b2d2      	uxtb	r2, r2
 8005ae4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	3b01      	subs	r3, #1
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f040 80a5 	bne.w	8005c5a <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e6      	bne.n	8005b10 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3308      	adds	r3, #8
 8005b48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3308      	adds	r3, #8
 8005b60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005b62:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e5      	bne.n	8005b42 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a35      	ldr	r2, [pc, #212]	@ (8005c64 <UART_RxISR_8BIT+0x1bc>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d01f      	beq.n	8005bd4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d018      	beq.n	8005bd4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005baa:	e853 3f00 	ldrex	r3, [r3]
 8005bae:	623b      	str	r3, [r7, #32]
   return(result);
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bc8:	e841 2300 	strex	r3, r2, [r1]
 8005bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e6      	bne.n	8005ba2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d130      	bne.n	8005c3e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	e853 3f00 	ldrex	r3, [r3]
 8005bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0310 	bic.w	r3, r3, #16
 8005bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c00:	61fb      	str	r3, [r7, #28]
 8005c02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c04:	69b9      	ldr	r1, [r7, #24]
 8005c06:	69fa      	ldr	r2, [r7, #28]
 8005c08:	e841 2300 	strex	r3, r2, [r1]
 8005c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1e6      	bne.n	8005be2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	f003 0310 	and.w	r3, r3, #16
 8005c1e:	2b10      	cmp	r3, #16
 8005c20:	d103      	bne.n	8005c2a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2210      	movs	r2, #16
 8005c28:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8005c36:	4611      	mov	r1, r2
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c3c:	e00d      	b.n	8005c5a <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	4798      	blx	r3
}
 8005c48:	e007      	b.n	8005c5a <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699a      	ldr	r2, [r3, #24]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f042 0208 	orr.w	r2, r2, #8
 8005c58:	619a      	str	r2, [r3, #24]
}
 8005c5a:	bf00      	nop
 8005c5c:	3770      	adds	r7, #112	@ 0x70
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	40008000 	.word	0x40008000

08005c68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b09c      	sub	sp, #112	@ 0x70
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c80:	2b22      	cmp	r3, #34	@ 0x22
 8005c82:	f040 80c2 	bne.w	8005e0a <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c94:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c96:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005c9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ca4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005caa:	1c9a      	adds	r2, r3, #2
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f040 80a5 	bne.w	8005e1a <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd8:	e853 3f00 	ldrex	r3, [r3]
 8005cdc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ce0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ce4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	461a      	mov	r2, r3
 8005cec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cee:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cf0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cf4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1e6      	bne.n	8005cd0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3308      	adds	r3, #8
 8005d08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0c:	e853 3f00 	ldrex	r3, [r3]
 8005d10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	f023 0301 	bic.w	r3, r3, #1
 8005d18:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3308      	adds	r3, #8
 8005d20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d22:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d2a:	e841 2300 	strex	r3, r2, [r1]
 8005d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1e5      	bne.n	8005d02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a35      	ldr	r2, [pc, #212]	@ (8005e24 <UART_RxISR_16BIT+0x1bc>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d01f      	beq.n	8005d94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d018      	beq.n	8005d94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	e853 3f00 	ldrex	r3, [r3]
 8005d6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d88:	e841 2300 	strex	r3, r2, [r1]
 8005d8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e6      	bne.n	8005d62 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d130      	bne.n	8005dfe <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	e853 3f00 	ldrex	r3, [r3]
 8005dae:	60bb      	str	r3, [r7, #8]
   return(result);
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f023 0310 	bic.w	r3, r3, #16
 8005db6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005dc0:	61bb      	str	r3, [r7, #24]
 8005dc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc4:	6979      	ldr	r1, [r7, #20]
 8005dc6:	69ba      	ldr	r2, [r7, #24]
 8005dc8:	e841 2300 	strex	r3, r2, [r1]
 8005dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1e6      	bne.n	8005da2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f003 0310 	and.w	r3, r3, #16
 8005dde:	2b10      	cmp	r3, #16
 8005de0:	d103      	bne.n	8005dea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2210      	movs	r2, #16
 8005de8:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8005df6:	4611      	mov	r1, r2
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dfc:	e00d      	b.n	8005e1a <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	4798      	blx	r3
}
 8005e08:	e007      	b.n	8005e1a <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	699a      	ldr	r2, [r3, #24]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0208 	orr.w	r2, r2, #8
 8005e18:	619a      	str	r2, [r3, #24]
}
 8005e1a:	bf00      	nop
 8005e1c:	3770      	adds	r7, #112	@ 0x70
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	40008000 	.word	0x40008000

08005e28 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <__NVIC_SetPriority>:
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	4603      	mov	r3, r0
 8005e44:	6039      	str	r1, [r7, #0]
 8005e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	db0a      	blt.n	8005e66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	490c      	ldr	r1, [pc, #48]	@ (8005e88 <__NVIC_SetPriority+0x4c>)
 8005e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e5a:	0112      	lsls	r2, r2, #4
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	440b      	add	r3, r1
 8005e60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e64:	e00a      	b.n	8005e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	4908      	ldr	r1, [pc, #32]	@ (8005e8c <__NVIC_SetPriority+0x50>)
 8005e6c:	79fb      	ldrb	r3, [r7, #7]
 8005e6e:	f003 030f 	and.w	r3, r3, #15
 8005e72:	3b04      	subs	r3, #4
 8005e74:	0112      	lsls	r2, r2, #4
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	440b      	add	r3, r1
 8005e7a:	761a      	strb	r2, [r3, #24]
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	e000e100 	.word	0xe000e100
 8005e8c:	e000ed00 	.word	0xe000ed00

08005e90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005e90:	b580      	push	{r7, lr}
 8005e92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005e94:	4b05      	ldr	r3, [pc, #20]	@ (8005eac <SysTick_Handler+0x1c>)
 8005e96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005e98:	f001 fd46 	bl	8007928 <xTaskGetSchedulerState>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d001      	beq.n	8005ea6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ea2:	f002 fb41 	bl	8008528 <xPortSysTickHandler>
  }
}
 8005ea6:	bf00      	nop
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	e000e010 	.word	0xe000e010

08005eb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	f06f 0004 	mvn.w	r0, #4
 8005eba:	f7ff ffbf 	bl	8005e3c <__NVIC_SetPriority>
#endif
}
 8005ebe:	bf00      	nop
 8005ec0:	bd80      	pop	{r7, pc}
	...

08005ec4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eca:	f3ef 8305 	mrs	r3, IPSR
 8005ece:	603b      	str	r3, [r7, #0]
  return(result);
 8005ed0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005ed6:	f06f 0305 	mvn.w	r3, #5
 8005eda:	607b      	str	r3, [r7, #4]
 8005edc:	e00c      	b.n	8005ef8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005ede:	4b0a      	ldr	r3, [pc, #40]	@ (8005f08 <osKernelInitialize+0x44>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d105      	bne.n	8005ef2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005ee6:	4b08      	ldr	r3, [pc, #32]	@ (8005f08 <osKernelInitialize+0x44>)
 8005ee8:	2201      	movs	r2, #1
 8005eea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005eec:	2300      	movs	r3, #0
 8005eee:	607b      	str	r3, [r7, #4]
 8005ef0:	e002      	b.n	8005ef8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ef8:	687b      	ldr	r3, [r7, #4]
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	200004a0 	.word	0x200004a0

08005f0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f12:	f3ef 8305 	mrs	r3, IPSR
 8005f16:	603b      	str	r3, [r7, #0]
  return(result);
 8005f18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005f1e:	f06f 0305 	mvn.w	r3, #5
 8005f22:	607b      	str	r3, [r7, #4]
 8005f24:	e010      	b.n	8005f48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f26:	4b0b      	ldr	r3, [pc, #44]	@ (8005f54 <osKernelStart+0x48>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d109      	bne.n	8005f42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f2e:	f7ff ffbf 	bl	8005eb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f32:	4b08      	ldr	r3, [pc, #32]	@ (8005f54 <osKernelStart+0x48>)
 8005f34:	2202      	movs	r2, #2
 8005f36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f38:	f001 f892 	bl	8007060 <vTaskStartScheduler>
      stat = osOK;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	607b      	str	r3, [r7, #4]
 8005f40:	e002      	b.n	8005f48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005f42:	f04f 33ff 	mov.w	r3, #4294967295
 8005f46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f48:	687b      	ldr	r3, [r7, #4]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3708      	adds	r7, #8
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	200004a0 	.word	0x200004a0

08005f58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08e      	sub	sp, #56	@ 0x38
 8005f5c:	af04      	add	r7, sp, #16
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005f64:	2300      	movs	r3, #0
 8005f66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f68:	f3ef 8305 	mrs	r3, IPSR
 8005f6c:	617b      	str	r3, [r7, #20]
  return(result);
 8005f6e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d17e      	bne.n	8006072 <osThreadNew+0x11a>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d07b      	beq.n	8006072 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005f7a:	2380      	movs	r3, #128	@ 0x80
 8005f7c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005f7e:	2318      	movs	r3, #24
 8005f80:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005f86:	f04f 33ff 	mov.w	r3, #4294967295
 8005f8a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d045      	beq.n	800601e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <osThreadNew+0x48>
        name = attr->name;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d008      	beq.n	8005fc6 <osThreadNew+0x6e>
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	2b38      	cmp	r3, #56	@ 0x38
 8005fb8:	d805      	bhi.n	8005fc6 <osThreadNew+0x6e>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <osThreadNew+0x72>
        return (NULL);
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e054      	b.n	8006074 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	089b      	lsrs	r3, r3, #2
 8005fd8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00e      	beq.n	8006000 <osThreadNew+0xa8>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	2ba7      	cmp	r3, #167	@ 0xa7
 8005fe8:	d90a      	bls.n	8006000 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d006      	beq.n	8006000 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <osThreadNew+0xa8>
        mem = 1;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	61bb      	str	r3, [r7, #24]
 8005ffe:	e010      	b.n	8006022 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10c      	bne.n	8006022 <osThreadNew+0xca>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d108      	bne.n	8006022 <osThreadNew+0xca>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <osThreadNew+0xca>
          mem = 0;
 8006018:	2300      	movs	r3, #0
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	e001      	b.n	8006022 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800601e:	2300      	movs	r3, #0
 8006020:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d110      	bne.n	800604a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006030:	9202      	str	r2, [sp, #8]
 8006032:	9301      	str	r3, [sp, #4]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	6a3a      	ldr	r2, [r7, #32]
 800603c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 fe1a 	bl	8006c78 <xTaskCreateStatic>
 8006044:	4603      	mov	r3, r0
 8006046:	613b      	str	r3, [r7, #16]
 8006048:	e013      	b.n	8006072 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d110      	bne.n	8006072 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006050:	6a3b      	ldr	r3, [r7, #32]
 8006052:	b29a      	uxth	r2, r3
 8006054:	f107 0310 	add.w	r3, r7, #16
 8006058:	9301      	str	r3, [sp, #4]
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 fe68 	bl	8006d38 <xTaskCreate>
 8006068:	4603      	mov	r3, r0
 800606a:	2b01      	cmp	r3, #1
 800606c:	d001      	beq.n	8006072 <osThreadNew+0x11a>
            hTask = NULL;
 800606e:	2300      	movs	r3, #0
 8006070:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006072:	693b      	ldr	r3, [r7, #16]
}
 8006074:	4618      	mov	r0, r3
 8006076:	3728      	adds	r7, #40	@ 0x28
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006084:	f3ef 8305 	mrs	r3, IPSR
 8006088:	60bb      	str	r3, [r7, #8]
  return(result);
 800608a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800608c:	2b00      	cmp	r3, #0
 800608e:	d003      	beq.n	8006098 <osDelay+0x1c>
    stat = osErrorISR;
 8006090:	f06f 0305 	mvn.w	r3, #5
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	e007      	b.n	80060a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006098:	2300      	movs	r3, #0
 800609a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 ffa6 	bl	8006ff4 <vTaskDelay>
    }
  }

  return (stat);
 80060a8:	68fb      	ldr	r3, [r7, #12]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
	...

080060b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4a07      	ldr	r2, [pc, #28]	@ (80060e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80060c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	4a06      	ldr	r2, [pc, #24]	@ (80060e4 <vApplicationGetIdleTaskMemory+0x30>)
 80060ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2280      	movs	r2, #128	@ 0x80
 80060d0:	601a      	str	r2, [r3, #0]
}
 80060d2:	bf00      	nop
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	200004a4 	.word	0x200004a4
 80060e4:	2000054c 	.word	0x2000054c

080060e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4a07      	ldr	r2, [pc, #28]	@ (8006114 <vApplicationGetTimerTaskMemory+0x2c>)
 80060f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4a06      	ldr	r2, [pc, #24]	@ (8006118 <vApplicationGetTimerTaskMemory+0x30>)
 80060fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006106:	601a      	str	r2, [r3, #0]
}
 8006108:	bf00      	nop
 800610a:	3714      	adds	r7, #20
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	2000074c 	.word	0x2000074c
 8006118:	200007f4 	.word	0x200007f4

0800611c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f103 0208 	add.w	r2, r3, #8
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f04f 32ff 	mov.w	r2, #4294967295
 8006134:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f103 0208 	add.w	r2, r3, #8
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f103 0208 	add.w	r2, r3, #8
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800616a:	bf00      	nop
 800616c:	370c      	adds	r7, #12
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr

08006176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006176:	b480      	push	{r7}
 8006178:	b085      	sub	sp, #20
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
 800617e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	683a      	ldr	r2, [r7, #0]
 800619a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	601a      	str	r2, [r3, #0]
}
 80061b2:	bf00      	nop
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061be:	b480      	push	{r7}
 80061c0:	b085      	sub	sp, #20
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d103      	bne.n	80061de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	60fb      	str	r3, [r7, #12]
 80061dc:	e00c      	b.n	80061f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	3308      	adds	r3, #8
 80061e2:	60fb      	str	r3, [r7, #12]
 80061e4:	e002      	b.n	80061ec <vListInsert+0x2e>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d2f6      	bcs.n	80061e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	683a      	ldr	r2, [r7, #0]
 8006212:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	601a      	str	r2, [r3, #0]
}
 8006224:	bf00      	nop
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	6892      	ldr	r2, [r2, #8]
 8006246:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	6852      	ldr	r2, [r2, #4]
 8006250:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	429a      	cmp	r2, r3
 800625a:	d103      	bne.n	8006264 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	1e5a      	subs	r2, r3, #1
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80062b0:	f002 f8aa 	bl	8008408 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80062c0:	fb01 f303 	mul.w	r3, r1, r3
 80062c4:	441a      	add	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e0:	3b01      	subs	r3, #1
 80062e2:	68f9      	ldr	r1, [r7, #12]
 80062e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80062e6:	fb01 f303 	mul.w	r3, r1, r3
 80062ea:	441a      	add	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	22ff      	movs	r2, #255	@ 0xff
 80062f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	22ff      	movs	r2, #255	@ 0xff
 80062fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d114      	bne.n	8006330 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d01a      	beq.n	8006344 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	3310      	adds	r3, #16
 8006312:	4618      	mov	r0, r3
 8006314:	f001 f942 	bl	800759c <xTaskRemoveFromEventList>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d012      	beq.n	8006344 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800631e:	4b0d      	ldr	r3, [pc, #52]	@ (8006354 <xQueueGenericReset+0xd0>)
 8006320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	e009      	b.n	8006344 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	3310      	adds	r3, #16
 8006334:	4618      	mov	r0, r3
 8006336:	f7ff fef1 	bl	800611c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3324      	adds	r3, #36	@ 0x24
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff feec 	bl	800611c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006344:	f002 f892 	bl	800846c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006348:	2301      	movs	r3, #1
}
 800634a:	4618      	mov	r0, r3
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08e      	sub	sp, #56	@ 0x38
 800635c:	af02      	add	r7, sp, #8
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d10b      	bne.n	8006384 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800636c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006370:	f383 8811 	msr	BASEPRI, r3
 8006374:	f3bf 8f6f 	isb	sy
 8006378:	f3bf 8f4f 	dsb	sy
 800637c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800637e:	bf00      	nop
 8006380:	bf00      	nop
 8006382:	e7fd      	b.n	8006380 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10b      	bne.n	80063a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	e7fd      	b.n	800639e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <xQueueGenericCreateStatic+0x56>
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <xQueueGenericCreateStatic+0x5a>
 80063ae:	2301      	movs	r3, #1
 80063b0:	e000      	b.n	80063b4 <xQueueGenericCreateStatic+0x5c>
 80063b2:	2300      	movs	r3, #0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10b      	bne.n	80063d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	623b      	str	r3, [r7, #32]
}
 80063ca:	bf00      	nop
 80063cc:	bf00      	nop
 80063ce:	e7fd      	b.n	80063cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d102      	bne.n	80063dc <xQueueGenericCreateStatic+0x84>
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <xQueueGenericCreateStatic+0x88>
 80063dc:	2301      	movs	r3, #1
 80063de:	e000      	b.n	80063e2 <xQueueGenericCreateStatic+0x8a>
 80063e0:	2300      	movs	r3, #0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10b      	bne.n	80063fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	61fb      	str	r3, [r7, #28]
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	e7fd      	b.n	80063fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80063fe:	2350      	movs	r3, #80	@ 0x50
 8006400:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2b50      	cmp	r3, #80	@ 0x50
 8006406:	d00b      	beq.n	8006420 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	61bb      	str	r3, [r7, #24]
}
 800641a:	bf00      	nop
 800641c:	bf00      	nop
 800641e:	e7fd      	b.n	800641c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006420:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800642c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006434:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	4613      	mov	r3, r2
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	68b9      	ldr	r1, [r7, #8]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 f805 	bl	8006452 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800644a:	4618      	mov	r0, r3
 800644c:	3730      	adds	r7, #48	@ 0x30
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b084      	sub	sp, #16
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	601a      	str	r2, [r3, #0]
 800646c:	e002      	b.n	8006474 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006480:	2101      	movs	r1, #1
 8006482:	69b8      	ldr	r0, [r7, #24]
 8006484:	f7ff fefe 	bl	8006284 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	78fa      	ldrb	r2, [r7, #3]
 800648c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006490:	bf00      	nop
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b08e      	sub	sp, #56	@ 0x38
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
 80064a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064a6:	2300      	movs	r3, #0
 80064a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10b      	bne.n	80064cc <xQueueGenericSend+0x34>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d103      	bne.n	80064da <xQueueGenericSend+0x42>
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <xQueueGenericSend+0x46>
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <xQueueGenericSend+0x48>
 80064de:	2300      	movs	r3, #0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10b      	bne.n	80064fc <xQueueGenericSend+0x64>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d103      	bne.n	800650a <xQueueGenericSend+0x72>
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006506:	2b01      	cmp	r3, #1
 8006508:	d101      	bne.n	800650e <xQueueGenericSend+0x76>
 800650a:	2301      	movs	r3, #1
 800650c:	e000      	b.n	8006510 <xQueueGenericSend+0x78>
 800650e:	2300      	movs	r3, #0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10b      	bne.n	800652c <xQueueGenericSend+0x94>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	623b      	str	r3, [r7, #32]
}
 8006526:	bf00      	nop
 8006528:	bf00      	nop
 800652a:	e7fd      	b.n	8006528 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800652c:	f001 f9fc 	bl	8007928 <xTaskGetSchedulerState>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d102      	bne.n	800653c <xQueueGenericSend+0xa4>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <xQueueGenericSend+0xa8>
 800653c:	2301      	movs	r3, #1
 800653e:	e000      	b.n	8006542 <xQueueGenericSend+0xaa>
 8006540:	2300      	movs	r3, #0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10b      	bne.n	800655e <xQueueGenericSend+0xc6>
	__asm volatile
 8006546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	61fb      	str	r3, [r7, #28]
}
 8006558:	bf00      	nop
 800655a:	bf00      	nop
 800655c:	e7fd      	b.n	800655a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800655e:	f001 ff53 	bl	8008408 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006564:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656a:	429a      	cmp	r2, r3
 800656c:	d302      	bcc.n	8006574 <xQueueGenericSend+0xdc>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b02      	cmp	r3, #2
 8006572:	d129      	bne.n	80065c8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006574:	683a      	ldr	r2, [r7, #0]
 8006576:	68b9      	ldr	r1, [r7, #8]
 8006578:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800657a:	f000 fa0f 	bl	800699c <prvCopyDataToQueue>
 800657e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006584:	2b00      	cmp	r3, #0
 8006586:	d010      	beq.n	80065aa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658a:	3324      	adds	r3, #36	@ 0x24
 800658c:	4618      	mov	r0, r3
 800658e:	f001 f805 	bl	800759c <xTaskRemoveFromEventList>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d013      	beq.n	80065c0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006598:	4b3f      	ldr	r3, [pc, #252]	@ (8006698 <xQueueGenericSend+0x200>)
 800659a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800659e:	601a      	str	r2, [r3, #0]
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	e00a      	b.n	80065c0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d007      	beq.n	80065c0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80065b0:	4b39      	ldr	r3, [pc, #228]	@ (8006698 <xQueueGenericSend+0x200>)
 80065b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065c0:	f001 ff54 	bl	800846c <vPortExitCritical>
				return pdPASS;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e063      	b.n	8006690 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d103      	bne.n	80065d6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065ce:	f001 ff4d 	bl	800846c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e05c      	b.n	8006690 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d106      	bne.n	80065ea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065dc:	f107 0314 	add.w	r3, r7, #20
 80065e0:	4618      	mov	r0, r3
 80065e2:	f001 f83f 	bl	8007664 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065e6:	2301      	movs	r3, #1
 80065e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065ea:	f001 ff3f 	bl	800846c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065ee:	f000 fda7 	bl	8007140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065f2:	f001 ff09 	bl	8008408 <vPortEnterCritical>
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065fc:	b25b      	sxtb	r3, r3
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006602:	d103      	bne.n	800660c <xQueueGenericSend+0x174>
 8006604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006606:	2200      	movs	r2, #0
 8006608:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800660c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006612:	b25b      	sxtb	r3, r3
 8006614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006618:	d103      	bne.n	8006622 <xQueueGenericSend+0x18a>
 800661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006622:	f001 ff23 	bl	800846c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006626:	1d3a      	adds	r2, r7, #4
 8006628:	f107 0314 	add.w	r3, r7, #20
 800662c:	4611      	mov	r1, r2
 800662e:	4618      	mov	r0, r3
 8006630:	f001 f82e 	bl	8007690 <xTaskCheckForTimeOut>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d124      	bne.n	8006684 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800663a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800663c:	f000 faa6 	bl	8006b8c <prvIsQueueFull>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d018      	beq.n	8006678 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	3310      	adds	r3, #16
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	4611      	mov	r1, r2
 800664e:	4618      	mov	r0, r3
 8006650:	f000 ff52 	bl	80074f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006654:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006656:	f000 fa31 	bl	8006abc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800665a:	f000 fd7f 	bl	800715c <xTaskResumeAll>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	f47f af7c 	bne.w	800655e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006666:	4b0c      	ldr	r3, [pc, #48]	@ (8006698 <xQueueGenericSend+0x200>)
 8006668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800666c:	601a      	str	r2, [r3, #0]
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	e772      	b.n	800655e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006678:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800667a:	f000 fa1f 	bl	8006abc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800667e:	f000 fd6d 	bl	800715c <xTaskResumeAll>
 8006682:	e76c      	b.n	800655e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006684:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006686:	f000 fa19 	bl	8006abc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800668a:	f000 fd67 	bl	800715c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800668e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006690:	4618      	mov	r0, r3
 8006692:	3738      	adds	r7, #56	@ 0x38
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}
 8006698:	e000ed04 	.word	0xe000ed04

0800669c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b090      	sub	sp, #64	@ 0x40
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
 80066a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80066ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10b      	bne.n	80066cc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d103      	bne.n	80066da <xQueueGenericSendFromISR+0x3e>
 80066d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <xQueueGenericSendFromISR+0x42>
 80066da:	2301      	movs	r3, #1
 80066dc:	e000      	b.n	80066e0 <xQueueGenericSendFromISR+0x44>
 80066de:	2300      	movs	r3, #0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10b      	bne.n	80066fc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80066e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e8:	f383 8811 	msr	BASEPRI, r3
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80066f6:	bf00      	nop
 80066f8:	bf00      	nop
 80066fa:	e7fd      	b.n	80066f8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d103      	bne.n	800670a <xQueueGenericSendFromISR+0x6e>
 8006702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006706:	2b01      	cmp	r3, #1
 8006708:	d101      	bne.n	800670e <xQueueGenericSendFromISR+0x72>
 800670a:	2301      	movs	r3, #1
 800670c:	e000      	b.n	8006710 <xQueueGenericSendFromISR+0x74>
 800670e:	2300      	movs	r3, #0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10b      	bne.n	800672c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006718:	f383 8811 	msr	BASEPRI, r3
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	623b      	str	r3, [r7, #32]
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	e7fd      	b.n	8006728 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800672c:	f001 ff4c 	bl	80085c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006730:	f3ef 8211 	mrs	r2, BASEPRI
 8006734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006738:	f383 8811 	msr	BASEPRI, r3
 800673c:	f3bf 8f6f 	isb	sy
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	61fa      	str	r2, [r7, #28]
 8006746:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006748:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800674a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800674c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006754:	429a      	cmp	r2, r3
 8006756:	d302      	bcc.n	800675e <xQueueGenericSendFromISR+0xc2>
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	2b02      	cmp	r3, #2
 800675c:	d12f      	bne.n	80067be <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800675e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006760:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006764:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006774:	f000 f912 	bl	800699c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006778:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800677c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006780:	d112      	bne.n	80067a8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006786:	2b00      	cmp	r3, #0
 8006788:	d016      	beq.n	80067b8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800678a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800678c:	3324      	adds	r3, #36	@ 0x24
 800678e:	4618      	mov	r0, r3
 8006790:	f000 ff04 	bl	800759c <xTaskRemoveFromEventList>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00e      	beq.n	80067b8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00b      	beq.n	80067b8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	601a      	str	r2, [r3, #0]
 80067a6:	e007      	b.n	80067b8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80067ac:	3301      	adds	r3, #1
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	b25a      	sxtb	r2, r3
 80067b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80067b8:	2301      	movs	r3, #1
 80067ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80067bc:	e001      	b.n	80067c2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067be:	2300      	movs	r3, #0
 80067c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80067cc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3740      	adds	r7, #64	@ 0x40
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b08c      	sub	sp, #48	@ 0x30
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80067e4:	2300      	movs	r3, #0
 80067e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10b      	bne.n	800680a <xQueueReceive+0x32>
	__asm volatile
 80067f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	623b      	str	r3, [r7, #32]
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop
 8006808:	e7fd      	b.n	8006806 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d103      	bne.n	8006818 <xQueueReceive+0x40>
 8006810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <xQueueReceive+0x44>
 8006818:	2301      	movs	r3, #1
 800681a:	e000      	b.n	800681e <xQueueReceive+0x46>
 800681c:	2300      	movs	r3, #0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <xQueueReceive+0x62>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	61fb      	str	r3, [r7, #28]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800683a:	f001 f875 	bl	8007928 <xTaskGetSchedulerState>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d102      	bne.n	800684a <xQueueReceive+0x72>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <xQueueReceive+0x76>
 800684a:	2301      	movs	r3, #1
 800684c:	e000      	b.n	8006850 <xQueueReceive+0x78>
 800684e:	2300      	movs	r3, #0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10b      	bne.n	800686c <xQueueReceive+0x94>
	__asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	61bb      	str	r3, [r7, #24]
}
 8006866:	bf00      	nop
 8006868:	bf00      	nop
 800686a:	e7fd      	b.n	8006868 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800686c:	f001 fdcc 	bl	8008408 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006874:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	2b00      	cmp	r3, #0
 800687a:	d01f      	beq.n	80068bc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006880:	f000 f8f6 	bl	8006a70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006886:	1e5a      	subs	r2, r3, #1
 8006888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800688c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00f      	beq.n	80068b4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006896:	3310      	adds	r3, #16
 8006898:	4618      	mov	r0, r3
 800689a:	f000 fe7f 	bl	800759c <xTaskRemoveFromEventList>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d007      	beq.n	80068b4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006998 <xQueueReceive+0x1c0>)
 80068a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068aa:	601a      	str	r2, [r3, #0]
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068b4:	f001 fdda 	bl	800846c <vPortExitCritical>
				return pdPASS;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e069      	b.n	8006990 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d103      	bne.n	80068ca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068c2:	f001 fdd3 	bl	800846c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068c6:	2300      	movs	r3, #0
 80068c8:	e062      	b.n	8006990 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d106      	bne.n	80068de <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068d0:	f107 0310 	add.w	r3, r7, #16
 80068d4:	4618      	mov	r0, r3
 80068d6:	f000 fec5 	bl	8007664 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068da:	2301      	movs	r3, #1
 80068dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068de:	f001 fdc5 	bl	800846c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068e2:	f000 fc2d 	bl	8007140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068e6:	f001 fd8f 	bl	8008408 <vPortEnterCritical>
 80068ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068f0:	b25b      	sxtb	r3, r3
 80068f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f6:	d103      	bne.n	8006900 <xQueueReceive+0x128>
 80068f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006902:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006906:	b25b      	sxtb	r3, r3
 8006908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800690c:	d103      	bne.n	8006916 <xQueueReceive+0x13e>
 800690e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006916:	f001 fda9 	bl	800846c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800691a:	1d3a      	adds	r2, r7, #4
 800691c:	f107 0310 	add.w	r3, r7, #16
 8006920:	4611      	mov	r1, r2
 8006922:	4618      	mov	r0, r3
 8006924:	f000 feb4 	bl	8007690 <xTaskCheckForTimeOut>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d123      	bne.n	8006976 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800692e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006930:	f000 f916 	bl	8006b60 <prvIsQueueEmpty>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d017      	beq.n	800696a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	3324      	adds	r3, #36	@ 0x24
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	4611      	mov	r1, r2
 8006942:	4618      	mov	r0, r3
 8006944:	f000 fdd8 	bl	80074f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006948:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800694a:	f000 f8b7 	bl	8006abc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800694e:	f000 fc05 	bl	800715c <xTaskResumeAll>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d189      	bne.n	800686c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006958:	4b0f      	ldr	r3, [pc, #60]	@ (8006998 <xQueueReceive+0x1c0>)
 800695a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800695e:	601a      	str	r2, [r3, #0]
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	e780      	b.n	800686c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800696a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800696c:	f000 f8a6 	bl	8006abc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006970:	f000 fbf4 	bl	800715c <xTaskResumeAll>
 8006974:	e77a      	b.n	800686c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006978:	f000 f8a0 	bl	8006abc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800697c:	f000 fbee 	bl	800715c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006980:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006982:	f000 f8ed 	bl	8006b60 <prvIsQueueEmpty>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	f43f af6f 	beq.w	800686c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800698e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006990:	4618      	mov	r0, r3
 8006992:	3730      	adds	r7, #48	@ 0x30
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10d      	bne.n	80069d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d14d      	bne.n	8006a5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 ffcc 	bl	8007964 <xTaskPriorityDisinherit>
 80069cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	609a      	str	r2, [r3, #8]
 80069d4:	e043      	b.n	8006a5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d119      	bne.n	8006a10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6858      	ldr	r0, [r3, #4]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e4:	461a      	mov	r2, r3
 80069e6:	68b9      	ldr	r1, [r7, #8]
 80069e8:	f002 f8aa 	bl	8008b40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f4:	441a      	add	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d32b      	bcc.n	8006a5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	605a      	str	r2, [r3, #4]
 8006a0e:	e026      	b.n	8006a5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	68d8      	ldr	r0, [r3, #12]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a18:	461a      	mov	r2, r3
 8006a1a:	68b9      	ldr	r1, [r7, #8]
 8006a1c:	f002 f890 	bl	8008b40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	68da      	ldr	r2, [r3, #12]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a28:	425b      	negs	r3, r3
 8006a2a:	441a      	add	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d207      	bcs.n	8006a4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	689a      	ldr	r2, [r3, #8]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a44:	425b      	negs	r3, r3
 8006a46:	441a      	add	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d105      	bne.n	8006a5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	1c5a      	adds	r2, r3, #1
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006a66:	697b      	ldr	r3, [r7, #20]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d018      	beq.n	8006ab4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68da      	ldr	r2, [r3, #12]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a8a:	441a      	add	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d303      	bcc.n	8006aa4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68d9      	ldr	r1, [r3, #12]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aac:	461a      	mov	r2, r3
 8006aae:	6838      	ldr	r0, [r7, #0]
 8006ab0:	f002 f846 	bl	8008b40 <memcpy>
	}
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006ac4:	f001 fca0 	bl	8008408 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ace:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ad0:	e011      	b.n	8006af6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d012      	beq.n	8006b00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3324      	adds	r3, #36	@ 0x24
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f000 fd5c 	bl	800759c <xTaskRemoveFromEventList>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006aea:	f000 fe35 	bl	8007758 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006aee:	7bfb      	ldrb	r3, [r7, #15]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	dce9      	bgt.n	8006ad2 <prvUnlockQueue+0x16>
 8006afe:	e000      	b.n	8006b02 <prvUnlockQueue+0x46>
					break;
 8006b00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	22ff      	movs	r2, #255	@ 0xff
 8006b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006b0a:	f001 fcaf 	bl	800846c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b0e:	f001 fc7b 	bl	8008408 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b1a:	e011      	b.n	8006b40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d012      	beq.n	8006b4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3310      	adds	r3, #16
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 fd37 	bl	800759c <xTaskRemoveFromEventList>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006b34:	f000 fe10 	bl	8007758 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b38:	7bbb      	ldrb	r3, [r7, #14]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	dce9      	bgt.n	8006b1c <prvUnlockQueue+0x60>
 8006b48:	e000      	b.n	8006b4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	22ff      	movs	r2, #255	@ 0xff
 8006b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006b54:	f001 fc8a 	bl	800846c <vPortExitCritical>
}
 8006b58:	bf00      	nop
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b68:	f001 fc4e 	bl	8008408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d102      	bne.n	8006b7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006b74:	2301      	movs	r3, #1
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	e001      	b.n	8006b7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b7e:	f001 fc75 	bl	800846c <vPortExitCritical>

	return xReturn;
 8006b82:	68fb      	ldr	r3, [r7, #12]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b94:	f001 fc38 	bl	8008408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d102      	bne.n	8006baa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	e001      	b.n	8006bae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bae:	f001 fc5d 	bl	800846c <vPortExitCritical>

	return xReturn;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60fb      	str	r3, [r7, #12]
 8006bca:	e014      	b.n	8006bf6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006bcc:	4a0f      	ldr	r2, [pc, #60]	@ (8006c0c <vQueueAddToRegistry+0x50>)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10b      	bne.n	8006bf0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006bd8:	490c      	ldr	r1, [pc, #48]	@ (8006c0c <vQueueAddToRegistry+0x50>)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006be2:	4a0a      	ldr	r2, [pc, #40]	@ (8006c0c <vQueueAddToRegistry+0x50>)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	00db      	lsls	r3, r3, #3
 8006be8:	4413      	add	r3, r2
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006bee:	e006      	b.n	8006bfe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	60fb      	str	r3, [r7, #12]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2b07      	cmp	r3, #7
 8006bfa:	d9e7      	bls.n	8006bcc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006bfc:	bf00      	nop
 8006bfe:	bf00      	nop
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	20000bf4 	.word	0x20000bf4

08006c10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c20:	f001 fbf2 	bl	8008408 <vPortEnterCritical>
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c2a:	b25b      	sxtb	r3, r3
 8006c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c30:	d103      	bne.n	8006c3a <vQueueWaitForMessageRestricted+0x2a>
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c40:	b25b      	sxtb	r3, r3
 8006c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c46:	d103      	bne.n	8006c50 <vQueueWaitForMessageRestricted+0x40>
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c50:	f001 fc0c 	bl	800846c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d106      	bne.n	8006c6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	3324      	adds	r3, #36	@ 0x24
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	68b9      	ldr	r1, [r7, #8]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f000 fc6d 	bl	8007544 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006c6a:	6978      	ldr	r0, [r7, #20]
 8006c6c:	f7ff ff26 	bl	8006abc <prvUnlockQueue>
	}
 8006c70:	bf00      	nop
 8006c72:	3718      	adds	r7, #24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08e      	sub	sp, #56	@ 0x38
 8006c7c:	af04      	add	r7, sp, #16
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
 8006c84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10b      	bne.n	8006ca4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	623b      	str	r3, [r7, #32]
}
 8006c9e:	bf00      	nop
 8006ca0:	bf00      	nop
 8006ca2:	e7fd      	b.n	8006ca0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10b      	bne.n	8006cc2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cae:	f383 8811 	msr	BASEPRI, r3
 8006cb2:	f3bf 8f6f 	isb	sy
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	61fb      	str	r3, [r7, #28]
}
 8006cbc:	bf00      	nop
 8006cbe:	bf00      	nop
 8006cc0:	e7fd      	b.n	8006cbe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006cc2:	23a8      	movs	r3, #168	@ 0xa8
 8006cc4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	2ba8      	cmp	r3, #168	@ 0xa8
 8006cca:	d00b      	beq.n	8006ce4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd0:	f383 8811 	msr	BASEPRI, r3
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	f3bf 8f4f 	dsb	sy
 8006cdc:	61bb      	str	r3, [r7, #24]
}
 8006cde:	bf00      	nop
 8006ce0:	bf00      	nop
 8006ce2:	e7fd      	b.n	8006ce0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006ce4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d01e      	beq.n	8006d2a <xTaskCreateStatic+0xb2>
 8006cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d01b      	beq.n	8006d2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cfa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfe:	2202      	movs	r2, #2
 8006d00:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d04:	2300      	movs	r3, #0
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0a:	9302      	str	r3, [sp, #8]
 8006d0c:	f107 0314 	add.w	r3, r7, #20
 8006d10:	9301      	str	r3, [sp, #4]
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	68b9      	ldr	r1, [r7, #8]
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f000 f851 	bl	8006dc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006d24:	f000 f8f6 	bl	8006f14 <prvAddNewTaskToReadyList>
 8006d28:	e001      	b.n	8006d2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006d2e:	697b      	ldr	r3, [r7, #20]
	}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3728      	adds	r7, #40	@ 0x28
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b08c      	sub	sp, #48	@ 0x30
 8006d3c:	af04      	add	r7, sp, #16
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	4613      	mov	r3, r2
 8006d46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d48:	88fb      	ldrh	r3, [r7, #6]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f001 fc7d 	bl	800864c <pvPortMalloc>
 8006d52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00e      	beq.n	8006d78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006d5a:	20a8      	movs	r0, #168	@ 0xa8
 8006d5c:	f001 fc76 	bl	800864c <pvPortMalloc>
 8006d60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d003      	beq.n	8006d70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d6e:	e005      	b.n	8006d7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006d70:	6978      	ldr	r0, [r7, #20]
 8006d72:	f001 fd39 	bl	80087e8 <vPortFree>
 8006d76:	e001      	b.n	8006d7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d017      	beq.n	8006db2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006d8a:	88fa      	ldrh	r2, [r7, #6]
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	9303      	str	r3, [sp, #12]
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	9302      	str	r3, [sp, #8]
 8006d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d96:	9301      	str	r3, [sp, #4]
 8006d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	68b9      	ldr	r1, [r7, #8]
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 f80f 	bl	8006dc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006da6:	69f8      	ldr	r0, [r7, #28]
 8006da8:	f000 f8b4 	bl	8006f14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006dac:	2301      	movs	r3, #1
 8006dae:	61bb      	str	r3, [r7, #24]
 8006db0:	e002      	b.n	8006db8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006db2:	f04f 33ff 	mov.w	r3, #4294967295
 8006db6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006db8:	69bb      	ldr	r3, [r7, #24]
	}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3720      	adds	r7, #32
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
	...

08006dc4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b088      	sub	sp, #32
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	461a      	mov	r2, r3
 8006ddc:	21a5      	movs	r1, #165	@ 0xa5
 8006dde:	f001 fe23 	bl	8008a28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006dec:	3b01      	subs	r3, #1
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	f023 0307 	bic.w	r3, r3, #7
 8006dfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	f003 0307 	and.w	r3, r3, #7
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00b      	beq.n	8006e1e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	617b      	str	r3, [r7, #20]
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	e7fd      	b.n	8006e1a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d01f      	beq.n	8006e64 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e24:	2300      	movs	r3, #0
 8006e26:	61fb      	str	r3, [r7, #28]
 8006e28:	e012      	b.n	8006e50 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	4413      	add	r3, r2
 8006e30:	7819      	ldrb	r1, [r3, #0]
 8006e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	4413      	add	r3, r2
 8006e38:	3334      	adds	r3, #52	@ 0x34
 8006e3a:	460a      	mov	r2, r1
 8006e3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	4413      	add	r3, r2
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d006      	beq.n	8006e58 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	61fb      	str	r3, [r7, #28]
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	2b0f      	cmp	r3, #15
 8006e54:	d9e9      	bls.n	8006e2a <prvInitialiseNewTask+0x66>
 8006e56:	e000      	b.n	8006e5a <prvInitialiseNewTask+0x96>
			{
				break;
 8006e58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e62:	e003      	b.n	8006e6c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6e:	2b37      	cmp	r3, #55	@ 0x37
 8006e70:	d901      	bls.n	8006e76 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e72:	2337      	movs	r3, #55	@ 0x37
 8006e74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e80:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e84:	2200      	movs	r2, #0
 8006e86:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff f965 	bl	800615c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e94:	3318      	adds	r3, #24
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7ff f960 	bl	800615c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ea0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec4:	3354      	adds	r3, #84	@ 0x54
 8006ec6:	224c      	movs	r2, #76	@ 0x4c
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f001 fdac 	bl	8008a28 <memset>
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8006f08 <prvInitialiseNewTask+0x144>)
 8006ed4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8006f0c <prvInitialiseNewTask+0x148>)
 8006eda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ede:	4a0c      	ldr	r2, [pc, #48]	@ (8006f10 <prvInitialiseNewTask+0x14c>)
 8006ee0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	68f9      	ldr	r1, [r7, #12]
 8006ee6:	69b8      	ldr	r0, [r7, #24]
 8006ee8:	f001 f95a 	bl	80081a0 <pxPortInitialiseStack>
 8006eec:	4602      	mov	r2, r0
 8006eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006efc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006efe:	bf00      	nop
 8006f00:	3720      	adds	r7, #32
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	20001e40 	.word	0x20001e40
 8006f0c:	20001ea8 	.word	0x20001ea8
 8006f10:	20001f10 	.word	0x20001f10

08006f14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f1c:	f001 fa74 	bl	8008408 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f20:	4b2d      	ldr	r3, [pc, #180]	@ (8006fd8 <prvAddNewTaskToReadyList+0xc4>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	3301      	adds	r3, #1
 8006f26:	4a2c      	ldr	r2, [pc, #176]	@ (8006fd8 <prvAddNewTaskToReadyList+0xc4>)
 8006f28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8006fdc <prvAddNewTaskToReadyList+0xc8>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d109      	bne.n	8006f46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f32:	4a2a      	ldr	r2, [pc, #168]	@ (8006fdc <prvAddNewTaskToReadyList+0xc8>)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f38:	4b27      	ldr	r3, [pc, #156]	@ (8006fd8 <prvAddNewTaskToReadyList+0xc4>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d110      	bne.n	8006f62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f40:	f000 fc2e 	bl	80077a0 <prvInitialiseTaskLists>
 8006f44:	e00d      	b.n	8006f62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f46:	4b26      	ldr	r3, [pc, #152]	@ (8006fe0 <prvAddNewTaskToReadyList+0xcc>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d109      	bne.n	8006f62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f4e:	4b23      	ldr	r3, [pc, #140]	@ (8006fdc <prvAddNewTaskToReadyList+0xc8>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d802      	bhi.n	8006f62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8006fdc <prvAddNewTaskToReadyList+0xc8>)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f62:	4b20      	ldr	r3, [pc, #128]	@ (8006fe4 <prvAddNewTaskToReadyList+0xd0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	3301      	adds	r3, #1
 8006f68:	4a1e      	ldr	r2, [pc, #120]	@ (8006fe4 <prvAddNewTaskToReadyList+0xd0>)
 8006f6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8006fe4 <prvAddNewTaskToReadyList+0xd0>)
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f78:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe8 <prvAddNewTaskToReadyList+0xd4>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d903      	bls.n	8006f88 <prvAddNewTaskToReadyList+0x74>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f84:	4a18      	ldr	r2, [pc, #96]	@ (8006fe8 <prvAddNewTaskToReadyList+0xd4>)
 8006f86:	6013      	str	r3, [r2, #0]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4a15      	ldr	r2, [pc, #84]	@ (8006fec <prvAddNewTaskToReadyList+0xd8>)
 8006f96:	441a      	add	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	f7ff f8e9 	bl	8006176 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006fa4:	f001 fa62 	bl	800846c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe0 <prvAddNewTaskToReadyList+0xcc>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00e      	beq.n	8006fce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8006fdc <prvAddNewTaskToReadyList+0xc8>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d207      	bcs.n	8006fce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff0 <prvAddNewTaskToReadyList+0xdc>)
 8006fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fc4:	601a      	str	r2, [r3, #0]
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fce:	bf00      	nop
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	20001108 	.word	0x20001108
 8006fdc:	20000c34 	.word	0x20000c34
 8006fe0:	20001114 	.word	0x20001114
 8006fe4:	20001124 	.word	0x20001124
 8006fe8:	20001110 	.word	0x20001110
 8006fec:	20000c38 	.word	0x20000c38
 8006ff0:	e000ed04 	.word	0xe000ed04

08006ff4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d018      	beq.n	8007038 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007006:	4b14      	ldr	r3, [pc, #80]	@ (8007058 <vTaskDelay+0x64>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00b      	beq.n	8007026 <vTaskDelay+0x32>
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	60bb      	str	r3, [r7, #8]
}
 8007020:	bf00      	nop
 8007022:	bf00      	nop
 8007024:	e7fd      	b.n	8007022 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007026:	f000 f88b 	bl	8007140 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800702a:	2100      	movs	r1, #0
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 fd09 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007032:	f000 f893 	bl	800715c <xTaskResumeAll>
 8007036:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d107      	bne.n	800704e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800703e:	4b07      	ldr	r3, [pc, #28]	@ (800705c <vTaskDelay+0x68>)
 8007040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800704e:	bf00      	nop
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	20001130 	.word	0x20001130
 800705c:	e000ed04 	.word	0xe000ed04

08007060 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b08a      	sub	sp, #40	@ 0x28
 8007064:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007066:	2300      	movs	r3, #0
 8007068:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800706a:	2300      	movs	r3, #0
 800706c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800706e:	463a      	mov	r2, r7
 8007070:	1d39      	adds	r1, r7, #4
 8007072:	f107 0308 	add.w	r3, r7, #8
 8007076:	4618      	mov	r0, r3
 8007078:	f7ff f81c 	bl	80060b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800707c:	6839      	ldr	r1, [r7, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	9202      	str	r2, [sp, #8]
 8007084:	9301      	str	r3, [sp, #4]
 8007086:	2300      	movs	r3, #0
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	2300      	movs	r3, #0
 800708c:	460a      	mov	r2, r1
 800708e:	4924      	ldr	r1, [pc, #144]	@ (8007120 <vTaskStartScheduler+0xc0>)
 8007090:	4824      	ldr	r0, [pc, #144]	@ (8007124 <vTaskStartScheduler+0xc4>)
 8007092:	f7ff fdf1 	bl	8006c78 <xTaskCreateStatic>
 8007096:	4603      	mov	r3, r0
 8007098:	4a23      	ldr	r2, [pc, #140]	@ (8007128 <vTaskStartScheduler+0xc8>)
 800709a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800709c:	4b22      	ldr	r3, [pc, #136]	@ (8007128 <vTaskStartScheduler+0xc8>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d002      	beq.n	80070aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80070a4:	2301      	movs	r3, #1
 80070a6:	617b      	str	r3, [r7, #20]
 80070a8:	e001      	b.n	80070ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80070aa:	2300      	movs	r3, #0
 80070ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d102      	bne.n	80070ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80070b4:	f000 fd1a 	bl	8007aec <xTimerCreateTimerTask>
 80070b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d11b      	bne.n	80070f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	613b      	str	r3, [r7, #16]
}
 80070d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070d4:	4b15      	ldr	r3, [pc, #84]	@ (800712c <vTaskStartScheduler+0xcc>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	3354      	adds	r3, #84	@ 0x54
 80070da:	4a15      	ldr	r2, [pc, #84]	@ (8007130 <vTaskStartScheduler+0xd0>)
 80070dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070de:	4b15      	ldr	r3, [pc, #84]	@ (8007134 <vTaskStartScheduler+0xd4>)
 80070e0:	f04f 32ff 	mov.w	r2, #4294967295
 80070e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80070e6:	4b14      	ldr	r3, [pc, #80]	@ (8007138 <vTaskStartScheduler+0xd8>)
 80070e8:	2201      	movs	r2, #1
 80070ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80070ec:	4b13      	ldr	r3, [pc, #76]	@ (800713c <vTaskStartScheduler+0xdc>)
 80070ee:	2200      	movs	r2, #0
 80070f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80070f2:	f001 f8e5 	bl	80082c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80070f6:	e00f      	b.n	8007118 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fe:	d10b      	bne.n	8007118 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	60fb      	str	r3, [r7, #12]
}
 8007112:	bf00      	nop
 8007114:	bf00      	nop
 8007116:	e7fd      	b.n	8007114 <vTaskStartScheduler+0xb4>
}
 8007118:	bf00      	nop
 800711a:	3718      	adds	r7, #24
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	08008c3c 	.word	0x08008c3c
 8007124:	08007771 	.word	0x08007771
 8007128:	2000112c 	.word	0x2000112c
 800712c:	20000c34 	.word	0x20000c34
 8007130:	20000010 	.word	0x20000010
 8007134:	20001128 	.word	0x20001128
 8007138:	20001114 	.word	0x20001114
 800713c:	2000110c 	.word	0x2000110c

08007140 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007140:	b480      	push	{r7}
 8007142:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007144:	4b04      	ldr	r3, [pc, #16]	@ (8007158 <vTaskSuspendAll+0x18>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3301      	adds	r3, #1
 800714a:	4a03      	ldr	r2, [pc, #12]	@ (8007158 <vTaskSuspendAll+0x18>)
 800714c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800714e:	bf00      	nop
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	20001130 	.word	0x20001130

0800715c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007162:	2300      	movs	r3, #0
 8007164:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007166:	2300      	movs	r3, #0
 8007168:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800716a:	4b42      	ldr	r3, [pc, #264]	@ (8007274 <xTaskResumeAll+0x118>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10b      	bne.n	800718a <xTaskResumeAll+0x2e>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	603b      	str	r3, [r7, #0]
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	e7fd      	b.n	8007186 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800718a:	f001 f93d 	bl	8008408 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800718e:	4b39      	ldr	r3, [pc, #228]	@ (8007274 <xTaskResumeAll+0x118>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3b01      	subs	r3, #1
 8007194:	4a37      	ldr	r2, [pc, #220]	@ (8007274 <xTaskResumeAll+0x118>)
 8007196:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007198:	4b36      	ldr	r3, [pc, #216]	@ (8007274 <xTaskResumeAll+0x118>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d162      	bne.n	8007266 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80071a0:	4b35      	ldr	r3, [pc, #212]	@ (8007278 <xTaskResumeAll+0x11c>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d05e      	beq.n	8007266 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071a8:	e02f      	b.n	800720a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071aa:	4b34      	ldr	r3, [pc, #208]	@ (800727c <xTaskResumeAll+0x120>)
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	3318      	adds	r3, #24
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7ff f83a 	bl	8006230 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	3304      	adds	r3, #4
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff f835 	bl	8006230 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ca:	4b2d      	ldr	r3, [pc, #180]	@ (8007280 <xTaskResumeAll+0x124>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d903      	bls.n	80071da <xTaskResumeAll+0x7e>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007280 <xTaskResumeAll+0x124>)
 80071d8:	6013      	str	r3, [r2, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071de:	4613      	mov	r3, r2
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4a27      	ldr	r2, [pc, #156]	@ (8007284 <xTaskResumeAll+0x128>)
 80071e8:	441a      	add	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	3304      	adds	r3, #4
 80071ee:	4619      	mov	r1, r3
 80071f0:	4610      	mov	r0, r2
 80071f2:	f7fe ffc0 	bl	8006176 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071fa:	4b23      	ldr	r3, [pc, #140]	@ (8007288 <xTaskResumeAll+0x12c>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007200:	429a      	cmp	r2, r3
 8007202:	d302      	bcc.n	800720a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007204:	4b21      	ldr	r3, [pc, #132]	@ (800728c <xTaskResumeAll+0x130>)
 8007206:	2201      	movs	r2, #1
 8007208:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800720a:	4b1c      	ldr	r3, [pc, #112]	@ (800727c <xTaskResumeAll+0x120>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1cb      	bne.n	80071aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d001      	beq.n	800721c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007218:	f000 fb66 	bl	80078e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800721c:	4b1c      	ldr	r3, [pc, #112]	@ (8007290 <xTaskResumeAll+0x134>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d010      	beq.n	800724a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007228:	f000 f846 	bl	80072b8 <xTaskIncrementTick>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d002      	beq.n	8007238 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007232:	4b16      	ldr	r3, [pc, #88]	@ (800728c <xTaskResumeAll+0x130>)
 8007234:	2201      	movs	r2, #1
 8007236:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3b01      	subs	r3, #1
 800723c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1f1      	bne.n	8007228 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007244:	4b12      	ldr	r3, [pc, #72]	@ (8007290 <xTaskResumeAll+0x134>)
 8007246:	2200      	movs	r2, #0
 8007248:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800724a:	4b10      	ldr	r3, [pc, #64]	@ (800728c <xTaskResumeAll+0x130>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d009      	beq.n	8007266 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007252:	2301      	movs	r3, #1
 8007254:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007256:	4b0f      	ldr	r3, [pc, #60]	@ (8007294 <xTaskResumeAll+0x138>)
 8007258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	f3bf 8f4f 	dsb	sy
 8007262:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007266:	f001 f901 	bl	800846c <vPortExitCritical>

	return xAlreadyYielded;
 800726a:	68bb      	ldr	r3, [r7, #8]
}
 800726c:	4618      	mov	r0, r3
 800726e:	3710      	adds	r7, #16
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	20001130 	.word	0x20001130
 8007278:	20001108 	.word	0x20001108
 800727c:	200010c8 	.word	0x200010c8
 8007280:	20001110 	.word	0x20001110
 8007284:	20000c38 	.word	0x20000c38
 8007288:	20000c34 	.word	0x20000c34
 800728c:	2000111c 	.word	0x2000111c
 8007290:	20001118 	.word	0x20001118
 8007294:	e000ed04 	.word	0xe000ed04

08007298 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800729e:	4b05      	ldr	r3, [pc, #20]	@ (80072b4 <xTaskGetTickCount+0x1c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80072a4:	687b      	ldr	r3, [r7, #4]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop
 80072b4:	2000110c 	.word	0x2000110c

080072b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80072be:	2300      	movs	r3, #0
 80072c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007400 <xTaskIncrementTick+0x148>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f040 8090 	bne.w	80073ec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072cc:	4b4d      	ldr	r3, [pc, #308]	@ (8007404 <xTaskIncrementTick+0x14c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3301      	adds	r3, #1
 80072d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80072d4:	4a4b      	ldr	r2, [pc, #300]	@ (8007404 <xTaskIncrementTick+0x14c>)
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d121      	bne.n	8007324 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80072e0:	4b49      	ldr	r3, [pc, #292]	@ (8007408 <xTaskIncrementTick+0x150>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00b      	beq.n	8007302 <xTaskIncrementTick+0x4a>
	__asm volatile
 80072ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ee:	f383 8811 	msr	BASEPRI, r3
 80072f2:	f3bf 8f6f 	isb	sy
 80072f6:	f3bf 8f4f 	dsb	sy
 80072fa:	603b      	str	r3, [r7, #0]
}
 80072fc:	bf00      	nop
 80072fe:	bf00      	nop
 8007300:	e7fd      	b.n	80072fe <xTaskIncrementTick+0x46>
 8007302:	4b41      	ldr	r3, [pc, #260]	@ (8007408 <xTaskIncrementTick+0x150>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	60fb      	str	r3, [r7, #12]
 8007308:	4b40      	ldr	r3, [pc, #256]	@ (800740c <xTaskIncrementTick+0x154>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a3e      	ldr	r2, [pc, #248]	@ (8007408 <xTaskIncrementTick+0x150>)
 800730e:	6013      	str	r3, [r2, #0]
 8007310:	4a3e      	ldr	r2, [pc, #248]	@ (800740c <xTaskIncrementTick+0x154>)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6013      	str	r3, [r2, #0]
 8007316:	4b3e      	ldr	r3, [pc, #248]	@ (8007410 <xTaskIncrementTick+0x158>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	3301      	adds	r3, #1
 800731c:	4a3c      	ldr	r2, [pc, #240]	@ (8007410 <xTaskIncrementTick+0x158>)
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	f000 fae2 	bl	80078e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007324:	4b3b      	ldr	r3, [pc, #236]	@ (8007414 <xTaskIncrementTick+0x15c>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	429a      	cmp	r2, r3
 800732c:	d349      	bcc.n	80073c2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800732e:	4b36      	ldr	r3, [pc, #216]	@ (8007408 <xTaskIncrementTick+0x150>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d104      	bne.n	8007342 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007338:	4b36      	ldr	r3, [pc, #216]	@ (8007414 <xTaskIncrementTick+0x15c>)
 800733a:	f04f 32ff 	mov.w	r2, #4294967295
 800733e:	601a      	str	r2, [r3, #0]
					break;
 8007340:	e03f      	b.n	80073c2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007342:	4b31      	ldr	r3, [pc, #196]	@ (8007408 <xTaskIncrementTick+0x150>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	429a      	cmp	r2, r3
 8007358:	d203      	bcs.n	8007362 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800735a:	4a2e      	ldr	r2, [pc, #184]	@ (8007414 <xTaskIncrementTick+0x15c>)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007360:	e02f      	b.n	80073c2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	3304      	adds	r3, #4
 8007366:	4618      	mov	r0, r3
 8007368:	f7fe ff62 	bl	8006230 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007370:	2b00      	cmp	r3, #0
 8007372:	d004      	beq.n	800737e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	3318      	adds	r3, #24
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe ff59 	bl	8006230 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007382:	4b25      	ldr	r3, [pc, #148]	@ (8007418 <xTaskIncrementTick+0x160>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	429a      	cmp	r2, r3
 8007388:	d903      	bls.n	8007392 <xTaskIncrementTick+0xda>
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738e:	4a22      	ldr	r2, [pc, #136]	@ (8007418 <xTaskIncrementTick+0x160>)
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007396:	4613      	mov	r3, r2
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	4413      	add	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4a1f      	ldr	r2, [pc, #124]	@ (800741c <xTaskIncrementTick+0x164>)
 80073a0:	441a      	add	r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	3304      	adds	r3, #4
 80073a6:	4619      	mov	r1, r3
 80073a8:	4610      	mov	r0, r2
 80073aa:	f7fe fee4 	bl	8006176 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073b2:	4b1b      	ldr	r3, [pc, #108]	@ (8007420 <xTaskIncrementTick+0x168>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d3b8      	bcc.n	800732e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80073bc:	2301      	movs	r3, #1
 80073be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073c0:	e7b5      	b.n	800732e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80073c2:	4b17      	ldr	r3, [pc, #92]	@ (8007420 <xTaskIncrementTick+0x168>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c8:	4914      	ldr	r1, [pc, #80]	@ (800741c <xTaskIncrementTick+0x164>)
 80073ca:	4613      	mov	r3, r2
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4413      	add	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	440b      	add	r3, r1
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d901      	bls.n	80073de <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80073da:	2301      	movs	r3, #1
 80073dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <xTaskIncrementTick+0x16c>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d007      	beq.n	80073f6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80073e6:	2301      	movs	r3, #1
 80073e8:	617b      	str	r3, [r7, #20]
 80073ea:	e004      	b.n	80073f6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80073ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007428 <xTaskIncrementTick+0x170>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3301      	adds	r3, #1
 80073f2:	4a0d      	ldr	r2, [pc, #52]	@ (8007428 <xTaskIncrementTick+0x170>)
 80073f4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80073f6:	697b      	ldr	r3, [r7, #20]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3718      	adds	r7, #24
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	20001130 	.word	0x20001130
 8007404:	2000110c 	.word	0x2000110c
 8007408:	200010c0 	.word	0x200010c0
 800740c:	200010c4 	.word	0x200010c4
 8007410:	20001120 	.word	0x20001120
 8007414:	20001128 	.word	0x20001128
 8007418:	20001110 	.word	0x20001110
 800741c:	20000c38 	.word	0x20000c38
 8007420:	20000c34 	.word	0x20000c34
 8007424:	2000111c 	.word	0x2000111c
 8007428:	20001118 	.word	0x20001118

0800742c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007432:	4b2b      	ldr	r3, [pc, #172]	@ (80074e0 <vTaskSwitchContext+0xb4>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d003      	beq.n	8007442 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800743a:	4b2a      	ldr	r3, [pc, #168]	@ (80074e4 <vTaskSwitchContext+0xb8>)
 800743c:	2201      	movs	r2, #1
 800743e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007440:	e047      	b.n	80074d2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007442:	4b28      	ldr	r3, [pc, #160]	@ (80074e4 <vTaskSwitchContext+0xb8>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007448:	4b27      	ldr	r3, [pc, #156]	@ (80074e8 <vTaskSwitchContext+0xbc>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	60fb      	str	r3, [r7, #12]
 800744e:	e011      	b.n	8007474 <vTaskSwitchContext+0x48>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10b      	bne.n	800746e <vTaskSwitchContext+0x42>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	607b      	str	r3, [r7, #4]
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	e7fd      	b.n	800746a <vTaskSwitchContext+0x3e>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3b01      	subs	r3, #1
 8007472:	60fb      	str	r3, [r7, #12]
 8007474:	491d      	ldr	r1, [pc, #116]	@ (80074ec <vTaskSwitchContext+0xc0>)
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	4613      	mov	r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	4413      	add	r3, r2
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	440b      	add	r3, r1
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0e3      	beq.n	8007450 <vTaskSwitchContext+0x24>
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4613      	mov	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4a16      	ldr	r2, [pc, #88]	@ (80074ec <vTaskSwitchContext+0xc0>)
 8007494:	4413      	add	r3, r2
 8007496:	60bb      	str	r3, [r7, #8]
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	605a      	str	r2, [r3, #4]
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	3308      	adds	r3, #8
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d104      	bne.n	80074b8 <vTaskSwitchContext+0x8c>
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	605a      	str	r2, [r3, #4]
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	4a0c      	ldr	r2, [pc, #48]	@ (80074f0 <vTaskSwitchContext+0xc4>)
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	4a09      	ldr	r2, [pc, #36]	@ (80074e8 <vTaskSwitchContext+0xbc>)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074c8:	4b09      	ldr	r3, [pc, #36]	@ (80074f0 <vTaskSwitchContext+0xc4>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3354      	adds	r3, #84	@ 0x54
 80074ce:	4a09      	ldr	r2, [pc, #36]	@ (80074f4 <vTaskSwitchContext+0xc8>)
 80074d0:	6013      	str	r3, [r2, #0]
}
 80074d2:	bf00      	nop
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	20001130 	.word	0x20001130
 80074e4:	2000111c 	.word	0x2000111c
 80074e8:	20001110 	.word	0x20001110
 80074ec:	20000c38 	.word	0x20000c38
 80074f0:	20000c34 	.word	0x20000c34
 80074f4:	20000010 	.word	0x20000010

080074f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800750c:	f383 8811 	msr	BASEPRI, r3
 8007510:	f3bf 8f6f 	isb	sy
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	60fb      	str	r3, [r7, #12]
}
 800751a:	bf00      	nop
 800751c:	bf00      	nop
 800751e:	e7fd      	b.n	800751c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007520:	4b07      	ldr	r3, [pc, #28]	@ (8007540 <vTaskPlaceOnEventList+0x48>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	3318      	adds	r3, #24
 8007526:	4619      	mov	r1, r3
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7fe fe48 	bl	80061be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800752e:	2101      	movs	r1, #1
 8007530:	6838      	ldr	r0, [r7, #0]
 8007532:	f000 fa87 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
}
 8007536:	bf00      	nop
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	20000c34 	.word	0x20000c34

08007544 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10b      	bne.n	800756e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	617b      	str	r3, [r7, #20]
}
 8007568:	bf00      	nop
 800756a:	bf00      	nop
 800756c:	e7fd      	b.n	800756a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800756e:	4b0a      	ldr	r3, [pc, #40]	@ (8007598 <vTaskPlaceOnEventListRestricted+0x54>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3318      	adds	r3, #24
 8007574:	4619      	mov	r1, r3
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f7fe fdfd 	bl	8006176 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d002      	beq.n	8007588 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007582:	f04f 33ff 	mov.w	r3, #4294967295
 8007586:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007588:	6879      	ldr	r1, [r7, #4]
 800758a:	68b8      	ldr	r0, [r7, #8]
 800758c:	f000 fa5a 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
	}
 8007590:	bf00      	nop
 8007592:	3718      	adds	r7, #24
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	20000c34 	.word	0x20000c34

0800759c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10b      	bne.n	80075ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80075b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b6:	f383 8811 	msr	BASEPRI, r3
 80075ba:	f3bf 8f6f 	isb	sy
 80075be:	f3bf 8f4f 	dsb	sy
 80075c2:	60fb      	str	r3, [r7, #12]
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop
 80075c8:	e7fd      	b.n	80075c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	3318      	adds	r3, #24
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fe fe2e 	bl	8006230 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075d4:	4b1d      	ldr	r3, [pc, #116]	@ (800764c <xTaskRemoveFromEventList+0xb0>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d11d      	bne.n	8007618 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	3304      	adds	r3, #4
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fe fe25 	bl	8006230 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ea:	4b19      	ldr	r3, [pc, #100]	@ (8007650 <xTaskRemoveFromEventList+0xb4>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d903      	bls.n	80075fa <xTaskRemoveFromEventList+0x5e>
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f6:	4a16      	ldr	r2, [pc, #88]	@ (8007650 <xTaskRemoveFromEventList+0xb4>)
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fe:	4613      	mov	r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4413      	add	r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	4a13      	ldr	r2, [pc, #76]	@ (8007654 <xTaskRemoveFromEventList+0xb8>)
 8007608:	441a      	add	r2, r3
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	3304      	adds	r3, #4
 800760e:	4619      	mov	r1, r3
 8007610:	4610      	mov	r0, r2
 8007612:	f7fe fdb0 	bl	8006176 <vListInsertEnd>
 8007616:	e005      	b.n	8007624 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	3318      	adds	r3, #24
 800761c:	4619      	mov	r1, r3
 800761e:	480e      	ldr	r0, [pc, #56]	@ (8007658 <xTaskRemoveFromEventList+0xbc>)
 8007620:	f7fe fda9 	bl	8006176 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007628:	4b0c      	ldr	r3, [pc, #48]	@ (800765c <xTaskRemoveFromEventList+0xc0>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762e:	429a      	cmp	r2, r3
 8007630:	d905      	bls.n	800763e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007632:	2301      	movs	r3, #1
 8007634:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007636:	4b0a      	ldr	r3, [pc, #40]	@ (8007660 <xTaskRemoveFromEventList+0xc4>)
 8007638:	2201      	movs	r2, #1
 800763a:	601a      	str	r2, [r3, #0]
 800763c:	e001      	b.n	8007642 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800763e:	2300      	movs	r3, #0
 8007640:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007642:	697b      	ldr	r3, [r7, #20]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3718      	adds	r7, #24
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	20001130 	.word	0x20001130
 8007650:	20001110 	.word	0x20001110
 8007654:	20000c38 	.word	0x20000c38
 8007658:	200010c8 	.word	0x200010c8
 800765c:	20000c34 	.word	0x20000c34
 8007660:	2000111c 	.word	0x2000111c

08007664 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800766c:	4b06      	ldr	r3, [pc, #24]	@ (8007688 <vTaskInternalSetTimeOutState+0x24>)
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007674:	4b05      	ldr	r3, [pc, #20]	@ (800768c <vTaskInternalSetTimeOutState+0x28>)
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	605a      	str	r2, [r3, #4]
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	20001120 	.word	0x20001120
 800768c:	2000110c 	.word	0x2000110c

08007690 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10b      	bne.n	80076b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	613b      	str	r3, [r7, #16]
}
 80076b2:	bf00      	nop
 80076b4:	bf00      	nop
 80076b6:	e7fd      	b.n	80076b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10b      	bne.n	80076d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	60fb      	str	r3, [r7, #12]
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80076d6:	f000 fe97 	bl	8008408 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076da:	4b1d      	ldr	r3, [pc, #116]	@ (8007750 <xTaskCheckForTimeOut+0xc0>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076f2:	d102      	bne.n	80076fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80076f4:	2300      	movs	r3, #0
 80076f6:	61fb      	str	r3, [r7, #28]
 80076f8:	e023      	b.n	8007742 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	4b15      	ldr	r3, [pc, #84]	@ (8007754 <xTaskCheckForTimeOut+0xc4>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	429a      	cmp	r2, r3
 8007704:	d007      	beq.n	8007716 <xTaskCheckForTimeOut+0x86>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	429a      	cmp	r2, r3
 800770e:	d302      	bcc.n	8007716 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007710:	2301      	movs	r3, #1
 8007712:	61fb      	str	r3, [r7, #28]
 8007714:	e015      	b.n	8007742 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	429a      	cmp	r2, r3
 800771e:	d20b      	bcs.n	8007738 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	1ad2      	subs	r2, r2, r3
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f7ff ff99 	bl	8007664 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007732:	2300      	movs	r3, #0
 8007734:	61fb      	str	r3, [r7, #28]
 8007736:	e004      	b.n	8007742 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	2200      	movs	r2, #0
 800773c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800773e:	2301      	movs	r3, #1
 8007740:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007742:	f000 fe93 	bl	800846c <vPortExitCritical>

	return xReturn;
 8007746:	69fb      	ldr	r3, [r7, #28]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3720      	adds	r7, #32
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	2000110c 	.word	0x2000110c
 8007754:	20001120 	.word	0x20001120

08007758 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800775c:	4b03      	ldr	r3, [pc, #12]	@ (800776c <vTaskMissedYield+0x14>)
 800775e:	2201      	movs	r2, #1
 8007760:	601a      	str	r2, [r3, #0]
}
 8007762:	bf00      	nop
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr
 800776c:	2000111c 	.word	0x2000111c

08007770 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007778:	f000 f852 	bl	8007820 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800777c:	4b06      	ldr	r3, [pc, #24]	@ (8007798 <prvIdleTask+0x28>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d9f9      	bls.n	8007778 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007784:	4b05      	ldr	r3, [pc, #20]	@ (800779c <prvIdleTask+0x2c>)
 8007786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800778a:	601a      	str	r2, [r3, #0]
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007794:	e7f0      	b.n	8007778 <prvIdleTask+0x8>
 8007796:	bf00      	nop
 8007798:	20000c38 	.word	0x20000c38
 800779c:	e000ed04 	.word	0xe000ed04

080077a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077a6:	2300      	movs	r3, #0
 80077a8:	607b      	str	r3, [r7, #4]
 80077aa:	e00c      	b.n	80077c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	4613      	mov	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	4a12      	ldr	r2, [pc, #72]	@ (8007800 <prvInitialiseTaskLists+0x60>)
 80077b8:	4413      	add	r3, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fe fcae 	bl	800611c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	3301      	adds	r3, #1
 80077c4:	607b      	str	r3, [r7, #4]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b37      	cmp	r3, #55	@ 0x37
 80077ca:	d9ef      	bls.n	80077ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077cc:	480d      	ldr	r0, [pc, #52]	@ (8007804 <prvInitialiseTaskLists+0x64>)
 80077ce:	f7fe fca5 	bl	800611c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077d2:	480d      	ldr	r0, [pc, #52]	@ (8007808 <prvInitialiseTaskLists+0x68>)
 80077d4:	f7fe fca2 	bl	800611c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077d8:	480c      	ldr	r0, [pc, #48]	@ (800780c <prvInitialiseTaskLists+0x6c>)
 80077da:	f7fe fc9f 	bl	800611c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077de:	480c      	ldr	r0, [pc, #48]	@ (8007810 <prvInitialiseTaskLists+0x70>)
 80077e0:	f7fe fc9c 	bl	800611c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80077e4:	480b      	ldr	r0, [pc, #44]	@ (8007814 <prvInitialiseTaskLists+0x74>)
 80077e6:	f7fe fc99 	bl	800611c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80077ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007818 <prvInitialiseTaskLists+0x78>)
 80077ec:	4a05      	ldr	r2, [pc, #20]	@ (8007804 <prvInitialiseTaskLists+0x64>)
 80077ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80077f0:	4b0a      	ldr	r3, [pc, #40]	@ (800781c <prvInitialiseTaskLists+0x7c>)
 80077f2:	4a05      	ldr	r2, [pc, #20]	@ (8007808 <prvInitialiseTaskLists+0x68>)
 80077f4:	601a      	str	r2, [r3, #0]
}
 80077f6:	bf00      	nop
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20000c38 	.word	0x20000c38
 8007804:	20001098 	.word	0x20001098
 8007808:	200010ac 	.word	0x200010ac
 800780c:	200010c8 	.word	0x200010c8
 8007810:	200010dc 	.word	0x200010dc
 8007814:	200010f4 	.word	0x200010f4
 8007818:	200010c0 	.word	0x200010c0
 800781c:	200010c4 	.word	0x200010c4

08007820 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007826:	e019      	b.n	800785c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007828:	f000 fdee 	bl	8008408 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800782c:	4b10      	ldr	r3, [pc, #64]	@ (8007870 <prvCheckTasksWaitingTermination+0x50>)
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	4618      	mov	r0, r3
 800783a:	f7fe fcf9 	bl	8006230 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800783e:	4b0d      	ldr	r3, [pc, #52]	@ (8007874 <prvCheckTasksWaitingTermination+0x54>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3b01      	subs	r3, #1
 8007844:	4a0b      	ldr	r2, [pc, #44]	@ (8007874 <prvCheckTasksWaitingTermination+0x54>)
 8007846:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007848:	4b0b      	ldr	r3, [pc, #44]	@ (8007878 <prvCheckTasksWaitingTermination+0x58>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3b01      	subs	r3, #1
 800784e:	4a0a      	ldr	r2, [pc, #40]	@ (8007878 <prvCheckTasksWaitingTermination+0x58>)
 8007850:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007852:	f000 fe0b 	bl	800846c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f810 	bl	800787c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800785c:	4b06      	ldr	r3, [pc, #24]	@ (8007878 <prvCheckTasksWaitingTermination+0x58>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1e1      	bne.n	8007828 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop
 8007868:	3708      	adds	r7, #8
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	200010dc 	.word	0x200010dc
 8007874:	20001108 	.word	0x20001108
 8007878:	200010f0 	.word	0x200010f0

0800787c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3354      	adds	r3, #84	@ 0x54
 8007888:	4618      	mov	r0, r3
 800788a:	f001 f8d5 	bl	8008a38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007894:	2b00      	cmp	r3, #0
 8007896:	d108      	bne.n	80078aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789c:	4618      	mov	r0, r3
 800789e:	f000 ffa3 	bl	80087e8 <vPortFree>
				vPortFree( pxTCB );
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 ffa0 	bl	80087e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80078a8:	e019      	b.n	80078de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d103      	bne.n	80078bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 ff97 	bl	80087e8 <vPortFree>
	}
 80078ba:	e010      	b.n	80078de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d00b      	beq.n	80078de <prvDeleteTCB+0x62>
	__asm volatile
 80078c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	60fb      	str	r3, [r7, #12]
}
 80078d8:	bf00      	nop
 80078da:	bf00      	nop
 80078dc:	e7fd      	b.n	80078da <prvDeleteTCB+0x5e>
	}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
	...

080078e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007920 <prvResetNextTaskUnblockTime+0x38>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d104      	bne.n	8007902 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80078f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007924 <prvResetNextTaskUnblockTime+0x3c>)
 80078fa:	f04f 32ff 	mov.w	r2, #4294967295
 80078fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007900:	e008      	b.n	8007914 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007902:	4b07      	ldr	r3, [pc, #28]	@ (8007920 <prvResetNextTaskUnblockTime+0x38>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	4a04      	ldr	r2, [pc, #16]	@ (8007924 <prvResetNextTaskUnblockTime+0x3c>)
 8007912:	6013      	str	r3, [r2, #0]
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	200010c0 	.word	0x200010c0
 8007924:	20001128 	.word	0x20001128

08007928 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800792e:	4b0b      	ldr	r3, [pc, #44]	@ (800795c <xTaskGetSchedulerState+0x34>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d102      	bne.n	800793c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007936:	2301      	movs	r3, #1
 8007938:	607b      	str	r3, [r7, #4]
 800793a:	e008      	b.n	800794e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800793c:	4b08      	ldr	r3, [pc, #32]	@ (8007960 <xTaskGetSchedulerState+0x38>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d102      	bne.n	800794a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007944:	2302      	movs	r3, #2
 8007946:	607b      	str	r3, [r7, #4]
 8007948:	e001      	b.n	800794e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800794a:	2300      	movs	r3, #0
 800794c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800794e:	687b      	ldr	r3, [r7, #4]
	}
 8007950:	4618      	mov	r0, r3
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	20001114 	.word	0x20001114
 8007960:	20001130 	.word	0x20001130

08007964 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d058      	beq.n	8007a2c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800797a:	4b2f      	ldr	r3, [pc, #188]	@ (8007a38 <xTaskPriorityDisinherit+0xd4>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	429a      	cmp	r2, r3
 8007982:	d00b      	beq.n	800799c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	f383 8811 	msr	BASEPRI, r3
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	60fb      	str	r3, [r7, #12]
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	e7fd      	b.n	8007998 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10b      	bne.n	80079bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	60bb      	str	r3, [r7, #8]
}
 80079b6:	bf00      	nop
 80079b8:	bf00      	nop
 80079ba:	e7fd      	b.n	80079b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c0:	1e5a      	subs	r2, r3, #1
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d02c      	beq.n	8007a2c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d128      	bne.n	8007a2c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	3304      	adds	r3, #4
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fe fc26 	bl	8006230 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079fc:	4b0f      	ldr	r3, [pc, #60]	@ (8007a3c <xTaskPriorityDisinherit+0xd8>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d903      	bls.n	8007a0c <xTaskPriorityDisinherit+0xa8>
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a08:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <xTaskPriorityDisinherit+0xd8>)
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4a09      	ldr	r2, [pc, #36]	@ (8007a40 <xTaskPriorityDisinherit+0xdc>)
 8007a1a:	441a      	add	r2, r3
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	3304      	adds	r3, #4
 8007a20:	4619      	mov	r1, r3
 8007a22:	4610      	mov	r0, r2
 8007a24:	f7fe fba7 	bl	8006176 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a2c:	697b      	ldr	r3, [r7, #20]
	}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	20000c34 	.word	0x20000c34
 8007a3c:	20001110 	.word	0x20001110
 8007a40:	20000c38 	.word	0x20000c38

08007a44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a4e:	4b21      	ldr	r3, [pc, #132]	@ (8007ad4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a54:	4b20      	ldr	r3, [pc, #128]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3304      	adds	r3, #4
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe fbe8 	bl	8006230 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a66:	d10a      	bne.n	8007a7e <prvAddCurrentTaskToDelayedList+0x3a>
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d007      	beq.n	8007a7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3304      	adds	r3, #4
 8007a74:	4619      	mov	r1, r3
 8007a76:	4819      	ldr	r0, [pc, #100]	@ (8007adc <prvAddCurrentTaskToDelayedList+0x98>)
 8007a78:	f7fe fb7d 	bl	8006176 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a7c:	e026      	b.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4413      	add	r3, r2
 8007a84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a86:	4b14      	ldr	r3, [pc, #80]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d209      	bcs.n	8007aaa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a96:	4b12      	ldr	r3, [pc, #72]	@ (8007ae0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	f7fe fb8b 	bl	80061be <vListInsert>
}
 8007aa8:	e010      	b.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8007ae4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	4610      	mov	r0, r2
 8007ab8:	f7fe fb81 	bl	80061be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007abc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d202      	bcs.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007ac6:	4a08      	ldr	r2, [pc, #32]	@ (8007ae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	6013      	str	r3, [r2, #0]
}
 8007acc:	bf00      	nop
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	2000110c 	.word	0x2000110c
 8007ad8:	20000c34 	.word	0x20000c34
 8007adc:	200010f4 	.word	0x200010f4
 8007ae0:	200010c4 	.word	0x200010c4
 8007ae4:	200010c0 	.word	0x200010c0
 8007ae8:	20001128 	.word	0x20001128

08007aec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08a      	sub	sp, #40	@ 0x28
 8007af0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007af2:	2300      	movs	r3, #0
 8007af4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007af6:	f000 fb13 	bl	8008120 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007afa:	4b1d      	ldr	r3, [pc, #116]	@ (8007b70 <xTimerCreateTimerTask+0x84>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d021      	beq.n	8007b46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b06:	2300      	movs	r3, #0
 8007b08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b0a:	1d3a      	adds	r2, r7, #4
 8007b0c:	f107 0108 	add.w	r1, r7, #8
 8007b10:	f107 030c 	add.w	r3, r7, #12
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe fae7 	bl	80060e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b1a:	6879      	ldr	r1, [r7, #4]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	9202      	str	r2, [sp, #8]
 8007b22:	9301      	str	r3, [sp, #4]
 8007b24:	2302      	movs	r3, #2
 8007b26:	9300      	str	r3, [sp, #0]
 8007b28:	2300      	movs	r3, #0
 8007b2a:	460a      	mov	r2, r1
 8007b2c:	4911      	ldr	r1, [pc, #68]	@ (8007b74 <xTimerCreateTimerTask+0x88>)
 8007b2e:	4812      	ldr	r0, [pc, #72]	@ (8007b78 <xTimerCreateTimerTask+0x8c>)
 8007b30:	f7ff f8a2 	bl	8006c78 <xTaskCreateStatic>
 8007b34:	4603      	mov	r3, r0
 8007b36:	4a11      	ldr	r2, [pc, #68]	@ (8007b7c <xTimerCreateTimerTask+0x90>)
 8007b38:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b3a:	4b10      	ldr	r3, [pc, #64]	@ (8007b7c <xTimerCreateTimerTask+0x90>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b42:	2301      	movs	r3, #1
 8007b44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10b      	bne.n	8007b64 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b50:	f383 8811 	msr	BASEPRI, r3
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	f3bf 8f4f 	dsb	sy
 8007b5c:	613b      	str	r3, [r7, #16]
}
 8007b5e:	bf00      	nop
 8007b60:	bf00      	nop
 8007b62:	e7fd      	b.n	8007b60 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b64:	697b      	ldr	r3, [r7, #20]
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	20001164 	.word	0x20001164
 8007b74:	08008c44 	.word	0x08008c44
 8007b78:	08007cb9 	.word	0x08007cb9
 8007b7c:	20001168 	.word	0x20001168

08007b80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b08a      	sub	sp, #40	@ 0x28
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
 8007b8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10b      	bne.n	8007bb0 <xTimerGenericCommand+0x30>
	__asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	623b      	str	r3, [r7, #32]
}
 8007baa:	bf00      	nop
 8007bac:	bf00      	nop
 8007bae:	e7fd      	b.n	8007bac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bb0:	4b19      	ldr	r3, [pc, #100]	@ (8007c18 <xTimerGenericCommand+0x98>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d02a      	beq.n	8007c0e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2b05      	cmp	r3, #5
 8007bc8:	dc18      	bgt.n	8007bfc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bca:	f7ff fead 	bl	8007928 <xTaskGetSchedulerState>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d109      	bne.n	8007be8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bd4:	4b10      	ldr	r3, [pc, #64]	@ (8007c18 <xTimerGenericCommand+0x98>)
 8007bd6:	6818      	ldr	r0, [r3, #0]
 8007bd8:	f107 0110 	add.w	r1, r7, #16
 8007bdc:	2300      	movs	r3, #0
 8007bde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007be0:	f7fe fc5a 	bl	8006498 <xQueueGenericSend>
 8007be4:	6278      	str	r0, [r7, #36]	@ 0x24
 8007be6:	e012      	b.n	8007c0e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007be8:	4b0b      	ldr	r3, [pc, #44]	@ (8007c18 <xTimerGenericCommand+0x98>)
 8007bea:	6818      	ldr	r0, [r3, #0]
 8007bec:	f107 0110 	add.w	r1, r7, #16
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f7fe fc50 	bl	8006498 <xQueueGenericSend>
 8007bf8:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bfa:	e008      	b.n	8007c0e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007bfc:	4b06      	ldr	r3, [pc, #24]	@ (8007c18 <xTimerGenericCommand+0x98>)
 8007bfe:	6818      	ldr	r0, [r3, #0]
 8007c00:	f107 0110 	add.w	r1, r7, #16
 8007c04:	2300      	movs	r3, #0
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	f7fe fd48 	bl	800669c <xQueueGenericSendFromISR>
 8007c0c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3728      	adds	r7, #40	@ 0x28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	20001164 	.word	0x20001164

08007c1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b088      	sub	sp, #32
 8007c20:	af02      	add	r7, sp, #8
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c26:	4b23      	ldr	r3, [pc, #140]	@ (8007cb4 <prvProcessExpiredTimer+0x98>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	3304      	adds	r3, #4
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7fe fafb 	bl	8006230 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c40:	f003 0304 	and.w	r3, r3, #4
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d023      	beq.n	8007c90 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	699a      	ldr	r2, [r3, #24]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	18d1      	adds	r1, r2, r3
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	6978      	ldr	r0, [r7, #20]
 8007c56:	f000 f8d5 	bl	8007e04 <prvInsertTimerInActiveList>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d020      	beq.n	8007ca2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c60:	2300      	movs	r3, #0
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	2300      	movs	r3, #0
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	2100      	movs	r1, #0
 8007c6a:	6978      	ldr	r0, [r7, #20]
 8007c6c:	f7ff ff88 	bl	8007b80 <xTimerGenericCommand>
 8007c70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d114      	bne.n	8007ca2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	60fb      	str	r3, [r7, #12]
}
 8007c8a:	bf00      	nop
 8007c8c:	bf00      	nop
 8007c8e:	e7fd      	b.n	8007c8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c96:	f023 0301 	bic.w	r3, r3, #1
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	6978      	ldr	r0, [r7, #20]
 8007ca8:	4798      	blx	r3
}
 8007caa:	bf00      	nop
 8007cac:	3718      	adds	r7, #24
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	2000115c 	.word	0x2000115c

08007cb8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cc0:	f107 0308 	add.w	r3, r7, #8
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f000 f859 	bl	8007d7c <prvGetNextExpireTime>
 8007cca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 f805 	bl	8007ce0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007cd6:	f000 f8d7 	bl	8007e88 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cda:	bf00      	nop
 8007cdc:	e7f0      	b.n	8007cc0 <prvTimerTask+0x8>
	...

08007ce0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cea:	f7ff fa29 	bl	8007140 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cee:	f107 0308 	add.w	r3, r7, #8
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 f866 	bl	8007dc4 <prvSampleTimeNow>
 8007cf8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d130      	bne.n	8007d62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10a      	bne.n	8007d1c <prvProcessTimerOrBlockTask+0x3c>
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d806      	bhi.n	8007d1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d0e:	f7ff fa25 	bl	800715c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d12:	68f9      	ldr	r1, [r7, #12]
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff ff81 	bl	8007c1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d1a:	e024      	b.n	8007d66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d008      	beq.n	8007d34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d22:	4b13      	ldr	r3, [pc, #76]	@ (8007d70 <prvProcessTimerOrBlockTask+0x90>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d101      	bne.n	8007d30 <prvProcessTimerOrBlockTask+0x50>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e000      	b.n	8007d32 <prvProcessTimerOrBlockTask+0x52>
 8007d30:	2300      	movs	r3, #0
 8007d32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d34:	4b0f      	ldr	r3, [pc, #60]	@ (8007d74 <prvProcessTimerOrBlockTask+0x94>)
 8007d36:	6818      	ldr	r0, [r3, #0]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	4619      	mov	r1, r3
 8007d42:	f7fe ff65 	bl	8006c10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d46:	f7ff fa09 	bl	800715c <xTaskResumeAll>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10a      	bne.n	8007d66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d50:	4b09      	ldr	r3, [pc, #36]	@ (8007d78 <prvProcessTimerOrBlockTask+0x98>)
 8007d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	f3bf 8f6f 	isb	sy
}
 8007d60:	e001      	b.n	8007d66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d62:	f7ff f9fb 	bl	800715c <xTaskResumeAll>
}
 8007d66:	bf00      	nop
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	20001160 	.word	0x20001160
 8007d74:	20001164 	.word	0x20001164
 8007d78:	e000ed04 	.word	0xe000ed04

08007d7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b085      	sub	sp, #20
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d84:	4b0e      	ldr	r3, [pc, #56]	@ (8007dc0 <prvGetNextExpireTime+0x44>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <prvGetNextExpireTime+0x16>
 8007d8e:	2201      	movs	r2, #1
 8007d90:	e000      	b.n	8007d94 <prvGetNextExpireTime+0x18>
 8007d92:	2200      	movs	r2, #0
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d105      	bne.n	8007dac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007da0:	4b07      	ldr	r3, [pc, #28]	@ (8007dc0 <prvGetNextExpireTime+0x44>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	60fb      	str	r3, [r7, #12]
 8007daa:	e001      	b.n	8007db0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007db0:	68fb      	ldr	r3, [r7, #12]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3714      	adds	r7, #20
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	2000115c 	.word	0x2000115c

08007dc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007dcc:	f7ff fa64 	bl	8007298 <xTaskGetTickCount>
 8007dd0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007e00 <prvSampleTimeNow+0x3c>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d205      	bcs.n	8007de8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ddc:	f000 f93a 	bl	8008054 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	e002      	b.n	8007dee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007dee:	4a04      	ldr	r2, [pc, #16]	@ (8007e00 <prvSampleTimeNow+0x3c>)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007df4:	68fb      	ldr	r3, [r7, #12]
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	2000116c 	.word	0x2000116c

08007e04 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e12:	2300      	movs	r3, #0
 8007e14:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d812      	bhi.n	8007e50 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	1ad2      	subs	r2, r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	699b      	ldr	r3, [r3, #24]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d302      	bcc.n	8007e3e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
 8007e3c:	e01b      	b.n	8007e76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e3e:	4b10      	ldr	r3, [pc, #64]	@ (8007e80 <prvInsertTimerInActiveList+0x7c>)
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	3304      	adds	r3, #4
 8007e46:	4619      	mov	r1, r3
 8007e48:	4610      	mov	r0, r2
 8007e4a:	f7fe f9b8 	bl	80061be <vListInsert>
 8007e4e:	e012      	b.n	8007e76 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d206      	bcs.n	8007e66 <prvInsertTimerInActiveList+0x62>
 8007e58:	68ba      	ldr	r2, [r7, #8]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d302      	bcc.n	8007e66 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e60:	2301      	movs	r3, #1
 8007e62:	617b      	str	r3, [r7, #20]
 8007e64:	e007      	b.n	8007e76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e66:	4b07      	ldr	r3, [pc, #28]	@ (8007e84 <prvInsertTimerInActiveList+0x80>)
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	4619      	mov	r1, r3
 8007e70:	4610      	mov	r0, r2
 8007e72:	f7fe f9a4 	bl	80061be <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e76:	697b      	ldr	r3, [r7, #20]
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3718      	adds	r7, #24
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	20001160 	.word	0x20001160
 8007e84:	2000115c 	.word	0x2000115c

08007e88 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b08e      	sub	sp, #56	@ 0x38
 8007e8c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e8e:	e0ce      	b.n	800802e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	da19      	bge.n	8007eca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007e96:	1d3b      	adds	r3, r7, #4
 8007e98:	3304      	adds	r3, #4
 8007e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10b      	bne.n	8007eba <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea6:	f383 8811 	msr	BASEPRI, r3
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	61fb      	str	r3, [r7, #28]
}
 8007eb4:	bf00      	nop
 8007eb6:	bf00      	nop
 8007eb8:	e7fd      	b.n	8007eb6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ec0:	6850      	ldr	r0, [r2, #4]
 8007ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ec4:	6892      	ldr	r2, [r2, #8]
 8007ec6:	4611      	mov	r1, r2
 8007ec8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f2c0 80ae 	blt.w	800802e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fe f9a4 	bl	8006230 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ee8:	463b      	mov	r3, r7
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7ff ff6a 	bl	8007dc4 <prvSampleTimeNow>
 8007ef0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2b09      	cmp	r3, #9
 8007ef6:	f200 8097 	bhi.w	8008028 <prvProcessReceivedCommands+0x1a0>
 8007efa:	a201      	add	r2, pc, #4	@ (adr r2, 8007f00 <prvProcessReceivedCommands+0x78>)
 8007efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f00:	08007f29 	.word	0x08007f29
 8007f04:	08007f29 	.word	0x08007f29
 8007f08:	08007f29 	.word	0x08007f29
 8007f0c:	08007f9f 	.word	0x08007f9f
 8007f10:	08007fb3 	.word	0x08007fb3
 8007f14:	08007fff 	.word	0x08007fff
 8007f18:	08007f29 	.word	0x08007f29
 8007f1c:	08007f29 	.word	0x08007f29
 8007f20:	08007f9f 	.word	0x08007f9f
 8007f24:	08007fb3 	.word	0x08007fb3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f2e:	f043 0301 	orr.w	r3, r3, #1
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	18d1      	adds	r1, r2, r3
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f48:	f7ff ff5c 	bl	8007e04 <prvInsertTimerInActiveList>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d06c      	beq.n	800802c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f58:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f60:	f003 0304 	and.w	r3, r3, #4
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d061      	beq.n	800802c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6c:	699b      	ldr	r3, [r3, #24]
 8007f6e:	441a      	add	r2, r3
 8007f70:	2300      	movs	r3, #0
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	2300      	movs	r3, #0
 8007f76:	2100      	movs	r1, #0
 8007f78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f7a:	f7ff fe01 	bl	8007b80 <xTimerGenericCommand>
 8007f7e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d152      	bne.n	800802c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	61bb      	str	r3, [r7, #24]
}
 8007f98:	bf00      	nop
 8007f9a:	bf00      	nop
 8007f9c:	e7fd      	b.n	8007f9a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fa4:	f023 0301 	bic.w	r3, r3, #1
 8007fa8:	b2da      	uxtb	r2, r3
 8007faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007fb0:	e03d      	b.n	800802e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fb8:	f043 0301 	orr.w	r3, r3, #1
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10b      	bne.n	8007fea <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd6:	f383 8811 	msr	BASEPRI, r3
 8007fda:	f3bf 8f6f 	isb	sy
 8007fde:	f3bf 8f4f 	dsb	sy
 8007fe2:	617b      	str	r3, [r7, #20]
}
 8007fe4:	bf00      	nop
 8007fe6:	bf00      	nop
 8007fe8:	e7fd      	b.n	8007fe6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fec:	699a      	ldr	r2, [r3, #24]
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	18d1      	adds	r1, r2, r3
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ff8:	f7ff ff04 	bl	8007e04 <prvInsertTimerInActiveList>
					break;
 8007ffc:	e017      	b.n	800802e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008004:	f003 0302 	and.w	r3, r3, #2
 8008008:	2b00      	cmp	r3, #0
 800800a:	d103      	bne.n	8008014 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800800c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800800e:	f000 fbeb 	bl	80087e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008012:	e00c      	b.n	800802e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008016:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800801a:	f023 0301 	bic.w	r3, r3, #1
 800801e:	b2da      	uxtb	r2, r3
 8008020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008022:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008026:	e002      	b.n	800802e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008028:	bf00      	nop
 800802a:	e000      	b.n	800802e <prvProcessReceivedCommands+0x1a6>
					break;
 800802c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800802e:	4b08      	ldr	r3, [pc, #32]	@ (8008050 <prvProcessReceivedCommands+0x1c8>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	1d39      	adds	r1, r7, #4
 8008034:	2200      	movs	r2, #0
 8008036:	4618      	mov	r0, r3
 8008038:	f7fe fbce 	bl	80067d8 <xQueueReceive>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	f47f af26 	bne.w	8007e90 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop
 8008048:	3730      	adds	r7, #48	@ 0x30
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20001164 	.word	0x20001164

08008054 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b088      	sub	sp, #32
 8008058:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800805a:	e049      	b.n	80080f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800805c:	4b2e      	ldr	r3, [pc, #184]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008066:	4b2c      	ldr	r3, [pc, #176]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	3304      	adds	r3, #4
 8008074:	4618      	mov	r0, r3
 8008076:	f7fe f8db 	bl	8006230 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b00      	cmp	r3, #0
 800808e:	d02f      	beq.n	80080f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	693a      	ldr	r2, [r7, #16]
 8008096:	4413      	add	r3, r2
 8008098:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d90e      	bls.n	80080c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	3304      	adds	r3, #4
 80080b6:	4619      	mov	r1, r3
 80080b8:	4610      	mov	r0, r2
 80080ba:	f7fe f880 	bl	80061be <vListInsert>
 80080be:	e017      	b.n	80080f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080c0:	2300      	movs	r3, #0
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	2300      	movs	r3, #0
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	2100      	movs	r1, #0
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f7ff fd58 	bl	8007b80 <xTimerGenericCommand>
 80080d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10b      	bne.n	80080f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	603b      	str	r3, [r7, #0]
}
 80080ea:	bf00      	nop
 80080ec:	bf00      	nop
 80080ee:	e7fd      	b.n	80080ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080f0:	4b09      	ldr	r3, [pc, #36]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1b0      	bne.n	800805c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80080fa:	4b07      	ldr	r3, [pc, #28]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008100:	4b06      	ldr	r3, [pc, #24]	@ (800811c <prvSwitchTimerLists+0xc8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a04      	ldr	r2, [pc, #16]	@ (8008118 <prvSwitchTimerLists+0xc4>)
 8008106:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008108:	4a04      	ldr	r2, [pc, #16]	@ (800811c <prvSwitchTimerLists+0xc8>)
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	6013      	str	r3, [r2, #0]
}
 800810e:	bf00      	nop
 8008110:	3718      	adds	r7, #24
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	2000115c 	.word	0x2000115c
 800811c:	20001160 	.word	0x20001160

08008120 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008126:	f000 f96f 	bl	8008408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800812a:	4b15      	ldr	r3, [pc, #84]	@ (8008180 <prvCheckForValidListAndQueue+0x60>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d120      	bne.n	8008174 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008132:	4814      	ldr	r0, [pc, #80]	@ (8008184 <prvCheckForValidListAndQueue+0x64>)
 8008134:	f7fd fff2 	bl	800611c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008138:	4813      	ldr	r0, [pc, #76]	@ (8008188 <prvCheckForValidListAndQueue+0x68>)
 800813a:	f7fd ffef 	bl	800611c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800813e:	4b13      	ldr	r3, [pc, #76]	@ (800818c <prvCheckForValidListAndQueue+0x6c>)
 8008140:	4a10      	ldr	r2, [pc, #64]	@ (8008184 <prvCheckForValidListAndQueue+0x64>)
 8008142:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008144:	4b12      	ldr	r3, [pc, #72]	@ (8008190 <prvCheckForValidListAndQueue+0x70>)
 8008146:	4a10      	ldr	r2, [pc, #64]	@ (8008188 <prvCheckForValidListAndQueue+0x68>)
 8008148:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800814a:	2300      	movs	r3, #0
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	4b11      	ldr	r3, [pc, #68]	@ (8008194 <prvCheckForValidListAndQueue+0x74>)
 8008150:	4a11      	ldr	r2, [pc, #68]	@ (8008198 <prvCheckForValidListAndQueue+0x78>)
 8008152:	2110      	movs	r1, #16
 8008154:	200a      	movs	r0, #10
 8008156:	f7fe f8ff 	bl	8006358 <xQueueGenericCreateStatic>
 800815a:	4603      	mov	r3, r0
 800815c:	4a08      	ldr	r2, [pc, #32]	@ (8008180 <prvCheckForValidListAndQueue+0x60>)
 800815e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008160:	4b07      	ldr	r3, [pc, #28]	@ (8008180 <prvCheckForValidListAndQueue+0x60>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d005      	beq.n	8008174 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008168:	4b05      	ldr	r3, [pc, #20]	@ (8008180 <prvCheckForValidListAndQueue+0x60>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	490b      	ldr	r1, [pc, #44]	@ (800819c <prvCheckForValidListAndQueue+0x7c>)
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe fd24 	bl	8006bbc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008174:	f000 f97a 	bl	800846c <vPortExitCritical>
}
 8008178:	bf00      	nop
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	20001164 	.word	0x20001164
 8008184:	20001134 	.word	0x20001134
 8008188:	20001148 	.word	0x20001148
 800818c:	2000115c 	.word	0x2000115c
 8008190:	20001160 	.word	0x20001160
 8008194:	20001210 	.word	0x20001210
 8008198:	20001170 	.word	0x20001170
 800819c:	08008c4c 	.word	0x08008c4c

080081a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3b04      	subs	r3, #4
 80081b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80081b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	3b04      	subs	r3, #4
 80081be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f023 0201 	bic.w	r2, r3, #1
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	3b04      	subs	r3, #4
 80081ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081d0:	4a0c      	ldr	r2, [pc, #48]	@ (8008204 <pxPortInitialiseStack+0x64>)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	3b14      	subs	r3, #20
 80081da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	3b04      	subs	r3, #4
 80081e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f06f 0202 	mvn.w	r2, #2
 80081ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	3b20      	subs	r3, #32
 80081f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081f6:	68fb      	ldr	r3, [r7, #12]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3714      	adds	r7, #20
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr
 8008204:	08008209 	.word	0x08008209

08008208 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800820e:	2300      	movs	r3, #0
 8008210:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008212:	4b13      	ldr	r3, [pc, #76]	@ (8008260 <prvTaskExitError+0x58>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800821a:	d00b      	beq.n	8008234 <prvTaskExitError+0x2c>
	__asm volatile
 800821c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008220:	f383 8811 	msr	BASEPRI, r3
 8008224:	f3bf 8f6f 	isb	sy
 8008228:	f3bf 8f4f 	dsb	sy
 800822c:	60fb      	str	r3, [r7, #12]
}
 800822e:	bf00      	nop
 8008230:	bf00      	nop
 8008232:	e7fd      	b.n	8008230 <prvTaskExitError+0x28>
	__asm volatile
 8008234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	60bb      	str	r3, [r7, #8]
}
 8008246:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008248:	bf00      	nop
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d0fc      	beq.n	800824a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008250:	bf00      	nop
 8008252:	bf00      	nop
 8008254:	3714      	adds	r7, #20
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	2000000c 	.word	0x2000000c
	...

08008270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008270:	4b07      	ldr	r3, [pc, #28]	@ (8008290 <pxCurrentTCBConst2>)
 8008272:	6819      	ldr	r1, [r3, #0]
 8008274:	6808      	ldr	r0, [r1, #0]
 8008276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827a:	f380 8809 	msr	PSP, r0
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f04f 0000 	mov.w	r0, #0
 8008286:	f380 8811 	msr	BASEPRI, r0
 800828a:	4770      	bx	lr
 800828c:	f3af 8000 	nop.w

08008290 <pxCurrentTCBConst2>:
 8008290:	20000c34 	.word	0x20000c34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008294:	bf00      	nop
 8008296:	bf00      	nop

08008298 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008298:	4808      	ldr	r0, [pc, #32]	@ (80082bc <prvPortStartFirstTask+0x24>)
 800829a:	6800      	ldr	r0, [r0, #0]
 800829c:	6800      	ldr	r0, [r0, #0]
 800829e:	f380 8808 	msr	MSP, r0
 80082a2:	f04f 0000 	mov.w	r0, #0
 80082a6:	f380 8814 	msr	CONTROL, r0
 80082aa:	b662      	cpsie	i
 80082ac:	b661      	cpsie	f
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	df00      	svc	0
 80082b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082ba:	bf00      	nop
 80082bc:	e000ed08 	.word	0xe000ed08

080082c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b086      	sub	sp, #24
 80082c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80082c6:	4b47      	ldr	r3, [pc, #284]	@ (80083e4 <xPortStartScheduler+0x124>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a47      	ldr	r2, [pc, #284]	@ (80083e8 <xPortStartScheduler+0x128>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d10b      	bne.n	80082e8 <xPortStartScheduler+0x28>
	__asm volatile
 80082d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	60fb      	str	r3, [r7, #12]
}
 80082e2:	bf00      	nop
 80082e4:	bf00      	nop
 80082e6:	e7fd      	b.n	80082e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082e8:	4b3e      	ldr	r3, [pc, #248]	@ (80083e4 <xPortStartScheduler+0x124>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a3f      	ldr	r2, [pc, #252]	@ (80083ec <xPortStartScheduler+0x12c>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d10b      	bne.n	800830a <xPortStartScheduler+0x4a>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	613b      	str	r3, [r7, #16]
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop
 8008308:	e7fd      	b.n	8008306 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800830a:	4b39      	ldr	r3, [pc, #228]	@ (80083f0 <xPortStartScheduler+0x130>)
 800830c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	b2db      	uxtb	r3, r3
 8008314:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	22ff      	movs	r2, #255	@ 0xff
 800831a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	b2db      	uxtb	r3, r3
 8008322:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008324:	78fb      	ldrb	r3, [r7, #3]
 8008326:	b2db      	uxtb	r3, r3
 8008328:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800832c:	b2da      	uxtb	r2, r3
 800832e:	4b31      	ldr	r3, [pc, #196]	@ (80083f4 <xPortStartScheduler+0x134>)
 8008330:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008332:	4b31      	ldr	r3, [pc, #196]	@ (80083f8 <xPortStartScheduler+0x138>)
 8008334:	2207      	movs	r2, #7
 8008336:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008338:	e009      	b.n	800834e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800833a:	4b2f      	ldr	r3, [pc, #188]	@ (80083f8 <xPortStartScheduler+0x138>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3b01      	subs	r3, #1
 8008340:	4a2d      	ldr	r2, [pc, #180]	@ (80083f8 <xPortStartScheduler+0x138>)
 8008342:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008344:	78fb      	ldrb	r3, [r7, #3]
 8008346:	b2db      	uxtb	r3, r3
 8008348:	005b      	lsls	r3, r3, #1
 800834a:	b2db      	uxtb	r3, r3
 800834c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800834e:	78fb      	ldrb	r3, [r7, #3]
 8008350:	b2db      	uxtb	r3, r3
 8008352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008356:	2b80      	cmp	r3, #128	@ 0x80
 8008358:	d0ef      	beq.n	800833a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800835a:	4b27      	ldr	r3, [pc, #156]	@ (80083f8 <xPortStartScheduler+0x138>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f1c3 0307 	rsb	r3, r3, #7
 8008362:	2b04      	cmp	r3, #4
 8008364:	d00b      	beq.n	800837e <xPortStartScheduler+0xbe>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	60bb      	str	r3, [r7, #8]
}
 8008378:	bf00      	nop
 800837a:	bf00      	nop
 800837c:	e7fd      	b.n	800837a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800837e:	4b1e      	ldr	r3, [pc, #120]	@ (80083f8 <xPortStartScheduler+0x138>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	021b      	lsls	r3, r3, #8
 8008384:	4a1c      	ldr	r2, [pc, #112]	@ (80083f8 <xPortStartScheduler+0x138>)
 8008386:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008388:	4b1b      	ldr	r3, [pc, #108]	@ (80083f8 <xPortStartScheduler+0x138>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008390:	4a19      	ldr	r2, [pc, #100]	@ (80083f8 <xPortStartScheduler+0x138>)
 8008392:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	b2da      	uxtb	r2, r3
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800839c:	4b17      	ldr	r3, [pc, #92]	@ (80083fc <xPortStartScheduler+0x13c>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a16      	ldr	r2, [pc, #88]	@ (80083fc <xPortStartScheduler+0x13c>)
 80083a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083a8:	4b14      	ldr	r3, [pc, #80]	@ (80083fc <xPortStartScheduler+0x13c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a13      	ldr	r2, [pc, #76]	@ (80083fc <xPortStartScheduler+0x13c>)
 80083ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80083b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083b4:	f000 f8da 	bl	800856c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083b8:	4b11      	ldr	r3, [pc, #68]	@ (8008400 <xPortStartScheduler+0x140>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083be:	f000 f8f9 	bl	80085b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083c2:	4b10      	ldr	r3, [pc, #64]	@ (8008404 <xPortStartScheduler+0x144>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a0f      	ldr	r2, [pc, #60]	@ (8008404 <xPortStartScheduler+0x144>)
 80083c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80083cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083ce:	f7ff ff63 	bl	8008298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083d2:	f7ff f82b 	bl	800742c <vTaskSwitchContext>
	prvTaskExitError();
 80083d6:	f7ff ff17 	bl	8008208 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3718      	adds	r7, #24
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	e000ed00 	.word	0xe000ed00
 80083e8:	410fc271 	.word	0x410fc271
 80083ec:	410fc270 	.word	0x410fc270
 80083f0:	e000e400 	.word	0xe000e400
 80083f4:	20001260 	.word	0x20001260
 80083f8:	20001264 	.word	0x20001264
 80083fc:	e000ed20 	.word	0xe000ed20
 8008400:	2000000c 	.word	0x2000000c
 8008404:	e000ef34 	.word	0xe000ef34

08008408 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
	__asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	607b      	str	r3, [r7, #4]
}
 8008420:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008422:	4b10      	ldr	r3, [pc, #64]	@ (8008464 <vPortEnterCritical+0x5c>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	3301      	adds	r3, #1
 8008428:	4a0e      	ldr	r2, [pc, #56]	@ (8008464 <vPortEnterCritical+0x5c>)
 800842a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800842c:	4b0d      	ldr	r3, [pc, #52]	@ (8008464 <vPortEnterCritical+0x5c>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d110      	bne.n	8008456 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008434:	4b0c      	ldr	r3, [pc, #48]	@ (8008468 <vPortEnterCritical+0x60>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00b      	beq.n	8008456 <vPortEnterCritical+0x4e>
	__asm volatile
 800843e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	603b      	str	r3, [r7, #0]
}
 8008450:	bf00      	nop
 8008452:	bf00      	nop
 8008454:	e7fd      	b.n	8008452 <vPortEnterCritical+0x4a>
	}
}
 8008456:	bf00      	nop
 8008458:	370c      	adds	r7, #12
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	2000000c 	.word	0x2000000c
 8008468:	e000ed04 	.word	0xe000ed04

0800846c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008472:	4b12      	ldr	r3, [pc, #72]	@ (80084bc <vPortExitCritical+0x50>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10b      	bne.n	8008492 <vPortExitCritical+0x26>
	__asm volatile
 800847a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	607b      	str	r3, [r7, #4]
}
 800848c:	bf00      	nop
 800848e:	bf00      	nop
 8008490:	e7fd      	b.n	800848e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008492:	4b0a      	ldr	r3, [pc, #40]	@ (80084bc <vPortExitCritical+0x50>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3b01      	subs	r3, #1
 8008498:	4a08      	ldr	r2, [pc, #32]	@ (80084bc <vPortExitCritical+0x50>)
 800849a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800849c:	4b07      	ldr	r3, [pc, #28]	@ (80084bc <vPortExitCritical+0x50>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d105      	bne.n	80084b0 <vPortExitCritical+0x44>
 80084a4:	2300      	movs	r3, #0
 80084a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	f383 8811 	msr	BASEPRI, r3
}
 80084ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr
 80084bc:	2000000c 	.word	0x2000000c

080084c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084c0:	f3ef 8009 	mrs	r0, PSP
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	4b15      	ldr	r3, [pc, #84]	@ (8008520 <pxCurrentTCBConst>)
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	f01e 0f10 	tst.w	lr, #16
 80084d0:	bf08      	it	eq
 80084d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084da:	6010      	str	r0, [r2, #0]
 80084dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80084e4:	f380 8811 	msr	BASEPRI, r0
 80084e8:	f3bf 8f4f 	dsb	sy
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f7fe ff9c 	bl	800742c <vTaskSwitchContext>
 80084f4:	f04f 0000 	mov.w	r0, #0
 80084f8:	f380 8811 	msr	BASEPRI, r0
 80084fc:	bc09      	pop	{r0, r3}
 80084fe:	6819      	ldr	r1, [r3, #0]
 8008500:	6808      	ldr	r0, [r1, #0]
 8008502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008506:	f01e 0f10 	tst.w	lr, #16
 800850a:	bf08      	it	eq
 800850c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008510:	f380 8809 	msr	PSP, r0
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop
 800851c:	f3af 8000 	nop.w

08008520 <pxCurrentTCBConst>:
 8008520:	20000c34 	.word	0x20000c34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008524:	bf00      	nop
 8008526:	bf00      	nop

08008528 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008532:	f383 8811 	msr	BASEPRI, r3
 8008536:	f3bf 8f6f 	isb	sy
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	607b      	str	r3, [r7, #4]
}
 8008540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008542:	f7fe feb9 	bl	80072b8 <xTaskIncrementTick>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800854c:	4b06      	ldr	r3, [pc, #24]	@ (8008568 <xPortSysTickHandler+0x40>)
 800854e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	2300      	movs	r3, #0
 8008556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	f383 8811 	msr	BASEPRI, r3
}
 800855e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008560:	bf00      	nop
 8008562:	3708      	adds	r7, #8
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	e000ed04 	.word	0xe000ed04

0800856c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800856c:	b480      	push	{r7}
 800856e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008570:	4b0b      	ldr	r3, [pc, #44]	@ (80085a0 <vPortSetupTimerInterrupt+0x34>)
 8008572:	2200      	movs	r2, #0
 8008574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008576:	4b0b      	ldr	r3, [pc, #44]	@ (80085a4 <vPortSetupTimerInterrupt+0x38>)
 8008578:	2200      	movs	r2, #0
 800857a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800857c:	4b0a      	ldr	r3, [pc, #40]	@ (80085a8 <vPortSetupTimerInterrupt+0x3c>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a0a      	ldr	r2, [pc, #40]	@ (80085ac <vPortSetupTimerInterrupt+0x40>)
 8008582:	fba2 2303 	umull	r2, r3, r2, r3
 8008586:	099b      	lsrs	r3, r3, #6
 8008588:	4a09      	ldr	r2, [pc, #36]	@ (80085b0 <vPortSetupTimerInterrupt+0x44>)
 800858a:	3b01      	subs	r3, #1
 800858c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800858e:	4b04      	ldr	r3, [pc, #16]	@ (80085a0 <vPortSetupTimerInterrupt+0x34>)
 8008590:	2207      	movs	r2, #7
 8008592:	601a      	str	r2, [r3, #0]
}
 8008594:	bf00      	nop
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	e000e010 	.word	0xe000e010
 80085a4:	e000e018 	.word	0xe000e018
 80085a8:	20000000 	.word	0x20000000
 80085ac:	10624dd3 	.word	0x10624dd3
 80085b0:	e000e014 	.word	0xe000e014

080085b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80085c4 <vPortEnableVFP+0x10>
 80085b8:	6801      	ldr	r1, [r0, #0]
 80085ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085be:	6001      	str	r1, [r0, #0]
 80085c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085c2:	bf00      	nop
 80085c4:	e000ed88 	.word	0xe000ed88

080085c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085c8:	b480      	push	{r7}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80085ce:	f3ef 8305 	mrs	r3, IPSR
 80085d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2b0f      	cmp	r3, #15
 80085d8:	d915      	bls.n	8008606 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085da:	4a18      	ldr	r2, [pc, #96]	@ (800863c <vPortValidateInterruptPriority+0x74>)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4413      	add	r3, r2
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085e4:	4b16      	ldr	r3, [pc, #88]	@ (8008640 <vPortValidateInterruptPriority+0x78>)
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	7afa      	ldrb	r2, [r7, #11]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d20b      	bcs.n	8008606 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	607b      	str	r3, [r7, #4]
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	e7fd      	b.n	8008602 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008606:	4b0f      	ldr	r3, [pc, #60]	@ (8008644 <vPortValidateInterruptPriority+0x7c>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800860e:	4b0e      	ldr	r3, [pc, #56]	@ (8008648 <vPortValidateInterruptPriority+0x80>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	429a      	cmp	r2, r3
 8008614:	d90b      	bls.n	800862e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861a:	f383 8811 	msr	BASEPRI, r3
 800861e:	f3bf 8f6f 	isb	sy
 8008622:	f3bf 8f4f 	dsb	sy
 8008626:	603b      	str	r3, [r7, #0]
}
 8008628:	bf00      	nop
 800862a:	bf00      	nop
 800862c:	e7fd      	b.n	800862a <vPortValidateInterruptPriority+0x62>
	}
 800862e:	bf00      	nop
 8008630:	3714      	adds	r7, #20
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	e000e3f0 	.word	0xe000e3f0
 8008640:	20001260 	.word	0x20001260
 8008644:	e000ed0c 	.word	0xe000ed0c
 8008648:	20001264 	.word	0x20001264

0800864c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b08a      	sub	sp, #40	@ 0x28
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008654:	2300      	movs	r3, #0
 8008656:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008658:	f7fe fd72 	bl	8007140 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800865c:	4b5c      	ldr	r3, [pc, #368]	@ (80087d0 <pvPortMalloc+0x184>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008664:	f000 f924 	bl	80088b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008668:	4b5a      	ldr	r3, [pc, #360]	@ (80087d4 <pvPortMalloc+0x188>)
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	4013      	ands	r3, r2
 8008670:	2b00      	cmp	r3, #0
 8008672:	f040 8095 	bne.w	80087a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d01e      	beq.n	80086ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800867c:	2208      	movs	r2, #8
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4413      	add	r3, r2
 8008682:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f003 0307 	and.w	r3, r3, #7
 800868a:	2b00      	cmp	r3, #0
 800868c:	d015      	beq.n	80086ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f023 0307 	bic.w	r3, r3, #7
 8008694:	3308      	adds	r3, #8
 8008696:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f003 0307 	and.w	r3, r3, #7
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00b      	beq.n	80086ba <pvPortMalloc+0x6e>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	617b      	str	r3, [r7, #20]
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d06f      	beq.n	80087a0 <pvPortMalloc+0x154>
 80086c0:	4b45      	ldr	r3, [pc, #276]	@ (80087d8 <pvPortMalloc+0x18c>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d86a      	bhi.n	80087a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086ca:	4b44      	ldr	r3, [pc, #272]	@ (80087dc <pvPortMalloc+0x190>)
 80086cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086ce:	4b43      	ldr	r3, [pc, #268]	@ (80087dc <pvPortMalloc+0x190>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086d4:	e004      	b.n	80086e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d903      	bls.n	80086f2 <pvPortMalloc+0xa6>
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1f1      	bne.n	80086d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086f2:	4b37      	ldr	r3, [pc, #220]	@ (80087d0 <pvPortMalloc+0x184>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d051      	beq.n	80087a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2208      	movs	r2, #8
 8008702:	4413      	add	r3, r2
 8008704:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	6a3b      	ldr	r3, [r7, #32]
 800870c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800870e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008710:	685a      	ldr	r2, [r3, #4]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	1ad2      	subs	r2, r2, r3
 8008716:	2308      	movs	r3, #8
 8008718:	005b      	lsls	r3, r3, #1
 800871a:	429a      	cmp	r2, r3
 800871c:	d920      	bls.n	8008760 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800871e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4413      	add	r3, r2
 8008724:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	f003 0307 	and.w	r3, r3, #7
 800872c:	2b00      	cmp	r3, #0
 800872e:	d00b      	beq.n	8008748 <pvPortMalloc+0xfc>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	613b      	str	r3, [r7, #16]
}
 8008742:	bf00      	nop
 8008744:	bf00      	nop
 8008746:	e7fd      	b.n	8008744 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	1ad2      	subs	r2, r2, r3
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800875a:	69b8      	ldr	r0, [r7, #24]
 800875c:	f000 f90a 	bl	8008974 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008760:	4b1d      	ldr	r3, [pc, #116]	@ (80087d8 <pvPortMalloc+0x18c>)
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	4a1b      	ldr	r2, [pc, #108]	@ (80087d8 <pvPortMalloc+0x18c>)
 800876c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800876e:	4b1a      	ldr	r3, [pc, #104]	@ (80087d8 <pvPortMalloc+0x18c>)
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	4b1b      	ldr	r3, [pc, #108]	@ (80087e0 <pvPortMalloc+0x194>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	429a      	cmp	r2, r3
 8008778:	d203      	bcs.n	8008782 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800877a:	4b17      	ldr	r3, [pc, #92]	@ (80087d8 <pvPortMalloc+0x18c>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a18      	ldr	r2, [pc, #96]	@ (80087e0 <pvPortMalloc+0x194>)
 8008780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008784:	685a      	ldr	r2, [r3, #4]
 8008786:	4b13      	ldr	r3, [pc, #76]	@ (80087d4 <pvPortMalloc+0x188>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	431a      	orrs	r2, r3
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008792:	2200      	movs	r2, #0
 8008794:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008796:	4b13      	ldr	r3, [pc, #76]	@ (80087e4 <pvPortMalloc+0x198>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3301      	adds	r3, #1
 800879c:	4a11      	ldr	r2, [pc, #68]	@ (80087e4 <pvPortMalloc+0x198>)
 800879e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087a0:	f7fe fcdc 	bl	800715c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	f003 0307 	and.w	r3, r3, #7
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00b      	beq.n	80087c6 <pvPortMalloc+0x17a>
	__asm volatile
 80087ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b2:	f383 8811 	msr	BASEPRI, r3
 80087b6:	f3bf 8f6f 	isb	sy
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	60fb      	str	r3, [r7, #12]
}
 80087c0:	bf00      	nop
 80087c2:	bf00      	nop
 80087c4:	e7fd      	b.n	80087c2 <pvPortMalloc+0x176>
	return pvReturn;
 80087c6:	69fb      	ldr	r3, [r7, #28]
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3728      	adds	r7, #40	@ 0x28
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}
 80087d0:	20001e28 	.word	0x20001e28
 80087d4:	20001e3c 	.word	0x20001e3c
 80087d8:	20001e2c 	.word	0x20001e2c
 80087dc:	20001e20 	.word	0x20001e20
 80087e0:	20001e30 	.word	0x20001e30
 80087e4:	20001e34 	.word	0x20001e34

080087e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d04f      	beq.n	800889a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087fa:	2308      	movs	r3, #8
 80087fc:	425b      	negs	r3, r3
 80087fe:	697a      	ldr	r2, [r7, #20]
 8008800:	4413      	add	r3, r2
 8008802:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	4b25      	ldr	r3, [pc, #148]	@ (80088a4 <vPortFree+0xbc>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4013      	ands	r3, r2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10b      	bne.n	800882e <vPortFree+0x46>
	__asm volatile
 8008816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800881a:	f383 8811 	msr	BASEPRI, r3
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	f3bf 8f4f 	dsb	sy
 8008826:	60fb      	str	r3, [r7, #12]
}
 8008828:	bf00      	nop
 800882a:	bf00      	nop
 800882c:	e7fd      	b.n	800882a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00b      	beq.n	800884e <vPortFree+0x66>
	__asm volatile
 8008836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	60bb      	str	r3, [r7, #8]
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	e7fd      	b.n	800884a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	685a      	ldr	r2, [r3, #4]
 8008852:	4b14      	ldr	r3, [pc, #80]	@ (80088a4 <vPortFree+0xbc>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4013      	ands	r3, r2
 8008858:	2b00      	cmp	r3, #0
 800885a:	d01e      	beq.n	800889a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d11a      	bne.n	800889a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	685a      	ldr	r2, [r3, #4]
 8008868:	4b0e      	ldr	r3, [pc, #56]	@ (80088a4 <vPortFree+0xbc>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	43db      	mvns	r3, r3
 800886e:	401a      	ands	r2, r3
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008874:	f7fe fc64 	bl	8007140 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	4b0a      	ldr	r3, [pc, #40]	@ (80088a8 <vPortFree+0xc0>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4413      	add	r3, r2
 8008882:	4a09      	ldr	r2, [pc, #36]	@ (80088a8 <vPortFree+0xc0>)
 8008884:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008886:	6938      	ldr	r0, [r7, #16]
 8008888:	f000 f874 	bl	8008974 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800888c:	4b07      	ldr	r3, [pc, #28]	@ (80088ac <vPortFree+0xc4>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	3301      	adds	r3, #1
 8008892:	4a06      	ldr	r2, [pc, #24]	@ (80088ac <vPortFree+0xc4>)
 8008894:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008896:	f7fe fc61 	bl	800715c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800889a:	bf00      	nop
 800889c:	3718      	adds	r7, #24
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20001e3c 	.word	0x20001e3c
 80088a8:	20001e2c 	.word	0x20001e2c
 80088ac:	20001e38 	.word	0x20001e38

080088b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088b0:	b480      	push	{r7}
 80088b2:	b085      	sub	sp, #20
 80088b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088b6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80088ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088bc:	4b27      	ldr	r3, [pc, #156]	@ (800895c <prvHeapInit+0xac>)
 80088be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f003 0307 	and.w	r3, r3, #7
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00c      	beq.n	80088e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	3307      	adds	r3, #7
 80088ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f023 0307 	bic.w	r3, r3, #7
 80088d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	4a1f      	ldr	r2, [pc, #124]	@ (800895c <prvHeapInit+0xac>)
 80088e0:	4413      	add	r3, r2
 80088e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008960 <prvHeapInit+0xb0>)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088ee:	4b1c      	ldr	r3, [pc, #112]	@ (8008960 <prvHeapInit+0xb0>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68ba      	ldr	r2, [r7, #8]
 80088f8:	4413      	add	r3, r2
 80088fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088fc:	2208      	movs	r2, #8
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	1a9b      	subs	r3, r3, r2
 8008902:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f023 0307 	bic.w	r3, r3, #7
 800890a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	4a15      	ldr	r2, [pc, #84]	@ (8008964 <prvHeapInit+0xb4>)
 8008910:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008912:	4b14      	ldr	r3, [pc, #80]	@ (8008964 <prvHeapInit+0xb4>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	2200      	movs	r2, #0
 8008918:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800891a:	4b12      	ldr	r3, [pc, #72]	@ (8008964 <prvHeapInit+0xb4>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2200      	movs	r2, #0
 8008920:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	1ad2      	subs	r2, r2, r3
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008930:	4b0c      	ldr	r3, [pc, #48]	@ (8008964 <prvHeapInit+0xb4>)
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	4a0a      	ldr	r2, [pc, #40]	@ (8008968 <prvHeapInit+0xb8>)
 800893e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	4a09      	ldr	r2, [pc, #36]	@ (800896c <prvHeapInit+0xbc>)
 8008946:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008948:	4b09      	ldr	r3, [pc, #36]	@ (8008970 <prvHeapInit+0xc0>)
 800894a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800894e:	601a      	str	r2, [r3, #0]
}
 8008950:	bf00      	nop
 8008952:	3714      	adds	r7, #20
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	20001268 	.word	0x20001268
 8008960:	20001e20 	.word	0x20001e20
 8008964:	20001e28 	.word	0x20001e28
 8008968:	20001e30 	.word	0x20001e30
 800896c:	20001e2c 	.word	0x20001e2c
 8008970:	20001e3c 	.word	0x20001e3c

08008974 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008974:	b480      	push	{r7}
 8008976:	b085      	sub	sp, #20
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800897c:	4b28      	ldr	r3, [pc, #160]	@ (8008a20 <prvInsertBlockIntoFreeList+0xac>)
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e002      	b.n	8008988 <prvInsertBlockIntoFreeList+0x14>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60fb      	str	r3, [r7, #12]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	429a      	cmp	r2, r3
 8008990:	d8f7      	bhi.n	8008982 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	4413      	add	r3, r2
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d108      	bne.n	80089b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	685a      	ldr	r2, [r3, #4]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	441a      	add	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	441a      	add	r2, r3
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d118      	bne.n	80089fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	4b15      	ldr	r3, [pc, #84]	@ (8008a24 <prvInsertBlockIntoFreeList+0xb0>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d00d      	beq.n	80089f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685a      	ldr	r2, [r3, #4]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	441a      	add	r2, r3
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	601a      	str	r2, [r3, #0]
 80089f0:	e008      	b.n	8008a04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a24 <prvInsertBlockIntoFreeList+0xb0>)
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	601a      	str	r2, [r3, #0]
 80089fa:	e003      	b.n	8008a04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d002      	beq.n	8008a12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a12:	bf00      	nop
 8008a14:	3714      	adds	r7, #20
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	20001e20 	.word	0x20001e20
 8008a24:	20001e28 	.word	0x20001e28

08008a28 <memset>:
 8008a28:	4402      	add	r2, r0
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d100      	bne.n	8008a32 <memset+0xa>
 8008a30:	4770      	bx	lr
 8008a32:	f803 1b01 	strb.w	r1, [r3], #1
 8008a36:	e7f9      	b.n	8008a2c <memset+0x4>

08008a38 <_reclaim_reent>:
 8008a38:	4b2d      	ldr	r3, [pc, #180]	@ (8008af0 <_reclaim_reent+0xb8>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4283      	cmp	r3, r0
 8008a3e:	b570      	push	{r4, r5, r6, lr}
 8008a40:	4604      	mov	r4, r0
 8008a42:	d053      	beq.n	8008aec <_reclaim_reent+0xb4>
 8008a44:	69c3      	ldr	r3, [r0, #28]
 8008a46:	b31b      	cbz	r3, 8008a90 <_reclaim_reent+0x58>
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	b163      	cbz	r3, 8008a66 <_reclaim_reent+0x2e>
 8008a4c:	2500      	movs	r5, #0
 8008a4e:	69e3      	ldr	r3, [r4, #28]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	5959      	ldr	r1, [r3, r5]
 8008a54:	b9b1      	cbnz	r1, 8008a84 <_reclaim_reent+0x4c>
 8008a56:	3504      	adds	r5, #4
 8008a58:	2d80      	cmp	r5, #128	@ 0x80
 8008a5a:	d1f8      	bne.n	8008a4e <_reclaim_reent+0x16>
 8008a5c:	69e3      	ldr	r3, [r4, #28]
 8008a5e:	4620      	mov	r0, r4
 8008a60:	68d9      	ldr	r1, [r3, #12]
 8008a62:	f000 f87b 	bl	8008b5c <_free_r>
 8008a66:	69e3      	ldr	r3, [r4, #28]
 8008a68:	6819      	ldr	r1, [r3, #0]
 8008a6a:	b111      	cbz	r1, 8008a72 <_reclaim_reent+0x3a>
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	f000 f875 	bl	8008b5c <_free_r>
 8008a72:	69e3      	ldr	r3, [r4, #28]
 8008a74:	689d      	ldr	r5, [r3, #8]
 8008a76:	b15d      	cbz	r5, 8008a90 <_reclaim_reent+0x58>
 8008a78:	4629      	mov	r1, r5
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	682d      	ldr	r5, [r5, #0]
 8008a7e:	f000 f86d 	bl	8008b5c <_free_r>
 8008a82:	e7f8      	b.n	8008a76 <_reclaim_reent+0x3e>
 8008a84:	680e      	ldr	r6, [r1, #0]
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 f868 	bl	8008b5c <_free_r>
 8008a8c:	4631      	mov	r1, r6
 8008a8e:	e7e1      	b.n	8008a54 <_reclaim_reent+0x1c>
 8008a90:	6961      	ldr	r1, [r4, #20]
 8008a92:	b111      	cbz	r1, 8008a9a <_reclaim_reent+0x62>
 8008a94:	4620      	mov	r0, r4
 8008a96:	f000 f861 	bl	8008b5c <_free_r>
 8008a9a:	69e1      	ldr	r1, [r4, #28]
 8008a9c:	b111      	cbz	r1, 8008aa4 <_reclaim_reent+0x6c>
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 f85c 	bl	8008b5c <_free_r>
 8008aa4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008aa6:	b111      	cbz	r1, 8008aae <_reclaim_reent+0x76>
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f000 f857 	bl	8008b5c <_free_r>
 8008aae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ab0:	b111      	cbz	r1, 8008ab8 <_reclaim_reent+0x80>
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f000 f852 	bl	8008b5c <_free_r>
 8008ab8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008aba:	b111      	cbz	r1, 8008ac2 <_reclaim_reent+0x8a>
 8008abc:	4620      	mov	r0, r4
 8008abe:	f000 f84d 	bl	8008b5c <_free_r>
 8008ac2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008ac4:	b111      	cbz	r1, 8008acc <_reclaim_reent+0x94>
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	f000 f848 	bl	8008b5c <_free_r>
 8008acc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008ace:	b111      	cbz	r1, 8008ad6 <_reclaim_reent+0x9e>
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f000 f843 	bl	8008b5c <_free_r>
 8008ad6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008ad8:	b111      	cbz	r1, 8008ae0 <_reclaim_reent+0xa8>
 8008ada:	4620      	mov	r0, r4
 8008adc:	f000 f83e 	bl	8008b5c <_free_r>
 8008ae0:	6a23      	ldr	r3, [r4, #32]
 8008ae2:	b11b      	cbz	r3, 8008aec <_reclaim_reent+0xb4>
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008aea:	4718      	bx	r3
 8008aec:	bd70      	pop	{r4, r5, r6, pc}
 8008aee:	bf00      	nop
 8008af0:	20000010 	.word	0x20000010

08008af4 <__libc_init_array>:
 8008af4:	b570      	push	{r4, r5, r6, lr}
 8008af6:	4d0d      	ldr	r5, [pc, #52]	@ (8008b2c <__libc_init_array+0x38>)
 8008af8:	4c0d      	ldr	r4, [pc, #52]	@ (8008b30 <__libc_init_array+0x3c>)
 8008afa:	1b64      	subs	r4, r4, r5
 8008afc:	10a4      	asrs	r4, r4, #2
 8008afe:	2600      	movs	r6, #0
 8008b00:	42a6      	cmp	r6, r4
 8008b02:	d109      	bne.n	8008b18 <__libc_init_array+0x24>
 8008b04:	4d0b      	ldr	r5, [pc, #44]	@ (8008b34 <__libc_init_array+0x40>)
 8008b06:	4c0c      	ldr	r4, [pc, #48]	@ (8008b38 <__libc_init_array+0x44>)
 8008b08:	f000 f87e 	bl	8008c08 <_init>
 8008b0c:	1b64      	subs	r4, r4, r5
 8008b0e:	10a4      	asrs	r4, r4, #2
 8008b10:	2600      	movs	r6, #0
 8008b12:	42a6      	cmp	r6, r4
 8008b14:	d105      	bne.n	8008b22 <__libc_init_array+0x2e>
 8008b16:	bd70      	pop	{r4, r5, r6, pc}
 8008b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b1c:	4798      	blx	r3
 8008b1e:	3601      	adds	r6, #1
 8008b20:	e7ee      	b.n	8008b00 <__libc_init_array+0xc>
 8008b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b26:	4798      	blx	r3
 8008b28:	3601      	adds	r6, #1
 8008b2a:	e7f2      	b.n	8008b12 <__libc_init_array+0x1e>
 8008b2c:	08008cec 	.word	0x08008cec
 8008b30:	08008cec 	.word	0x08008cec
 8008b34:	08008cec 	.word	0x08008cec
 8008b38:	08008cf0 	.word	0x08008cf0

08008b3c <__retarget_lock_acquire_recursive>:
 8008b3c:	4770      	bx	lr

08008b3e <__retarget_lock_release_recursive>:
 8008b3e:	4770      	bx	lr

08008b40 <memcpy>:
 8008b40:	440a      	add	r2, r1
 8008b42:	4291      	cmp	r1, r2
 8008b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b48:	d100      	bne.n	8008b4c <memcpy+0xc>
 8008b4a:	4770      	bx	lr
 8008b4c:	b510      	push	{r4, lr}
 8008b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b56:	4291      	cmp	r1, r2
 8008b58:	d1f9      	bne.n	8008b4e <memcpy+0xe>
 8008b5a:	bd10      	pop	{r4, pc}

08008b5c <_free_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4605      	mov	r5, r0
 8008b60:	2900      	cmp	r1, #0
 8008b62:	d041      	beq.n	8008be8 <_free_r+0x8c>
 8008b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b68:	1f0c      	subs	r4, r1, #4
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	bfb8      	it	lt
 8008b6e:	18e4      	addlt	r4, r4, r3
 8008b70:	f000 f83e 	bl	8008bf0 <__malloc_lock>
 8008b74:	4a1d      	ldr	r2, [pc, #116]	@ (8008bec <_free_r+0x90>)
 8008b76:	6813      	ldr	r3, [r2, #0]
 8008b78:	b933      	cbnz	r3, 8008b88 <_free_r+0x2c>
 8008b7a:	6063      	str	r3, [r4, #4]
 8008b7c:	6014      	str	r4, [r2, #0]
 8008b7e:	4628      	mov	r0, r5
 8008b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b84:	f000 b83a 	b.w	8008bfc <__malloc_unlock>
 8008b88:	42a3      	cmp	r3, r4
 8008b8a:	d908      	bls.n	8008b9e <_free_r+0x42>
 8008b8c:	6820      	ldr	r0, [r4, #0]
 8008b8e:	1821      	adds	r1, r4, r0
 8008b90:	428b      	cmp	r3, r1
 8008b92:	bf01      	itttt	eq
 8008b94:	6819      	ldreq	r1, [r3, #0]
 8008b96:	685b      	ldreq	r3, [r3, #4]
 8008b98:	1809      	addeq	r1, r1, r0
 8008b9a:	6021      	streq	r1, [r4, #0]
 8008b9c:	e7ed      	b.n	8008b7a <_free_r+0x1e>
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	b10b      	cbz	r3, 8008ba8 <_free_r+0x4c>
 8008ba4:	42a3      	cmp	r3, r4
 8008ba6:	d9fa      	bls.n	8008b9e <_free_r+0x42>
 8008ba8:	6811      	ldr	r1, [r2, #0]
 8008baa:	1850      	adds	r0, r2, r1
 8008bac:	42a0      	cmp	r0, r4
 8008bae:	d10b      	bne.n	8008bc8 <_free_r+0x6c>
 8008bb0:	6820      	ldr	r0, [r4, #0]
 8008bb2:	4401      	add	r1, r0
 8008bb4:	1850      	adds	r0, r2, r1
 8008bb6:	4283      	cmp	r3, r0
 8008bb8:	6011      	str	r1, [r2, #0]
 8008bba:	d1e0      	bne.n	8008b7e <_free_r+0x22>
 8008bbc:	6818      	ldr	r0, [r3, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	6053      	str	r3, [r2, #4]
 8008bc2:	4408      	add	r0, r1
 8008bc4:	6010      	str	r0, [r2, #0]
 8008bc6:	e7da      	b.n	8008b7e <_free_r+0x22>
 8008bc8:	d902      	bls.n	8008bd0 <_free_r+0x74>
 8008bca:	230c      	movs	r3, #12
 8008bcc:	602b      	str	r3, [r5, #0]
 8008bce:	e7d6      	b.n	8008b7e <_free_r+0x22>
 8008bd0:	6820      	ldr	r0, [r4, #0]
 8008bd2:	1821      	adds	r1, r4, r0
 8008bd4:	428b      	cmp	r3, r1
 8008bd6:	bf04      	itt	eq
 8008bd8:	6819      	ldreq	r1, [r3, #0]
 8008bda:	685b      	ldreq	r3, [r3, #4]
 8008bdc:	6063      	str	r3, [r4, #4]
 8008bde:	bf04      	itt	eq
 8008be0:	1809      	addeq	r1, r1, r0
 8008be2:	6021      	streq	r1, [r4, #0]
 8008be4:	6054      	str	r4, [r2, #4]
 8008be6:	e7ca      	b.n	8008b7e <_free_r+0x22>
 8008be8:	bd38      	pop	{r3, r4, r5, pc}
 8008bea:	bf00      	nop
 8008bec:	20001f7c 	.word	0x20001f7c

08008bf0 <__malloc_lock>:
 8008bf0:	4801      	ldr	r0, [pc, #4]	@ (8008bf8 <__malloc_lock+0x8>)
 8008bf2:	f7ff bfa3 	b.w	8008b3c <__retarget_lock_acquire_recursive>
 8008bf6:	bf00      	nop
 8008bf8:	20001f78 	.word	0x20001f78

08008bfc <__malloc_unlock>:
 8008bfc:	4801      	ldr	r0, [pc, #4]	@ (8008c04 <__malloc_unlock+0x8>)
 8008bfe:	f7ff bf9e 	b.w	8008b3e <__retarget_lock_release_recursive>
 8008c02:	bf00      	nop
 8008c04:	20001f78 	.word	0x20001f78

08008c08 <_init>:
 8008c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c0a:	bf00      	nop
 8008c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c0e:	bc08      	pop	{r3}
 8008c10:	469e      	mov	lr, r3
 8008c12:	4770      	bx	lr

08008c14 <_fini>:
 8008c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c16:	bf00      	nop
 8008c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1a:	bc08      	pop	{r3}
 8008c1c:	469e      	mov	lr, r3
 8008c1e:	4770      	bx	lr
