Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 02:12:03 2022
| Host         : Andrew-OMEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file secondquestion_timing_summary_routed.rpt -pb secondquestion_timing_summary_routed.pb -rpx secondquestion_timing_summary_routed.rpx -warn_on_violation
| Design       : secondquestion
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 5.389ns (51.429%)  route 5.090ns (48.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.986     3.464    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.153     3.617 r  SEVEN_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.104     6.720    SEVEN_SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    10.479 r  SEVEN_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.479    SEVEN_SEG[5]
    R10                                                               r  SEVEN_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 5.179ns (51.116%)  route 4.953ns (48.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          2.024     3.501    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     3.625 r  SEVEN_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.554    SEVEN_SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.131 r  SEVEN_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.131    SEVEN_SEG[6]
    T10                                                               r  SEVEN_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 5.388ns (54.532%)  route 4.492ns (45.468%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.824     3.301    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.152     3.453 r  SEVEN_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     6.122    SEVEN_SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.880 r  SEVEN_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.880    SEVEN_SEG[3]
    K13                                                               r  SEVEN_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 5.392ns (55.401%)  route 4.341ns (44.599%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.821     3.299    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.451 r  SEVEN_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.520     5.970    SEVEN_SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.733 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.733    SEVEN_SEG[1]
    T11                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 5.095ns (55.495%)  route 4.086ns (44.505%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  D_IBUF_inst/O
                         net (fo=11, routed)          1.986     3.464    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.588 r  SEVEN_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.687    SEVEN_SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.180 r  SEVEN_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.180    SEVEN_SEG[4]
    K16                                                               r  SEVEN_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.129ns  (logic 5.386ns (58.999%)  route 3.743ns (41.001%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          2.024     3.501    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.150     3.651 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.719     5.371    LED_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759     9.129 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.129    LED_out[3]
    N14                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 5.135ns (56.468%)  route 3.959ns (43.532%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.824     3.301    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.425 r  SEVEN_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135     5.560    SEVEN_SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.094 r  SEVEN_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.094    SEVEN_SEG[2]
    P15                                                               r  SEVEN_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.053ns  (logic 5.154ns (56.932%)  route 3.899ns (43.068%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.600     3.078    D_IBUF
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.124     3.202 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.501    LED_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.053 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.053    LED_out[2]
    J13                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.037ns  (logic 5.367ns (59.389%)  route 3.670ns (40.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.600     3.078    D_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.152     3.230 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.070     5.300    LED_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.037 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.037    LED_out[1]
    K15                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 5.139ns (58.251%)  route 3.683ns (41.749%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=11, routed)          1.821     3.299    D_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.423 r  SEVEN_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.285    SEVEN_SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.822 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.822    SEVEN_SEG[0]
    L18                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.536ns (66.149%)  route 0.786ns (33.851%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.386     0.639    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.684 r  SEVEN_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.084    SEVEN_SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.322 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.322    SEVEN_SEG[0]
    L18                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.532ns (62.032%)  route 0.938ns (37.968%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.387     0.640    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.685 r  SEVEN_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.236    SEVEN_SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.470 r  SEVEN_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.470    SEVEN_SEG[2]
    P15                                                               r  SEVEN_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.512ns (60.958%)  route 0.968ns (39.042%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  D_IBUF_inst/O
                         net (fo=11, routed)          0.557     0.802    D_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.259    LED_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.480 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.480    LED_out[0]
    H17                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.615ns (64.822%)  route 0.877ns (35.178%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.512     0.765    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.044     0.809 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.173    LED_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     2.492 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.492    LED_out[3]
    N14                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.588ns (63.265%)  route 0.922ns (36.735%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  C_IBUF_inst/O
                         net (fo=10, routed)          0.420     0.668    C_IBUF
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.042     0.710 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.211    LED_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.509 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.509    LED_out[1]
    K15                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.492ns (59.147%)  route 1.031ns (40.853%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.515     0.768    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     0.813 r  SEVEN_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.329    SEVEN_SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.523 r  SEVEN_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.523    SEVEN_SEG[4]
    K16                                                               r  SEVEN_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.546ns (60.202%)  route 1.022ns (39.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  C_IBUF_inst/O
                         net (fo=10, routed)          0.420     0.668    C_IBUF
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     0.713 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.314    LED_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.567 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.567    LED_out[2]
    J13                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.624ns (59.956%)  route 1.085ns (40.044%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.386     0.639    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.048     0.687 r  SEVEN_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.699     1.386    SEVEN_SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     2.709 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.709    SEVEN_SEG[1]
    T11                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.620ns (58.555%)  route 1.147ns (41.445%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.387     0.640    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.049     0.689 r  SEVEN_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.759     1.448    SEVEN_SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     2.766 r  SEVEN_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.766    SEVEN_SEG[3]
    K13                                                               r  SEVEN_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            SEVEN_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.575ns (52.928%)  route 1.401ns (47.072%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  B_IBUF_inst/O
                         net (fo=9, routed)           0.512     0.765    B_IBUF
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.810 r  SEVEN_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.889     1.699    SEVEN_SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.976 r  SEVEN_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.976    SEVEN_SEG[6]
    T10                                                               r  SEVEN_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





