--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Data_Memory_Block.twx Data_Memory_Block.ncd -o
Data_Memory_Block.twr Data_Memory_Block.pcf

Design file:              Data_Memory_Block.ncd
Physical constraint file: Data_Memory_Block.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DM_data<0>  |    1.575(R)|      SLOW  |    3.451(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<1>  |    1.454(R)|      FAST  |    3.460(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<2>  |    1.236(R)|      FAST  |    3.680(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<3>  |    1.045(R)|      FAST  |    3.680(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<4>  |    1.000(R)|      FAST  |    3.651(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<5>  |    1.302(R)|      SLOW  |    3.564(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<6>  |    1.016(R)|      FAST  |    3.497(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<7>  |    1.207(R)|      FAST  |    3.526(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<8>  |    1.205(R)|      FAST  |    3.611(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<9>  |    0.476(R)|      FAST  |    2.970(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<10> |   -0.103(R)|      FAST  |    3.607(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<11> |   -0.105(R)|      FAST  |    3.740(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<12> |   -0.067(R)|      FAST  |    3.598(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<13> |    0.106(R)|      FAST  |    3.424(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<14> |    0.361(R)|      FAST  |    2.995(R)|      SLOW  |clk_BUFGP         |   0.000|
DM_data<15> |    0.205(R)|      FAST  |    3.425(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<0>   |    1.587(R)|      SLOW  |    3.161(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<1>   |    3.586(R)|      SLOW  |    2.301(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<2>   |    2.435(R)|      SLOW  |    3.113(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<3>   |    2.649(R)|      SLOW  |    3.259(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<4>   |    2.491(R)|      SLOW  |    3.097(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<5>   |    2.322(R)|      SLOW  |    3.311(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<6>   |    2.645(R)|      SLOW  |    3.099(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<7>   |    1.294(R)|      SLOW  |    3.228(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<8>   |    1.800(R)|      SLOW  |    3.258(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<9>   |    2.400(R)|      SLOW  |    3.137(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<10>  |    1.713(R)|      SLOW  |    3.067(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<11>  |    1.659(R)|      SLOW  |    3.256(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<12>  |    1.342(R)|      FAST  |    3.065(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<13>  |    1.410(R)|      FAST  |    3.172(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<14>  |    1.258(R)|      FAST  |    3.049(R)|      SLOW  |clk_BUFGP         |   0.000|
ans_ex<15>  |    1.663(R)|      SLOW  |    3.174(R)|      SLOW  |clk_BUFGP         |   0.000|
mem_en_ex   |    3.299(R)|      SLOW  |    1.927(R)|      SLOW  |clk_BUFGP         |   0.000|
mem_rw_ex   |    4.396(R)|      SLOW  |    2.072(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.575(R)|      FAST  |    1.957(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ans_dm<0>   |        16.678(R)|      SLOW  |         3.622(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<1>   |        16.515(R)|      SLOW  |         4.064(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<2>   |        16.245(R)|      SLOW  |         3.694(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<3>   |        16.164(R)|      SLOW  |         3.819(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<4>   |        15.794(R)|      SLOW  |         3.660(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<5>   |        15.847(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<6>   |        15.619(R)|      SLOW  |         3.522(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<7>   |        15.935(R)|      SLOW  |         3.759(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<8>   |        15.441(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<9>   |        15.449(R)|      SLOW  |         3.726(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<10>  |        15.072(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<11>  |        15.029(R)|      SLOW  |         3.740(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<12>  |        14.629(R)|      SLOW  |         4.292(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<13>  |        15.776(R)|      SLOW  |         4.138(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<14>  |        15.473(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
ans_dm<15>  |        15.377(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
mem_mux_sel_dm |ans_dm<0>      |    7.938|
mem_mux_sel_dm |ans_dm<1>      |    8.856|
mem_mux_sel_dm |ans_dm<2>      |    7.725|
mem_mux_sel_dm |ans_dm<3>      |    8.542|
mem_mux_sel_dm |ans_dm<4>      |    8.534|
mem_mux_sel_dm |ans_dm<5>      |    8.626|
mem_mux_sel_dm |ans_dm<6>      |    8.524|
mem_mux_sel_dm |ans_dm<7>      |    8.572|
mem_mux_sel_dm |ans_dm<8>      |    8.361|
mem_mux_sel_dm |ans_dm<9>      |    8.145|
mem_mux_sel_dm |ans_dm<10>     |    8.236|
mem_mux_sel_dm |ans_dm<11>     |    8.783|
mem_mux_sel_dm |ans_dm<12>     |    8.696|
mem_mux_sel_dm |ans_dm<13>     |    9.724|
mem_mux_sel_dm |ans_dm<14>     |    9.147|
mem_mux_sel_dm |ans_dm<15>     |    9.453|
---------------+---------------+---------+


Analysis completed Tue Oct 01 14:36:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 669 MB



