<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\MappedSPIFlash.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\MappedSPIRAM.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\femto.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\femtorv32_quark.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\firmware_flash.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\mult.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\peripheral_mult.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\peripheral_uart.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\uart.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\impl\gwsynthesis\FEMTO3.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
