#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 25 20:39:42 2019
# Process ID: 9828
# Current directory: D:/codehub/VIVADO/LOONGSON/OpenMIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4180 D:\codehub\VIVADO\LOONGSON\OpenMIPS\OpenMIPS.xpr
# Log file: D:/codehub/VIVADO/LOONGSON/OpenMIPS/vivado.log
# Journal file: D:/codehub/VIVADO/LOONGSON/OpenMIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/codehub/Desktop/xilinx-coe-generator-master/output/output.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
INFO: [filemgmt 56-101] Creating core container 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0.xcix' for IP 'blk_mem_gen_0'
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0.xcix
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
INFO: [filemgmt 56-101] Creating core container 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0.xcix' for IP 'ram_0'
set_property -dict [list CONFIG.Component_Name {ram_0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips ram_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ram_0' to 'ram_0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_0'...
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_0'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 850.043 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ram_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
launch_runs -jobs 4 ram_0_synth_1
[Fri Oct 25 20:42:38 2019] Launched ram_0_synth_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/ram_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ram_0 d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci
INFO: [Project 1-386] Moving file 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci' from fileset 'ram_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0.xcix' from fileset 'ram_0' to fileset 'sources_1'.
file delete -force d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0.xcix
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
INFO: [filemgmt 56-101] Creating core container 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0.xcix' for IP 'rom_0'
set_property -dict [list CONFIG.Component_Name {rom_0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_0' to 'rom_0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_0'...
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_0'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 858.090 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rom_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
launch_runs -jobs 4 rom_0_synth_1
[Fri Oct 25 20:43:46 2019] Launched rom_0_synth_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/rom_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run rom_0_synth_1
[Fri Oct 25 20:44:23 2019] Waiting for rom_0_synth_1 to finish...
[Fri Oct 25 20:44:28 2019] Waiting for rom_0_synth_1 to finish...
[Fri Oct 25 20:44:33 2019] Waiting for rom_0_synth_1 to finish...
[Fri Oct 25 20:44:38 2019] Waiting for rom_0_synth_1 to finish...
[Fri Oct 25 20:44:48 2019] Waiting for rom_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Oct 25 20:44:53 2019] Interrupt received

*** Running vivado
    with args -log rom_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rom_0.tcl -notrace
Command: synth_design -top rom_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 726.484 ; gain = 176.758
---------------------------------------------------------------------------------
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 858.090 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 20:45:10 2019] Launched rom_0_synth_1, synth_1...
Run output will be captured here:
rom_0_synth_1: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/rom_0_synth_1/runme.log
synth_1: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1/runme.log
[Fri Oct 25 20:45:10 2019] Launched impl_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/output.coe'
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/rom_0.mif'
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/output.coe'
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/output.coe'
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/output.coe'
INFO: [SIM-utils-43] Exported 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/output.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ip/rom_0/sim/rom_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'dtube_cs_n' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v:54]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:147]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:182]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_0
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 25 20:51:46 2019. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 91.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 25 20:51:46 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 858.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {D:/codehub/VIVADO/LOONGSON/OpenMIPS/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/codehub/VIVADO/LOONGSON/OpenMIPS/openmips_min_sopc_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 884.914 ; gain = 19.914
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module openmips_min_sopc_tb.openmips_min_sopc0.wb_rom0.rom.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1055.230 ; gain = 196.031
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1055.230 ; gain = 197.141
run 10 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1099.957 ; gain = 40.184
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 20:52:25 2019] Launched synth_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1/runme.log
[Fri Oct 25 20:52:25 2019] Launched impl_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 20:57:01 2019] Launched synth_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1/runme.log
[Fri Oct 25 20:57:01 2019] Launched impl_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709934A
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
ERROR: [Labtools 27-2312] Device xc7a100t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709934A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709934A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/output.coe}] [get_ips rom_0]
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_0'...
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2320.617 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rom_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -no_script -sync -force -quiet
reset_run rom_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/rom_0_synth_1

launch_runs -jobs 4 rom_0_synth_1
[Fri Oct 25 21:20:50 2019] Launched rom_0_synth_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/rom_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 21:21:03 2019] Launched rom_0_synth_1, synth_1...
Run output will be captured here:
rom_0_synth_1: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/rom_0_synth_1/runme.log
synth_1: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/synth_1/runme.log
[Fri Oct 25 21:21:03 2019] Launched impl_1...
Run output will be captured here: D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709934A
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2320.617 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 23:51:07 2019...
