
cycleComp_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fd8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019c0  080070e8  080070e8  000170e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008aa8  08008aa8  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  08008aa8  08008aa8  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008aa8  08008aa8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aa8  08008aa8  00018aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008aac  08008aac  00018aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008ab0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000660  200001f4  08008ca4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000854  08008ca4  00020854  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7eb  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f07  00000000  00000000  0002aa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b30  00000000  00000000  0002c910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a80  00000000  00000000  0002d440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018676  00000000  00000000  0002dec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d725  00000000  00000000  00046536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000864c2  00000000  00000000  00053c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000da11d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040f4  00000000  00000000  000da170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	080070d0 	.word	0x080070d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	080070d0 	.word	0x080070d0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_d2iz>:
 8000a20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a28:	d215      	bcs.n	8000a56 <__aeabi_d2iz+0x36>
 8000a2a:	d511      	bpl.n	8000a50 <__aeabi_d2iz+0x30>
 8000a2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a34:	d912      	bls.n	8000a5c <__aeabi_d2iz+0x3c>
 8000a36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	bf18      	it	ne
 8000a4c:	4240      	negne	r0, r0
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_d2iz+0x48>
 8000a5c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a60:	bf08      	it	eq
 8000a62:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_d2uiz>:
 8000a70:	004a      	lsls	r2, r1, #1
 8000a72:	d211      	bcs.n	8000a98 <__aeabi_d2uiz+0x28>
 8000a74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a78:	d211      	bcs.n	8000a9e <__aeabi_d2uiz+0x2e>
 8000a7a:	d50d      	bpl.n	8000a98 <__aeabi_d2uiz+0x28>
 8000a7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a84:	d40e      	bmi.n	8000aa4 <__aeabi_d2uiz+0x34>
 8000a86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_d2uiz+0x3a>
 8000aa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0000 	mov.w	r0, #0
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2lz>:
 8000ab0:	b538      	push	{r3, r4, r5, lr}
 8000ab2:	4605      	mov	r5, r0
 8000ab4:	460c      	mov	r4, r1
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2300      	movs	r3, #0
 8000aba:	4628      	mov	r0, r5
 8000abc:	4621      	mov	r1, r4
 8000abe:	f7ff ff87 	bl	80009d0 <__aeabi_dcmplt>
 8000ac2:	b928      	cbnz	r0, 8000ad0 <__aeabi_d2lz+0x20>
 8000ac4:	4628      	mov	r0, r5
 8000ac6:	4621      	mov	r1, r4
 8000ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000acc:	f000 b80a 	b.w	8000ae4 <__aeabi_d2ulz>
 8000ad0:	4628      	mov	r0, r5
 8000ad2:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000ad6:	f000 f805 	bl	8000ae4 <__aeabi_d2ulz>
 8000ada:	4240      	negs	r0, r0
 8000adc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae0:	bd38      	pop	{r3, r4, r5, pc}
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2ulz>:
 8000ae4:	b5d0      	push	{r4, r6, r7, lr}
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <__aeabi_d2ulz+0x34>)
 8000aea:	4606      	mov	r6, r0
 8000aec:	460f      	mov	r7, r1
 8000aee:	f7ff fcfd 	bl	80004ec <__aeabi_dmul>
 8000af2:	f7ff ffbd 	bl	8000a70 <__aeabi_d2uiz>
 8000af6:	4604      	mov	r4, r0
 8000af8:	f7ff fc7e 	bl	80003f8 <__aeabi_ui2d>
 8000afc:	2200      	movs	r2, #0
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <__aeabi_d2ulz+0x38>)
 8000b00:	f7ff fcf4 	bl	80004ec <__aeabi_dmul>
 8000b04:	4602      	mov	r2, r0
 8000b06:	460b      	mov	r3, r1
 8000b08:	4630      	mov	r0, r6
 8000b0a:	4639      	mov	r1, r7
 8000b0c:	f7ff fb36 	bl	800017c <__aeabi_dsub>
 8000b10:	f7ff ffae 	bl	8000a70 <__aeabi_d2uiz>
 8000b14:	4621      	mov	r1, r4
 8000b16:	bdd0      	pop	{r4, r6, r7, pc}
 8000b18:	3df00000 	.word	0x3df00000
 8000b1c:	41f00000 	.word	0x41f00000

08000b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b24:	f001 f82a 	bl	8001b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b28:	f000 f8e8 	bl	8000cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2c:	f000 f982 	bl	8000e34 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b30:	f000 f928 	bl	8000d84 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000b34:	f000 f954 	bl	8000de0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  SSD1306_Init();  // initialise
 8000b38:	f000 faf0 	bl	800111c <SSD1306_Init>

  /// lets print some string

  SSD1306_GotoXY (0,0);
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 fc54 	bl	80013ec <SSD1306_GotoXY>
  SSD1306_Puts ("SPD : ", &Font_11x18, 1);
 8000b44:	2201      	movs	r2, #1
 8000b46:	495e      	ldr	r1, [pc, #376]	; (8000cc0 <main+0x1a0>)
 8000b48:	485e      	ldr	r0, [pc, #376]	; (8000cc4 <main+0x1a4>)
 8000b4a:	f000 fce5 	bl	8001518 <SSD1306_Puts>
  SSD1306_GotoXY (0, 17);
 8000b4e:	2111      	movs	r1, #17
 8000b50:	2000      	movs	r0, #0
 8000b52:	f000 fc4b 	bl	80013ec <SSD1306_GotoXY>
  SSD1306_Puts ("LAT: ", &Font_7x10, 1);
 8000b56:	2201      	movs	r2, #1
 8000b58:	495b      	ldr	r1, [pc, #364]	; (8000cc8 <main+0x1a8>)
 8000b5a:	485c      	ldr	r0, [pc, #368]	; (8000ccc <main+0x1ac>)
 8000b5c:	f000 fcdc 	bl	8001518 <SSD1306_Puts>
  SSD1306_GotoXY (0, 27);
 8000b60:	211b      	movs	r1, #27
 8000b62:	2000      	movs	r0, #0
 8000b64:	f000 fc42 	bl	80013ec <SSD1306_GotoXY>
  SSD1306_Puts ("LONG: ", &Font_7x10, 1);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	4957      	ldr	r1, [pc, #348]	; (8000cc8 <main+0x1a8>)
 8000b6c:	4858      	ldr	r0, [pc, #352]	; (8000cd0 <main+0x1b0>)
 8000b6e:	f000 fcd3 	bl	8001518 <SSD1306_Puts>
  SSD1306_GotoXY (0, 37);
 8000b72:	2125      	movs	r1, #37	; 0x25
 8000b74:	2000      	movs	r0, #0
 8000b76:	f000 fc39 	bl	80013ec <SSD1306_GotoXY>
  SSD1306_Puts ("SAT : ", &Font_7x10, 1);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	4952      	ldr	r1, [pc, #328]	; (8000cc8 <main+0x1a8>)
 8000b7e:	4855      	ldr	r0, [pc, #340]	; (8000cd4 <main+0x1b4>)
 8000b80:	f000 fcca 	bl	8001518 <SSD1306_Puts>
  SSD1306_UpdateScreen(); //display
 8000b84:	f000 fb8e 	bl	80012a4 <SSD1306_UpdateScreen>
  /* USER CODE END 2 */

  nmea_mem_init(&gpsData);
 8000b88:	4853      	ldr	r0, [pc, #332]	; (8000cd8 <main+0x1b8>)
 8000b8a:	f000 f9b0 	bl	8000eee <nmea_mem_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(updateFlag != 0)
 8000b8e:	4b53      	ldr	r3, [pc, #332]	; (8000cdc <main+0x1bc>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d05d      	beq.n	8000c52 <main+0x132>
	  {
		  updateFlag = 0;
 8000b96:	4b51      	ldr	r3, [pc, #324]	; (8000cdc <main+0x1bc>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
		  SSD1306_GotoXY (60,0);
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	203c      	movs	r0, #60	; 0x3c
 8000ba0:	f000 fc24 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.speed, &Font_11x18, 1);
 8000ba4:	4b4c      	ldr	r3, [pc, #304]	; (8000cd8 <main+0x1b8>)
 8000ba6:	69db      	ldr	r3, [r3, #28]
 8000ba8:	2201      	movs	r2, #1
 8000baa:	4945      	ldr	r1, [pc, #276]	; (8000cc0 <main+0x1a0>)
 8000bac:	4618      	mov	r0, r3
 8000bae:	f000 fcb3 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (34,17);
 8000bb2:	2111      	movs	r1, #17
 8000bb4:	2022      	movs	r0, #34	; 0x22
 8000bb6:	f000 fc19 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.lat, &Font_7x10, 1);
 8000bba:	4b47      	ldr	r3, [pc, #284]	; (8000cd8 <main+0x1b8>)
 8000bbc:	68db      	ldr	r3, [r3, #12]
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4941      	ldr	r1, [pc, #260]	; (8000cc8 <main+0x1a8>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 fca8 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (115,17);
 8000bc8:	2111      	movs	r1, #17
 8000bca:	2073      	movs	r0, #115	; 0x73
 8000bcc:	f000 fc0e 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.latDir, &Font_7x10, 1);
 8000bd0:	4b41      	ldr	r3, [pc, #260]	; (8000cd8 <main+0x1b8>)
 8000bd2:	691b      	ldr	r3, [r3, #16]
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	493c      	ldr	r1, [pc, #240]	; (8000cc8 <main+0x1a8>)
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f000 fc9d 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (34,27);
 8000bde:	211b      	movs	r1, #27
 8000be0:	2022      	movs	r0, #34	; 0x22
 8000be2:	f000 fc03 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.lon, &Font_7x10, 1);
 8000be6:	4b3c      	ldr	r3, [pc, #240]	; (8000cd8 <main+0x1b8>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	2201      	movs	r2, #1
 8000bec:	4936      	ldr	r1, [pc, #216]	; (8000cc8 <main+0x1a8>)
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 fc92 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (115,27);
 8000bf4:	211b      	movs	r1, #27
 8000bf6:	2073      	movs	r0, #115	; 0x73
 8000bf8:	f000 fbf8 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.lonDir, &Font_7x10, 1);
 8000bfc:	4b36      	ldr	r3, [pc, #216]	; (8000cd8 <main+0x1b8>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	2201      	movs	r2, #1
 8000c02:	4931      	ldr	r1, [pc, #196]	; (8000cc8 <main+0x1a8>)
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 fc87 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (35,37); //66
 8000c0a:	2125      	movs	r1, #37	; 0x25
 8000c0c:	2023      	movs	r0, #35	; 0x23
 8000c0e:	f000 fbed 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.validStatus, &Font_7x10, 1);
 8000c12:	4b31      	ldr	r3, [pc, #196]	; (8000cd8 <main+0x1b8>)
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	2201      	movs	r2, #1
 8000c18:	492b      	ldr	r1, [pc, #172]	; (8000cc8 <main+0x1a8>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 fc7c 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (0,47);
 8000c20:	212f      	movs	r1, #47	; 0x2f
 8000c22:	2000      	movs	r0, #0
 8000c24:	f000 fbe2 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.utcTime, &Font_7x10, 1);
 8000c28:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <main+0x1b8>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4926      	ldr	r1, [pc, #152]	; (8000cc8 <main+0x1a8>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 fc71 	bl	8001518 <SSD1306_Puts>
		  SSD1306_GotoXY (70,47);
 8000c36:	212f      	movs	r1, #47	; 0x2f
 8000c38:	2046      	movs	r0, #70	; 0x46
 8000c3a:	f000 fbd7 	bl	80013ec <SSD1306_GotoXY>
		  SSD1306_Puts (gpsData.utcDate, &Font_7x10, 1);
 8000c3e:	4b26      	ldr	r3, [pc, #152]	; (8000cd8 <main+0x1b8>)
 8000c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c42:	2201      	movs	r2, #1
 8000c44:	4920      	ldr	r1, [pc, #128]	; (8000cc8 <main+0x1a8>)
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 fc66 	bl	8001518 <SSD1306_Puts>
		  SSD1306_UpdateScreen(); //display
 8000c4c:	f000 fb2a 	bl	80012a4 <SSD1306_UpdateScreen>
 8000c50:	e79d      	b.n	8000b8e <main+0x6e>
		  free(gpsData.lonDir);
		  free(gpsData.speed);
		  free(gpsData.course);*/
		  //HAL_UART_Receive_IT( &huart1, &rxData, 1);
	  }
	  else if((rxIntCheck == 1) && (seqCheck != 6))
 8000c52:	4b23      	ldr	r3, [pc, #140]	; (8000ce0 <main+0x1c0>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d10c      	bne.n	8000c74 <main+0x154>
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <main+0x1c4>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b06      	cmp	r3, #6
 8000c60:	d008      	beq.n	8000c74 <main+0x154>
	  {
		  rxIntCheck = 0;
 8000c62:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <main+0x1c0>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT( &huart1, &rxData, 1);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	491f      	ldr	r1, [pc, #124]	; (8000ce8 <main+0x1c8>)
 8000c6c:	481f      	ldr	r0, [pc, #124]	; (8000cec <main+0x1cc>)
 8000c6e:	f002 fd20 	bl	80036b2 <HAL_UART_Receive_IT>
 8000c72:	e024      	b.n	8000cbe <main+0x19e>
	  }
	  else if((rxIntCheck == 1) && (seqCheck == 6))
 8000c74:	4b1a      	ldr	r3, [pc, #104]	; (8000ce0 <main+0x1c0>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d188      	bne.n	8000b8e <main+0x6e>
 8000c7c:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <main+0x1c4>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b06      	cmp	r3, #6
 8000c82:	d184      	bne.n	8000b8e <main+0x6e>
	  {
		  if(rxInProgress == 0)
 8000c84:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <main+0x1d0>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d10b      	bne.n	8000ca4 <main+0x184>
		  {
			  rxIntCheck = 75;
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <main+0x1c0>)
 8000c8e:	224b      	movs	r2, #75	; 0x4b
 8000c90:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT( &huart1, &gpsBuff[6], 74);
 8000c92:	224a      	movs	r2, #74	; 0x4a
 8000c94:	4917      	ldr	r1, [pc, #92]	; (8000cf4 <main+0x1d4>)
 8000c96:	4815      	ldr	r0, [pc, #84]	; (8000cec <main+0x1cc>)
 8000c98:	f002 fd0b 	bl	80036b2 <HAL_UART_Receive_IT>
			  rxInProgress = 1;
 8000c9c:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <main+0x1d0>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	701a      	strb	r2, [r3, #0]
 8000ca2:	e774      	b.n	8000b8e <main+0x6e>
		  }
		  else
		  {
			  rxInProgress = 0;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <main+0x1d0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
			  seqCheck = 0;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <main+0x1c4>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
			  nmea_parse(&gpsData, gpsBuff);
 8000cb0:	4911      	ldr	r1, [pc, #68]	; (8000cf8 <main+0x1d8>)
 8000cb2:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <main+0x1b8>)
 8000cb4:	f000 f964 	bl	8000f80 <nmea_parse>
			  //HAL_UART_Receive_IT( &huart1, &rxData, 1);
			  updateFlag = 1;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <main+0x1bc>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
	  if(updateFlag != 0)
 8000cbe:	e766      	b.n	8000b8e <main+0x6e>
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	080070e8 	.word	0x080070e8
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	080070f0 	.word	0x080070f0
 8000cd0:	080070f8 	.word	0x080070f8
 8000cd4:	08007100 	.word	0x08007100
 8000cd8:	20000408 	.word	0x20000408
 8000cdc:	20000430 	.word	0x20000430
 8000ce0:	20000010 	.word	0x20000010
 8000ce4:	20000431 	.word	0x20000431
 8000ce8:	20000433 	.word	0x20000433
 8000cec:	20000264 	.word	0x20000264
 8000cf0:	20000432 	.word	0x20000432
 8000cf4:	200002ae 	.word	0x200002ae
 8000cf8:	200002a8 	.word	0x200002a8

08000cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b090      	sub	sp, #64	; 0x40
 8000d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d02:	f107 0318 	add.w	r3, r7, #24
 8000d06:	2228      	movs	r2, #40	; 0x28
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f003 f91c 	bl	8003f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d30:	2302      	movs	r3, #2
 8000d32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000d3a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d40:	f107 0318 	add.w	r3, r7, #24
 8000d44:	4618      	mov	r0, r3
 8000d46:	f002 f84d 	bl	8002de4 <HAL_RCC_OscConfig>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d50:	f000 f8c8 	bl	8000ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d54:	230f      	movs	r3, #15
 8000d56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 fabb 	bl	80032e8 <HAL_RCC_ClockConfig>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000d78:	f000 f8b4 	bl	8000ee4 <Error_Handler>
  }
}
 8000d7c:	bf00      	nop
 8000d7e:	3740      	adds	r7, #64	; 0x40
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000d8a:	4a13      	ldr	r2, [pc, #76]	; (8000dd8 <MX_I2C1_Init+0x54>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000d90:	4a12      	ldr	r2, [pc, #72]	; (8000ddc <MX_I2C1_Init+0x58>)
 8000d92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000da2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000da6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da8:	4b0a      	ldr	r3, [pc, #40]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db4:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dba:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dc0:	4804      	ldr	r0, [pc, #16]	; (8000dd4 <MX_I2C1_Init+0x50>)
 8000dc2:	f001 fa97 	bl	80022f4 <HAL_I2C_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000dcc:	f000 f88a 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000210 	.word	0x20000210
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	00061a80 	.word	0x00061a80

08000de0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	; (8000e30 <MX_USART1_UART_Init+0x50>)
 8000de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000dea:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8000e04:	4b09      	ldr	r3, [pc, #36]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e06:	2204      	movs	r2, #4
 8000e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e16:	4805      	ldr	r0, [pc, #20]	; (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e18:	f002 fbfe 	bl	8003618 <HAL_UART_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e22:	f000 f85f 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000264 	.word	0x20000264
 8000e30:	40013800 	.word	0x40013800

08000e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e48:	4b24      	ldr	r3, [pc, #144]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	4a23      	ldr	r2, [pc, #140]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e4e:	f043 0310 	orr.w	r3, r3, #16
 8000e52:	6193      	str	r3, [r2, #24]
 8000e54:	4b21      	ldr	r3, [pc, #132]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e60:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a1d      	ldr	r2, [pc, #116]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e66:	f043 0320 	orr.w	r3, r3, #32
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0320 	and.w	r3, r3, #32
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a17      	ldr	r2, [pc, #92]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b15      	ldr	r3, [pc, #84]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	607b      	str	r3, [r7, #4]
 8000e8e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	4a11      	ldr	r2, [pc, #68]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e96:	f043 0308 	orr.w	r3, r3, #8
 8000e9a:	6193      	str	r3, [r2, #24]
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <MX_GPIO_Init+0xa8>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	f003 0308 	and.w	r3, r3, #8
 8000ea4:	603b      	str	r3, [r7, #0]
 8000ea6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eae:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <MX_GPIO_Init+0xac>)
 8000eb0:	f001 fa08 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000eb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec6:	f107 0310 	add.w	r3, r7, #16
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <MX_GPIO_Init+0xac>)
 8000ece:	f001 f875 	bl	8001fbc <HAL_GPIO_Init>

}
 8000ed2:	bf00      	nop
 8000ed4:	3720      	adds	r7, #32
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40011000 	.word	0x40011000

08000ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eec:	e7fe      	b.n	8000eec <Error_Handler+0x8>

08000eee <nmea_mem_init>:
//
#include "nmea_parse.h"
#include <stdio.h>

void nmea_mem_init(GPS *gps_data)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
	gps_data->headType = malloc(10);
 8000ef6:	200a      	movs	r0, #10
 8000ef8:	f003 f81e 	bl	8003f38 <malloc>
 8000efc:	4603      	mov	r3, r0
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	601a      	str	r2, [r3, #0]
	gps_data->utcTime = malloc(12);
 8000f04:	200c      	movs	r0, #12
 8000f06:	f003 f817 	bl	8003f38 <malloc>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	605a      	str	r2, [r3, #4]
	gps_data->validStatus = malloc(10);
 8000f12:	200a      	movs	r0, #10
 8000f14:	f003 f810 	bl	8003f38 <malloc>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
	gps_data->lat = malloc(10);
 8000f20:	200a      	movs	r0, #10
 8000f22:	f003 f809 	bl	8003f38 <malloc>
 8000f26:	4603      	mov	r3, r0
 8000f28:	461a      	mov	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	60da      	str	r2, [r3, #12]
	gps_data->latDir = malloc(2);
 8000f2e:	2002      	movs	r0, #2
 8000f30:	f003 f802 	bl	8003f38 <malloc>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	611a      	str	r2, [r3, #16]
	gps_data->lon = malloc(12);
 8000f3c:	200c      	movs	r0, #12
 8000f3e:	f002 fffb 	bl	8003f38 <malloc>
 8000f42:	4603      	mov	r3, r0
 8000f44:	461a      	mov	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	615a      	str	r2, [r3, #20]
	gps_data->lonDir = malloc(2);
 8000f4a:	2002      	movs	r0, #2
 8000f4c:	f002 fff4 	bl	8003f38 <malloc>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	619a      	str	r2, [r3, #24]
	gps_data->speed = malloc(10);
 8000f58:	200a      	movs	r0, #10
 8000f5a:	f002 ffed 	bl	8003f38 <malloc>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	461a      	mov	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	61da      	str	r2, [r3, #28]
	gps_data->utcDate = malloc(8);
 8000f66:	2008      	movs	r0, #8
 8000f68:	f002 ffe6 	bl	8003f38 <malloc>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	461a      	mov	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	0000      	movs	r0, r0
	...

08000f80 <nmea_parse>:

void nmea_parse(GPS *gps_data, char *buffer)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
	char *paramVal;
	int i=0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
	double speedkm;
	char *tmp;

	paramVal = strtok(buffer, ",");
 8000f8e:	495e      	ldr	r1, [pc, #376]	; (8001108 <nmea_parse+0x188>)
 8000f90:	6838      	ldr	r0, [r7, #0]
 8000f92:	f003 ff0d 	bl	8004db0 <strtok>
 8000f96:	61f8      	str	r0, [r7, #28]
	while( paramVal != NULL)
 8000f98:	e0a9      	b.n	80010ee <nmea_parse+0x16e>
	{
		switch(i)
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	2b09      	cmp	r3, #9
 8000f9e:	f200 809d 	bhi.w	80010dc <nmea_parse+0x15c>
 8000fa2:	a201      	add	r2, pc, #4	; (adr r2, 8000fa8 <nmea_parse+0x28>)
 8000fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa8:	08000fd1 	.word	0x08000fd1
 8000fac:	08000fe5 	.word	0x08000fe5
 8000fb0:	08000ffb 	.word	0x08000ffb
 8000fb4:	0800102b 	.word	0x0800102b
 8000fb8:	0800103f 	.word	0x0800103f
 8000fbc:	08001053 	.word	0x08001053
 8000fc0:	08001067 	.word	0x08001067
 8000fc4:	0800107b 	.word	0x0800107b
 8000fc8:	080010dd 	.word	0x080010dd
 8000fcc:	080010c9 	.word	0x080010c9
		{
			case MSGHEAD:
				//gps_data->headType = malloc(10);
				strcpy(gps_data->headType, paramVal);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	69f9      	ldr	r1, [r7, #28]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f003 f8ca 	bl	8004170 <strcpy>
				i++;
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	61bb      	str	r3, [r7, #24]
				break;
 8000fe2:	e07f      	b.n	80010e4 <nmea_parse+0x164>

			case UTC_TIME:
				//gps_data->utcTime = malloc(12);
				sprintf(gps_data->utcTime, "%.6s", paramVal);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	69fa      	ldr	r2, [r7, #28]
 8000fea:	4948      	ldr	r1, [pc, #288]	; (800110c <nmea_parse+0x18c>)
 8000fec:	4618      	mov	r0, r3
 8000fee:	f003 f89f 	bl	8004130 <siprintf>
				//strcpy(gps_data->utcTime, paramVal);
				i++;
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	61bb      	str	r3, [r7, #24]
				break;
 8000ff8:	e074      	b.n	80010e4 <nmea_parse+0x164>

			case VALIDSTATUS:
				//gps_data->validStatus = malloc(10);
				if(strcmp(paramVal, 'A') != 0)
 8000ffa:	2141      	movs	r1, #65	; 0x41
 8000ffc:	69f8      	ldr	r0, [r7, #28]
 8000ffe:	f7ff f8a7 	bl	8000150 <strcmp>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d006      	beq.n	8001016 <nmea_parse+0x96>
					sprintf(gps_data->validStatus, "LOCKED");
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	4940      	ldr	r1, [pc, #256]	; (8001110 <nmea_parse+0x190>)
 800100e:	4618      	mov	r0, r3
 8001010:	f003 f88e 	bl	8004130 <siprintf>
 8001014:	e005      	b.n	8001022 <nmea_parse+0xa2>
				else
					sprintf(gps_data->validStatus, "NO LOCK");
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	493e      	ldr	r1, [pc, #248]	; (8001114 <nmea_parse+0x194>)
 800101c:	4618      	mov	r0, r3
 800101e:	f003 f887 	bl	8004130 <siprintf>
				//strcpy(gps_data->validStatus, paramVal);
				i++;
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	3301      	adds	r3, #1
 8001026:	61bb      	str	r3, [r7, #24]
				break;
 8001028:	e05c      	b.n	80010e4 <nmea_parse+0x164>

			case LAT:
				//gps_data->lat = malloc(10);
				strcpy(gps_data->lat, paramVal);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	69f9      	ldr	r1, [r7, #28]
 8001030:	4618      	mov	r0, r3
 8001032:	f003 f89d 	bl	8004170 <strcpy>
				i++;
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	3301      	adds	r3, #1
 800103a:	61bb      	str	r3, [r7, #24]
				break;
 800103c:	e052      	b.n	80010e4 <nmea_parse+0x164>

			case LATDIR:
				//gps_data->latDir = malloc(2);
				strcpy(gps_data->latDir, paramVal);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	69f9      	ldr	r1, [r7, #28]
 8001044:	4618      	mov	r0, r3
 8001046:	f003 f893 	bl	8004170 <strcpy>
				i++;
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	3301      	adds	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
				break;
 8001050:	e048      	b.n	80010e4 <nmea_parse+0x164>

			case LONG:
				//gps_data->lon = malloc(12);
				strcpy(gps_data->lon, paramVal);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	69f9      	ldr	r1, [r7, #28]
 8001058:	4618      	mov	r0, r3
 800105a:	f003 f889 	bl	8004170 <strcpy>
				i++;
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	3301      	adds	r3, #1
 8001062:	61bb      	str	r3, [r7, #24]
				break;
 8001064:	e03e      	b.n	80010e4 <nmea_parse+0x164>

			case LONGDIR:
				//gps_data->lonDir = malloc(2);
				strcpy(gps_data->lonDir, paramVal);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	69f9      	ldr	r1, [r7, #28]
 800106c:	4618      	mov	r0, r3
 800106e:	f003 f87f 	bl	8004170 <strcpy>
				i++;
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	3301      	adds	r3, #1
 8001076:	61bb      	str	r3, [r7, #24]
				break;
 8001078:	e034      	b.n	80010e4 <nmea_parse+0x164>

			case SPEED:
				//gps_data->speed = malloc(10);
				speedkm = strtod(paramVal, &tmp);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4619      	mov	r1, r3
 8001080:	69f8      	ldr	r0, [r7, #28]
 8001082:	f003 fe89 	bl	8004d98 <strtod>
 8001086:	e9c7 0104 	strd	r0, r1, [r7, #16]
				speedkm *= 1.852;
 800108a:	a31d      	add	r3, pc, #116	; (adr r3, 8001100 <nmea_parse+0x180>)
 800108c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001090:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001094:	f7ff fa2a 	bl	80004ec <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	e9c7 2304 	strd	r2, r3, [r7, #16]
				sprintf(paramVal, "%03d", (int)speedkm);
 80010a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010a4:	f7ff fcbc 	bl	8000a20 <__aeabi_d2iz>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	491a      	ldr	r1, [pc, #104]	; (8001118 <nmea_parse+0x198>)
 80010ae:	69f8      	ldr	r0, [r7, #28]
 80010b0:	f003 f83e 	bl	8004130 <siprintf>
				strcpy(gps_data->speed, paramVal);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69db      	ldr	r3, [r3, #28]
 80010b8:	69f9      	ldr	r1, [r7, #28]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f003 f858 	bl	8004170 <strcpy>
				i++;
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	3301      	adds	r3, #1
 80010c4:	61bb      	str	r3, [r7, #24]
				break;
 80010c6:	e00d      	b.n	80010e4 <nmea_parse+0x164>

			case DATE:
				//gps_data->utcDate = malloc(8);
				strcpy(gps_data->utcDate, paramVal);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010cc:	69f9      	ldr	r1, [r7, #28]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f003 f84e 	bl	8004170 <strcpy>
				i++;
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	3301      	adds	r3, #1
 80010d8:	61bb      	str	r3, [r7, #24]
				break;
 80010da:	e003      	b.n	80010e4 <nmea_parse+0x164>

			default:
				i++;
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	3301      	adds	r3, #1
 80010e0:	61bb      	str	r3, [r7, #24]
				break;
 80010e2:	bf00      	nop

		}
		paramVal = strtok(NULL, ",");
 80010e4:	4908      	ldr	r1, [pc, #32]	; (8001108 <nmea_parse+0x188>)
 80010e6:	2000      	movs	r0, #0
 80010e8:	f003 fe62 	bl	8004db0 <strtok>
 80010ec:	61f8      	str	r0, [r7, #28]
	while( paramVal != NULL)
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f47f af52 	bne.w	8000f9a <nmea_parse+0x1a>
	}
}
 80010f6:	bf00      	nop
 80010f8:	bf00      	nop
 80010fa:	3720      	adds	r7, #32
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	c083126f 	.word	0xc083126f
 8001104:	3ffda1ca 	.word	0x3ffda1ca
 8001108:	08007108 	.word	0x08007108
 800110c:	0800710c 	.word	0x0800710c
 8001110:	08007114 	.word	0x08007114
 8001114:	0800711c 	.word	0x0800711c
 8001118:	08007124 	.word	0x08007124

0800111c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001122:	f000 fa1f 	bl	8001564 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001126:	f644 6320 	movw	r3, #20000	; 0x4e20
 800112a:	2201      	movs	r2, #1
 800112c:	2178      	movs	r1, #120	; 0x78
 800112e:	485b      	ldr	r0, [pc, #364]	; (800129c <SSD1306_Init+0x180>)
 8001130:	f001 fb22 	bl	8002778 <HAL_I2C_IsDeviceReady>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800113a:	2300      	movs	r3, #0
 800113c:	e0a9      	b.n	8001292 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800113e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001142:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001144:	e002      	b.n	800114c <SSD1306_Init+0x30>
		p--;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3b01      	subs	r3, #1
 800114a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f9      	bne.n	8001146 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001152:	22ae      	movs	r2, #174	; 0xae
 8001154:	2100      	movs	r1, #0
 8001156:	2078      	movs	r0, #120	; 0x78
 8001158:	f000 fa7e 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800115c:	2220      	movs	r2, #32
 800115e:	2100      	movs	r1, #0
 8001160:	2078      	movs	r0, #120	; 0x78
 8001162:	f000 fa79 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001166:	2210      	movs	r2, #16
 8001168:	2100      	movs	r1, #0
 800116a:	2078      	movs	r0, #120	; 0x78
 800116c:	f000 fa74 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001170:	22b0      	movs	r2, #176	; 0xb0
 8001172:	2100      	movs	r1, #0
 8001174:	2078      	movs	r0, #120	; 0x78
 8001176:	f000 fa6f 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800117a:	22c8      	movs	r2, #200	; 0xc8
 800117c:	2100      	movs	r1, #0
 800117e:	2078      	movs	r0, #120	; 0x78
 8001180:	f000 fa6a 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001184:	2200      	movs	r2, #0
 8001186:	2100      	movs	r1, #0
 8001188:	2078      	movs	r0, #120	; 0x78
 800118a:	f000 fa65 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800118e:	2210      	movs	r2, #16
 8001190:	2100      	movs	r1, #0
 8001192:	2078      	movs	r0, #120	; 0x78
 8001194:	f000 fa60 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001198:	2240      	movs	r2, #64	; 0x40
 800119a:	2100      	movs	r1, #0
 800119c:	2078      	movs	r0, #120	; 0x78
 800119e:	f000 fa5b 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80011a2:	2281      	movs	r2, #129	; 0x81
 80011a4:	2100      	movs	r1, #0
 80011a6:	2078      	movs	r0, #120	; 0x78
 80011a8:	f000 fa56 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80011ac:	22ff      	movs	r2, #255	; 0xff
 80011ae:	2100      	movs	r1, #0
 80011b0:	2078      	movs	r0, #120	; 0x78
 80011b2:	f000 fa51 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80011b6:	22a1      	movs	r2, #161	; 0xa1
 80011b8:	2100      	movs	r1, #0
 80011ba:	2078      	movs	r0, #120	; 0x78
 80011bc:	f000 fa4c 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80011c0:	22a6      	movs	r2, #166	; 0xa6
 80011c2:	2100      	movs	r1, #0
 80011c4:	2078      	movs	r0, #120	; 0x78
 80011c6:	f000 fa47 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80011ca:	22a8      	movs	r2, #168	; 0xa8
 80011cc:	2100      	movs	r1, #0
 80011ce:	2078      	movs	r0, #120	; 0x78
 80011d0:	f000 fa42 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80011d4:	223f      	movs	r2, #63	; 0x3f
 80011d6:	2100      	movs	r1, #0
 80011d8:	2078      	movs	r0, #120	; 0x78
 80011da:	f000 fa3d 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80011de:	22a4      	movs	r2, #164	; 0xa4
 80011e0:	2100      	movs	r1, #0
 80011e2:	2078      	movs	r0, #120	; 0x78
 80011e4:	f000 fa38 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80011e8:	22d3      	movs	r2, #211	; 0xd3
 80011ea:	2100      	movs	r1, #0
 80011ec:	2078      	movs	r0, #120	; 0x78
 80011ee:	f000 fa33 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80011f2:	2200      	movs	r2, #0
 80011f4:	2100      	movs	r1, #0
 80011f6:	2078      	movs	r0, #120	; 0x78
 80011f8:	f000 fa2e 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80011fc:	22d5      	movs	r2, #213	; 0xd5
 80011fe:	2100      	movs	r1, #0
 8001200:	2078      	movs	r0, #120	; 0x78
 8001202:	f000 fa29 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001206:	22f0      	movs	r2, #240	; 0xf0
 8001208:	2100      	movs	r1, #0
 800120a:	2078      	movs	r0, #120	; 0x78
 800120c:	f000 fa24 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001210:	22d9      	movs	r2, #217	; 0xd9
 8001212:	2100      	movs	r1, #0
 8001214:	2078      	movs	r0, #120	; 0x78
 8001216:	f000 fa1f 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800121a:	2222      	movs	r2, #34	; 0x22
 800121c:	2100      	movs	r1, #0
 800121e:	2078      	movs	r0, #120	; 0x78
 8001220:	f000 fa1a 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001224:	22da      	movs	r2, #218	; 0xda
 8001226:	2100      	movs	r1, #0
 8001228:	2078      	movs	r0, #120	; 0x78
 800122a:	f000 fa15 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800122e:	2212      	movs	r2, #18
 8001230:	2100      	movs	r1, #0
 8001232:	2078      	movs	r0, #120	; 0x78
 8001234:	f000 fa10 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001238:	22db      	movs	r2, #219	; 0xdb
 800123a:	2100      	movs	r1, #0
 800123c:	2078      	movs	r0, #120	; 0x78
 800123e:	f000 fa0b 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001242:	2220      	movs	r2, #32
 8001244:	2100      	movs	r1, #0
 8001246:	2078      	movs	r0, #120	; 0x78
 8001248:	f000 fa06 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800124c:	228d      	movs	r2, #141	; 0x8d
 800124e:	2100      	movs	r1, #0
 8001250:	2078      	movs	r0, #120	; 0x78
 8001252:	f000 fa01 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001256:	2214      	movs	r2, #20
 8001258:	2100      	movs	r1, #0
 800125a:	2078      	movs	r0, #120	; 0x78
 800125c:	f000 f9fc 	bl	8001658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001260:	22af      	movs	r2, #175	; 0xaf
 8001262:	2100      	movs	r1, #0
 8001264:	2078      	movs	r0, #120	; 0x78
 8001266:	f000 f9f7 	bl	8001658 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800126a:	222e      	movs	r2, #46	; 0x2e
 800126c:	2100      	movs	r1, #0
 800126e:	2078      	movs	r0, #120	; 0x78
 8001270:	f000 f9f2 	bl	8001658 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001274:	2000      	movs	r0, #0
 8001276:	f000 f843 	bl	8001300 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 800127a:	f000 f813 	bl	80012a4 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800127e:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <SSD1306_Init+0x184>)
 8001280:	2200      	movs	r2, #0
 8001282:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <SSD1306_Init+0x184>)
 8001286:	2200      	movs	r2, #0
 8001288:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800128a:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <SSD1306_Init+0x184>)
 800128c:	2201      	movs	r2, #1
 800128e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001290:	2301      	movs	r3, #1
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000210 	.word	0x20000210
 80012a0:	20000834 	.word	0x20000834

080012a4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e01d      	b.n	80012ec <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	3b50      	subs	r3, #80	; 0x50
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	461a      	mov	r2, r3
 80012b8:	2100      	movs	r1, #0
 80012ba:	2078      	movs	r0, #120	; 0x78
 80012bc:	f000 f9cc 	bl	8001658 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	2078      	movs	r0, #120	; 0x78
 80012c6:	f000 f9c7 	bl	8001658 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80012ca:	2210      	movs	r2, #16
 80012cc:	2100      	movs	r1, #0
 80012ce:	2078      	movs	r0, #120	; 0x78
 80012d0:	f000 f9c2 	bl	8001658 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	01db      	lsls	r3, r3, #7
 80012d8:	4a08      	ldr	r2, [pc, #32]	; (80012fc <SSD1306_UpdateScreen+0x58>)
 80012da:	441a      	add	r2, r3
 80012dc:	2380      	movs	r3, #128	; 0x80
 80012de:	2140      	movs	r1, #64	; 0x40
 80012e0:	2078      	movs	r0, #120	; 0x78
 80012e2:	f000 f953 	bl	800158c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	3301      	adds	r3, #1
 80012ea:	71fb      	strb	r3, [r7, #7]
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b07      	cmp	r3, #7
 80012f0:	d9de      	bls.n	80012b0 <SSD1306_UpdateScreen+0xc>
	}
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000434 	.word	0x20000434

08001300 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <SSD1306_Fill+0x14>
 8001310:	2300      	movs	r3, #0
 8001312:	e000      	b.n	8001316 <SSD1306_Fill+0x16>
 8001314:	23ff      	movs	r3, #255	; 0xff
 8001316:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800131a:	4619      	mov	r1, r3
 800131c:	4803      	ldr	r0, [pc, #12]	; (800132c <SSD1306_Fill+0x2c>)
 800131e:	f002 fe13 	bl	8003f48 <memset>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000434 	.word	0x20000434

08001330 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
 800133a:	460b      	mov	r3, r1
 800133c:	80bb      	strh	r3, [r7, #4]
 800133e:	4613      	mov	r3, r2
 8001340:	70fb      	strb	r3, [r7, #3]
	if (
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	2b7f      	cmp	r3, #127	; 0x7f
 8001346:	d848      	bhi.n	80013da <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001348:	88bb      	ldrh	r3, [r7, #4]
 800134a:	2b3f      	cmp	r3, #63	; 0x3f
 800134c:	d845      	bhi.n	80013da <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800134e:	4b25      	ldr	r3, [pc, #148]	; (80013e4 <SSD1306_DrawPixel+0xb4>)
 8001350:	791b      	ldrb	r3, [r3, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d006      	beq.n	8001364 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	2b00      	cmp	r3, #0
 800135a:	bf0c      	ite	eq
 800135c:	2301      	moveq	r3, #1
 800135e:	2300      	movne	r3, #0
 8001360:	b2db      	uxtb	r3, r3
 8001362:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d11a      	bne.n	80013a0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800136a:	88fa      	ldrh	r2, [r7, #6]
 800136c:	88bb      	ldrh	r3, [r7, #4]
 800136e:	08db      	lsrs	r3, r3, #3
 8001370:	b298      	uxth	r0, r3
 8001372:	4603      	mov	r3, r0
 8001374:	01db      	lsls	r3, r3, #7
 8001376:	4413      	add	r3, r2
 8001378:	4a1b      	ldr	r2, [pc, #108]	; (80013e8 <SSD1306_DrawPixel+0xb8>)
 800137a:	5cd3      	ldrb	r3, [r2, r3]
 800137c:	b25a      	sxtb	r2, r3
 800137e:	88bb      	ldrh	r3, [r7, #4]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	2101      	movs	r1, #1
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	b25b      	sxtb	r3, r3
 800138c:	4313      	orrs	r3, r2
 800138e:	b259      	sxtb	r1, r3
 8001390:	88fa      	ldrh	r2, [r7, #6]
 8001392:	4603      	mov	r3, r0
 8001394:	01db      	lsls	r3, r3, #7
 8001396:	4413      	add	r3, r2
 8001398:	b2c9      	uxtb	r1, r1
 800139a:	4a13      	ldr	r2, [pc, #76]	; (80013e8 <SSD1306_DrawPixel+0xb8>)
 800139c:	54d1      	strb	r1, [r2, r3]
 800139e:	e01d      	b.n	80013dc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80013a0:	88fa      	ldrh	r2, [r7, #6]
 80013a2:	88bb      	ldrh	r3, [r7, #4]
 80013a4:	08db      	lsrs	r3, r3, #3
 80013a6:	b298      	uxth	r0, r3
 80013a8:	4603      	mov	r3, r0
 80013aa:	01db      	lsls	r3, r3, #7
 80013ac:	4413      	add	r3, r2
 80013ae:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <SSD1306_DrawPixel+0xb8>)
 80013b0:	5cd3      	ldrb	r3, [r2, r3]
 80013b2:	b25a      	sxtb	r2, r3
 80013b4:	88bb      	ldrh	r3, [r7, #4]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	2101      	movs	r1, #1
 80013bc:	fa01 f303 	lsl.w	r3, r1, r3
 80013c0:	b25b      	sxtb	r3, r3
 80013c2:	43db      	mvns	r3, r3
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	4013      	ands	r3, r2
 80013c8:	b259      	sxtb	r1, r3
 80013ca:	88fa      	ldrh	r2, [r7, #6]
 80013cc:	4603      	mov	r3, r0
 80013ce:	01db      	lsls	r3, r3, #7
 80013d0:	4413      	add	r3, r2
 80013d2:	b2c9      	uxtb	r1, r1
 80013d4:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <SSD1306_DrawPixel+0xb8>)
 80013d6:	54d1      	strb	r1, [r2, r3]
 80013d8:	e000      	b.n	80013dc <SSD1306_DrawPixel+0xac>
		return;
 80013da:	bf00      	nop
	}
}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	20000834 	.word	0x20000834
 80013e8:	20000434 	.word	0x20000434

080013ec <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	460a      	mov	r2, r1
 80013f6:	80fb      	strh	r3, [r7, #6]
 80013f8:	4613      	mov	r3, r2
 80013fa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80013fc:	4a05      	ldr	r2, [pc, #20]	; (8001414 <SSD1306_GotoXY+0x28>)
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001402:	4a04      	ldr	r2, [pc, #16]	; (8001414 <SSD1306_GotoXY+0x28>)
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	8053      	strh	r3, [r2, #2]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000834 	.word	0x20000834

08001418 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
 8001424:	4613      	mov	r3, r2
 8001426:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <SSD1306_Putc+0xfc>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	4413      	add	r3, r2
	if (
 8001434:	2b7f      	cmp	r3, #127	; 0x7f
 8001436:	dc07      	bgt.n	8001448 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001438:	4b36      	ldr	r3, [pc, #216]	; (8001514 <SSD1306_Putc+0xfc>)
 800143a:	885b      	ldrh	r3, [r3, #2]
 800143c:	461a      	mov	r2, r3
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	785b      	ldrb	r3, [r3, #1]
 8001442:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001444:	2b3f      	cmp	r3, #63	; 0x3f
 8001446:	dd01      	ble.n	800144c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001448:	2300      	movs	r3, #0
 800144a:	e05e      	b.n	800150a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	e04b      	b.n	80014ea <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685a      	ldr	r2, [r3, #4]
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	3b20      	subs	r3, #32
 800145a:	6839      	ldr	r1, [r7, #0]
 800145c:	7849      	ldrb	r1, [r1, #1]
 800145e:	fb01 f303 	mul.w	r3, r1, r3
 8001462:	4619      	mov	r1, r3
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	440b      	add	r3, r1
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	e030      	b.n	80014d8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d010      	beq.n	80014a8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <SSD1306_Putc+0xfc>)
 8001488:	881a      	ldrh	r2, [r3, #0]
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	b29b      	uxth	r3, r3
 800148e:	4413      	add	r3, r2
 8001490:	b298      	uxth	r0, r3
 8001492:	4b20      	ldr	r3, [pc, #128]	; (8001514 <SSD1306_Putc+0xfc>)
 8001494:	885a      	ldrh	r2, [r3, #2]
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	b29b      	uxth	r3, r3
 800149a:	4413      	add	r3, r2
 800149c:	b29b      	uxth	r3, r3
 800149e:	79ba      	ldrb	r2, [r7, #6]
 80014a0:	4619      	mov	r1, r3
 80014a2:	f7ff ff45 	bl	8001330 <SSD1306_DrawPixel>
 80014a6:	e014      	b.n	80014d2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <SSD1306_Putc+0xfc>)
 80014aa:	881a      	ldrh	r2, [r3, #0]
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	4413      	add	r3, r2
 80014b2:	b298      	uxth	r0, r3
 80014b4:	4b17      	ldr	r3, [pc, #92]	; (8001514 <SSD1306_Putc+0xfc>)
 80014b6:	885a      	ldrh	r2, [r3, #2]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	4413      	add	r3, r2
 80014be:	b299      	uxth	r1, r3
 80014c0:	79bb      	ldrb	r3, [r7, #6]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	bf0c      	ite	eq
 80014c6:	2301      	moveq	r3, #1
 80014c8:	2300      	movne	r3, #0
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	f7ff ff2f 	bl	8001330 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	3301      	adds	r3, #1
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d3c8      	bcc.n	8001476 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3301      	adds	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	785b      	ldrb	r3, [r3, #1]
 80014ee:	461a      	mov	r2, r3
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d3ad      	bcc.n	8001452 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80014f6:	4b07      	ldr	r3, [pc, #28]	; (8001514 <SSD1306_Putc+0xfc>)
 80014f8:	881a      	ldrh	r2, [r3, #0]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	4413      	add	r3, r2
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <SSD1306_Putc+0xfc>)
 8001506:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001508:	79fb      	ldrb	r3, [r7, #7]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000834 	.word	0x20000834

08001518 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	4613      	mov	r3, r2
 8001524:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001526:	e012      	b.n	800154e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	79fa      	ldrb	r2, [r7, #7]
 800152e:	68b9      	ldr	r1, [r7, #8]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff71 	bl	8001418 <SSD1306_Putc>
 8001536:	4603      	mov	r3, r0
 8001538:	461a      	mov	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d002      	beq.n	8001548 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	e008      	b.n	800155a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	3301      	adds	r3, #1
 800154c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1e8      	bne.n	8001528 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	781b      	ldrb	r3, [r3, #0]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <ssd1306_I2C_Init+0x24>)
 800156c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800156e:	e002      	b.n	8001576 <ssd1306_I2C_Init+0x12>
		p--;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3b01      	subs	r3, #1
 8001574:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1f9      	bne.n	8001570 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	0003d090 	.word	0x0003d090

0800158c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b0c7      	sub	sp, #284	; 0x11c
 8001590:	af02      	add	r7, sp, #8
 8001592:	4604      	mov	r4, r0
 8001594:	4608      	mov	r0, r1
 8001596:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800159a:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 800159e:	600a      	str	r2, [r1, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80015a6:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80015aa:	4622      	mov	r2, r4
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80015b2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80015b6:	4602      	mov	r2, r0
 80015b8:	701a      	strb	r2, [r3, #0]
 80015ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80015be:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80015c2:	460a      	mov	r2, r1
 80015c4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80015c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80015ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80015ce:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80015d2:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80015d6:	7812      	ldrb	r2, [r2, #0]
 80015d8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80015da:	2300      	movs	r3, #0
 80015dc:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80015e0:	e015      	b.n	800160e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80015e2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80015e6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80015ea:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	441a      	add	r2, r3
 80015f2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80015f6:	3301      	adds	r3, #1
 80015f8:	7811      	ldrb	r1, [r2, #0]
 80015fa:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80015fe:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8001602:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001604:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001608:	3301      	adds	r3, #1
 800160a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800160e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001612:	b29b      	uxth	r3, r3
 8001614:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001618:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800161c:	8812      	ldrh	r2, [r2, #0]
 800161e:	429a      	cmp	r2, r3
 8001620:	d8df      	bhi.n	80015e2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001622:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001626:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	b299      	uxth	r1, r3
 800162e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001632:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	b29b      	uxth	r3, r3
 800163c:	f107 020c 	add.w	r2, r7, #12
 8001640:	200a      	movs	r0, #10
 8001642:	9000      	str	r0, [sp, #0]
 8001644:	4803      	ldr	r0, [pc, #12]	; (8001654 <ssd1306_I2C_WriteMulti+0xc8>)
 8001646:	f000 ff99 	bl	800257c <HAL_I2C_Master_Transmit>
}
 800164a:	bf00      	nop
 800164c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}
 8001654:	20000210 	.word	0x20000210

08001658 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af02      	add	r7, sp, #8
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
 8001662:	460b      	mov	r3, r1
 8001664:	71bb      	strb	r3, [r7, #6]
 8001666:	4613      	mov	r3, r2
 8001668:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800166e:	797b      	ldrb	r3, [r7, #5]
 8001670:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	b299      	uxth	r1, r3
 8001676:	f107 020c 	add.w	r2, r7, #12
 800167a:	230a      	movs	r3, #10
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2302      	movs	r3, #2
 8001680:	4803      	ldr	r0, [pc, #12]	; (8001690 <ssd1306_I2C_Write+0x38>)
 8001682:	f000 ff7b 	bl	800257c <HAL_I2C_Master_Transmit>
}
 8001686:	bf00      	nop
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000210 	.word	0x20000210

08001694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <HAL_MspInit+0x40>)
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	4a0d      	ldr	r2, [pc, #52]	; (80016d4 <HAL_MspInit+0x40>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6193      	str	r3, [r2, #24]
 80016a6:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <HAL_MspInit+0x40>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <HAL_MspInit+0x40>)
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	4a07      	ldr	r2, [pc, #28]	; (80016d4 <HAL_MspInit+0x40>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	61d3      	str	r3, [r2, #28]
 80016be:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <HAL_MspInit+0x40>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	40021000 	.word	0x40021000

080016d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0310 	add.w	r3, r7, #16
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a15      	ldr	r2, [pc, #84]	; (8001748 <HAL_I2C_MspInit+0x70>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d123      	bne.n	8001740 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <HAL_I2C_MspInit+0x74>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a13      	ldr	r2, [pc, #76]	; (800174c <HAL_I2C_MspInit+0x74>)
 80016fe:	f043 0308 	orr.w	r3, r3, #8
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <HAL_I2C_MspInit+0x74>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f003 0308 	and.w	r3, r3, #8
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001710:	23c0      	movs	r3, #192	; 0xc0
 8001712:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001714:	2312      	movs	r3, #18
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001718:	2303      	movs	r3, #3
 800171a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4619      	mov	r1, r3
 8001722:	480b      	ldr	r0, [pc, #44]	; (8001750 <HAL_I2C_MspInit+0x78>)
 8001724:	f000 fc4a 	bl	8001fbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <HAL_I2C_MspInit+0x74>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <HAL_I2C_MspInit+0x74>)
 800172e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001732:	61d3      	str	r3, [r2, #28]
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <HAL_I2C_MspInit+0x74>)
 8001736:	69db      	ldr	r3, [r3, #28]
 8001738:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001740:	bf00      	nop
 8001742:	3720      	adds	r7, #32
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40005400 	.word	0x40005400
 800174c:	40021000 	.word	0x40021000
 8001750:	40010c00 	.word	0x40010c00

08001754 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a20      	ldr	r2, [pc, #128]	; (80017f0 <HAL_UART_MspInit+0x9c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d139      	bne.n	80017e8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001774:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 800177a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178c:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 8001792:	f043 0304 	orr.w	r3, r3, #4
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <HAL_UART_MspInit+0xa0>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ae:	2303      	movs	r3, #3
 80017b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0310 	add.w	r3, r7, #16
 80017b6:	4619      	mov	r1, r3
 80017b8:	480f      	ldr	r0, [pc, #60]	; (80017f8 <HAL_UART_MspInit+0xa4>)
 80017ba:	f000 fbff 	bl	8001fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	4619      	mov	r1, r3
 80017d2:	4809      	ldr	r0, [pc, #36]	; (80017f8 <HAL_UART_MspInit+0xa4>)
 80017d4:	f000 fbf2 	bl	8001fbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	2025      	movs	r0, #37	; 0x25
 80017de:	f000 fb06 	bl	8001dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017e2:	2025      	movs	r0, #37	; 0x25
 80017e4:	f000 fb1f 	bl	8001e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80017e8:	bf00      	nop
 80017ea:	3720      	adds	r7, #32
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40013800 	.word	0x40013800
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010800 	.word	0x40010800

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <NMI_Handler+0x4>

08001802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <MemManage_Handler+0x4>

0800180e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001812:	e7fe      	b.n	8001812 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	e7fe      	b.n	8001818 <UsageFault_Handler+0x4>

0800181a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr

08001832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr

0800183e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001842:	f000 f9e1 	bl	8001c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001850:	484f      	ldr	r0, [pc, #316]	; (8001990 <USART1_IRQHandler+0x144>)
 8001852:	f001 ff5f 	bl	8003714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if((seqCheck == 0) && (rxData == '$'))
 8001856:	4b4f      	ldr	r3, [pc, #316]	; (8001994 <USART1_IRQHandler+0x148>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d111      	bne.n	8001882 <USART1_IRQHandler+0x36>
 800185e:	4b4e      	ldr	r3, [pc, #312]	; (8001998 <USART1_IRQHandler+0x14c>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b24      	cmp	r3, #36	; 0x24
 8001864:	d10d      	bne.n	8001882 <USART1_IRQHandler+0x36>
  {
	  gpsBuff[seqCheck] = rxData;
 8001866:	4b4b      	ldr	r3, [pc, #300]	; (8001994 <USART1_IRQHandler+0x148>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	461a      	mov	r2, r3
 800186c:	4b4a      	ldr	r3, [pc, #296]	; (8001998 <USART1_IRQHandler+0x14c>)
 800186e:	7819      	ldrb	r1, [r3, #0]
 8001870:	4b4a      	ldr	r3, [pc, #296]	; (800199c <USART1_IRQHandler+0x150>)
 8001872:	5499      	strb	r1, [r3, r2]
	  seqCheck = 1;
 8001874:	4b47      	ldr	r3, [pc, #284]	; (8001994 <USART1_IRQHandler+0x148>)
 8001876:	2201      	movs	r2, #1
 8001878:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 800187a:	4b49      	ldr	r3, [pc, #292]	; (80019a0 <USART1_IRQHandler+0x154>)
 800187c:	2201      	movs	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
 8001880:	e083      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
   else if((seqCheck == 1) && (rxData == 'G'))
 8001882:	4b44      	ldr	r3, [pc, #272]	; (8001994 <USART1_IRQHandler+0x148>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d111      	bne.n	80018ae <USART1_IRQHandler+0x62>
 800188a:	4b43      	ldr	r3, [pc, #268]	; (8001998 <USART1_IRQHandler+0x14c>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b47      	cmp	r3, #71	; 0x47
 8001890:	d10d      	bne.n	80018ae <USART1_IRQHandler+0x62>
  {
	  gpsBuff[seqCheck] = rxData;
 8001892:	4b40      	ldr	r3, [pc, #256]	; (8001994 <USART1_IRQHandler+0x148>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	4b3f      	ldr	r3, [pc, #252]	; (8001998 <USART1_IRQHandler+0x14c>)
 800189a:	7819      	ldrb	r1, [r3, #0]
 800189c:	4b3f      	ldr	r3, [pc, #252]	; (800199c <USART1_IRQHandler+0x150>)
 800189e:	5499      	strb	r1, [r3, r2]
	  seqCheck = 2;
 80018a0:	4b3c      	ldr	r3, [pc, #240]	; (8001994 <USART1_IRQHandler+0x148>)
 80018a2:	2202      	movs	r2, #2
 80018a4:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 80018a6:	4b3e      	ldr	r3, [pc, #248]	; (80019a0 <USART1_IRQHandler+0x154>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e06d      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
  else if((seqCheck == 2) && (rxData == 'P'))
 80018ae:	4b39      	ldr	r3, [pc, #228]	; (8001994 <USART1_IRQHandler+0x148>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d111      	bne.n	80018da <USART1_IRQHandler+0x8e>
 80018b6:	4b38      	ldr	r3, [pc, #224]	; (8001998 <USART1_IRQHandler+0x14c>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b50      	cmp	r3, #80	; 0x50
 80018bc:	d10d      	bne.n	80018da <USART1_IRQHandler+0x8e>
  {
	  gpsBuff[seqCheck] = rxData;
 80018be:	4b35      	ldr	r3, [pc, #212]	; (8001994 <USART1_IRQHandler+0x148>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b34      	ldr	r3, [pc, #208]	; (8001998 <USART1_IRQHandler+0x14c>)
 80018c6:	7819      	ldrb	r1, [r3, #0]
 80018c8:	4b34      	ldr	r3, [pc, #208]	; (800199c <USART1_IRQHandler+0x150>)
 80018ca:	5499      	strb	r1, [r3, r2]
	  seqCheck = 3;
 80018cc:	4b31      	ldr	r3, [pc, #196]	; (8001994 <USART1_IRQHandler+0x148>)
 80018ce:	2203      	movs	r2, #3
 80018d0:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 80018d2:	4b33      	ldr	r3, [pc, #204]	; (80019a0 <USART1_IRQHandler+0x154>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	701a      	strb	r2, [r3, #0]
 80018d8:	e057      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
  else if((seqCheck == 3) && (rxData == 'R'))
 80018da:	4b2e      	ldr	r3, [pc, #184]	; (8001994 <USART1_IRQHandler+0x148>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d111      	bne.n	8001906 <USART1_IRQHandler+0xba>
 80018e2:	4b2d      	ldr	r3, [pc, #180]	; (8001998 <USART1_IRQHandler+0x14c>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b52      	cmp	r3, #82	; 0x52
 80018e8:	d10d      	bne.n	8001906 <USART1_IRQHandler+0xba>
  {
	  gpsBuff[seqCheck] = rxData;
 80018ea:	4b2a      	ldr	r3, [pc, #168]	; (8001994 <USART1_IRQHandler+0x148>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	461a      	mov	r2, r3
 80018f0:	4b29      	ldr	r3, [pc, #164]	; (8001998 <USART1_IRQHandler+0x14c>)
 80018f2:	7819      	ldrb	r1, [r3, #0]
 80018f4:	4b29      	ldr	r3, [pc, #164]	; (800199c <USART1_IRQHandler+0x150>)
 80018f6:	5499      	strb	r1, [r3, r2]
	  seqCheck = 4;
 80018f8:	4b26      	ldr	r3, [pc, #152]	; (8001994 <USART1_IRQHandler+0x148>)
 80018fa:	2204      	movs	r2, #4
 80018fc:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 80018fe:	4b28      	ldr	r3, [pc, #160]	; (80019a0 <USART1_IRQHandler+0x154>)
 8001900:	2201      	movs	r2, #1
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e041      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
  else if((seqCheck == 4) && (rxData == 'M'))
 8001906:	4b23      	ldr	r3, [pc, #140]	; (8001994 <USART1_IRQHandler+0x148>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b04      	cmp	r3, #4
 800190c:	d111      	bne.n	8001932 <USART1_IRQHandler+0xe6>
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <USART1_IRQHandler+0x14c>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b4d      	cmp	r3, #77	; 0x4d
 8001914:	d10d      	bne.n	8001932 <USART1_IRQHandler+0xe6>
  {
	  gpsBuff[seqCheck] = rxData;
 8001916:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <USART1_IRQHandler+0x148>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	461a      	mov	r2, r3
 800191c:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <USART1_IRQHandler+0x14c>)
 800191e:	7819      	ldrb	r1, [r3, #0]
 8001920:	4b1e      	ldr	r3, [pc, #120]	; (800199c <USART1_IRQHandler+0x150>)
 8001922:	5499      	strb	r1, [r3, r2]
	  seqCheck = 5;
 8001924:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <USART1_IRQHandler+0x148>)
 8001926:	2205      	movs	r2, #5
 8001928:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 800192a:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <USART1_IRQHandler+0x154>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	e02b      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
  else if((seqCheck == 5) && (rxData == 'C'))
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <USART1_IRQHandler+0x148>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b05      	cmp	r3, #5
 8001938:	d111      	bne.n	800195e <USART1_IRQHandler+0x112>
 800193a:	4b17      	ldr	r3, [pc, #92]	; (8001998 <USART1_IRQHandler+0x14c>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b43      	cmp	r3, #67	; 0x43
 8001940:	d10d      	bne.n	800195e <USART1_IRQHandler+0x112>
  {
	  gpsBuff[seqCheck] = rxData;
 8001942:	4b14      	ldr	r3, [pc, #80]	; (8001994 <USART1_IRQHandler+0x148>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	4b13      	ldr	r3, [pc, #76]	; (8001998 <USART1_IRQHandler+0x14c>)
 800194a:	7819      	ldrb	r1, [r3, #0]
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <USART1_IRQHandler+0x150>)
 800194e:	5499      	strb	r1, [r3, r2]
	  seqCheck = 6;
 8001950:	4b10      	ldr	r3, [pc, #64]	; (8001994 <USART1_IRQHandler+0x148>)
 8001952:	2206      	movs	r2, #6
 8001954:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <USART1_IRQHandler+0x154>)
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
 800195c:	e015      	b.n	800198a <USART1_IRQHandler+0x13e>
  }
  else if(seqCheck != 6)
 800195e:	4b0d      	ldr	r3, [pc, #52]	; (8001994 <USART1_IRQHandler+0x148>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b06      	cmp	r3, #6
 8001964:	d006      	beq.n	8001974 <USART1_IRQHandler+0x128>
  {
	  seqCheck = 0;
 8001966:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <USART1_IRQHandler+0x148>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
	  rxIntCheck = 1;
 800196c:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <USART1_IRQHandler+0x154>)
 800196e:	2201      	movs	r2, #1
 8001970:	701a      	strb	r2, [r3, #0]
  //{
	  //rxIntCheck = 1;
  //}

  /* USER CODE END USART1_IRQn 1 */
}
 8001972:	e00a      	b.n	800198a <USART1_IRQHandler+0x13e>
  else if(seqCheck == 6)
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <USART1_IRQHandler+0x148>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b06      	cmp	r3, #6
 800197a:	d106      	bne.n	800198a <USART1_IRQHandler+0x13e>
	  --rxIntCheck;
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <USART1_IRQHandler+0x154>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	3b01      	subs	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <USART1_IRQHandler+0x154>)
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	e7ff      	b.n	800198a <USART1_IRQHandler+0x13e>
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000264 	.word	0x20000264
 8001994:	20000431 	.word	0x20000431
 8001998:	20000433 	.word	0x20000433
 800199c:	200002a8 	.word	0x200002a8
 80019a0:	20000010 	.word	0x20000010

080019a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return 1;
 80019a8:	2301      	movs	r3, #1
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr

080019b2 <_kill>:

int _kill(int pid, int sig)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019bc:	f002 fa92 	bl	8003ee4 <__errno>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2216      	movs	r2, #22
 80019c4:	601a      	str	r2, [r3, #0]
  return -1;
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <_exit>:

void _exit (int status)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019da:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ffe7 	bl	80019b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019e4:	e7fe      	b.n	80019e4 <_exit+0x12>

080019e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e00a      	b.n	8001a0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f8:	f3af 8000 	nop.w
 80019fc:	4601      	mov	r1, r0
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	60ba      	str	r2, [r7, #8]
 8001a04:	b2ca      	uxtb	r2, r1
 8001a06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbf0      	blt.n	80019f8 <_read+0x12>
  }

  return len;
 8001a16:	687b      	ldr	r3, [r7, #4]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e009      	b.n	8001a46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	dbf1      	blt.n	8001a32 <_write+0x12>
  }
  return len;
 8001a4e:	687b      	ldr	r3, [r7, #4]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_close>:

int _close(int file)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a7e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <_isatty>:

int _isatty(int file)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a94:	2301      	movs	r3, #1
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac0:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <_sbrk+0x5c>)
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <_sbrk+0x60>)
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <_sbrk+0x64>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d102      	bne.n	8001ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <_sbrk+0x64>)
 8001ad6:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <_sbrk+0x68>)
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ada:	4b10      	ldr	r3, [pc, #64]	; (8001b1c <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d207      	bcs.n	8001af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae8:	f002 f9fc 	bl	8003ee4 <__errno>
 8001aec:	4603      	mov	r3, r0
 8001aee:	220c      	movs	r2, #12
 8001af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001af6:	e009      	b.n	8001b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <_sbrk+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afe:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <_sbrk+0x64>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <_sbrk+0x64>)
 8001b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20005000 	.word	0x20005000
 8001b18:	00000400 	.word	0x00000400
 8001b1c:	2000083c 	.word	0x2000083c
 8001b20:	20000858 	.word	0x20000858

08001b24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b30:	480c      	ldr	r0, [pc, #48]	; (8001b64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b32:	490d      	ldr	r1, [pc, #52]	; (8001b68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b34:	4a0d      	ldr	r2, [pc, #52]	; (8001b6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b38:	e002      	b.n	8001b40 <LoopCopyDataInit>

08001b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b3e:	3304      	adds	r3, #4

08001b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b44:	d3f9      	bcc.n	8001b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b46:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b48:	4c0a      	ldr	r4, [pc, #40]	; (8001b74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b4c:	e001      	b.n	8001b52 <LoopFillZerobss>

08001b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b50:	3204      	adds	r2, #4

08001b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b54:	d3fb      	bcc.n	8001b4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b56:	f7ff ffe5 	bl	8001b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b5a:	f002 f9c9 	bl	8003ef0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b5e:	f7fe ffdf 	bl	8000b20 <main>
  bx lr
 8001b62:	4770      	bx	lr
  ldr r0, =_sdata
 8001b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b68:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001b6c:	08008ab0 	.word	0x08008ab0
  ldr r2, =_sbss
 8001b70:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001b74:	20000854 	.word	0x20000854

08001b78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b78:	e7fe      	b.n	8001b78 <ADC1_2_IRQHandler>
	...

08001b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <HAL_Init+0x28>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a07      	ldr	r2, [pc, #28]	; (8001ba4 <HAL_Init+0x28>)
 8001b86:	f043 0310 	orr.w	r3, r3, #16
 8001b8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b8c:	2003      	movs	r0, #3
 8001b8e:	f000 f923 	bl	8001dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b92:	200f      	movs	r0, #15
 8001b94:	f000 f808 	bl	8001ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b98:	f7ff fd7c 	bl	8001694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40022000 	.word	0x40022000

08001ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <HAL_InitTick+0x54>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <HAL_InitTick+0x58>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f93b 	bl	8001e42 <HAL_SYSTICK_Config>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00e      	b.n	8001bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d80a      	bhi.n	8001bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001be4:	f000 f903 	bl	8001dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be8:	4a06      	ldr	r2, [pc, #24]	; (8001c04 <HAL_InitTick+0x5c>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e000      	b.n	8001bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000014 	.word	0x20000014
 8001c00:	2000001c 	.word	0x2000001c
 8001c04:	20000018 	.word	0x20000018

08001c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_IncTick+0x1c>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <HAL_IncTick+0x20>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4413      	add	r3, r2
 8001c18:	4a03      	ldr	r2, [pc, #12]	; (8001c28 <HAL_IncTick+0x20>)
 8001c1a:	6013      	str	r3, [r2, #0]
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	2000001c 	.word	0x2000001c
 8001c28:	20000840 	.word	0x20000840

08001c2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c30:	4b02      	ldr	r3, [pc, #8]	; (8001c3c <HAL_GetTick+0x10>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	20000840 	.word	0x20000840

08001c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c72:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	60d3      	str	r3, [r2, #12]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	db0b      	blt.n	8001cce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	f003 021f 	and.w	r2, r3, #31
 8001cbc:	4906      	ldr	r1, [pc, #24]	; (8001cd8 <__NVIC_EnableIRQ+0x34>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	095b      	lsrs	r3, r3, #5
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	e000e100 	.word	0xe000e100

08001cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	6039      	str	r1, [r7, #0]
 8001ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	db0a      	blt.n	8001d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	490c      	ldr	r1, [pc, #48]	; (8001d28 <__NVIC_SetPriority+0x4c>)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	0112      	lsls	r2, r2, #4
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	440b      	add	r3, r1
 8001d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d04:	e00a      	b.n	8001d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4908      	ldr	r1, [pc, #32]	; (8001d2c <__NVIC_SetPriority+0x50>)
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	3b04      	subs	r3, #4
 8001d14:	0112      	lsls	r2, r2, #4
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	440b      	add	r3, r1
 8001d1a:	761a      	strb	r2, [r3, #24]
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	e000e100 	.word	0xe000e100
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	; 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f1c3 0307 	rsb	r3, r3, #7
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	bf28      	it	cs
 8001d4e:	2304      	movcs	r3, #4
 8001d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3304      	adds	r3, #4
 8001d56:	2b06      	cmp	r3, #6
 8001d58:	d902      	bls.n	8001d60 <NVIC_EncodePriority+0x30>
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3b03      	subs	r3, #3
 8001d5e:	e000      	b.n	8001d62 <NVIC_EncodePriority+0x32>
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	401a      	ands	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d82:	43d9      	mvns	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d88:	4313      	orrs	r3, r2
         );
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3724      	adds	r7, #36	; 0x24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001da4:	d301      	bcc.n	8001daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00f      	b.n	8001dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001daa:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <SysTick_Config+0x40>)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db2:	210f      	movs	r1, #15
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001db8:	f7ff ff90 	bl	8001cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <SysTick_Config+0x40>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc2:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <SysTick_Config+0x40>)
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	e000e010 	.word	0xe000e010

08001dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff2d 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b086      	sub	sp, #24
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
 8001dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e00:	f7ff ff42 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	6978      	ldr	r0, [r7, #20]
 8001e0c:	f7ff ff90 	bl	8001d30 <NVIC_EncodePriority>
 8001e10:	4602      	mov	r2, r0
 8001e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff5f 	bl	8001cdc <__NVIC_SetPriority>
}
 8001e1e:	bf00      	nop
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff35 	bl	8001ca4 <__NVIC_EnableIRQ>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ffa2 	bl	8001d94 <SysTick_Config>
 8001e50:	4603      	mov	r3, r0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b085      	sub	sp, #20
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d008      	beq.n	8001e82 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2204      	movs	r2, #4
 8001e74:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e020      	b.n	8001ec4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 020e 	bic.w	r2, r2, #14
 8001e90:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0201 	bic.w	r2, r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eaa:	2101      	movs	r1, #1
 8001eac:	fa01 f202 	lsl.w	r2, r1, r2
 8001eb0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
	...

08001ed0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d005      	beq.n	8001ef2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2204      	movs	r2, #4
 8001eea:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	e051      	b.n	8001f96 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 020e 	bic.w	r2, r2, #14
 8001f00:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 0201 	bic.w	r2, r2, #1
 8001f10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a22      	ldr	r2, [pc, #136]	; (8001fa0 <HAL_DMA_Abort_IT+0xd0>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d029      	beq.n	8001f70 <HAL_DMA_Abort_IT+0xa0>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a20      	ldr	r2, [pc, #128]	; (8001fa4 <HAL_DMA_Abort_IT+0xd4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d022      	beq.n	8001f6c <HAL_DMA_Abort_IT+0x9c>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a1f      	ldr	r2, [pc, #124]	; (8001fa8 <HAL_DMA_Abort_IT+0xd8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d01a      	beq.n	8001f66 <HAL_DMA_Abort_IT+0x96>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a1d      	ldr	r2, [pc, #116]	; (8001fac <HAL_DMA_Abort_IT+0xdc>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d012      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x90>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a1c      	ldr	r2, [pc, #112]	; (8001fb0 <HAL_DMA_Abort_IT+0xe0>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d00a      	beq.n	8001f5a <HAL_DMA_Abort_IT+0x8a>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a1a      	ldr	r2, [pc, #104]	; (8001fb4 <HAL_DMA_Abort_IT+0xe4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d102      	bne.n	8001f54 <HAL_DMA_Abort_IT+0x84>
 8001f4e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f52:	e00e      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f58:	e00b      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f5e:	e008      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f64:	e005      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f6a:	e002      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f6c:	2310      	movs	r3, #16
 8001f6e:	e000      	b.n	8001f72 <HAL_DMA_Abort_IT+0xa2>
 8001f70:	2301      	movs	r3, #1
 8001f72:	4a11      	ldr	r2, [pc, #68]	; (8001fb8 <HAL_DMA_Abort_IT+0xe8>)
 8001f74:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	4798      	blx	r3
    } 
  }
  return status;
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40020008 	.word	0x40020008
 8001fa4:	4002001c 	.word	0x4002001c
 8001fa8:	40020030 	.word	0x40020030
 8001fac:	40020044 	.word	0x40020044
 8001fb0:	40020058 	.word	0x40020058
 8001fb4:	4002006c 	.word	0x4002006c
 8001fb8:	40020000 	.word	0x40020000

08001fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b08b      	sub	sp, #44	; 0x2c
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fce:	e169      	b.n	80022a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	69fa      	ldr	r2, [r7, #28]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	f040 8158 	bne.w	800229e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4a9a      	ldr	r2, [pc, #616]	; (800225c <HAL_GPIO_Init+0x2a0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d05e      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8001ff8:	4a98      	ldr	r2, [pc, #608]	; (800225c <HAL_GPIO_Init+0x2a0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d875      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8001ffe:	4a98      	ldr	r2, [pc, #608]	; (8002260 <HAL_GPIO_Init+0x2a4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d058      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002004:	4a96      	ldr	r2, [pc, #600]	; (8002260 <HAL_GPIO_Init+0x2a4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d86f      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800200a:	4a96      	ldr	r2, [pc, #600]	; (8002264 <HAL_GPIO_Init+0x2a8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d052      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002010:	4a94      	ldr	r2, [pc, #592]	; (8002264 <HAL_GPIO_Init+0x2a8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d869      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002016:	4a94      	ldr	r2, [pc, #592]	; (8002268 <HAL_GPIO_Init+0x2ac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d04c      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 800201c:	4a92      	ldr	r2, [pc, #584]	; (8002268 <HAL_GPIO_Init+0x2ac>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d863      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002022:	4a92      	ldr	r2, [pc, #584]	; (800226c <HAL_GPIO_Init+0x2b0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d046      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002028:	4a90      	ldr	r2, [pc, #576]	; (800226c <HAL_GPIO_Init+0x2b0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d85d      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800202e:	2b12      	cmp	r3, #18
 8002030:	d82a      	bhi.n	8002088 <HAL_GPIO_Init+0xcc>
 8002032:	2b12      	cmp	r3, #18
 8002034:	d859      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002036:	a201      	add	r2, pc, #4	; (adr r2, 800203c <HAL_GPIO_Init+0x80>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	080020b7 	.word	0x080020b7
 8002040:	08002091 	.word	0x08002091
 8002044:	080020a3 	.word	0x080020a3
 8002048:	080020e5 	.word	0x080020e5
 800204c:	080020eb 	.word	0x080020eb
 8002050:	080020eb 	.word	0x080020eb
 8002054:	080020eb 	.word	0x080020eb
 8002058:	080020eb 	.word	0x080020eb
 800205c:	080020eb 	.word	0x080020eb
 8002060:	080020eb 	.word	0x080020eb
 8002064:	080020eb 	.word	0x080020eb
 8002068:	080020eb 	.word	0x080020eb
 800206c:	080020eb 	.word	0x080020eb
 8002070:	080020eb 	.word	0x080020eb
 8002074:	080020eb 	.word	0x080020eb
 8002078:	080020eb 	.word	0x080020eb
 800207c:	080020eb 	.word	0x080020eb
 8002080:	08002099 	.word	0x08002099
 8002084:	080020ad 	.word	0x080020ad
 8002088:	4a79      	ldr	r2, [pc, #484]	; (8002270 <HAL_GPIO_Init+0x2b4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800208e:	e02c      	b.n	80020ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	623b      	str	r3, [r7, #32]
          break;
 8002096:	e029      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	3304      	adds	r3, #4
 800209e:	623b      	str	r3, [r7, #32]
          break;
 80020a0:	e024      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	3308      	adds	r3, #8
 80020a8:	623b      	str	r3, [r7, #32]
          break;
 80020aa:	e01f      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	330c      	adds	r3, #12
 80020b2:	623b      	str	r3, [r7, #32]
          break;
 80020b4:	e01a      	b.n	80020ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020be:	2304      	movs	r3, #4
 80020c0:	623b      	str	r3, [r7, #32]
          break;
 80020c2:	e013      	b.n	80020ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020cc:	2308      	movs	r3, #8
 80020ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	611a      	str	r2, [r3, #16]
          break;
 80020d6:	e009      	b.n	80020ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d8:	2308      	movs	r3, #8
 80020da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69fa      	ldr	r2, [r7, #28]
 80020e0:	615a      	str	r2, [r3, #20]
          break;
 80020e2:	e003      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
          break;
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x130>
          break;
 80020ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2bff      	cmp	r3, #255	; 0xff
 80020f0:	d801      	bhi.n	80020f6 <HAL_GPIO_Init+0x13a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	e001      	b.n	80020fa <HAL_GPIO_Init+0x13e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3304      	adds	r3, #4
 80020fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2bff      	cmp	r3, #255	; 0xff
 8002100:	d802      	bhi.n	8002108 <HAL_GPIO_Init+0x14c>
 8002102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x152>
 8002108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210a:	3b08      	subs	r3, #8
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	210f      	movs	r1, #15
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	401a      	ands	r2, r3
 8002120:	6a39      	ldr	r1, [r7, #32]
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	431a      	orrs	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 80b1 	beq.w	800229e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a4c      	ldr	r2, [pc, #304]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b4a      	ldr	r3, [pc, #296]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002154:	4a48      	ldr	r2, [pc, #288]	; (8002278 <HAL_GPIO_Init+0x2bc>)
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002160:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002164:	f003 0303 	and.w	r3, r3, #3
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	220f      	movs	r2, #15
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a40      	ldr	r2, [pc, #256]	; (800227c <HAL_GPIO_Init+0x2c0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d013      	beq.n	80021a8 <HAL_GPIO_Init+0x1ec>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a3f      	ldr	r2, [pc, #252]	; (8002280 <HAL_GPIO_Init+0x2c4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00d      	beq.n	80021a4 <HAL_GPIO_Init+0x1e8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <HAL_GPIO_Init+0x2c8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d007      	beq.n	80021a0 <HAL_GPIO_Init+0x1e4>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a3d      	ldr	r2, [pc, #244]	; (8002288 <HAL_GPIO_Init+0x2cc>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d101      	bne.n	800219c <HAL_GPIO_Init+0x1e0>
 8002198:	2303      	movs	r3, #3
 800219a:	e006      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 800219c:	2304      	movs	r3, #4
 800219e:	e004      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e002      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a8:	2300      	movs	r3, #0
 80021aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ac:	f002 0203 	and.w	r2, r2, #3
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	4093      	lsls	r3, r2
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021ba:	492f      	ldr	r1, [pc, #188]	; (8002278 <HAL_GPIO_Init+0x2bc>)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	3302      	adds	r3, #2
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d006      	beq.n	80021e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021d4:	4b2d      	ldr	r3, [pc, #180]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	492c      	ldr	r1, [pc, #176]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]
 80021e0:	e006      	b.n	80021f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021e2:	4b2a      	ldr	r3, [pc, #168]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	4928      	ldr	r1, [pc, #160]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d006      	beq.n	800220a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021fc:	4b23      	ldr	r3, [pc, #140]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	4922      	ldr	r1, [pc, #136]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	604b      	str	r3, [r1, #4]
 8002208:	e006      	b.n	8002218 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	43db      	mvns	r3, r3
 8002212:	491e      	ldr	r1, [pc, #120]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002214:	4013      	ands	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002224:	4b19      	ldr	r3, [pc, #100]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	4918      	ldr	r1, [pc, #96]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	4313      	orrs	r3, r2
 800222e:	608b      	str	r3, [r1, #8]
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002232:	4b16      	ldr	r3, [pc, #88]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	43db      	mvns	r3, r3
 800223a:	4914      	ldr	r1, [pc, #80]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800223c:	4013      	ands	r3, r2
 800223e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d021      	beq.n	8002290 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	490e      	ldr	r1, [pc, #56]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	60cb      	str	r3, [r1, #12]
 8002258:	e021      	b.n	800229e <HAL_GPIO_Init+0x2e2>
 800225a:	bf00      	nop
 800225c:	10320000 	.word	0x10320000
 8002260:	10310000 	.word	0x10310000
 8002264:	10220000 	.word	0x10220000
 8002268:	10210000 	.word	0x10210000
 800226c:	10120000 	.word	0x10120000
 8002270:	10110000 	.word	0x10110000
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000
 800227c:	40010800 	.word	0x40010800
 8002280:	40010c00 	.word	0x40010c00
 8002284:	40011000 	.word	0x40011000
 8002288:	40011400 	.word	0x40011400
 800228c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002290:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_GPIO_Init+0x304>)
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	43db      	mvns	r3, r3
 8002298:	4909      	ldr	r1, [pc, #36]	; (80022c0 <HAL_GPIO_Init+0x304>)
 800229a:	4013      	ands	r3, r2
 800229c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	3301      	adds	r3, #1
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022aa:	fa22 f303 	lsr.w	r3, r2, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f47f ae8e 	bne.w	8001fd0 <HAL_GPIO_Init+0x14>
  }
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	372c      	adds	r7, #44	; 0x2c
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	40010400 	.word	0x40010400

080022c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	807b      	strh	r3, [r7, #2]
 80022d0:	4613      	mov	r3, r2
 80022d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d4:	787b      	ldrb	r3, [r7, #1]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022da:	887a      	ldrh	r2, [r7, #2]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022e0:	e003      	b.n	80022ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	041a      	lsls	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	611a      	str	r2, [r3, #16]
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e12b      	b.n	800255e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d106      	bne.n	8002320 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff f9dc 	bl	80016d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2224      	movs	r2, #36	; 0x24
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002346:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002356:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002358:	f001 f918 	bl	800358c <HAL_RCC_GetPCLK1Freq>
 800235c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	4a81      	ldr	r2, [pc, #516]	; (8002568 <HAL_I2C_Init+0x274>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d807      	bhi.n	8002378 <HAL_I2C_Init+0x84>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	4a80      	ldr	r2, [pc, #512]	; (800256c <HAL_I2C_Init+0x278>)
 800236c:	4293      	cmp	r3, r2
 800236e:	bf94      	ite	ls
 8002370:	2301      	movls	r3, #1
 8002372:	2300      	movhi	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e006      	b.n	8002386 <HAL_I2C_Init+0x92>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4a7d      	ldr	r2, [pc, #500]	; (8002570 <HAL_I2C_Init+0x27c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	bf94      	ite	ls
 8002380:	2301      	movls	r3, #1
 8002382:	2300      	movhi	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e0e7      	b.n	800255e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	4a78      	ldr	r2, [pc, #480]	; (8002574 <HAL_I2C_Init+0x280>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	0c9b      	lsrs	r3, r3, #18
 8002398:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	4a6a      	ldr	r2, [pc, #424]	; (8002568 <HAL_I2C_Init+0x274>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d802      	bhi.n	80023c8 <HAL_I2C_Init+0xd4>
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	3301      	adds	r3, #1
 80023c6:	e009      	b.n	80023dc <HAL_I2C_Init+0xe8>
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023ce:	fb02 f303 	mul.w	r3, r2, r3
 80023d2:	4a69      	ldr	r2, [pc, #420]	; (8002578 <HAL_I2C_Init+0x284>)
 80023d4:	fba2 2303 	umull	r2, r3, r2, r3
 80023d8:	099b      	lsrs	r3, r3, #6
 80023da:	3301      	adds	r3, #1
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	430b      	orrs	r3, r1
 80023e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	495c      	ldr	r1, [pc, #368]	; (8002568 <HAL_I2C_Init+0x274>)
 80023f8:	428b      	cmp	r3, r1
 80023fa:	d819      	bhi.n	8002430 <HAL_I2C_Init+0x13c>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1e59      	subs	r1, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fbb1 f3f3 	udiv	r3, r1, r3
 800240a:	1c59      	adds	r1, r3, #1
 800240c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002410:	400b      	ands	r3, r1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00a      	beq.n	800242c <HAL_I2C_Init+0x138>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	1e59      	subs	r1, r3, #1
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	fbb1 f3f3 	udiv	r3, r1, r3
 8002424:	3301      	adds	r3, #1
 8002426:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242a:	e051      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 800242c:	2304      	movs	r3, #4
 800242e:	e04f      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d111      	bne.n	800245c <HAL_I2C_Init+0x168>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1e58      	subs	r0, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6859      	ldr	r1, [r3, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	440b      	add	r3, r1
 8002446:	fbb0 f3f3 	udiv	r3, r0, r3
 800244a:	3301      	adds	r3, #1
 800244c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf0c      	ite	eq
 8002454:	2301      	moveq	r3, #1
 8002456:	2300      	movne	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	e012      	b.n	8002482 <HAL_I2C_Init+0x18e>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1e58      	subs	r0, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	0099      	lsls	r1, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002472:	3301      	adds	r3, #1
 8002474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002478:	2b00      	cmp	r3, #0
 800247a:	bf0c      	ite	eq
 800247c:	2301      	moveq	r3, #1
 800247e:	2300      	movne	r3, #0
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_I2C_Init+0x196>
 8002486:	2301      	movs	r3, #1
 8002488:	e022      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10e      	bne.n	80024b0 <HAL_I2C_Init+0x1bc>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	1e58      	subs	r0, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	440b      	add	r3, r1
 80024a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80024a4:	3301      	adds	r3, #1
 80024a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024ae:	e00f      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	1e58      	subs	r0, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6859      	ldr	r1, [r3, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	0099      	lsls	r1, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c6:	3301      	adds	r3, #1
 80024c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	6809      	ldr	r1, [r1, #0]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69da      	ldr	r2, [r3, #28]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6911      	ldr	r1, [r2, #16]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	68d2      	ldr	r2, [r2, #12]
 800250a:	4311      	orrs	r1, r2
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	430b      	orrs	r3, r1
 8002512:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695a      	ldr	r2, [r3, #20]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2220      	movs	r2, #32
 800254a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	000186a0 	.word	0x000186a0
 800256c:	001e847f 	.word	0x001e847f
 8002570:	003d08ff 	.word	0x003d08ff
 8002574:	431bde83 	.word	0x431bde83
 8002578:	10624dd3 	.word	0x10624dd3

0800257c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af02      	add	r7, sp, #8
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	461a      	mov	r2, r3
 8002588:	460b      	mov	r3, r1
 800258a:	817b      	strh	r3, [r7, #10]
 800258c:	4613      	mov	r3, r2
 800258e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002590:	f7ff fb4c 	bl	8001c2c <HAL_GetTick>
 8002594:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b20      	cmp	r3, #32
 80025a0:	f040 80e0 	bne.w	8002764 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	2319      	movs	r3, #25
 80025aa:	2201      	movs	r2, #1
 80025ac:	4970      	ldr	r1, [pc, #448]	; (8002770 <HAL_I2C_Master_Transmit+0x1f4>)
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 fa92 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025ba:	2302      	movs	r3, #2
 80025bc:	e0d3      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_I2C_Master_Transmit+0x50>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e0cc      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d007      	beq.n	80025f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 0201 	orr.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002600:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2221      	movs	r2, #33	; 0x21
 8002606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2210      	movs	r2, #16
 800260e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	893a      	ldrh	r2, [r7, #8]
 8002622:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	4a50      	ldr	r2, [pc, #320]	; (8002774 <HAL_I2C_Master_Transmit+0x1f8>)
 8002632:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002634:	8979      	ldrh	r1, [r7, #10]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	6a3a      	ldr	r2, [r7, #32]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 f9ca 	bl	80029d4 <I2C_MasterRequestWrite>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e08d      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264a:	2300      	movs	r3, #0
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002660:	e066      	b.n	8002730 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	6a39      	ldr	r1, [r7, #32]
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f000 fb0c 	bl	8002c84 <I2C_WaitOnTXEFlagUntilTimeout>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00d      	beq.n	800268e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	2b04      	cmp	r3, #4
 8002678:	d107      	bne.n	800268a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002688:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06b      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	781a      	ldrb	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	3b01      	subs	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b6:	3b01      	subs	r3, #1
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b04      	cmp	r3, #4
 80026ca:	d11b      	bne.n	8002704 <HAL_I2C_Master_Transmit+0x188>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d017      	beq.n	8002704 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	781a      	ldrb	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29a      	uxth	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	6a39      	ldr	r1, [r7, #32]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 fafc 	bl	8002d06 <I2C_WaitOnBTFFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00d      	beq.n	8002730 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	2b04      	cmp	r3, #4
 800271a:	d107      	bne.n	800272c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800272a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e01a      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002734:	2b00      	cmp	r3, #0
 8002736:	d194      	bne.n	8002662 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e000      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002764:	2302      	movs	r3, #2
  }
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	00100002 	.word	0x00100002
 8002774:	ffff0000 	.word	0xffff0000

08002778 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	; 0x28
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	460b      	mov	r3, r1
 8002786:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002788:	f7ff fa50 	bl	8001c2c <HAL_GetTick>
 800278c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800278e:	2301      	movs	r3, #1
 8002790:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b20      	cmp	r3, #32
 800279c:	f040 8111 	bne.w	80029c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	2319      	movs	r3, #25
 80027a6:	2201      	movs	r2, #1
 80027a8:	4988      	ldr	r1, [pc, #544]	; (80029cc <HAL_I2C_IsDeviceReady+0x254>)
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f994 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80027b6:	2302      	movs	r3, #2
 80027b8:	e104      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d101      	bne.n	80027c8 <HAL_I2C_IsDeviceReady+0x50>
 80027c4:	2302      	movs	r3, #2
 80027c6:	e0fd      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d007      	beq.n	80027ee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2224      	movs	r2, #36	; 0x24
 8002802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4a70      	ldr	r2, [pc, #448]	; (80029d0 <HAL_I2C_IsDeviceReady+0x258>)
 8002810:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002820:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	2200      	movs	r2, #0
 800282a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f952 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00d      	beq.n	8002856 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002848:	d103      	bne.n	8002852 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002850:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e0b6      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002856:	897b      	ldrh	r3, [r7, #10]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002864:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002866:	f7ff f9e1 	bl	8001c2c <HAL_GetTick>
 800286a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b02      	cmp	r3, #2
 8002878:	bf0c      	ite	eq
 800287a:	2301      	moveq	r3, #1
 800287c:	2300      	movne	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800288c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002890:	bf0c      	ite	eq
 8002892:	2301      	moveq	r3, #1
 8002894:	2300      	movne	r3, #0
 8002896:	b2db      	uxtb	r3, r3
 8002898:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800289a:	e025      	b.n	80028e8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800289c:	f7ff f9c6 	bl	8001c2c <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d302      	bcc.n	80028b2 <HAL_I2C_IsDeviceReady+0x13a>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d103      	bne.n	80028ba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	22a0      	movs	r2, #160	; 0xa0
 80028b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	bf0c      	ite	eq
 80028c8:	2301      	moveq	r3, #1
 80028ca:	2300      	movne	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2ba0      	cmp	r3, #160	; 0xa0
 80028f2:	d005      	beq.n	8002900 <HAL_I2C_IsDeviceReady+0x188>
 80028f4:	7dfb      	ldrb	r3, [r7, #23]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d102      	bne.n	8002900 <HAL_I2C_IsDeviceReady+0x188>
 80028fa:	7dbb      	ldrb	r3, [r7, #22]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0cd      	beq.n	800289c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b02      	cmp	r3, #2
 8002914:	d129      	bne.n	800296a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002924:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	2319      	movs	r3, #25
 8002942:	2201      	movs	r2, #1
 8002944:	4921      	ldr	r1, [pc, #132]	; (80029cc <HAL_I2C_IsDeviceReady+0x254>)
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 f8c6 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e036      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	e02c      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002978:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002982:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	9300      	str	r3, [sp, #0]
 8002988:	2319      	movs	r3, #25
 800298a:	2201      	movs	r2, #1
 800298c:	490f      	ldr	r1, [pc, #60]	; (80029cc <HAL_I2C_IsDeviceReady+0x254>)
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f8a2 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e012      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	3301      	adds	r3, #1
 80029a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	f4ff af32 	bcc.w	8002812 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2220      	movs	r2, #32
 80029b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
  }
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3720      	adds	r7, #32
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	00100002 	.word	0x00100002
 80029d0:	ffff0000 	.word	0xffff0000

080029d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b088      	sub	sp, #32
 80029d8:	af02      	add	r7, sp, #8
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	607a      	str	r2, [r7, #4]
 80029de:	603b      	str	r3, [r7, #0]
 80029e0:	460b      	mov	r3, r1
 80029e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d006      	beq.n	80029fe <I2C_MasterRequestWrite+0x2a>
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d003      	beq.n	80029fe <I2C_MasterRequestWrite+0x2a>
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029fc:	d108      	bne.n	8002a10 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	e00b      	b.n	8002a28 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a14:	2b12      	cmp	r3, #18
 8002a16:	d107      	bne.n	8002a28 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a26:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f000 f84f 	bl	8002ad8 <I2C_WaitOnFlagUntilTimeout>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00d      	beq.n	8002a5c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a4e:	d103      	bne.n	8002a58 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a56:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e035      	b.n	8002ac8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a64:	d108      	bne.n	8002a78 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a66:	897b      	ldrh	r3, [r7, #10]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a74:	611a      	str	r2, [r3, #16]
 8002a76:	e01b      	b.n	8002ab0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a78:	897b      	ldrh	r3, [r7, #10]
 8002a7a:	11db      	asrs	r3, r3, #7
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	f003 0306 	and.w	r3, r3, #6
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	f063 030f 	orn	r3, r3, #15
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	490e      	ldr	r1, [pc, #56]	; (8002ad0 <I2C_MasterRequestWrite+0xfc>)
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 f875 	bl	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e010      	b.n	8002ac8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002aa6:	897b      	ldrh	r3, [r7, #10]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	4907      	ldr	r1, [pc, #28]	; (8002ad4 <I2C_MasterRequestWrite+0x100>)
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f865 	bl	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e000      	b.n	8002ac8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	00010008 	.word	0x00010008
 8002ad4:	00010002 	.word	0x00010002

08002ad8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ae8:	e025      	b.n	8002b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002af0:	d021      	beq.n	8002b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002af2:	f7ff f89b 	bl	8001c2c <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d302      	bcc.n	8002b08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d116      	bne.n	8002b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f043 0220 	orr.w	r2, r3, #32
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e023      	b.n	8002b7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	0c1b      	lsrs	r3, r3, #16
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d10d      	bne.n	8002b5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	43da      	mvns	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	bf0c      	ite	eq
 8002b52:	2301      	moveq	r3, #1
 8002b54:	2300      	movne	r3, #0
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	e00c      	b.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	43da      	mvns	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	4013      	ands	r3, r2
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	bf0c      	ite	eq
 8002b6e:	2301      	moveq	r3, #1
 8002b70:	2300      	movne	r3, #0
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	461a      	mov	r2, r3
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d0b6      	beq.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
 8002b92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b94:	e051      	b.n	8002c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba4:	d123      	bne.n	8002bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2220      	movs	r2, #32
 8002bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f043 0204 	orr.w	r2, r3, #4
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e046      	b.n	8002c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bf4:	d021      	beq.n	8002c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bf6:	f7ff f819 	bl	8001c2c <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d302      	bcc.n	8002c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d116      	bne.n	8002c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2220      	movs	r2, #32
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f043 0220 	orr.w	r2, r3, #32
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e020      	b.n	8002c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	0c1b      	lsrs	r3, r3, #16
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d10c      	bne.n	8002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	bf14      	ite	ne
 8002c56:	2301      	movne	r3, #1
 8002c58:	2300      	moveq	r3, #0
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	e00b      	b.n	8002c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	43da      	mvns	r2, r3
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	bf14      	ite	ne
 8002c70:	2301      	movne	r3, #1
 8002c72:	2300      	moveq	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d18d      	bne.n	8002b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c90:	e02d      	b.n	8002cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 f878 	bl	8002d88 <I2C_IsAcknowledgeFailed>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e02d      	b.n	8002cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ca8:	d021      	beq.n	8002cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002caa:	f7fe ffbf 	bl	8001c2c <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	68ba      	ldr	r2, [r7, #8]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d302      	bcc.n	8002cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d116      	bne.n	8002cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	f043 0220 	orr.w	r2, r3, #32
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e007      	b.n	8002cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf8:	2b80      	cmp	r3, #128	; 0x80
 8002cfa:	d1ca      	bne.n	8002c92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d12:	e02d      	b.n	8002d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 f837 	bl	8002d88 <I2C_IsAcknowledgeFailed>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e02d      	b.n	8002d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d2a:	d021      	beq.n	8002d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d2c:	f7fe ff7e 	bl	8001c2c <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d302      	bcc.n	8002d42 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d116      	bne.n	8002d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	f043 0220 	orr.w	r2, r3, #32
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e007      	b.n	8002d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	d1ca      	bne.n	8002d14 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d9e:	d11b      	bne.n	8002dd8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002da8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2220      	movs	r2, #32
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f043 0204 	orr.w	r2, r3, #4
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e272      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 8087 	beq.w	8002f12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e04:	4b92      	ldr	r3, [pc, #584]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 030c 	and.w	r3, r3, #12
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d00c      	beq.n	8002e2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e10:	4b8f      	ldr	r3, [pc, #572]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 030c 	and.w	r3, r3, #12
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d112      	bne.n	8002e42 <HAL_RCC_OscConfig+0x5e>
 8002e1c:	4b8c      	ldr	r3, [pc, #560]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e28:	d10b      	bne.n	8002e42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e2a:	4b89      	ldr	r3, [pc, #548]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d06c      	beq.n	8002f10 <HAL_RCC_OscConfig+0x12c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d168      	bne.n	8002f10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e24c      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e4a:	d106      	bne.n	8002e5a <HAL_RCC_OscConfig+0x76>
 8002e4c:	4b80      	ldr	r3, [pc, #512]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a7f      	ldr	r2, [pc, #508]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e56:	6013      	str	r3, [r2, #0]
 8002e58:	e02e      	b.n	8002eb8 <HAL_RCC_OscConfig+0xd4>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCC_OscConfig+0x98>
 8002e62:	4b7b      	ldr	r3, [pc, #492]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a7a      	ldr	r2, [pc, #488]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e6c:	6013      	str	r3, [r2, #0]
 8002e6e:	4b78      	ldr	r3, [pc, #480]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a77      	ldr	r2, [pc, #476]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e01d      	b.n	8002eb8 <HAL_RCC_OscConfig+0xd4>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e84:	d10c      	bne.n	8002ea0 <HAL_RCC_OscConfig+0xbc>
 8002e86:	4b72      	ldr	r3, [pc, #456]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a71      	ldr	r2, [pc, #452]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	4b6f      	ldr	r3, [pc, #444]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a6e      	ldr	r2, [pc, #440]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	e00b      	b.n	8002eb8 <HAL_RCC_OscConfig+0xd4>
 8002ea0:	4b6b      	ldr	r3, [pc, #428]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a6a      	ldr	r2, [pc, #424]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	4b68      	ldr	r3, [pc, #416]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a67      	ldr	r2, [pc, #412]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d013      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7fe feb4 	bl	8001c2c <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec8:	f7fe feb0 	bl	8001c2c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e200      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eda:	4b5d      	ldr	r3, [pc, #372]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0xe4>
 8002ee6:	e014      	b.n	8002f12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee8:	f7fe fea0 	bl	8001c2c <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef0:	f7fe fe9c 	bl	8001c2c <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	; 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e1ec      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f02:	4b53      	ldr	r3, [pc, #332]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x10c>
 8002f0e:	e000      	b.n	8002f12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d063      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f1e:	4b4c      	ldr	r3, [pc, #304]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00b      	beq.n	8002f42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f2a:	4b49      	ldr	r3, [pc, #292]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 030c 	and.w	r3, r3, #12
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d11c      	bne.n	8002f70 <HAL_RCC_OscConfig+0x18c>
 8002f36:	4b46      	ldr	r3, [pc, #280]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d116      	bne.n	8002f70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f42:	4b43      	ldr	r3, [pc, #268]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_RCC_OscConfig+0x176>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d001      	beq.n	8002f5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e1c0      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5a:	4b3d      	ldr	r3, [pc, #244]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	4939      	ldr	r1, [pc, #228]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6e:	e03a      	b.n	8002fe6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d020      	beq.n	8002fba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f78:	4b36      	ldr	r3, [pc, #216]	; (8003054 <HAL_RCC_OscConfig+0x270>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7e:	f7fe fe55 	bl	8001c2c <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f86:	f7fe fe51 	bl	8001c2c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e1a1      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f98:	4b2d      	ldr	r3, [pc, #180]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa4:	4b2a      	ldr	r3, [pc, #168]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4927      	ldr	r1, [pc, #156]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	600b      	str	r3, [r1, #0]
 8002fb8:	e015      	b.n	8002fe6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fba:	4b26      	ldr	r3, [pc, #152]	; (8003054 <HAL_RCC_OscConfig+0x270>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7fe fe34 	bl	8001c2c <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fc8:	f7fe fe30 	bl	8001c2c <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e180      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fda:	4b1d      	ldr	r3, [pc, #116]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f0      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d03a      	beq.n	8003068 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d019      	beq.n	800302e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ffa:	4b17      	ldr	r3, [pc, #92]	; (8003058 <HAL_RCC_OscConfig+0x274>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003000:	f7fe fe14 	bl	8001c2c <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003008:	f7fe fe10 	bl	8001c2c <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e160      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301a:	4b0d      	ldr	r3, [pc, #52]	; (8003050 <HAL_RCC_OscConfig+0x26c>)
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f0      	beq.n	8003008 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003026:	2001      	movs	r0, #1
 8003028:	f000 fad8 	bl	80035dc <RCC_Delay>
 800302c:	e01c      	b.n	8003068 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800302e:	4b0a      	ldr	r3, [pc, #40]	; (8003058 <HAL_RCC_OscConfig+0x274>)
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003034:	f7fe fdfa 	bl	8001c2c <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800303a:	e00f      	b.n	800305c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303c:	f7fe fdf6 	bl	8001c2c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d908      	bls.n	800305c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e146      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
 8003054:	42420000 	.word	0x42420000
 8003058:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800305c:	4b92      	ldr	r3, [pc, #584]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800305e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1e9      	bne.n	800303c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 80a6 	beq.w	80031c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003076:	2300      	movs	r3, #0
 8003078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800307a:	4b8b      	ldr	r3, [pc, #556]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10d      	bne.n	80030a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003086:	4b88      	ldr	r3, [pc, #544]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4a87      	ldr	r2, [pc, #540]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800308c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003090:	61d3      	str	r3, [r2, #28]
 8003092:	4b85      	ldr	r3, [pc, #532]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309a:	60bb      	str	r3, [r7, #8]
 800309c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800309e:	2301      	movs	r3, #1
 80030a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a2:	4b82      	ldr	r3, [pc, #520]	; (80032ac <HAL_RCC_OscConfig+0x4c8>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d118      	bne.n	80030e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ae:	4b7f      	ldr	r3, [pc, #508]	; (80032ac <HAL_RCC_OscConfig+0x4c8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a7e      	ldr	r2, [pc, #504]	; (80032ac <HAL_RCC_OscConfig+0x4c8>)
 80030b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ba:	f7fe fdb7 	bl	8001c2c <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c2:	f7fe fdb3 	bl	8001c2c <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b64      	cmp	r3, #100	; 0x64
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e103      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d4:	4b75      	ldr	r3, [pc, #468]	; (80032ac <HAL_RCC_OscConfig+0x4c8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d106      	bne.n	80030f6 <HAL_RCC_OscConfig+0x312>
 80030e8:	4b6f      	ldr	r3, [pc, #444]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4a6e      	ldr	r2, [pc, #440]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	6213      	str	r3, [r2, #32]
 80030f4:	e02d      	b.n	8003152 <HAL_RCC_OscConfig+0x36e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10c      	bne.n	8003118 <HAL_RCC_OscConfig+0x334>
 80030fe:	4b6a      	ldr	r3, [pc, #424]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4a69      	ldr	r2, [pc, #420]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6213      	str	r3, [r2, #32]
 800310a:	4b67      	ldr	r3, [pc, #412]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	4a66      	ldr	r2, [pc, #408]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	6213      	str	r3, [r2, #32]
 8003116:	e01c      	b.n	8003152 <HAL_RCC_OscConfig+0x36e>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	2b05      	cmp	r3, #5
 800311e:	d10c      	bne.n	800313a <HAL_RCC_OscConfig+0x356>
 8003120:	4b61      	ldr	r3, [pc, #388]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4a60      	ldr	r2, [pc, #384]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003126:	f043 0304 	orr.w	r3, r3, #4
 800312a:	6213      	str	r3, [r2, #32]
 800312c:	4b5e      	ldr	r3, [pc, #376]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	4a5d      	ldr	r2, [pc, #372]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	6213      	str	r3, [r2, #32]
 8003138:	e00b      	b.n	8003152 <HAL_RCC_OscConfig+0x36e>
 800313a:	4b5b      	ldr	r3, [pc, #364]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	4a5a      	ldr	r2, [pc, #360]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	6213      	str	r3, [r2, #32]
 8003146:	4b58      	ldr	r3, [pc, #352]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	4a57      	ldr	r2, [pc, #348]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800314c:	f023 0304 	bic.w	r3, r3, #4
 8003150:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d015      	beq.n	8003186 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315a:	f7fe fd67 	bl	8001c2c <HAL_GetTick>
 800315e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	e00a      	b.n	8003178 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003162:	f7fe fd63 	bl	8001c2c <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003170:	4293      	cmp	r3, r2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e0b1      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003178:	4b4b      	ldr	r3, [pc, #300]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0ee      	beq.n	8003162 <HAL_RCC_OscConfig+0x37e>
 8003184:	e014      	b.n	80031b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003186:	f7fe fd51 	bl	8001c2c <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	e00a      	b.n	80031a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe fd4d 	bl	8001c2c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	; 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e09b      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a4:	4b40      	ldr	r3, [pc, #256]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1ee      	bne.n	800318e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031b0:	7dfb      	ldrb	r3, [r7, #23]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d105      	bne.n	80031c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b6:	4b3c      	ldr	r3, [pc, #240]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	4a3b      	ldr	r2, [pc, #236]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8087 	beq.w	80032da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031cc:	4b36      	ldr	r3, [pc, #216]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 030c 	and.w	r3, r3, #12
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d061      	beq.n	800329c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d146      	bne.n	800326e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e0:	4b33      	ldr	r3, [pc, #204]	; (80032b0 <HAL_RCC_OscConfig+0x4cc>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e6:	f7fe fd21 	bl	8001c2c <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ee:	f7fe fd1d 	bl	8001c2c <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e06d      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003200:	4b29      	ldr	r3, [pc, #164]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f0      	bne.n	80031ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003214:	d108      	bne.n	8003228 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003216:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	4921      	ldr	r1, [pc, #132]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003228:	4b1f      	ldr	r3, [pc, #124]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a19      	ldr	r1, [r3, #32]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	430b      	orrs	r3, r1
 800323a:	491b      	ldr	r1, [pc, #108]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 800323c:	4313      	orrs	r3, r2
 800323e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003240:	4b1b      	ldr	r3, [pc, #108]	; (80032b0 <HAL_RCC_OscConfig+0x4cc>)
 8003242:	2201      	movs	r2, #1
 8003244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003246:	f7fe fcf1 	bl	8001c2c <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800324c:	e008      	b.n	8003260 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800324e:	f7fe fced 	bl	8001c2c <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e03d      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003260:	4b11      	ldr	r3, [pc, #68]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d0f0      	beq.n	800324e <HAL_RCC_OscConfig+0x46a>
 800326c:	e035      	b.n	80032da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800326e:	4b10      	ldr	r3, [pc, #64]	; (80032b0 <HAL_RCC_OscConfig+0x4cc>)
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fcda 	bl	8001c2c <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327c:	f7fe fcd6 	bl	8001c2c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e026      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800328e:	4b06      	ldr	r3, [pc, #24]	; (80032a8 <HAL_RCC_OscConfig+0x4c4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f0      	bne.n	800327c <HAL_RCC_OscConfig+0x498>
 800329a:	e01e      	b.n	80032da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d107      	bne.n	80032b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e019      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40007000 	.word	0x40007000
 80032b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_RCC_OscConfig+0x500>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d106      	bne.n	80032d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d001      	beq.n	80032da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3718      	adds	r7, #24
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40021000 	.word	0x40021000

080032e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e0d0      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032fc:	4b6a      	ldr	r3, [pc, #424]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	429a      	cmp	r2, r3
 8003308:	d910      	bls.n	800332c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800330a:	4b67      	ldr	r3, [pc, #412]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f023 0207 	bic.w	r2, r3, #7
 8003312:	4965      	ldr	r1, [pc, #404]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800331a:	4b63      	ldr	r3, [pc, #396]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	429a      	cmp	r2, r3
 8003326:	d001      	beq.n	800332c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e0b8      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d020      	beq.n	800337a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003344:	4b59      	ldr	r3, [pc, #356]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a58      	ldr	r2, [pc, #352]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800334e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800335c:	4b53      	ldr	r3, [pc, #332]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	4a52      	ldr	r2, [pc, #328]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003362:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003366:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003368:	4b50      	ldr	r3, [pc, #320]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	494d      	ldr	r1, [pc, #308]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003376:	4313      	orrs	r3, r2
 8003378:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d040      	beq.n	8003408 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800338e:	4b47      	ldr	r3, [pc, #284]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d115      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e07f      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d107      	bne.n	80033b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a6:	4b41      	ldr	r3, [pc, #260]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d109      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e073      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b6:	4b3d      	ldr	r3, [pc, #244]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e06b      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033c6:	4b39      	ldr	r3, [pc, #228]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f023 0203 	bic.w	r2, r3, #3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4936      	ldr	r1, [pc, #216]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033d8:	f7fe fc28 	bl	8001c2c <HAL_GetTick>
 80033dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	e00a      	b.n	80033f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e0:	f7fe fc24 	bl	8001c2c <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e053      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033f6:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 020c 	and.w	r2, r3, #12
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	429a      	cmp	r2, r3
 8003406:	d1eb      	bne.n	80033e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003408:	4b27      	ldr	r3, [pc, #156]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	429a      	cmp	r2, r3
 8003414:	d210      	bcs.n	8003438 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003416:	4b24      	ldr	r3, [pc, #144]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f023 0207 	bic.w	r2, r3, #7
 800341e:	4922      	ldr	r1, [pc, #136]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	4313      	orrs	r3, r2
 8003424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003426:	4b20      	ldr	r3, [pc, #128]	; (80034a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	429a      	cmp	r2, r3
 8003432:	d001      	beq.n	8003438 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e032      	b.n	800349e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d008      	beq.n	8003456 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	4916      	ldr	r1, [pc, #88]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0308 	and.w	r3, r3, #8
 800345e:	2b00      	cmp	r3, #0
 8003460:	d009      	beq.n	8003476 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003462:	4b12      	ldr	r3, [pc, #72]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	490e      	ldr	r1, [pc, #56]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 8003472:	4313      	orrs	r3, r2
 8003474:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003476:	f000 f821 	bl	80034bc <HAL_RCC_GetSysClockFreq>
 800347a:	4602      	mov	r2, r0
 800347c:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	091b      	lsrs	r3, r3, #4
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	490a      	ldr	r1, [pc, #40]	; (80034b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003488:	5ccb      	ldrb	r3, [r1, r3]
 800348a:	fa22 f303 	lsr.w	r3, r2, r3
 800348e:	4a09      	ldr	r2, [pc, #36]	; (80034b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003492:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fe fb86 	bl	8001ba8 <HAL_InitTick>

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40022000 	.word	0x40022000
 80034ac:	40021000 	.word	0x40021000
 80034b0:	08008604 	.word	0x08008604
 80034b4:	20000014 	.word	0x20000014
 80034b8:	20000018 	.word	0x20000018

080034bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034bc:	b490      	push	{r4, r7}
 80034be:	b08a      	sub	sp, #40	; 0x28
 80034c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80034c2:	4b29      	ldr	r3, [pc, #164]	; (8003568 <HAL_RCC_GetSysClockFreq+0xac>)
 80034c4:	1d3c      	adds	r4, r7, #4
 80034c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034cc:	f240 2301 	movw	r3, #513	; 0x201
 80034d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
 80034da:	2300      	movs	r3, #0
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034e6:	4b21      	ldr	r3, [pc, #132]	; (800356c <HAL_RCC_GetSysClockFreq+0xb0>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	f003 030c 	and.w	r3, r3, #12
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d002      	beq.n	80034fc <HAL_RCC_GetSysClockFreq+0x40>
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d003      	beq.n	8003502 <HAL_RCC_GetSysClockFreq+0x46>
 80034fa:	e02b      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034fc:	4b1c      	ldr	r3, [pc, #112]	; (8003570 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034fe:	623b      	str	r3, [r7, #32]
      break;
 8003500:	e02b      	b.n	800355a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	0c9b      	lsrs	r3, r3, #18
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	3328      	adds	r3, #40	; 0x28
 800350c:	443b      	add	r3, r7
 800350e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003512:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d012      	beq.n	8003544 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800351e:	4b13      	ldr	r3, [pc, #76]	; (800356c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	0c5b      	lsrs	r3, r3, #17
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	3328      	adds	r3, #40	; 0x28
 800352a:	443b      	add	r3, r7
 800352c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003530:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	4a0e      	ldr	r2, [pc, #56]	; (8003570 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003536:	fb03 f202 	mul.w	r2, r3, r2
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
 8003542:	e004      	b.n	800354e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	4a0b      	ldr	r2, [pc, #44]	; (8003574 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003548:	fb02 f303 	mul.w	r3, r2, r3
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	623b      	str	r3, [r7, #32]
      break;
 8003552:	e002      	b.n	800355a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003554:	4b06      	ldr	r3, [pc, #24]	; (8003570 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003556:	623b      	str	r3, [r7, #32]
      break;
 8003558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800355a:	6a3b      	ldr	r3, [r7, #32]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3728      	adds	r7, #40	; 0x28
 8003560:	46bd      	mov	sp, r7
 8003562:	bc90      	pop	{r4, r7}
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	0800712c 	.word	0x0800712c
 800356c:	40021000 	.word	0x40021000
 8003570:	007a1200 	.word	0x007a1200
 8003574:	003d0900 	.word	0x003d0900

08003578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800357c:	4b02      	ldr	r3, [pc, #8]	; (8003588 <HAL_RCC_GetHCLKFreq+0x10>)
 800357e:	681b      	ldr	r3, [r3, #0]
}
 8003580:	4618      	mov	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr
 8003588:	20000014 	.word	0x20000014

0800358c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003590:	f7ff fff2 	bl	8003578 <HAL_RCC_GetHCLKFreq>
 8003594:	4602      	mov	r2, r0
 8003596:	4b05      	ldr	r3, [pc, #20]	; (80035ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	4903      	ldr	r1, [pc, #12]	; (80035b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035a2:	5ccb      	ldrb	r3, [r1, r3]
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40021000 	.word	0x40021000
 80035b0:	08008614 	.word	0x08008614

080035b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035b8:	f7ff ffde 	bl	8003578 <HAL_RCC_GetHCLKFreq>
 80035bc:	4602      	mov	r2, r0
 80035be:	4b05      	ldr	r3, [pc, #20]	; (80035d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	0adb      	lsrs	r3, r3, #11
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	4903      	ldr	r1, [pc, #12]	; (80035d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035ca:	5ccb      	ldrb	r3, [r1, r3]
 80035cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40021000 	.word	0x40021000
 80035d8:	08008614 	.word	0x08008614

080035dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035e4:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <RCC_Delay+0x34>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <RCC_Delay+0x38>)
 80035ea:	fba2 2303 	umull	r2, r3, r2, r3
 80035ee:	0a5b      	lsrs	r3, r3, #9
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	fb02 f303 	mul.w	r3, r2, r3
 80035f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035f8:	bf00      	nop
  }
  while (Delay --);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1e5a      	subs	r2, r3, #1
 80035fe:	60fa      	str	r2, [r7, #12]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1f9      	bne.n	80035f8 <RCC_Delay+0x1c>
}
 8003604:	bf00      	nop
 8003606:	bf00      	nop
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr
 8003610:	20000014 	.word	0x20000014
 8003614:	10624dd3 	.word	0x10624dd3

08003618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e03f      	b.n	80036aa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d106      	bne.n	8003644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7fe f888 	bl	8001754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2224      	movs	r2, #36	; 0x24
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800365a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f000 fbb3 	bl	8003dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695a      	ldr	r2, [r3, #20]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b084      	sub	sp, #16
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	60f8      	str	r0, [r7, #12]
 80036ba:	60b9      	str	r1, [r7, #8]
 80036bc:	4613      	mov	r3, r2
 80036be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d11d      	bne.n	8003708 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_UART_Receive_IT+0x26>
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e016      	b.n	800370a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d101      	bne.n	80036ea <HAL_UART_Receive_IT+0x38>
 80036e6:	2302      	movs	r3, #2
 80036e8:	e00f      	b.n	800370a <HAL_UART_Receive_IT+0x58>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80036f8:	88fb      	ldrh	r3, [r7, #6]
 80036fa:	461a      	mov	r2, r3
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 f9d8 	bl	8003ab4 <UART_Start_Receive_IT>
 8003704:	4603      	mov	r3, r0
 8003706:	e000      	b.n	800370a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003708:	2302      	movs	r3, #2
  }
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08a      	sub	sp, #40	; 0x28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003734:	2300      	movs	r3, #0
 8003736:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10d      	bne.n	8003766 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800374a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_UART_IRQHandler+0x52>
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 fa88 	bl	8003c74 <UART_Receive_IT>
      return;
 8003764:	e17b      	b.n	8003a5e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 80b1 	beq.w	80038d0 <HAL_UART_IRQHandler+0x1bc>
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d105      	bne.n	8003784 <HAL_UART_IRQHandler+0x70>
 8003778:	6a3b      	ldr	r3, [r7, #32]
 800377a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800377e:	2b00      	cmp	r3, #0
 8003780:	f000 80a6 	beq.w	80038d0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_UART_IRQHandler+0x90>
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d005      	beq.n	80037a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	f043 0201 	orr.w	r2, r3, #1
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <HAL_UART_IRQHandler+0xb0>
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d005      	beq.n	80037c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	f043 0202 	orr.w	r2, r3, #2
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <HAL_UART_IRQHandler+0xd0>
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00f      	beq.n	800380e <HAL_UART_IRQHandler+0xfa>
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	f003 0320 	and.w	r3, r3, #32
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d104      	bne.n	8003802 <HAL_UART_IRQHandler+0xee>
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d005      	beq.n	800380e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	f043 0208 	orr.w	r2, r3, #8
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 811e 	beq.w	8003a54 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <HAL_UART_IRQHandler+0x11e>
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	f003 0320 	and.w	r3, r3, #32
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 fa21 	bl	8003c74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d102      	bne.n	800385a <HAL_UART_IRQHandler+0x146>
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d031      	beq.n	80038be <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f963 	bl	8003b26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800386a:	2b00      	cmp	r3, #0
 800386c:	d023      	beq.n	80038b6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800387c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003882:	2b00      	cmp	r3, #0
 8003884:	d013      	beq.n	80038ae <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388a:	4a76      	ldr	r2, [pc, #472]	; (8003a64 <HAL_UART_IRQHandler+0x350>)
 800388c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe fb1c 	bl	8001ed0 <HAL_DMA_Abort_IT>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d016      	beq.n	80038cc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038a8:	4610      	mov	r0, r2
 80038aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ac:	e00e      	b.n	80038cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 f8ec 	bl	8003a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b4:	e00a      	b.n	80038cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f8e8 	bl	8003a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038bc:	e006      	b.n	80038cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 f8e4 	bl	8003a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80038ca:	e0c3      	b.n	8003a54 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038cc:	bf00      	nop
    return;
 80038ce:	e0c1      	b.n	8003a54 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	f040 80a1 	bne.w	8003a1c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 809b 	beq.w	8003a1c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	f003 0310 	and.w	r3, r3, #16
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 8095 	beq.w	8003a1c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003912:	2b00      	cmp	r3, #0
 8003914:	d04e      	beq.n	80039b4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003920:	8a3b      	ldrh	r3, [r7, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 8098 	beq.w	8003a58 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800392c:	8a3a      	ldrh	r2, [r7, #16]
 800392e:	429a      	cmp	r2, r3
 8003930:	f080 8092 	bcs.w	8003a58 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	8a3a      	ldrh	r2, [r7, #16]
 8003938:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	2b20      	cmp	r3, #32
 8003942:	d02b      	beq.n	800399c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003952:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695a      	ldr	r2, [r3, #20]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0201 	bic.w	r2, r2, #1
 8003962:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003972:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68da      	ldr	r2, [r3, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0210 	bic.w	r2, r2, #16
 8003990:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fa5f 	bl	8001e5a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	4619      	mov	r1, r3
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f876 	bl	8003a9e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80039b2:	e051      	b.n	8003a58 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039bc:	b29b      	uxth	r3, r3
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d047      	beq.n	8003a5c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80039cc:	8a7b      	ldrh	r3, [r7, #18]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d044      	beq.n	8003a5c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039e0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695a      	ldr	r2, [r3, #20]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0210 	bic.w	r2, r2, #16
 8003a0e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a10:	8a7b      	ldrh	r3, [r7, #18]
 8003a12:	4619      	mov	r1, r3
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f842 	bl	8003a9e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003a1a:	e01f      	b.n	8003a5c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d008      	beq.n	8003a38 <HAL_UART_IRQHandler+0x324>
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f8b8 	bl	8003ba6 <UART_Transmit_IT>
    return;
 8003a36:	e012      	b.n	8003a5e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00d      	beq.n	8003a5e <HAL_UART_IRQHandler+0x34a>
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f8f9 	bl	8003c44 <UART_EndTransmit_IT>
    return;
 8003a52:	e004      	b.n	8003a5e <HAL_UART_IRQHandler+0x34a>
    return;
 8003a54:	bf00      	nop
 8003a56:	e002      	b.n	8003a5e <HAL_UART_IRQHandler+0x34a>
      return;
 8003a58:	bf00      	nop
 8003a5a:	e000      	b.n	8003a5e <HAL_UART_IRQHandler+0x34a>
      return;
 8003a5c:	bf00      	nop
  }
}
 8003a5e:	3728      	adds	r7, #40	; 0x28
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	08003b7f 	.word	0x08003b7f

08003a68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr

08003a7a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr

08003a8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bc80      	pop	{r7}
 8003a9c:	4770      	bx	lr

08003a9e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr

08003ab4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	88fa      	ldrh	r2, [r7, #6]
 8003acc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	88fa      	ldrh	r2, [r7, #6]
 8003ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2222      	movs	r2, #34	; 0x22
 8003ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68da      	ldr	r2, [r3, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003af8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695a      	ldr	r2, [r3, #20]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0201 	orr.w	r2, r2, #1
 8003b08:	615a      	str	r2, [r3, #20]

  /* Enable the UART 1 Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0220 	orr.w	r2, r2, #32
 8003b18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b3c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0201 	bic.w	r2, r2, #1
 8003b4c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d107      	bne.n	8003b66 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0210 	bic.w	r2, r2, #16
 8003b64:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bc80      	pop	{r7}
 8003b7c:	4770      	bx	lr

08003b7e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f7ff ff77 	bl	8003a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b9e:	bf00      	nop
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b085      	sub	sp, #20
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b21      	cmp	r3, #33	; 0x21
 8003bb8:	d13e      	bne.n	8003c38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc2:	d114      	bne.n	8003bee <UART_Transmit_IT+0x48>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d110      	bne.n	8003bee <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003be0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	1c9a      	adds	r2, r3, #2
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	621a      	str	r2, [r3, #32]
 8003bec:	e008      	b.n	8003c00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	1c59      	adds	r1, r3, #1
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6211      	str	r1, [r2, #32]
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10f      	bne.n	8003c34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68da      	ldr	r2, [r3, #12]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	e000      	b.n	8003c3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c38:	2302      	movs	r3, #2
  }
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr

08003c44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff feff 	bl	8003a68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b22      	cmp	r3, #34	; 0x22
 8003c86:	f040 8099 	bne.w	8003dbc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c92:	d117      	bne.n	8003cc4 <UART_Receive_IT+0x50>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d113      	bne.n	8003cc4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbc:	1c9a      	adds	r2, r3, #2
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	629a      	str	r2, [r3, #40]	; 0x28
 8003cc2:	e026      	b.n	8003d12 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd6:	d007      	beq.n	8003ce8 <UART_Receive_IT+0x74>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10a      	bne.n	8003cf6 <UART_Receive_IT+0x82>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d106      	bne.n	8003cf6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	701a      	strb	r2, [r3, #0]
 8003cf4:	e008      	b.n	8003d08 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d148      	bne.n	8003db8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68da      	ldr	r2, [r3, #12]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0220 	bic.w	r2, r2, #32
 8003d34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695a      	ldr	r2, [r3, #20]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0201 	bic.w	r2, r2, #1
 8003d54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d123      	bne.n	8003dae <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0210 	bic.w	r2, r2, #16
 8003d7a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0310 	and.w	r3, r3, #16
 8003d86:	2b10      	cmp	r3, #16
 8003d88:	d10a      	bne.n	8003da0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003da4:	4619      	mov	r1, r3
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7ff fe79 	bl	8003a9e <HAL_UARTEx_RxEventCallback>
 8003dac:	e002      	b.n	8003db4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff fe63 	bl	8003a7a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e002      	b.n	8003dbe <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e000      	b.n	8003dbe <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
  }
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68da      	ldr	r2, [r3, #12]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e02:	f023 030c 	bic.w	r3, r3, #12
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	68b9      	ldr	r1, [r7, #8]
 8003e0c:	430b      	orrs	r3, r1
 8003e0e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699a      	ldr	r2, [r3, #24]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2c      	ldr	r2, [pc, #176]	; (8003edc <UART_SetConfig+0x114>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d103      	bne.n	8003e38 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff fbc0 	bl	80035b4 <HAL_RCC_GetPCLK2Freq>
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	e002      	b.n	8003e3e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e38:	f7ff fba8 	bl	800358c <HAL_RCC_GetPCLK1Freq>
 8003e3c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	4613      	mov	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	009a      	lsls	r2, r3, #2
 8003e48:	441a      	add	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e54:	4a22      	ldr	r2, [pc, #136]	; (8003ee0 <UART_SetConfig+0x118>)
 8003e56:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	0119      	lsls	r1, r3, #4
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4613      	mov	r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	4413      	add	r3, r2
 8003e66:	009a      	lsls	r2, r3, #2
 8003e68:	441a      	add	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e74:	4b1a      	ldr	r3, [pc, #104]	; (8003ee0 <UART_SetConfig+0x118>)
 8003e76:	fba3 0302 	umull	r0, r3, r3, r2
 8003e7a:	095b      	lsrs	r3, r3, #5
 8003e7c:	2064      	movs	r0, #100	; 0x64
 8003e7e:	fb00 f303 	mul.w	r3, r0, r3
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	3332      	adds	r3, #50	; 0x32
 8003e88:	4a15      	ldr	r2, [pc, #84]	; (8003ee0 <UART_SetConfig+0x118>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e94:	4419      	add	r1, r3
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	009a      	lsls	r2, r3, #2
 8003ea0:	441a      	add	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eac:	4b0c      	ldr	r3, [pc, #48]	; (8003ee0 <UART_SetConfig+0x118>)
 8003eae:	fba3 0302 	umull	r0, r3, r3, r2
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	2064      	movs	r0, #100	; 0x64
 8003eb6:	fb00 f303 	mul.w	r3, r0, r3
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	3332      	adds	r3, #50	; 0x32
 8003ec0:	4a07      	ldr	r2, [pc, #28]	; (8003ee0 <UART_SetConfig+0x118>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	f003 020f 	and.w	r2, r3, #15
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	440a      	add	r2, r1
 8003ed2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40013800 	.word	0x40013800
 8003ee0:	51eb851f 	.word	0x51eb851f

08003ee4 <__errno>:
 8003ee4:	4b01      	ldr	r3, [pc, #4]	; (8003eec <__errno+0x8>)
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	20000020 	.word	0x20000020

08003ef0 <__libc_init_array>:
 8003ef0:	b570      	push	{r4, r5, r6, lr}
 8003ef2:	2600      	movs	r6, #0
 8003ef4:	4d0c      	ldr	r5, [pc, #48]	; (8003f28 <__libc_init_array+0x38>)
 8003ef6:	4c0d      	ldr	r4, [pc, #52]	; (8003f2c <__libc_init_array+0x3c>)
 8003ef8:	1b64      	subs	r4, r4, r5
 8003efa:	10a4      	asrs	r4, r4, #2
 8003efc:	42a6      	cmp	r6, r4
 8003efe:	d109      	bne.n	8003f14 <__libc_init_array+0x24>
 8003f00:	f003 f8e6 	bl	80070d0 <_init>
 8003f04:	2600      	movs	r6, #0
 8003f06:	4d0a      	ldr	r5, [pc, #40]	; (8003f30 <__libc_init_array+0x40>)
 8003f08:	4c0a      	ldr	r4, [pc, #40]	; (8003f34 <__libc_init_array+0x44>)
 8003f0a:	1b64      	subs	r4, r4, r5
 8003f0c:	10a4      	asrs	r4, r4, #2
 8003f0e:	42a6      	cmp	r6, r4
 8003f10:	d105      	bne.n	8003f1e <__libc_init_array+0x2e>
 8003f12:	bd70      	pop	{r4, r5, r6, pc}
 8003f14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f18:	4798      	blx	r3
 8003f1a:	3601      	adds	r6, #1
 8003f1c:	e7ee      	b.n	8003efc <__libc_init_array+0xc>
 8003f1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f22:	4798      	blx	r3
 8003f24:	3601      	adds	r6, #1
 8003f26:	e7f2      	b.n	8003f0e <__libc_init_array+0x1e>
 8003f28:	08008aa8 	.word	0x08008aa8
 8003f2c:	08008aa8 	.word	0x08008aa8
 8003f30:	08008aa8 	.word	0x08008aa8
 8003f34:	08008aac 	.word	0x08008aac

08003f38 <malloc>:
 8003f38:	4b02      	ldr	r3, [pc, #8]	; (8003f44 <malloc+0xc>)
 8003f3a:	4601      	mov	r1, r0
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	f000 b873 	b.w	8004028 <_malloc_r>
 8003f42:	bf00      	nop
 8003f44:	20000020 	.word	0x20000020

08003f48 <memset>:
 8003f48:	4603      	mov	r3, r0
 8003f4a:	4402      	add	r2, r0
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d100      	bne.n	8003f52 <memset+0xa>
 8003f50:	4770      	bx	lr
 8003f52:	f803 1b01 	strb.w	r1, [r3], #1
 8003f56:	e7f9      	b.n	8003f4c <memset+0x4>

08003f58 <_free_r>:
 8003f58:	b538      	push	{r3, r4, r5, lr}
 8003f5a:	4605      	mov	r5, r0
 8003f5c:	2900      	cmp	r1, #0
 8003f5e:	d040      	beq.n	8003fe2 <_free_r+0x8a>
 8003f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f64:	1f0c      	subs	r4, r1, #4
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	bfb8      	it	lt
 8003f6a:	18e4      	addlt	r4, r4, r3
 8003f6c:	f001 fb32 	bl	80055d4 <__malloc_lock>
 8003f70:	4a1c      	ldr	r2, [pc, #112]	; (8003fe4 <_free_r+0x8c>)
 8003f72:	6813      	ldr	r3, [r2, #0]
 8003f74:	b933      	cbnz	r3, 8003f84 <_free_r+0x2c>
 8003f76:	6063      	str	r3, [r4, #4]
 8003f78:	6014      	str	r4, [r2, #0]
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f80:	f001 bb2e 	b.w	80055e0 <__malloc_unlock>
 8003f84:	42a3      	cmp	r3, r4
 8003f86:	d908      	bls.n	8003f9a <_free_r+0x42>
 8003f88:	6820      	ldr	r0, [r4, #0]
 8003f8a:	1821      	adds	r1, r4, r0
 8003f8c:	428b      	cmp	r3, r1
 8003f8e:	bf01      	itttt	eq
 8003f90:	6819      	ldreq	r1, [r3, #0]
 8003f92:	685b      	ldreq	r3, [r3, #4]
 8003f94:	1809      	addeq	r1, r1, r0
 8003f96:	6021      	streq	r1, [r4, #0]
 8003f98:	e7ed      	b.n	8003f76 <_free_r+0x1e>
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	b10b      	cbz	r3, 8003fa4 <_free_r+0x4c>
 8003fa0:	42a3      	cmp	r3, r4
 8003fa2:	d9fa      	bls.n	8003f9a <_free_r+0x42>
 8003fa4:	6811      	ldr	r1, [r2, #0]
 8003fa6:	1850      	adds	r0, r2, r1
 8003fa8:	42a0      	cmp	r0, r4
 8003faa:	d10b      	bne.n	8003fc4 <_free_r+0x6c>
 8003fac:	6820      	ldr	r0, [r4, #0]
 8003fae:	4401      	add	r1, r0
 8003fb0:	1850      	adds	r0, r2, r1
 8003fb2:	4283      	cmp	r3, r0
 8003fb4:	6011      	str	r1, [r2, #0]
 8003fb6:	d1e0      	bne.n	8003f7a <_free_r+0x22>
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	4401      	add	r1, r0
 8003fbe:	6011      	str	r1, [r2, #0]
 8003fc0:	6053      	str	r3, [r2, #4]
 8003fc2:	e7da      	b.n	8003f7a <_free_r+0x22>
 8003fc4:	d902      	bls.n	8003fcc <_free_r+0x74>
 8003fc6:	230c      	movs	r3, #12
 8003fc8:	602b      	str	r3, [r5, #0]
 8003fca:	e7d6      	b.n	8003f7a <_free_r+0x22>
 8003fcc:	6820      	ldr	r0, [r4, #0]
 8003fce:	1821      	adds	r1, r4, r0
 8003fd0:	428b      	cmp	r3, r1
 8003fd2:	bf01      	itttt	eq
 8003fd4:	6819      	ldreq	r1, [r3, #0]
 8003fd6:	685b      	ldreq	r3, [r3, #4]
 8003fd8:	1809      	addeq	r1, r1, r0
 8003fda:	6021      	streq	r1, [r4, #0]
 8003fdc:	6063      	str	r3, [r4, #4]
 8003fde:	6054      	str	r4, [r2, #4]
 8003fe0:	e7cb      	b.n	8003f7a <_free_r+0x22>
 8003fe2:	bd38      	pop	{r3, r4, r5, pc}
 8003fe4:	20000844 	.word	0x20000844

08003fe8 <sbrk_aligned>:
 8003fe8:	b570      	push	{r4, r5, r6, lr}
 8003fea:	4e0e      	ldr	r6, [pc, #56]	; (8004024 <sbrk_aligned+0x3c>)
 8003fec:	460c      	mov	r4, r1
 8003fee:	6831      	ldr	r1, [r6, #0]
 8003ff0:	4605      	mov	r5, r0
 8003ff2:	b911      	cbnz	r1, 8003ffa <sbrk_aligned+0x12>
 8003ff4:	f000 f88c 	bl	8004110 <_sbrk_r>
 8003ff8:	6030      	str	r0, [r6, #0]
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 f887 	bl	8004110 <_sbrk_r>
 8004002:	1c43      	adds	r3, r0, #1
 8004004:	d00a      	beq.n	800401c <sbrk_aligned+0x34>
 8004006:	1cc4      	adds	r4, r0, #3
 8004008:	f024 0403 	bic.w	r4, r4, #3
 800400c:	42a0      	cmp	r0, r4
 800400e:	d007      	beq.n	8004020 <sbrk_aligned+0x38>
 8004010:	1a21      	subs	r1, r4, r0
 8004012:	4628      	mov	r0, r5
 8004014:	f000 f87c 	bl	8004110 <_sbrk_r>
 8004018:	3001      	adds	r0, #1
 800401a:	d101      	bne.n	8004020 <sbrk_aligned+0x38>
 800401c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004020:	4620      	mov	r0, r4
 8004022:	bd70      	pop	{r4, r5, r6, pc}
 8004024:	20000848 	.word	0x20000848

08004028 <_malloc_r>:
 8004028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800402c:	1ccd      	adds	r5, r1, #3
 800402e:	f025 0503 	bic.w	r5, r5, #3
 8004032:	3508      	adds	r5, #8
 8004034:	2d0c      	cmp	r5, #12
 8004036:	bf38      	it	cc
 8004038:	250c      	movcc	r5, #12
 800403a:	2d00      	cmp	r5, #0
 800403c:	4607      	mov	r7, r0
 800403e:	db01      	blt.n	8004044 <_malloc_r+0x1c>
 8004040:	42a9      	cmp	r1, r5
 8004042:	d905      	bls.n	8004050 <_malloc_r+0x28>
 8004044:	230c      	movs	r3, #12
 8004046:	2600      	movs	r6, #0
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	4630      	mov	r0, r6
 800404c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004050:	4e2e      	ldr	r6, [pc, #184]	; (800410c <_malloc_r+0xe4>)
 8004052:	f001 fabf 	bl	80055d4 <__malloc_lock>
 8004056:	6833      	ldr	r3, [r6, #0]
 8004058:	461c      	mov	r4, r3
 800405a:	bb34      	cbnz	r4, 80040aa <_malloc_r+0x82>
 800405c:	4629      	mov	r1, r5
 800405e:	4638      	mov	r0, r7
 8004060:	f7ff ffc2 	bl	8003fe8 <sbrk_aligned>
 8004064:	1c43      	adds	r3, r0, #1
 8004066:	4604      	mov	r4, r0
 8004068:	d14d      	bne.n	8004106 <_malloc_r+0xde>
 800406a:	6834      	ldr	r4, [r6, #0]
 800406c:	4626      	mov	r6, r4
 800406e:	2e00      	cmp	r6, #0
 8004070:	d140      	bne.n	80040f4 <_malloc_r+0xcc>
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	4631      	mov	r1, r6
 8004076:	4638      	mov	r0, r7
 8004078:	eb04 0803 	add.w	r8, r4, r3
 800407c:	f000 f848 	bl	8004110 <_sbrk_r>
 8004080:	4580      	cmp	r8, r0
 8004082:	d13a      	bne.n	80040fa <_malloc_r+0xd2>
 8004084:	6821      	ldr	r1, [r4, #0]
 8004086:	3503      	adds	r5, #3
 8004088:	1a6d      	subs	r5, r5, r1
 800408a:	f025 0503 	bic.w	r5, r5, #3
 800408e:	3508      	adds	r5, #8
 8004090:	2d0c      	cmp	r5, #12
 8004092:	bf38      	it	cc
 8004094:	250c      	movcc	r5, #12
 8004096:	4638      	mov	r0, r7
 8004098:	4629      	mov	r1, r5
 800409a:	f7ff ffa5 	bl	8003fe8 <sbrk_aligned>
 800409e:	3001      	adds	r0, #1
 80040a0:	d02b      	beq.n	80040fa <_malloc_r+0xd2>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	442b      	add	r3, r5
 80040a6:	6023      	str	r3, [r4, #0]
 80040a8:	e00e      	b.n	80040c8 <_malloc_r+0xa0>
 80040aa:	6822      	ldr	r2, [r4, #0]
 80040ac:	1b52      	subs	r2, r2, r5
 80040ae:	d41e      	bmi.n	80040ee <_malloc_r+0xc6>
 80040b0:	2a0b      	cmp	r2, #11
 80040b2:	d916      	bls.n	80040e2 <_malloc_r+0xba>
 80040b4:	1961      	adds	r1, r4, r5
 80040b6:	42a3      	cmp	r3, r4
 80040b8:	6025      	str	r5, [r4, #0]
 80040ba:	bf18      	it	ne
 80040bc:	6059      	strne	r1, [r3, #4]
 80040be:	6863      	ldr	r3, [r4, #4]
 80040c0:	bf08      	it	eq
 80040c2:	6031      	streq	r1, [r6, #0]
 80040c4:	5162      	str	r2, [r4, r5]
 80040c6:	604b      	str	r3, [r1, #4]
 80040c8:	4638      	mov	r0, r7
 80040ca:	f104 060b 	add.w	r6, r4, #11
 80040ce:	f001 fa87 	bl	80055e0 <__malloc_unlock>
 80040d2:	f026 0607 	bic.w	r6, r6, #7
 80040d6:	1d23      	adds	r3, r4, #4
 80040d8:	1af2      	subs	r2, r6, r3
 80040da:	d0b6      	beq.n	800404a <_malloc_r+0x22>
 80040dc:	1b9b      	subs	r3, r3, r6
 80040de:	50a3      	str	r3, [r4, r2]
 80040e0:	e7b3      	b.n	800404a <_malloc_r+0x22>
 80040e2:	6862      	ldr	r2, [r4, #4]
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	bf0c      	ite	eq
 80040e8:	6032      	streq	r2, [r6, #0]
 80040ea:	605a      	strne	r2, [r3, #4]
 80040ec:	e7ec      	b.n	80040c8 <_malloc_r+0xa0>
 80040ee:	4623      	mov	r3, r4
 80040f0:	6864      	ldr	r4, [r4, #4]
 80040f2:	e7b2      	b.n	800405a <_malloc_r+0x32>
 80040f4:	4634      	mov	r4, r6
 80040f6:	6876      	ldr	r6, [r6, #4]
 80040f8:	e7b9      	b.n	800406e <_malloc_r+0x46>
 80040fa:	230c      	movs	r3, #12
 80040fc:	4638      	mov	r0, r7
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	f001 fa6e 	bl	80055e0 <__malloc_unlock>
 8004104:	e7a1      	b.n	800404a <_malloc_r+0x22>
 8004106:	6025      	str	r5, [r4, #0]
 8004108:	e7de      	b.n	80040c8 <_malloc_r+0xa0>
 800410a:	bf00      	nop
 800410c:	20000844 	.word	0x20000844

08004110 <_sbrk_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	2300      	movs	r3, #0
 8004114:	4d05      	ldr	r5, [pc, #20]	; (800412c <_sbrk_r+0x1c>)
 8004116:	4604      	mov	r4, r0
 8004118:	4608      	mov	r0, r1
 800411a:	602b      	str	r3, [r5, #0]
 800411c:	f7fd fccc 	bl	8001ab8 <_sbrk>
 8004120:	1c43      	adds	r3, r0, #1
 8004122:	d102      	bne.n	800412a <_sbrk_r+0x1a>
 8004124:	682b      	ldr	r3, [r5, #0]
 8004126:	b103      	cbz	r3, 800412a <_sbrk_r+0x1a>
 8004128:	6023      	str	r3, [r4, #0]
 800412a:	bd38      	pop	{r3, r4, r5, pc}
 800412c:	2000084c 	.word	0x2000084c

08004130 <siprintf>:
 8004130:	b40e      	push	{r1, r2, r3}
 8004132:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004136:	b500      	push	{lr}
 8004138:	b09c      	sub	sp, #112	; 0x70
 800413a:	ab1d      	add	r3, sp, #116	; 0x74
 800413c:	9002      	str	r0, [sp, #8]
 800413e:	9006      	str	r0, [sp, #24]
 8004140:	9107      	str	r1, [sp, #28]
 8004142:	9104      	str	r1, [sp, #16]
 8004144:	4808      	ldr	r0, [pc, #32]	; (8004168 <siprintf+0x38>)
 8004146:	4909      	ldr	r1, [pc, #36]	; (800416c <siprintf+0x3c>)
 8004148:	f853 2b04 	ldr.w	r2, [r3], #4
 800414c:	9105      	str	r1, [sp, #20]
 800414e:	6800      	ldr	r0, [r0, #0]
 8004150:	a902      	add	r1, sp, #8
 8004152:	9301      	str	r3, [sp, #4]
 8004154:	f001 ff72 	bl	800603c <_svfiprintf_r>
 8004158:	2200      	movs	r2, #0
 800415a:	9b02      	ldr	r3, [sp, #8]
 800415c:	701a      	strb	r2, [r3, #0]
 800415e:	b01c      	add	sp, #112	; 0x70
 8004160:	f85d eb04 	ldr.w	lr, [sp], #4
 8004164:	b003      	add	sp, #12
 8004166:	4770      	bx	lr
 8004168:	20000020 	.word	0x20000020
 800416c:	ffff0208 	.word	0xffff0208

08004170 <strcpy>:
 8004170:	4603      	mov	r3, r0
 8004172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004176:	f803 2b01 	strb.w	r2, [r3], #1
 800417a:	2a00      	cmp	r2, #0
 800417c:	d1f9      	bne.n	8004172 <strcpy+0x2>
 800417e:	4770      	bx	lr

08004180 <sulp>:
 8004180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004184:	460f      	mov	r7, r1
 8004186:	4690      	mov	r8, r2
 8004188:	f001 fda0 	bl	8005ccc <__ulp>
 800418c:	4604      	mov	r4, r0
 800418e:	460d      	mov	r5, r1
 8004190:	f1b8 0f00 	cmp.w	r8, #0
 8004194:	d011      	beq.n	80041ba <sulp+0x3a>
 8004196:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800419a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800419e:	2b00      	cmp	r3, #0
 80041a0:	dd0b      	ble.n	80041ba <sulp+0x3a>
 80041a2:	2400      	movs	r4, #0
 80041a4:	051b      	lsls	r3, r3, #20
 80041a6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80041aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80041ae:	4622      	mov	r2, r4
 80041b0:	462b      	mov	r3, r5
 80041b2:	f7fc f99b 	bl	80004ec <__aeabi_dmul>
 80041b6:	4604      	mov	r4, r0
 80041b8:	460d      	mov	r5, r1
 80041ba:	4620      	mov	r0, r4
 80041bc:	4629      	mov	r1, r5
 80041be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c2:	0000      	movs	r0, r0
 80041c4:	0000      	movs	r0, r0
	...

080041c8 <_strtod_l>:
 80041c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041cc:	469b      	mov	fp, r3
 80041ce:	2300      	movs	r3, #0
 80041d0:	b09f      	sub	sp, #124	; 0x7c
 80041d2:	931a      	str	r3, [sp, #104]	; 0x68
 80041d4:	4b9e      	ldr	r3, [pc, #632]	; (8004450 <_strtod_l+0x288>)
 80041d6:	4682      	mov	sl, r0
 80041d8:	681f      	ldr	r7, [r3, #0]
 80041da:	460e      	mov	r6, r1
 80041dc:	4638      	mov	r0, r7
 80041de:	9215      	str	r2, [sp, #84]	; 0x54
 80041e0:	f7fb ffc0 	bl	8000164 <strlen>
 80041e4:	f04f 0800 	mov.w	r8, #0
 80041e8:	4604      	mov	r4, r0
 80041ea:	f04f 0900 	mov.w	r9, #0
 80041ee:	9619      	str	r6, [sp, #100]	; 0x64
 80041f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041f2:	781a      	ldrb	r2, [r3, #0]
 80041f4:	2a2b      	cmp	r2, #43	; 0x2b
 80041f6:	d04c      	beq.n	8004292 <_strtod_l+0xca>
 80041f8:	d83a      	bhi.n	8004270 <_strtod_l+0xa8>
 80041fa:	2a0d      	cmp	r2, #13
 80041fc:	d833      	bhi.n	8004266 <_strtod_l+0x9e>
 80041fe:	2a08      	cmp	r2, #8
 8004200:	d833      	bhi.n	800426a <_strtod_l+0xa2>
 8004202:	2a00      	cmp	r2, #0
 8004204:	d03d      	beq.n	8004282 <_strtod_l+0xba>
 8004206:	2300      	movs	r3, #0
 8004208:	930a      	str	r3, [sp, #40]	; 0x28
 800420a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800420c:	782b      	ldrb	r3, [r5, #0]
 800420e:	2b30      	cmp	r3, #48	; 0x30
 8004210:	f040 80aa 	bne.w	8004368 <_strtod_l+0x1a0>
 8004214:	786b      	ldrb	r3, [r5, #1]
 8004216:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800421a:	2b58      	cmp	r3, #88	; 0x58
 800421c:	d166      	bne.n	80042ec <_strtod_l+0x124>
 800421e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004220:	4650      	mov	r0, sl
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	ab1a      	add	r3, sp, #104	; 0x68
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	4a8a      	ldr	r2, [pc, #552]	; (8004454 <_strtod_l+0x28c>)
 800422a:	f8cd b008 	str.w	fp, [sp, #8]
 800422e:	ab1b      	add	r3, sp, #108	; 0x6c
 8004230:	a919      	add	r1, sp, #100	; 0x64
 8004232:	f000 feb1 	bl	8004f98 <__gethex>
 8004236:	f010 0607 	ands.w	r6, r0, #7
 800423a:	4604      	mov	r4, r0
 800423c:	d005      	beq.n	800424a <_strtod_l+0x82>
 800423e:	2e06      	cmp	r6, #6
 8004240:	d129      	bne.n	8004296 <_strtod_l+0xce>
 8004242:	2300      	movs	r3, #0
 8004244:	3501      	adds	r5, #1
 8004246:	9519      	str	r5, [sp, #100]	; 0x64
 8004248:	930a      	str	r3, [sp, #40]	; 0x28
 800424a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800424c:	2b00      	cmp	r3, #0
 800424e:	f040 858a 	bne.w	8004d66 <_strtod_l+0xb9e>
 8004252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004254:	b1d3      	cbz	r3, 800428c <_strtod_l+0xc4>
 8004256:	4642      	mov	r2, r8
 8004258:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	b01f      	add	sp, #124	; 0x7c
 8004262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004266:	2a20      	cmp	r2, #32
 8004268:	d1cd      	bne.n	8004206 <_strtod_l+0x3e>
 800426a:	3301      	adds	r3, #1
 800426c:	9319      	str	r3, [sp, #100]	; 0x64
 800426e:	e7bf      	b.n	80041f0 <_strtod_l+0x28>
 8004270:	2a2d      	cmp	r2, #45	; 0x2d
 8004272:	d1c8      	bne.n	8004206 <_strtod_l+0x3e>
 8004274:	2201      	movs	r2, #1
 8004276:	920a      	str	r2, [sp, #40]	; 0x28
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	9219      	str	r2, [sp, #100]	; 0x64
 800427c:	785b      	ldrb	r3, [r3, #1]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1c3      	bne.n	800420a <_strtod_l+0x42>
 8004282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004284:	9619      	str	r6, [sp, #100]	; 0x64
 8004286:	2b00      	cmp	r3, #0
 8004288:	f040 856b 	bne.w	8004d62 <_strtod_l+0xb9a>
 800428c:	4642      	mov	r2, r8
 800428e:	464b      	mov	r3, r9
 8004290:	e7e4      	b.n	800425c <_strtod_l+0x94>
 8004292:	2200      	movs	r2, #0
 8004294:	e7ef      	b.n	8004276 <_strtod_l+0xae>
 8004296:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004298:	b13a      	cbz	r2, 80042aa <_strtod_l+0xe2>
 800429a:	2135      	movs	r1, #53	; 0x35
 800429c:	a81c      	add	r0, sp, #112	; 0x70
 800429e:	f001 fe19 	bl	8005ed4 <__copybits>
 80042a2:	4650      	mov	r0, sl
 80042a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80042a6:	f001 f9e1 	bl	800566c <_Bfree>
 80042aa:	3e01      	subs	r6, #1
 80042ac:	2e04      	cmp	r6, #4
 80042ae:	d806      	bhi.n	80042be <_strtod_l+0xf6>
 80042b0:	e8df f006 	tbb	[pc, r6]
 80042b4:	1714030a 	.word	0x1714030a
 80042b8:	0a          	.byte	0x0a
 80042b9:	00          	.byte	0x00
 80042ba:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80042be:	0721      	lsls	r1, r4, #28
 80042c0:	d5c3      	bpl.n	800424a <_strtod_l+0x82>
 80042c2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80042c6:	e7c0      	b.n	800424a <_strtod_l+0x82>
 80042c8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80042ca:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80042ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80042d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80042d6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80042da:	e7f0      	b.n	80042be <_strtod_l+0xf6>
 80042dc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004458 <_strtod_l+0x290>
 80042e0:	e7ed      	b.n	80042be <_strtod_l+0xf6>
 80042e2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80042e6:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80042ea:	e7e8      	b.n	80042be <_strtod_l+0xf6>
 80042ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	9219      	str	r2, [sp, #100]	; 0x64
 80042f2:	785b      	ldrb	r3, [r3, #1]
 80042f4:	2b30      	cmp	r3, #48	; 0x30
 80042f6:	d0f9      	beq.n	80042ec <_strtod_l+0x124>
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0a6      	beq.n	800424a <_strtod_l+0x82>
 80042fc:	2301      	movs	r3, #1
 80042fe:	9307      	str	r3, [sp, #28]
 8004300:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004302:	220a      	movs	r2, #10
 8004304:	9308      	str	r3, [sp, #32]
 8004306:	2300      	movs	r3, #0
 8004308:	469b      	mov	fp, r3
 800430a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800430e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004310:	7805      	ldrb	r5, [r0, #0]
 8004312:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004316:	b2d9      	uxtb	r1, r3
 8004318:	2909      	cmp	r1, #9
 800431a:	d927      	bls.n	800436c <_strtod_l+0x1a4>
 800431c:	4622      	mov	r2, r4
 800431e:	4639      	mov	r1, r7
 8004320:	f002 fa80 	bl	8006824 <strncmp>
 8004324:	2800      	cmp	r0, #0
 8004326:	d033      	beq.n	8004390 <_strtod_l+0x1c8>
 8004328:	2000      	movs	r0, #0
 800432a:	462a      	mov	r2, r5
 800432c:	465c      	mov	r4, fp
 800432e:	4603      	mov	r3, r0
 8004330:	9004      	str	r0, [sp, #16]
 8004332:	2a65      	cmp	r2, #101	; 0x65
 8004334:	d001      	beq.n	800433a <_strtod_l+0x172>
 8004336:	2a45      	cmp	r2, #69	; 0x45
 8004338:	d114      	bne.n	8004364 <_strtod_l+0x19c>
 800433a:	b91c      	cbnz	r4, 8004344 <_strtod_l+0x17c>
 800433c:	9a07      	ldr	r2, [sp, #28]
 800433e:	4302      	orrs	r2, r0
 8004340:	d09f      	beq.n	8004282 <_strtod_l+0xba>
 8004342:	2400      	movs	r4, #0
 8004344:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004346:	1c72      	adds	r2, r6, #1
 8004348:	9219      	str	r2, [sp, #100]	; 0x64
 800434a:	7872      	ldrb	r2, [r6, #1]
 800434c:	2a2b      	cmp	r2, #43	; 0x2b
 800434e:	d079      	beq.n	8004444 <_strtod_l+0x27c>
 8004350:	2a2d      	cmp	r2, #45	; 0x2d
 8004352:	f000 8083 	beq.w	800445c <_strtod_l+0x294>
 8004356:	2700      	movs	r7, #0
 8004358:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800435c:	2909      	cmp	r1, #9
 800435e:	f240 8083 	bls.w	8004468 <_strtod_l+0x2a0>
 8004362:	9619      	str	r6, [sp, #100]	; 0x64
 8004364:	2500      	movs	r5, #0
 8004366:	e09f      	b.n	80044a8 <_strtod_l+0x2e0>
 8004368:	2300      	movs	r3, #0
 800436a:	e7c8      	b.n	80042fe <_strtod_l+0x136>
 800436c:	f1bb 0f08 	cmp.w	fp, #8
 8004370:	bfd5      	itete	le
 8004372:	9906      	ldrle	r1, [sp, #24]
 8004374:	9905      	ldrgt	r1, [sp, #20]
 8004376:	fb02 3301 	mlale	r3, r2, r1, r3
 800437a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800437e:	f100 0001 	add.w	r0, r0, #1
 8004382:	bfd4      	ite	le
 8004384:	9306      	strle	r3, [sp, #24]
 8004386:	9305      	strgt	r3, [sp, #20]
 8004388:	f10b 0b01 	add.w	fp, fp, #1
 800438c:	9019      	str	r0, [sp, #100]	; 0x64
 800438e:	e7be      	b.n	800430e <_strtod_l+0x146>
 8004390:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004392:	191a      	adds	r2, r3, r4
 8004394:	9219      	str	r2, [sp, #100]	; 0x64
 8004396:	5d1a      	ldrb	r2, [r3, r4]
 8004398:	f1bb 0f00 	cmp.w	fp, #0
 800439c:	d036      	beq.n	800440c <_strtod_l+0x244>
 800439e:	465c      	mov	r4, fp
 80043a0:	9004      	str	r0, [sp, #16]
 80043a2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80043a6:	2b09      	cmp	r3, #9
 80043a8:	d912      	bls.n	80043d0 <_strtod_l+0x208>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e7c1      	b.n	8004332 <_strtod_l+0x16a>
 80043ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043b0:	3001      	adds	r0, #1
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	9219      	str	r2, [sp, #100]	; 0x64
 80043b6:	785a      	ldrb	r2, [r3, #1]
 80043b8:	2a30      	cmp	r2, #48	; 0x30
 80043ba:	d0f8      	beq.n	80043ae <_strtod_l+0x1e6>
 80043bc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	f200 84d5 	bhi.w	8004d70 <_strtod_l+0xba8>
 80043c6:	9004      	str	r0, [sp, #16]
 80043c8:	2000      	movs	r0, #0
 80043ca:	4604      	mov	r4, r0
 80043cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043ce:	9308      	str	r3, [sp, #32]
 80043d0:	3a30      	subs	r2, #48	; 0x30
 80043d2:	f100 0301 	add.w	r3, r0, #1
 80043d6:	d013      	beq.n	8004400 <_strtod_l+0x238>
 80043d8:	9904      	ldr	r1, [sp, #16]
 80043da:	1905      	adds	r5, r0, r4
 80043dc:	4419      	add	r1, r3
 80043de:	9104      	str	r1, [sp, #16]
 80043e0:	4623      	mov	r3, r4
 80043e2:	210a      	movs	r1, #10
 80043e4:	42ab      	cmp	r3, r5
 80043e6:	d113      	bne.n	8004410 <_strtod_l+0x248>
 80043e8:	1823      	adds	r3, r4, r0
 80043ea:	2b08      	cmp	r3, #8
 80043ec:	f104 0401 	add.w	r4, r4, #1
 80043f0:	4404      	add	r4, r0
 80043f2:	dc1b      	bgt.n	800442c <_strtod_l+0x264>
 80043f4:	230a      	movs	r3, #10
 80043f6:	9906      	ldr	r1, [sp, #24]
 80043f8:	fb03 2301 	mla	r3, r3, r1, r2
 80043fc:	9306      	str	r3, [sp, #24]
 80043fe:	2300      	movs	r3, #0
 8004400:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004402:	4618      	mov	r0, r3
 8004404:	1c51      	adds	r1, r2, #1
 8004406:	9119      	str	r1, [sp, #100]	; 0x64
 8004408:	7852      	ldrb	r2, [r2, #1]
 800440a:	e7ca      	b.n	80043a2 <_strtod_l+0x1da>
 800440c:	4658      	mov	r0, fp
 800440e:	e7d3      	b.n	80043b8 <_strtod_l+0x1f0>
 8004410:	2b08      	cmp	r3, #8
 8004412:	dc04      	bgt.n	800441e <_strtod_l+0x256>
 8004414:	9f06      	ldr	r7, [sp, #24]
 8004416:	434f      	muls	r7, r1
 8004418:	9706      	str	r7, [sp, #24]
 800441a:	3301      	adds	r3, #1
 800441c:	e7e2      	b.n	80043e4 <_strtod_l+0x21c>
 800441e:	1c5f      	adds	r7, r3, #1
 8004420:	2f10      	cmp	r7, #16
 8004422:	bfde      	ittt	le
 8004424:	9f05      	ldrle	r7, [sp, #20]
 8004426:	434f      	mulle	r7, r1
 8004428:	9705      	strle	r7, [sp, #20]
 800442a:	e7f6      	b.n	800441a <_strtod_l+0x252>
 800442c:	2c10      	cmp	r4, #16
 800442e:	bfdf      	itttt	le
 8004430:	230a      	movle	r3, #10
 8004432:	9905      	ldrle	r1, [sp, #20]
 8004434:	fb03 2301 	mlale	r3, r3, r1, r2
 8004438:	9305      	strle	r3, [sp, #20]
 800443a:	e7e0      	b.n	80043fe <_strtod_l+0x236>
 800443c:	2300      	movs	r3, #0
 800443e:	9304      	str	r3, [sp, #16]
 8004440:	2301      	movs	r3, #1
 8004442:	e77b      	b.n	800433c <_strtod_l+0x174>
 8004444:	2700      	movs	r7, #0
 8004446:	1cb2      	adds	r2, r6, #2
 8004448:	9219      	str	r2, [sp, #100]	; 0x64
 800444a:	78b2      	ldrb	r2, [r6, #2]
 800444c:	e784      	b.n	8004358 <_strtod_l+0x190>
 800444e:	bf00      	nop
 8004450:	080087a8 	.word	0x080087a8
 8004454:	0800862c 	.word	0x0800862c
 8004458:	7ff00000 	.word	0x7ff00000
 800445c:	2701      	movs	r7, #1
 800445e:	e7f2      	b.n	8004446 <_strtod_l+0x27e>
 8004460:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004462:	1c51      	adds	r1, r2, #1
 8004464:	9119      	str	r1, [sp, #100]	; 0x64
 8004466:	7852      	ldrb	r2, [r2, #1]
 8004468:	2a30      	cmp	r2, #48	; 0x30
 800446a:	d0f9      	beq.n	8004460 <_strtod_l+0x298>
 800446c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004470:	2908      	cmp	r1, #8
 8004472:	f63f af77 	bhi.w	8004364 <_strtod_l+0x19c>
 8004476:	f04f 0e0a 	mov.w	lr, #10
 800447a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800447e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004480:	9209      	str	r2, [sp, #36]	; 0x24
 8004482:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004484:	1c51      	adds	r1, r2, #1
 8004486:	9119      	str	r1, [sp, #100]	; 0x64
 8004488:	7852      	ldrb	r2, [r2, #1]
 800448a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800448e:	2d09      	cmp	r5, #9
 8004490:	d935      	bls.n	80044fe <_strtod_l+0x336>
 8004492:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004494:	1b49      	subs	r1, r1, r5
 8004496:	2908      	cmp	r1, #8
 8004498:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800449c:	dc02      	bgt.n	80044a4 <_strtod_l+0x2dc>
 800449e:	4565      	cmp	r5, ip
 80044a0:	bfa8      	it	ge
 80044a2:	4665      	movge	r5, ip
 80044a4:	b107      	cbz	r7, 80044a8 <_strtod_l+0x2e0>
 80044a6:	426d      	negs	r5, r5
 80044a8:	2c00      	cmp	r4, #0
 80044aa:	d14c      	bne.n	8004546 <_strtod_l+0x37e>
 80044ac:	9907      	ldr	r1, [sp, #28]
 80044ae:	4301      	orrs	r1, r0
 80044b0:	f47f aecb 	bne.w	800424a <_strtod_l+0x82>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f47f aee4 	bne.w	8004282 <_strtod_l+0xba>
 80044ba:	2a69      	cmp	r2, #105	; 0x69
 80044bc:	d026      	beq.n	800450c <_strtod_l+0x344>
 80044be:	dc23      	bgt.n	8004508 <_strtod_l+0x340>
 80044c0:	2a49      	cmp	r2, #73	; 0x49
 80044c2:	d023      	beq.n	800450c <_strtod_l+0x344>
 80044c4:	2a4e      	cmp	r2, #78	; 0x4e
 80044c6:	f47f aedc 	bne.w	8004282 <_strtod_l+0xba>
 80044ca:	499d      	ldr	r1, [pc, #628]	; (8004740 <_strtod_l+0x578>)
 80044cc:	a819      	add	r0, sp, #100	; 0x64
 80044ce:	f000 ffb1 	bl	8005434 <__match>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	f43f aed5 	beq.w	8004282 <_strtod_l+0xba>
 80044d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	2b28      	cmp	r3, #40	; 0x28
 80044de:	d12c      	bne.n	800453a <_strtod_l+0x372>
 80044e0:	4998      	ldr	r1, [pc, #608]	; (8004744 <_strtod_l+0x57c>)
 80044e2:	aa1c      	add	r2, sp, #112	; 0x70
 80044e4:	a819      	add	r0, sp, #100	; 0x64
 80044e6:	f000 ffb9 	bl	800545c <__hexnan>
 80044ea:	2805      	cmp	r0, #5
 80044ec:	d125      	bne.n	800453a <_strtod_l+0x372>
 80044ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044f0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80044f4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80044f8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80044fc:	e6a5      	b.n	800424a <_strtod_l+0x82>
 80044fe:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004502:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004506:	e7bc      	b.n	8004482 <_strtod_l+0x2ba>
 8004508:	2a6e      	cmp	r2, #110	; 0x6e
 800450a:	e7dc      	b.n	80044c6 <_strtod_l+0x2fe>
 800450c:	498e      	ldr	r1, [pc, #568]	; (8004748 <_strtod_l+0x580>)
 800450e:	a819      	add	r0, sp, #100	; 0x64
 8004510:	f000 ff90 	bl	8005434 <__match>
 8004514:	2800      	cmp	r0, #0
 8004516:	f43f aeb4 	beq.w	8004282 <_strtod_l+0xba>
 800451a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800451c:	498b      	ldr	r1, [pc, #556]	; (800474c <_strtod_l+0x584>)
 800451e:	3b01      	subs	r3, #1
 8004520:	a819      	add	r0, sp, #100	; 0x64
 8004522:	9319      	str	r3, [sp, #100]	; 0x64
 8004524:	f000 ff86 	bl	8005434 <__match>
 8004528:	b910      	cbnz	r0, 8004530 <_strtod_l+0x368>
 800452a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800452c:	3301      	adds	r3, #1
 800452e:	9319      	str	r3, [sp, #100]	; 0x64
 8004530:	f04f 0800 	mov.w	r8, #0
 8004534:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004750 <_strtod_l+0x588>
 8004538:	e687      	b.n	800424a <_strtod_l+0x82>
 800453a:	4886      	ldr	r0, [pc, #536]	; (8004754 <_strtod_l+0x58c>)
 800453c:	f002 f96c 	bl	8006818 <nan>
 8004540:	4680      	mov	r8, r0
 8004542:	4689      	mov	r9, r1
 8004544:	e681      	b.n	800424a <_strtod_l+0x82>
 8004546:	9b04      	ldr	r3, [sp, #16]
 8004548:	f1bb 0f00 	cmp.w	fp, #0
 800454c:	bf08      	it	eq
 800454e:	46a3      	moveq	fp, r4
 8004550:	1aeb      	subs	r3, r5, r3
 8004552:	2c10      	cmp	r4, #16
 8004554:	9806      	ldr	r0, [sp, #24]
 8004556:	4626      	mov	r6, r4
 8004558:	9307      	str	r3, [sp, #28]
 800455a:	bfa8      	it	ge
 800455c:	2610      	movge	r6, #16
 800455e:	f7fb ff4b 	bl	80003f8 <__aeabi_ui2d>
 8004562:	2c09      	cmp	r4, #9
 8004564:	4680      	mov	r8, r0
 8004566:	4689      	mov	r9, r1
 8004568:	dd13      	ble.n	8004592 <_strtod_l+0x3ca>
 800456a:	4b7b      	ldr	r3, [pc, #492]	; (8004758 <_strtod_l+0x590>)
 800456c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004570:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004574:	f7fb ffba 	bl	80004ec <__aeabi_dmul>
 8004578:	4680      	mov	r8, r0
 800457a:	9805      	ldr	r0, [sp, #20]
 800457c:	4689      	mov	r9, r1
 800457e:	f7fb ff3b 	bl	80003f8 <__aeabi_ui2d>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4640      	mov	r0, r8
 8004588:	4649      	mov	r1, r9
 800458a:	f7fb fdf9 	bl	8000180 <__adddf3>
 800458e:	4680      	mov	r8, r0
 8004590:	4689      	mov	r9, r1
 8004592:	2c0f      	cmp	r4, #15
 8004594:	dc36      	bgt.n	8004604 <_strtod_l+0x43c>
 8004596:	9b07      	ldr	r3, [sp, #28]
 8004598:	2b00      	cmp	r3, #0
 800459a:	f43f ae56 	beq.w	800424a <_strtod_l+0x82>
 800459e:	dd22      	ble.n	80045e6 <_strtod_l+0x41e>
 80045a0:	2b16      	cmp	r3, #22
 80045a2:	dc09      	bgt.n	80045b8 <_strtod_l+0x3f0>
 80045a4:	496c      	ldr	r1, [pc, #432]	; (8004758 <_strtod_l+0x590>)
 80045a6:	4642      	mov	r2, r8
 80045a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80045ac:	464b      	mov	r3, r9
 80045ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045b2:	f7fb ff9b 	bl	80004ec <__aeabi_dmul>
 80045b6:	e7c3      	b.n	8004540 <_strtod_l+0x378>
 80045b8:	9a07      	ldr	r2, [sp, #28]
 80045ba:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80045be:	4293      	cmp	r3, r2
 80045c0:	db20      	blt.n	8004604 <_strtod_l+0x43c>
 80045c2:	4d65      	ldr	r5, [pc, #404]	; (8004758 <_strtod_l+0x590>)
 80045c4:	f1c4 040f 	rsb	r4, r4, #15
 80045c8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80045cc:	4642      	mov	r2, r8
 80045ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045d2:	464b      	mov	r3, r9
 80045d4:	f7fb ff8a 	bl	80004ec <__aeabi_dmul>
 80045d8:	9b07      	ldr	r3, [sp, #28]
 80045da:	1b1c      	subs	r4, r3, r4
 80045dc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80045e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80045e4:	e7e5      	b.n	80045b2 <_strtod_l+0x3ea>
 80045e6:	9b07      	ldr	r3, [sp, #28]
 80045e8:	3316      	adds	r3, #22
 80045ea:	db0b      	blt.n	8004604 <_strtod_l+0x43c>
 80045ec:	9b04      	ldr	r3, [sp, #16]
 80045ee:	4640      	mov	r0, r8
 80045f0:	1b5d      	subs	r5, r3, r5
 80045f2:	4b59      	ldr	r3, [pc, #356]	; (8004758 <_strtod_l+0x590>)
 80045f4:	4649      	mov	r1, r9
 80045f6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80045fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80045fe:	f7fc f89f 	bl	8000740 <__aeabi_ddiv>
 8004602:	e79d      	b.n	8004540 <_strtod_l+0x378>
 8004604:	9b07      	ldr	r3, [sp, #28]
 8004606:	1ba6      	subs	r6, r4, r6
 8004608:	441e      	add	r6, r3
 800460a:	2e00      	cmp	r6, #0
 800460c:	dd74      	ble.n	80046f8 <_strtod_l+0x530>
 800460e:	f016 030f 	ands.w	r3, r6, #15
 8004612:	d00a      	beq.n	800462a <_strtod_l+0x462>
 8004614:	4950      	ldr	r1, [pc, #320]	; (8004758 <_strtod_l+0x590>)
 8004616:	4642      	mov	r2, r8
 8004618:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800461c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004620:	464b      	mov	r3, r9
 8004622:	f7fb ff63 	bl	80004ec <__aeabi_dmul>
 8004626:	4680      	mov	r8, r0
 8004628:	4689      	mov	r9, r1
 800462a:	f036 060f 	bics.w	r6, r6, #15
 800462e:	d052      	beq.n	80046d6 <_strtod_l+0x50e>
 8004630:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8004634:	dd27      	ble.n	8004686 <_strtod_l+0x4be>
 8004636:	f04f 0b00 	mov.w	fp, #0
 800463a:	f8cd b010 	str.w	fp, [sp, #16]
 800463e:	f8cd b020 	str.w	fp, [sp, #32]
 8004642:	f8cd b018 	str.w	fp, [sp, #24]
 8004646:	2322      	movs	r3, #34	; 0x22
 8004648:	f04f 0800 	mov.w	r8, #0
 800464c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004750 <_strtod_l+0x588>
 8004650:	f8ca 3000 	str.w	r3, [sl]
 8004654:	9b08      	ldr	r3, [sp, #32]
 8004656:	2b00      	cmp	r3, #0
 8004658:	f43f adf7 	beq.w	800424a <_strtod_l+0x82>
 800465c:	4650      	mov	r0, sl
 800465e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004660:	f001 f804 	bl	800566c <_Bfree>
 8004664:	4650      	mov	r0, sl
 8004666:	9906      	ldr	r1, [sp, #24]
 8004668:	f001 f800 	bl	800566c <_Bfree>
 800466c:	4650      	mov	r0, sl
 800466e:	9904      	ldr	r1, [sp, #16]
 8004670:	f000 fffc 	bl	800566c <_Bfree>
 8004674:	4650      	mov	r0, sl
 8004676:	9908      	ldr	r1, [sp, #32]
 8004678:	f000 fff8 	bl	800566c <_Bfree>
 800467c:	4659      	mov	r1, fp
 800467e:	4650      	mov	r0, sl
 8004680:	f000 fff4 	bl	800566c <_Bfree>
 8004684:	e5e1      	b.n	800424a <_strtod_l+0x82>
 8004686:	4b35      	ldr	r3, [pc, #212]	; (800475c <_strtod_l+0x594>)
 8004688:	4640      	mov	r0, r8
 800468a:	9305      	str	r3, [sp, #20]
 800468c:	2300      	movs	r3, #0
 800468e:	4649      	mov	r1, r9
 8004690:	461f      	mov	r7, r3
 8004692:	1136      	asrs	r6, r6, #4
 8004694:	2e01      	cmp	r6, #1
 8004696:	dc21      	bgt.n	80046dc <_strtod_l+0x514>
 8004698:	b10b      	cbz	r3, 800469e <_strtod_l+0x4d6>
 800469a:	4680      	mov	r8, r0
 800469c:	4689      	mov	r9, r1
 800469e:	4b2f      	ldr	r3, [pc, #188]	; (800475c <_strtod_l+0x594>)
 80046a0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80046a4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80046a8:	4642      	mov	r2, r8
 80046aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046ae:	464b      	mov	r3, r9
 80046b0:	f7fb ff1c 	bl	80004ec <__aeabi_dmul>
 80046b4:	4b26      	ldr	r3, [pc, #152]	; (8004750 <_strtod_l+0x588>)
 80046b6:	460a      	mov	r2, r1
 80046b8:	400b      	ands	r3, r1
 80046ba:	4929      	ldr	r1, [pc, #164]	; (8004760 <_strtod_l+0x598>)
 80046bc:	4680      	mov	r8, r0
 80046be:	428b      	cmp	r3, r1
 80046c0:	d8b9      	bhi.n	8004636 <_strtod_l+0x46e>
 80046c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80046c6:	428b      	cmp	r3, r1
 80046c8:	bf86      	itte	hi
 80046ca:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 80046ce:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004764 <_strtod_l+0x59c>
 80046d2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80046d6:	2300      	movs	r3, #0
 80046d8:	9305      	str	r3, [sp, #20]
 80046da:	e07f      	b.n	80047dc <_strtod_l+0x614>
 80046dc:	07f2      	lsls	r2, r6, #31
 80046de:	d505      	bpl.n	80046ec <_strtod_l+0x524>
 80046e0:	9b05      	ldr	r3, [sp, #20]
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	f7fb ff01 	bl	80004ec <__aeabi_dmul>
 80046ea:	2301      	movs	r3, #1
 80046ec:	9a05      	ldr	r2, [sp, #20]
 80046ee:	3701      	adds	r7, #1
 80046f0:	3208      	adds	r2, #8
 80046f2:	1076      	asrs	r6, r6, #1
 80046f4:	9205      	str	r2, [sp, #20]
 80046f6:	e7cd      	b.n	8004694 <_strtod_l+0x4cc>
 80046f8:	d0ed      	beq.n	80046d6 <_strtod_l+0x50e>
 80046fa:	4276      	negs	r6, r6
 80046fc:	f016 020f 	ands.w	r2, r6, #15
 8004700:	d00a      	beq.n	8004718 <_strtod_l+0x550>
 8004702:	4b15      	ldr	r3, [pc, #84]	; (8004758 <_strtod_l+0x590>)
 8004704:	4640      	mov	r0, r8
 8004706:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800470a:	4649      	mov	r1, r9
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	f7fc f816 	bl	8000740 <__aeabi_ddiv>
 8004714:	4680      	mov	r8, r0
 8004716:	4689      	mov	r9, r1
 8004718:	1136      	asrs	r6, r6, #4
 800471a:	d0dc      	beq.n	80046d6 <_strtod_l+0x50e>
 800471c:	2e1f      	cmp	r6, #31
 800471e:	dd23      	ble.n	8004768 <_strtod_l+0x5a0>
 8004720:	f04f 0b00 	mov.w	fp, #0
 8004724:	f8cd b010 	str.w	fp, [sp, #16]
 8004728:	f8cd b020 	str.w	fp, [sp, #32]
 800472c:	f8cd b018 	str.w	fp, [sp, #24]
 8004730:	2322      	movs	r3, #34	; 0x22
 8004732:	f04f 0800 	mov.w	r8, #0
 8004736:	f04f 0900 	mov.w	r9, #0
 800473a:	f8ca 3000 	str.w	r3, [sl]
 800473e:	e789      	b.n	8004654 <_strtod_l+0x48c>
 8004740:	08008629 	.word	0x08008629
 8004744:	08008640 	.word	0x08008640
 8004748:	08008620 	.word	0x08008620
 800474c:	08008623 	.word	0x08008623
 8004750:	7ff00000 	.word	0x7ff00000
 8004754:	0800872f 	.word	0x0800872f
 8004758:	08008840 	.word	0x08008840
 800475c:	08008818 	.word	0x08008818
 8004760:	7ca00000 	.word	0x7ca00000
 8004764:	7fefffff 	.word	0x7fefffff
 8004768:	f016 0310 	ands.w	r3, r6, #16
 800476c:	bf18      	it	ne
 800476e:	236a      	movne	r3, #106	; 0x6a
 8004770:	4640      	mov	r0, r8
 8004772:	9305      	str	r3, [sp, #20]
 8004774:	4649      	mov	r1, r9
 8004776:	2300      	movs	r3, #0
 8004778:	4fb0      	ldr	r7, [pc, #704]	; (8004a3c <_strtod_l+0x874>)
 800477a:	07f2      	lsls	r2, r6, #31
 800477c:	d504      	bpl.n	8004788 <_strtod_l+0x5c0>
 800477e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004782:	f7fb feb3 	bl	80004ec <__aeabi_dmul>
 8004786:	2301      	movs	r3, #1
 8004788:	1076      	asrs	r6, r6, #1
 800478a:	f107 0708 	add.w	r7, r7, #8
 800478e:	d1f4      	bne.n	800477a <_strtod_l+0x5b2>
 8004790:	b10b      	cbz	r3, 8004796 <_strtod_l+0x5ce>
 8004792:	4680      	mov	r8, r0
 8004794:	4689      	mov	r9, r1
 8004796:	9b05      	ldr	r3, [sp, #20]
 8004798:	b1c3      	cbz	r3, 80047cc <_strtod_l+0x604>
 800479a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800479e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	4649      	mov	r1, r9
 80047a6:	dd11      	ble.n	80047cc <_strtod_l+0x604>
 80047a8:	2b1f      	cmp	r3, #31
 80047aa:	f340 8127 	ble.w	80049fc <_strtod_l+0x834>
 80047ae:	2b34      	cmp	r3, #52	; 0x34
 80047b0:	bfd8      	it	le
 80047b2:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 80047b6:	f04f 0800 	mov.w	r8, #0
 80047ba:	bfcf      	iteee	gt
 80047bc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80047c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80047c4:	fa03 f202 	lslle.w	r2, r3, r2
 80047c8:	ea02 0901 	andle.w	r9, r2, r1
 80047cc:	2200      	movs	r2, #0
 80047ce:	2300      	movs	r3, #0
 80047d0:	4640      	mov	r0, r8
 80047d2:	4649      	mov	r1, r9
 80047d4:	f7fc f8f2 	bl	80009bc <__aeabi_dcmpeq>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d1a1      	bne.n	8004720 <_strtod_l+0x558>
 80047dc:	9b06      	ldr	r3, [sp, #24]
 80047de:	465a      	mov	r2, fp
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	4650      	mov	r0, sl
 80047e4:	4623      	mov	r3, r4
 80047e6:	9908      	ldr	r1, [sp, #32]
 80047e8:	f000 ffa8 	bl	800573c <__s2b>
 80047ec:	9008      	str	r0, [sp, #32]
 80047ee:	2800      	cmp	r0, #0
 80047f0:	f43f af21 	beq.w	8004636 <_strtod_l+0x46e>
 80047f4:	9b04      	ldr	r3, [sp, #16]
 80047f6:	f04f 0b00 	mov.w	fp, #0
 80047fa:	1b5d      	subs	r5, r3, r5
 80047fc:	9b07      	ldr	r3, [sp, #28]
 80047fe:	f8cd b010 	str.w	fp, [sp, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	bfb4      	ite	lt
 8004806:	462b      	movlt	r3, r5
 8004808:	2300      	movge	r3, #0
 800480a:	930e      	str	r3, [sp, #56]	; 0x38
 800480c:	9b07      	ldr	r3, [sp, #28]
 800480e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004812:	9314      	str	r3, [sp, #80]	; 0x50
 8004814:	9b08      	ldr	r3, [sp, #32]
 8004816:	4650      	mov	r0, sl
 8004818:	6859      	ldr	r1, [r3, #4]
 800481a:	f000 fee7 	bl	80055ec <_Balloc>
 800481e:	9006      	str	r0, [sp, #24]
 8004820:	2800      	cmp	r0, #0
 8004822:	f43f af10 	beq.w	8004646 <_strtod_l+0x47e>
 8004826:	9b08      	ldr	r3, [sp, #32]
 8004828:	300c      	adds	r0, #12
 800482a:	691a      	ldr	r2, [r3, #16]
 800482c:	f103 010c 	add.w	r1, r3, #12
 8004830:	3202      	adds	r2, #2
 8004832:	0092      	lsls	r2, r2, #2
 8004834:	f000 fec0 	bl	80055b8 <memcpy>
 8004838:	ab1c      	add	r3, sp, #112	; 0x70
 800483a:	9301      	str	r3, [sp, #4]
 800483c:	ab1b      	add	r3, sp, #108	; 0x6c
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	4642      	mov	r2, r8
 8004842:	464b      	mov	r3, r9
 8004844:	4650      	mov	r0, sl
 8004846:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800484a:	f001 fab9 	bl	8005dc0 <__d2b>
 800484e:	901a      	str	r0, [sp, #104]	; 0x68
 8004850:	2800      	cmp	r0, #0
 8004852:	f43f aef8 	beq.w	8004646 <_strtod_l+0x47e>
 8004856:	2101      	movs	r1, #1
 8004858:	4650      	mov	r0, sl
 800485a:	f001 f807 	bl	800586c <__i2b>
 800485e:	4603      	mov	r3, r0
 8004860:	9004      	str	r0, [sp, #16]
 8004862:	2800      	cmp	r0, #0
 8004864:	f43f aeef 	beq.w	8004646 <_strtod_l+0x47e>
 8004868:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800486a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800486c:	2d00      	cmp	r5, #0
 800486e:	bfab      	itete	ge
 8004870:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004872:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8004874:	18ee      	addge	r6, r5, r3
 8004876:	1b5c      	sublt	r4, r3, r5
 8004878:	9b05      	ldr	r3, [sp, #20]
 800487a:	bfa8      	it	ge
 800487c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800487e:	eba5 0503 	sub.w	r5, r5, r3
 8004882:	4415      	add	r5, r2
 8004884:	4b6e      	ldr	r3, [pc, #440]	; (8004a40 <_strtod_l+0x878>)
 8004886:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800488a:	bfb8      	it	lt
 800488c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800488e:	429d      	cmp	r5, r3
 8004890:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004894:	f280 80c4 	bge.w	8004a20 <_strtod_l+0x858>
 8004898:	1b5b      	subs	r3, r3, r5
 800489a:	2b1f      	cmp	r3, #31
 800489c:	f04f 0701 	mov.w	r7, #1
 80048a0:	eba2 0203 	sub.w	r2, r2, r3
 80048a4:	f300 80b1 	bgt.w	8004a0a <_strtod_l+0x842>
 80048a8:	2500      	movs	r5, #0
 80048aa:	fa07 f303 	lsl.w	r3, r7, r3
 80048ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80048b0:	18b7      	adds	r7, r6, r2
 80048b2:	9b05      	ldr	r3, [sp, #20]
 80048b4:	42be      	cmp	r6, r7
 80048b6:	4414      	add	r4, r2
 80048b8:	441c      	add	r4, r3
 80048ba:	4633      	mov	r3, r6
 80048bc:	bfa8      	it	ge
 80048be:	463b      	movge	r3, r7
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	bfa8      	it	ge
 80048c4:	4623      	movge	r3, r4
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	bfc2      	ittt	gt
 80048ca:	1aff      	subgt	r7, r7, r3
 80048cc:	1ae4      	subgt	r4, r4, r3
 80048ce:	1af6      	subgt	r6, r6, r3
 80048d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	dd17      	ble.n	8004906 <_strtod_l+0x73e>
 80048d6:	461a      	mov	r2, r3
 80048d8:	4650      	mov	r0, sl
 80048da:	9904      	ldr	r1, [sp, #16]
 80048dc:	f001 f884 	bl	80059e8 <__pow5mult>
 80048e0:	9004      	str	r0, [sp, #16]
 80048e2:	2800      	cmp	r0, #0
 80048e4:	f43f aeaf 	beq.w	8004646 <_strtod_l+0x47e>
 80048e8:	4601      	mov	r1, r0
 80048ea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80048ec:	4650      	mov	r0, sl
 80048ee:	f000 ffd3 	bl	8005898 <__multiply>
 80048f2:	9009      	str	r0, [sp, #36]	; 0x24
 80048f4:	2800      	cmp	r0, #0
 80048f6:	f43f aea6 	beq.w	8004646 <_strtod_l+0x47e>
 80048fa:	4650      	mov	r0, sl
 80048fc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80048fe:	f000 feb5 	bl	800566c <_Bfree>
 8004902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004904:	931a      	str	r3, [sp, #104]	; 0x68
 8004906:	2f00      	cmp	r7, #0
 8004908:	f300 808e 	bgt.w	8004a28 <_strtod_l+0x860>
 800490c:	9b07      	ldr	r3, [sp, #28]
 800490e:	2b00      	cmp	r3, #0
 8004910:	dd08      	ble.n	8004924 <_strtod_l+0x75c>
 8004912:	4650      	mov	r0, sl
 8004914:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004916:	9906      	ldr	r1, [sp, #24]
 8004918:	f001 f866 	bl	80059e8 <__pow5mult>
 800491c:	9006      	str	r0, [sp, #24]
 800491e:	2800      	cmp	r0, #0
 8004920:	f43f ae91 	beq.w	8004646 <_strtod_l+0x47e>
 8004924:	2c00      	cmp	r4, #0
 8004926:	dd08      	ble.n	800493a <_strtod_l+0x772>
 8004928:	4622      	mov	r2, r4
 800492a:	4650      	mov	r0, sl
 800492c:	9906      	ldr	r1, [sp, #24]
 800492e:	f001 f8b5 	bl	8005a9c <__lshift>
 8004932:	9006      	str	r0, [sp, #24]
 8004934:	2800      	cmp	r0, #0
 8004936:	f43f ae86 	beq.w	8004646 <_strtod_l+0x47e>
 800493a:	2e00      	cmp	r6, #0
 800493c:	dd08      	ble.n	8004950 <_strtod_l+0x788>
 800493e:	4632      	mov	r2, r6
 8004940:	4650      	mov	r0, sl
 8004942:	9904      	ldr	r1, [sp, #16]
 8004944:	f001 f8aa 	bl	8005a9c <__lshift>
 8004948:	9004      	str	r0, [sp, #16]
 800494a:	2800      	cmp	r0, #0
 800494c:	f43f ae7b 	beq.w	8004646 <_strtod_l+0x47e>
 8004950:	4650      	mov	r0, sl
 8004952:	9a06      	ldr	r2, [sp, #24]
 8004954:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004956:	f001 f92d 	bl	8005bb4 <__mdiff>
 800495a:	4683      	mov	fp, r0
 800495c:	2800      	cmp	r0, #0
 800495e:	f43f ae72 	beq.w	8004646 <_strtod_l+0x47e>
 8004962:	2400      	movs	r4, #0
 8004964:	68c3      	ldr	r3, [r0, #12]
 8004966:	9904      	ldr	r1, [sp, #16]
 8004968:	60c4      	str	r4, [r0, #12]
 800496a:	930b      	str	r3, [sp, #44]	; 0x2c
 800496c:	f001 f906 	bl	8005b7c <__mcmp>
 8004970:	42a0      	cmp	r0, r4
 8004972:	da6b      	bge.n	8004a4c <_strtod_l+0x884>
 8004974:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004976:	ea53 0308 	orrs.w	r3, r3, r8
 800497a:	f040 8091 	bne.w	8004aa0 <_strtod_l+0x8d8>
 800497e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004982:	2b00      	cmp	r3, #0
 8004984:	f040 808c 	bne.w	8004aa0 <_strtod_l+0x8d8>
 8004988:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800498c:	0d1b      	lsrs	r3, r3, #20
 800498e:	051b      	lsls	r3, r3, #20
 8004990:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004994:	f240 8084 	bls.w	8004aa0 <_strtod_l+0x8d8>
 8004998:	f8db 3014 	ldr.w	r3, [fp, #20]
 800499c:	b91b      	cbnz	r3, 80049a6 <_strtod_l+0x7de>
 800499e:	f8db 3010 	ldr.w	r3, [fp, #16]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	dd7c      	ble.n	8004aa0 <_strtod_l+0x8d8>
 80049a6:	4659      	mov	r1, fp
 80049a8:	2201      	movs	r2, #1
 80049aa:	4650      	mov	r0, sl
 80049ac:	f001 f876 	bl	8005a9c <__lshift>
 80049b0:	9904      	ldr	r1, [sp, #16]
 80049b2:	4683      	mov	fp, r0
 80049b4:	f001 f8e2 	bl	8005b7c <__mcmp>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	dd71      	ble.n	8004aa0 <_strtod_l+0x8d8>
 80049bc:	9905      	ldr	r1, [sp, #20]
 80049be:	464b      	mov	r3, r9
 80049c0:	4a20      	ldr	r2, [pc, #128]	; (8004a44 <_strtod_l+0x87c>)
 80049c2:	2900      	cmp	r1, #0
 80049c4:	f000 808c 	beq.w	8004ae0 <_strtod_l+0x918>
 80049c8:	ea02 0109 	and.w	r1, r2, r9
 80049cc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80049d0:	f300 8086 	bgt.w	8004ae0 <_strtod_l+0x918>
 80049d4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80049d8:	f77f aeaa 	ble.w	8004730 <_strtod_l+0x568>
 80049dc:	4640      	mov	r0, r8
 80049de:	4649      	mov	r1, r9
 80049e0:	4b19      	ldr	r3, [pc, #100]	; (8004a48 <_strtod_l+0x880>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	f7fb fd82 	bl	80004ec <__aeabi_dmul>
 80049e8:	460b      	mov	r3, r1
 80049ea:	4303      	orrs	r3, r0
 80049ec:	bf08      	it	eq
 80049ee:	2322      	moveq	r3, #34	; 0x22
 80049f0:	4680      	mov	r8, r0
 80049f2:	4689      	mov	r9, r1
 80049f4:	bf08      	it	eq
 80049f6:	f8ca 3000 	streq.w	r3, [sl]
 80049fa:	e62f      	b.n	800465c <_strtod_l+0x494>
 80049fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	ea03 0808 	and.w	r8, r3, r8
 8004a08:	e6e0      	b.n	80047cc <_strtod_l+0x604>
 8004a0a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004a0e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004a12:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004a16:	35e2      	adds	r5, #226	; 0xe2
 8004a18:	fa07 f505 	lsl.w	r5, r7, r5
 8004a1c:	970f      	str	r7, [sp, #60]	; 0x3c
 8004a1e:	e747      	b.n	80048b0 <_strtod_l+0x6e8>
 8004a20:	2301      	movs	r3, #1
 8004a22:	2500      	movs	r5, #0
 8004a24:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a26:	e743      	b.n	80048b0 <_strtod_l+0x6e8>
 8004a28:	463a      	mov	r2, r7
 8004a2a:	4650      	mov	r0, sl
 8004a2c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004a2e:	f001 f835 	bl	8005a9c <__lshift>
 8004a32:	901a      	str	r0, [sp, #104]	; 0x68
 8004a34:	2800      	cmp	r0, #0
 8004a36:	f47f af69 	bne.w	800490c <_strtod_l+0x744>
 8004a3a:	e604      	b.n	8004646 <_strtod_l+0x47e>
 8004a3c:	08008658 	.word	0x08008658
 8004a40:	fffffc02 	.word	0xfffffc02
 8004a44:	7ff00000 	.word	0x7ff00000
 8004a48:	39500000 	.word	0x39500000
 8004a4c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004a50:	d165      	bne.n	8004b1e <_strtod_l+0x956>
 8004a52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004a58:	b35a      	cbz	r2, 8004ab2 <_strtod_l+0x8ea>
 8004a5a:	4a99      	ldr	r2, [pc, #612]	; (8004cc0 <_strtod_l+0xaf8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d12b      	bne.n	8004ab8 <_strtod_l+0x8f0>
 8004a60:	9b05      	ldr	r3, [sp, #20]
 8004a62:	4641      	mov	r1, r8
 8004a64:	b303      	cbz	r3, 8004aa8 <_strtod_l+0x8e0>
 8004a66:	464a      	mov	r2, r9
 8004a68:	4b96      	ldr	r3, [pc, #600]	; (8004cc4 <_strtod_l+0xafc>)
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a74:	d81b      	bhi.n	8004aae <_strtod_l+0x8e6>
 8004a76:	0d1b      	lsrs	r3, r3, #20
 8004a78:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	4299      	cmp	r1, r3
 8004a82:	d119      	bne.n	8004ab8 <_strtod_l+0x8f0>
 8004a84:	4b90      	ldr	r3, [pc, #576]	; (8004cc8 <_strtod_l+0xb00>)
 8004a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d102      	bne.n	8004a92 <_strtod_l+0x8ca>
 8004a8c:	3101      	adds	r1, #1
 8004a8e:	f43f adda 	beq.w	8004646 <_strtod_l+0x47e>
 8004a92:	f04f 0800 	mov.w	r8, #0
 8004a96:	4b8b      	ldr	r3, [pc, #556]	; (8004cc4 <_strtod_l+0xafc>)
 8004a98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a9a:	401a      	ands	r2, r3
 8004a9c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004aa0:	9b05      	ldr	r3, [sp, #20]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d19a      	bne.n	80049dc <_strtod_l+0x814>
 8004aa6:	e5d9      	b.n	800465c <_strtod_l+0x494>
 8004aa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004aac:	e7e8      	b.n	8004a80 <_strtod_l+0x8b8>
 8004aae:	4613      	mov	r3, r2
 8004ab0:	e7e6      	b.n	8004a80 <_strtod_l+0x8b8>
 8004ab2:	ea53 0308 	orrs.w	r3, r3, r8
 8004ab6:	d081      	beq.n	80049bc <_strtod_l+0x7f4>
 8004ab8:	b1e5      	cbz	r5, 8004af4 <_strtod_l+0x92c>
 8004aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004abc:	421d      	tst	r5, r3
 8004abe:	d0ef      	beq.n	8004aa0 <_strtod_l+0x8d8>
 8004ac0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ac2:	4640      	mov	r0, r8
 8004ac4:	4649      	mov	r1, r9
 8004ac6:	9a05      	ldr	r2, [sp, #20]
 8004ac8:	b1c3      	cbz	r3, 8004afc <_strtod_l+0x934>
 8004aca:	f7ff fb59 	bl	8004180 <sulp>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ad6:	f7fb fb53 	bl	8000180 <__adddf3>
 8004ada:	4680      	mov	r8, r0
 8004adc:	4689      	mov	r9, r1
 8004ade:	e7df      	b.n	8004aa0 <_strtod_l+0x8d8>
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004ae6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004aea:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004aee:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004af2:	e7d5      	b.n	8004aa0 <_strtod_l+0x8d8>
 8004af4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004af6:	ea13 0f08 	tst.w	r3, r8
 8004afa:	e7e0      	b.n	8004abe <_strtod_l+0x8f6>
 8004afc:	f7ff fb40 	bl	8004180 <sulp>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004b08:	f7fb fb38 	bl	800017c <__aeabi_dsub>
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2300      	movs	r3, #0
 8004b10:	4680      	mov	r8, r0
 8004b12:	4689      	mov	r9, r1
 8004b14:	f7fb ff52 	bl	80009bc <__aeabi_dcmpeq>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	d0c1      	beq.n	8004aa0 <_strtod_l+0x8d8>
 8004b1c:	e608      	b.n	8004730 <_strtod_l+0x568>
 8004b1e:	4658      	mov	r0, fp
 8004b20:	9904      	ldr	r1, [sp, #16]
 8004b22:	f001 f9a9 	bl	8005e78 <__ratio>
 8004b26:	2200      	movs	r2, #0
 8004b28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b2c:	4606      	mov	r6, r0
 8004b2e:	460f      	mov	r7, r1
 8004b30:	f7fb ff58 	bl	80009e4 <__aeabi_dcmple>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	d070      	beq.n	8004c1a <_strtod_l+0xa52>
 8004b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d042      	beq.n	8004bc4 <_strtod_l+0x9fc>
 8004b3e:	2600      	movs	r6, #0
 8004b40:	4f62      	ldr	r7, [pc, #392]	; (8004ccc <_strtod_l+0xb04>)
 8004b42:	4d62      	ldr	r5, [pc, #392]	; (8004ccc <_strtod_l+0xb04>)
 8004b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b4a:	0d1b      	lsrs	r3, r3, #20
 8004b4c:	051b      	lsls	r3, r3, #20
 8004b4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b52:	4b5f      	ldr	r3, [pc, #380]	; (8004cd0 <_strtod_l+0xb08>)
 8004b54:	429a      	cmp	r2, r3
 8004b56:	f040 80c3 	bne.w	8004ce0 <_strtod_l+0xb18>
 8004b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b5c:	4640      	mov	r0, r8
 8004b5e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004b62:	4649      	mov	r1, r9
 8004b64:	f001 f8b2 	bl	8005ccc <__ulp>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	4639      	mov	r1, r7
 8004b70:	f7fb fcbc 	bl	80004ec <__aeabi_dmul>
 8004b74:	4642      	mov	r2, r8
 8004b76:	464b      	mov	r3, r9
 8004b78:	f7fb fb02 	bl	8000180 <__adddf3>
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4951      	ldr	r1, [pc, #324]	; (8004cc4 <_strtod_l+0xafc>)
 8004b80:	4a54      	ldr	r2, [pc, #336]	; (8004cd4 <_strtod_l+0xb0c>)
 8004b82:	4019      	ands	r1, r3
 8004b84:	4291      	cmp	r1, r2
 8004b86:	4680      	mov	r8, r0
 8004b88:	d95d      	bls.n	8004c46 <_strtod_l+0xa7e>
 8004b8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004b8c:	4b4e      	ldr	r3, [pc, #312]	; (8004cc8 <_strtod_l+0xb00>)
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d103      	bne.n	8004b9a <_strtod_l+0x9d2>
 8004b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b94:	3301      	adds	r3, #1
 8004b96:	f43f ad56 	beq.w	8004646 <_strtod_l+0x47e>
 8004b9a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004b9e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004cc8 <_strtod_l+0xb00>
 8004ba2:	4650      	mov	r0, sl
 8004ba4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004ba6:	f000 fd61 	bl	800566c <_Bfree>
 8004baa:	4650      	mov	r0, sl
 8004bac:	9906      	ldr	r1, [sp, #24]
 8004bae:	f000 fd5d 	bl	800566c <_Bfree>
 8004bb2:	4650      	mov	r0, sl
 8004bb4:	9904      	ldr	r1, [sp, #16]
 8004bb6:	f000 fd59 	bl	800566c <_Bfree>
 8004bba:	4659      	mov	r1, fp
 8004bbc:	4650      	mov	r0, sl
 8004bbe:	f000 fd55 	bl	800566c <_Bfree>
 8004bc2:	e627      	b.n	8004814 <_strtod_l+0x64c>
 8004bc4:	f1b8 0f00 	cmp.w	r8, #0
 8004bc8:	d119      	bne.n	8004bfe <_strtod_l+0xa36>
 8004bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bd0:	b9e3      	cbnz	r3, 8004c0c <_strtod_l+0xa44>
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	4630      	mov	r0, r6
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	4b3c      	ldr	r3, [pc, #240]	; (8004ccc <_strtod_l+0xb04>)
 8004bda:	f7fb fef9 	bl	80009d0 <__aeabi_dcmplt>
 8004bde:	b9c8      	cbnz	r0, 8004c14 <_strtod_l+0xa4c>
 8004be0:	2200      	movs	r2, #0
 8004be2:	4630      	mov	r0, r6
 8004be4:	4639      	mov	r1, r7
 8004be6:	4b3c      	ldr	r3, [pc, #240]	; (8004cd8 <_strtod_l+0xb10>)
 8004be8:	f7fb fc80 	bl	80004ec <__aeabi_dmul>
 8004bec:	4604      	mov	r4, r0
 8004bee:	460d      	mov	r5, r1
 8004bf0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004bf4:	9416      	str	r4, [sp, #88]	; 0x58
 8004bf6:	9317      	str	r3, [sp, #92]	; 0x5c
 8004bf8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004bfc:	e7a2      	b.n	8004b44 <_strtod_l+0x97c>
 8004bfe:	f1b8 0f01 	cmp.w	r8, #1
 8004c02:	d103      	bne.n	8004c0c <_strtod_l+0xa44>
 8004c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f43f ad92 	beq.w	8004730 <_strtod_l+0x568>
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	2400      	movs	r4, #0
 8004c10:	4f32      	ldr	r7, [pc, #200]	; (8004cdc <_strtod_l+0xb14>)
 8004c12:	e796      	b.n	8004b42 <_strtod_l+0x97a>
 8004c14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004c16:	4d30      	ldr	r5, [pc, #192]	; (8004cd8 <_strtod_l+0xb10>)
 8004c18:	e7ea      	b.n	8004bf0 <_strtod_l+0xa28>
 8004c1a:	4b2f      	ldr	r3, [pc, #188]	; (8004cd8 <_strtod_l+0xb10>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	4630      	mov	r0, r6
 8004c20:	4639      	mov	r1, r7
 8004c22:	f7fb fc63 	bl	80004ec <__aeabi_dmul>
 8004c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c28:	4604      	mov	r4, r0
 8004c2a:	460d      	mov	r5, r1
 8004c2c:	b933      	cbnz	r3, 8004c3c <_strtod_l+0xa74>
 8004c2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004c32:	9010      	str	r0, [sp, #64]	; 0x40
 8004c34:	9311      	str	r3, [sp, #68]	; 0x44
 8004c36:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004c3a:	e783      	b.n	8004b44 <_strtod_l+0x97c>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004c44:	e7f7      	b.n	8004c36 <_strtod_l+0xa6e>
 8004c46:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004c4a:	9b05      	ldr	r3, [sp, #20]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1a8      	bne.n	8004ba2 <_strtod_l+0x9da>
 8004c50:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004c56:	0d1b      	lsrs	r3, r3, #20
 8004c58:	051b      	lsls	r3, r3, #20
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d1a1      	bne.n	8004ba2 <_strtod_l+0x9da>
 8004c5e:	4620      	mov	r0, r4
 8004c60:	4629      	mov	r1, r5
 8004c62:	f7fb ff25 	bl	8000ab0 <__aeabi_d2lz>
 8004c66:	f7fb fc13 	bl	8000490 <__aeabi_l2d>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4620      	mov	r0, r4
 8004c70:	4629      	mov	r1, r5
 8004c72:	f7fb fa83 	bl	800017c <__aeabi_dsub>
 8004c76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004c7c:	ea43 0308 	orr.w	r3, r3, r8
 8004c80:	4313      	orrs	r3, r2
 8004c82:	4604      	mov	r4, r0
 8004c84:	460d      	mov	r5, r1
 8004c86:	d066      	beq.n	8004d56 <_strtod_l+0xb8e>
 8004c88:	a309      	add	r3, pc, #36	; (adr r3, 8004cb0 <_strtod_l+0xae8>)
 8004c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8e:	f7fb fe9f 	bl	80009d0 <__aeabi_dcmplt>
 8004c92:	2800      	cmp	r0, #0
 8004c94:	f47f ace2 	bne.w	800465c <_strtod_l+0x494>
 8004c98:	a307      	add	r3, pc, #28	; (adr r3, 8004cb8 <_strtod_l+0xaf0>)
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	4629      	mov	r1, r5
 8004ca2:	f7fb feb3 	bl	8000a0c <__aeabi_dcmpgt>
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	f43f af7b 	beq.w	8004ba2 <_strtod_l+0x9da>
 8004cac:	e4d6      	b.n	800465c <_strtod_l+0x494>
 8004cae:	bf00      	nop
 8004cb0:	94a03595 	.word	0x94a03595
 8004cb4:	3fdfffff 	.word	0x3fdfffff
 8004cb8:	35afe535 	.word	0x35afe535
 8004cbc:	3fe00000 	.word	0x3fe00000
 8004cc0:	000fffff 	.word	0x000fffff
 8004cc4:	7ff00000 	.word	0x7ff00000
 8004cc8:	7fefffff 	.word	0x7fefffff
 8004ccc:	3ff00000 	.word	0x3ff00000
 8004cd0:	7fe00000 	.word	0x7fe00000
 8004cd4:	7c9fffff 	.word	0x7c9fffff
 8004cd8:	3fe00000 	.word	0x3fe00000
 8004cdc:	bff00000 	.word	0xbff00000
 8004ce0:	9b05      	ldr	r3, [sp, #20]
 8004ce2:	b313      	cbz	r3, 8004d2a <_strtod_l+0xb62>
 8004ce4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ce6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004cea:	d81e      	bhi.n	8004d2a <_strtod_l+0xb62>
 8004cec:	a326      	add	r3, pc, #152	; (adr r3, 8004d88 <_strtod_l+0xbc0>)
 8004cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	f7fb fe75 	bl	80009e4 <__aeabi_dcmple>
 8004cfa:	b190      	cbz	r0, 8004d22 <_strtod_l+0xb5a>
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	4620      	mov	r0, r4
 8004d00:	f7fb feb6 	bl	8000a70 <__aeabi_d2uiz>
 8004d04:	2801      	cmp	r0, #1
 8004d06:	bf38      	it	cc
 8004d08:	2001      	movcc	r0, #1
 8004d0a:	f7fb fb75 	bl	80003f8 <__aeabi_ui2d>
 8004d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d10:	4604      	mov	r4, r0
 8004d12:	460d      	mov	r5, r1
 8004d14:	b9d3      	cbnz	r3, 8004d4c <_strtod_l+0xb84>
 8004d16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d1a:	9012      	str	r0, [sp, #72]	; 0x48
 8004d1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d1e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004d22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d24:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004d28:	1a9f      	subs	r7, r3, r2
 8004d2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d2e:	f000 ffcd 	bl	8005ccc <__ulp>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4630      	mov	r0, r6
 8004d38:	4639      	mov	r1, r7
 8004d3a:	f7fb fbd7 	bl	80004ec <__aeabi_dmul>
 8004d3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004d42:	f7fb fa1d 	bl	8000180 <__adddf3>
 8004d46:	4680      	mov	r8, r0
 8004d48:	4689      	mov	r9, r1
 8004d4a:	e77e      	b.n	8004c4a <_strtod_l+0xa82>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004d54:	e7e3      	b.n	8004d1e <_strtod_l+0xb56>
 8004d56:	a30e      	add	r3, pc, #56	; (adr r3, 8004d90 <_strtod_l+0xbc8>)
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	f7fb fe38 	bl	80009d0 <__aeabi_dcmplt>
 8004d60:	e7a1      	b.n	8004ca6 <_strtod_l+0xade>
 8004d62:	2300      	movs	r3, #0
 8004d64:	930a      	str	r3, [sp, #40]	; 0x28
 8004d66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d68:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004d6a:	6013      	str	r3, [r2, #0]
 8004d6c:	f7ff ba71 	b.w	8004252 <_strtod_l+0x8a>
 8004d70:	2a65      	cmp	r2, #101	; 0x65
 8004d72:	f43f ab63 	beq.w	800443c <_strtod_l+0x274>
 8004d76:	2a45      	cmp	r2, #69	; 0x45
 8004d78:	f43f ab60 	beq.w	800443c <_strtod_l+0x274>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	f7ff bb95 	b.w	80044ac <_strtod_l+0x2e4>
 8004d82:	bf00      	nop
 8004d84:	f3af 8000 	nop.w
 8004d88:	ffc00000 	.word	0xffc00000
 8004d8c:	41dfffff 	.word	0x41dfffff
 8004d90:	94a03595 	.word	0x94a03595
 8004d94:	3fcfffff 	.word	0x3fcfffff

08004d98 <strtod>:
 8004d98:	460a      	mov	r2, r1
 8004d9a:	4601      	mov	r1, r0
 8004d9c:	4802      	ldr	r0, [pc, #8]	; (8004da8 <strtod+0x10>)
 8004d9e:	4b03      	ldr	r3, [pc, #12]	; (8004dac <strtod+0x14>)
 8004da0:	6800      	ldr	r0, [r0, #0]
 8004da2:	f7ff ba11 	b.w	80041c8 <_strtod_l>
 8004da6:	bf00      	nop
 8004da8:	20000020 	.word	0x20000020
 8004dac:	20000088 	.word	0x20000088

08004db0 <strtok>:
 8004db0:	4b16      	ldr	r3, [pc, #88]	; (8004e0c <strtok+0x5c>)
 8004db2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db6:	681f      	ldr	r7, [r3, #0]
 8004db8:	4605      	mov	r5, r0
 8004dba:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8004dbc:	460e      	mov	r6, r1
 8004dbe:	b9ec      	cbnz	r4, 8004dfc <strtok+0x4c>
 8004dc0:	2050      	movs	r0, #80	; 0x50
 8004dc2:	f7ff f8b9 	bl	8003f38 <malloc>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	65b8      	str	r0, [r7, #88]	; 0x58
 8004dca:	b920      	cbnz	r0, 8004dd6 <strtok+0x26>
 8004dcc:	2157      	movs	r1, #87	; 0x57
 8004dce:	4b10      	ldr	r3, [pc, #64]	; (8004e10 <strtok+0x60>)
 8004dd0:	4810      	ldr	r0, [pc, #64]	; (8004e14 <strtok+0x64>)
 8004dd2:	f000 f849 	bl	8004e68 <__assert_func>
 8004dd6:	e9c0 4400 	strd	r4, r4, [r0]
 8004dda:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004dde:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004de2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004de6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004dea:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004dee:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004df2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004df6:	6184      	str	r4, [r0, #24]
 8004df8:	7704      	strb	r4, [r0, #28]
 8004dfa:	6244      	str	r4, [r0, #36]	; 0x24
 8004dfc:	4631      	mov	r1, r6
 8004dfe:	4628      	mov	r0, r5
 8004e00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e02:	2301      	movs	r3, #1
 8004e04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e08:	f000 b806 	b.w	8004e18 <__strtok_r>
 8004e0c:	20000020 	.word	0x20000020
 8004e10:	08008680 	.word	0x08008680
 8004e14:	08008697 	.word	0x08008697

08004e18 <__strtok_r>:
 8004e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e1a:	b908      	cbnz	r0, 8004e20 <__strtok_r+0x8>
 8004e1c:	6810      	ldr	r0, [r2, #0]
 8004e1e:	b188      	cbz	r0, 8004e44 <__strtok_r+0x2c>
 8004e20:	4604      	mov	r4, r0
 8004e22:	460f      	mov	r7, r1
 8004e24:	4620      	mov	r0, r4
 8004e26:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004e2a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004e2e:	b91e      	cbnz	r6, 8004e38 <__strtok_r+0x20>
 8004e30:	b965      	cbnz	r5, 8004e4c <__strtok_r+0x34>
 8004e32:	4628      	mov	r0, r5
 8004e34:	6015      	str	r5, [r2, #0]
 8004e36:	e005      	b.n	8004e44 <__strtok_r+0x2c>
 8004e38:	42b5      	cmp	r5, r6
 8004e3a:	d1f6      	bne.n	8004e2a <__strtok_r+0x12>
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1f0      	bne.n	8004e22 <__strtok_r+0xa>
 8004e40:	6014      	str	r4, [r2, #0]
 8004e42:	7003      	strb	r3, [r0, #0]
 8004e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e46:	461c      	mov	r4, r3
 8004e48:	e00c      	b.n	8004e64 <__strtok_r+0x4c>
 8004e4a:	b915      	cbnz	r5, 8004e52 <__strtok_r+0x3a>
 8004e4c:	460e      	mov	r6, r1
 8004e4e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004e52:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004e56:	42ab      	cmp	r3, r5
 8004e58:	d1f7      	bne.n	8004e4a <__strtok_r+0x32>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f3      	beq.n	8004e46 <__strtok_r+0x2e>
 8004e5e:	2300      	movs	r3, #0
 8004e60:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004e64:	6014      	str	r4, [r2, #0]
 8004e66:	e7ed      	b.n	8004e44 <__strtok_r+0x2c>

08004e68 <__assert_func>:
 8004e68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e6a:	4614      	mov	r4, r2
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <__assert_func+0x2c>)
 8004e70:	4605      	mov	r5, r0
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68d8      	ldr	r0, [r3, #12]
 8004e76:	b14c      	cbz	r4, 8004e8c <__assert_func+0x24>
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <__assert_func+0x30>)
 8004e7a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004e7e:	9100      	str	r1, [sp, #0]
 8004e80:	462b      	mov	r3, r5
 8004e82:	4906      	ldr	r1, [pc, #24]	; (8004e9c <__assert_func+0x34>)
 8004e84:	f000 f80e 	bl	8004ea4 <fiprintf>
 8004e88:	f001 fdae 	bl	80069e8 <abort>
 8004e8c:	4b04      	ldr	r3, [pc, #16]	; (8004ea0 <__assert_func+0x38>)
 8004e8e:	461c      	mov	r4, r3
 8004e90:	e7f3      	b.n	8004e7a <__assert_func+0x12>
 8004e92:	bf00      	nop
 8004e94:	20000020 	.word	0x20000020
 8004e98:	080086f4 	.word	0x080086f4
 8004e9c:	08008701 	.word	0x08008701
 8004ea0:	0800872f 	.word	0x0800872f

08004ea4 <fiprintf>:
 8004ea4:	b40e      	push	{r1, r2, r3}
 8004ea6:	b503      	push	{r0, r1, lr}
 8004ea8:	4601      	mov	r1, r0
 8004eaa:	ab03      	add	r3, sp, #12
 8004eac:	4805      	ldr	r0, [pc, #20]	; (8004ec4 <fiprintf+0x20>)
 8004eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eb2:	6800      	ldr	r0, [r0, #0]
 8004eb4:	9301      	str	r3, [sp, #4]
 8004eb6:	f001 f9e9 	bl	800628c <_vfiprintf_r>
 8004eba:	b002      	add	sp, #8
 8004ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ec0:	b003      	add	sp, #12
 8004ec2:	4770      	bx	lr
 8004ec4:	20000020 	.word	0x20000020

08004ec8 <rshift>:
 8004ec8:	6903      	ldr	r3, [r0, #16]
 8004eca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ece:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8004ed2:	f100 0414 	add.w	r4, r0, #20
 8004ed6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8004eda:	dd46      	ble.n	8004f6a <rshift+0xa2>
 8004edc:	f011 011f 	ands.w	r1, r1, #31
 8004ee0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8004ee4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8004ee8:	d10c      	bne.n	8004f04 <rshift+0x3c>
 8004eea:	4629      	mov	r1, r5
 8004eec:	f100 0710 	add.w	r7, r0, #16
 8004ef0:	42b1      	cmp	r1, r6
 8004ef2:	d335      	bcc.n	8004f60 <rshift+0x98>
 8004ef4:	1a9b      	subs	r3, r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	1eea      	subs	r2, r5, #3
 8004efa:	4296      	cmp	r6, r2
 8004efc:	bf38      	it	cc
 8004efe:	2300      	movcc	r3, #0
 8004f00:	4423      	add	r3, r4
 8004f02:	e015      	b.n	8004f30 <rshift+0x68>
 8004f04:	46a1      	mov	r9, r4
 8004f06:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8004f0a:	f1c1 0820 	rsb	r8, r1, #32
 8004f0e:	40cf      	lsrs	r7, r1
 8004f10:	f105 0e04 	add.w	lr, r5, #4
 8004f14:	4576      	cmp	r6, lr
 8004f16:	46f4      	mov	ip, lr
 8004f18:	d816      	bhi.n	8004f48 <rshift+0x80>
 8004f1a:	1a9a      	subs	r2, r3, r2
 8004f1c:	0092      	lsls	r2, r2, #2
 8004f1e:	3a04      	subs	r2, #4
 8004f20:	3501      	adds	r5, #1
 8004f22:	42ae      	cmp	r6, r5
 8004f24:	bf38      	it	cc
 8004f26:	2200      	movcc	r2, #0
 8004f28:	18a3      	adds	r3, r4, r2
 8004f2a:	50a7      	str	r7, [r4, r2]
 8004f2c:	b107      	cbz	r7, 8004f30 <rshift+0x68>
 8004f2e:	3304      	adds	r3, #4
 8004f30:	42a3      	cmp	r3, r4
 8004f32:	eba3 0204 	sub.w	r2, r3, r4
 8004f36:	bf08      	it	eq
 8004f38:	2300      	moveq	r3, #0
 8004f3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004f3e:	6102      	str	r2, [r0, #16]
 8004f40:	bf08      	it	eq
 8004f42:	6143      	streq	r3, [r0, #20]
 8004f44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f48:	f8dc c000 	ldr.w	ip, [ip]
 8004f4c:	fa0c fc08 	lsl.w	ip, ip, r8
 8004f50:	ea4c 0707 	orr.w	r7, ip, r7
 8004f54:	f849 7b04 	str.w	r7, [r9], #4
 8004f58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004f5c:	40cf      	lsrs	r7, r1
 8004f5e:	e7d9      	b.n	8004f14 <rshift+0x4c>
 8004f60:	f851 cb04 	ldr.w	ip, [r1], #4
 8004f64:	f847 cf04 	str.w	ip, [r7, #4]!
 8004f68:	e7c2      	b.n	8004ef0 <rshift+0x28>
 8004f6a:	4623      	mov	r3, r4
 8004f6c:	e7e0      	b.n	8004f30 <rshift+0x68>

08004f6e <__hexdig_fun>:
 8004f6e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004f72:	2b09      	cmp	r3, #9
 8004f74:	d802      	bhi.n	8004f7c <__hexdig_fun+0xe>
 8004f76:	3820      	subs	r0, #32
 8004f78:	b2c0      	uxtb	r0, r0
 8004f7a:	4770      	bx	lr
 8004f7c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8004f80:	2b05      	cmp	r3, #5
 8004f82:	d801      	bhi.n	8004f88 <__hexdig_fun+0x1a>
 8004f84:	3847      	subs	r0, #71	; 0x47
 8004f86:	e7f7      	b.n	8004f78 <__hexdig_fun+0xa>
 8004f88:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8004f8c:	2b05      	cmp	r3, #5
 8004f8e:	d801      	bhi.n	8004f94 <__hexdig_fun+0x26>
 8004f90:	3827      	subs	r0, #39	; 0x27
 8004f92:	e7f1      	b.n	8004f78 <__hexdig_fun+0xa>
 8004f94:	2000      	movs	r0, #0
 8004f96:	4770      	bx	lr

08004f98 <__gethex>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	b08b      	sub	sp, #44	; 0x2c
 8004f9e:	9305      	str	r3, [sp, #20]
 8004fa0:	4bb2      	ldr	r3, [pc, #712]	; (800526c <__gethex+0x2d4>)
 8004fa2:	9002      	str	r0, [sp, #8]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	468b      	mov	fp, r1
 8004fa8:	4618      	mov	r0, r3
 8004faa:	4690      	mov	r8, r2
 8004fac:	9303      	str	r3, [sp, #12]
 8004fae:	f7fb f8d9 	bl	8000164 <strlen>
 8004fb2:	4682      	mov	sl, r0
 8004fb4:	9b03      	ldr	r3, [sp, #12]
 8004fb6:	f8db 2000 	ldr.w	r2, [fp]
 8004fba:	4403      	add	r3, r0
 8004fbc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8004fc0:	9306      	str	r3, [sp, #24]
 8004fc2:	1c93      	adds	r3, r2, #2
 8004fc4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8004fc8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8004fcc:	32fe      	adds	r2, #254	; 0xfe
 8004fce:	18d1      	adds	r1, r2, r3
 8004fd0:	461f      	mov	r7, r3
 8004fd2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004fd6:	9101      	str	r1, [sp, #4]
 8004fd8:	2830      	cmp	r0, #48	; 0x30
 8004fda:	d0f8      	beq.n	8004fce <__gethex+0x36>
 8004fdc:	f7ff ffc7 	bl	8004f6e <__hexdig_fun>
 8004fe0:	4604      	mov	r4, r0
 8004fe2:	2800      	cmp	r0, #0
 8004fe4:	d13a      	bne.n	800505c <__gethex+0xc4>
 8004fe6:	4652      	mov	r2, sl
 8004fe8:	4638      	mov	r0, r7
 8004fea:	9903      	ldr	r1, [sp, #12]
 8004fec:	f001 fc1a 	bl	8006824 <strncmp>
 8004ff0:	4605      	mov	r5, r0
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	d166      	bne.n	80050c4 <__gethex+0x12c>
 8004ff6:	f817 000a 	ldrb.w	r0, [r7, sl]
 8004ffa:	eb07 060a 	add.w	r6, r7, sl
 8004ffe:	f7ff ffb6 	bl	8004f6e <__hexdig_fun>
 8005002:	2800      	cmp	r0, #0
 8005004:	d060      	beq.n	80050c8 <__gethex+0x130>
 8005006:	4633      	mov	r3, r6
 8005008:	7818      	ldrb	r0, [r3, #0]
 800500a:	461f      	mov	r7, r3
 800500c:	2830      	cmp	r0, #48	; 0x30
 800500e:	f103 0301 	add.w	r3, r3, #1
 8005012:	d0f9      	beq.n	8005008 <__gethex+0x70>
 8005014:	f7ff ffab 	bl	8004f6e <__hexdig_fun>
 8005018:	2301      	movs	r3, #1
 800501a:	fab0 f480 	clz	r4, r0
 800501e:	4635      	mov	r5, r6
 8005020:	0964      	lsrs	r4, r4, #5
 8005022:	9301      	str	r3, [sp, #4]
 8005024:	463a      	mov	r2, r7
 8005026:	4616      	mov	r6, r2
 8005028:	7830      	ldrb	r0, [r6, #0]
 800502a:	3201      	adds	r2, #1
 800502c:	f7ff ff9f 	bl	8004f6e <__hexdig_fun>
 8005030:	2800      	cmp	r0, #0
 8005032:	d1f8      	bne.n	8005026 <__gethex+0x8e>
 8005034:	4652      	mov	r2, sl
 8005036:	4630      	mov	r0, r6
 8005038:	9903      	ldr	r1, [sp, #12]
 800503a:	f001 fbf3 	bl	8006824 <strncmp>
 800503e:	b980      	cbnz	r0, 8005062 <__gethex+0xca>
 8005040:	b94d      	cbnz	r5, 8005056 <__gethex+0xbe>
 8005042:	eb06 050a 	add.w	r5, r6, sl
 8005046:	462a      	mov	r2, r5
 8005048:	4616      	mov	r6, r2
 800504a:	7830      	ldrb	r0, [r6, #0]
 800504c:	3201      	adds	r2, #1
 800504e:	f7ff ff8e 	bl	8004f6e <__hexdig_fun>
 8005052:	2800      	cmp	r0, #0
 8005054:	d1f8      	bne.n	8005048 <__gethex+0xb0>
 8005056:	1bad      	subs	r5, r5, r6
 8005058:	00ad      	lsls	r5, r5, #2
 800505a:	e004      	b.n	8005066 <__gethex+0xce>
 800505c:	2400      	movs	r4, #0
 800505e:	4625      	mov	r5, r4
 8005060:	e7e0      	b.n	8005024 <__gethex+0x8c>
 8005062:	2d00      	cmp	r5, #0
 8005064:	d1f7      	bne.n	8005056 <__gethex+0xbe>
 8005066:	7833      	ldrb	r3, [r6, #0]
 8005068:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800506c:	2b50      	cmp	r3, #80	; 0x50
 800506e:	d139      	bne.n	80050e4 <__gethex+0x14c>
 8005070:	7873      	ldrb	r3, [r6, #1]
 8005072:	2b2b      	cmp	r3, #43	; 0x2b
 8005074:	d02a      	beq.n	80050cc <__gethex+0x134>
 8005076:	2b2d      	cmp	r3, #45	; 0x2d
 8005078:	d02c      	beq.n	80050d4 <__gethex+0x13c>
 800507a:	f04f 0900 	mov.w	r9, #0
 800507e:	1c71      	adds	r1, r6, #1
 8005080:	7808      	ldrb	r0, [r1, #0]
 8005082:	f7ff ff74 	bl	8004f6e <__hexdig_fun>
 8005086:	1e43      	subs	r3, r0, #1
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b18      	cmp	r3, #24
 800508c:	d82a      	bhi.n	80050e4 <__gethex+0x14c>
 800508e:	f1a0 0210 	sub.w	r2, r0, #16
 8005092:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005096:	f7ff ff6a 	bl	8004f6e <__hexdig_fun>
 800509a:	1e43      	subs	r3, r0, #1
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b18      	cmp	r3, #24
 80050a0:	d91b      	bls.n	80050da <__gethex+0x142>
 80050a2:	f1b9 0f00 	cmp.w	r9, #0
 80050a6:	d000      	beq.n	80050aa <__gethex+0x112>
 80050a8:	4252      	negs	r2, r2
 80050aa:	4415      	add	r5, r2
 80050ac:	f8cb 1000 	str.w	r1, [fp]
 80050b0:	b1d4      	cbz	r4, 80050e8 <__gethex+0x150>
 80050b2:	9b01      	ldr	r3, [sp, #4]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bf14      	ite	ne
 80050b8:	2700      	movne	r7, #0
 80050ba:	2706      	moveq	r7, #6
 80050bc:	4638      	mov	r0, r7
 80050be:	b00b      	add	sp, #44	; 0x2c
 80050c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c4:	463e      	mov	r6, r7
 80050c6:	4625      	mov	r5, r4
 80050c8:	2401      	movs	r4, #1
 80050ca:	e7cc      	b.n	8005066 <__gethex+0xce>
 80050cc:	f04f 0900 	mov.w	r9, #0
 80050d0:	1cb1      	adds	r1, r6, #2
 80050d2:	e7d5      	b.n	8005080 <__gethex+0xe8>
 80050d4:	f04f 0901 	mov.w	r9, #1
 80050d8:	e7fa      	b.n	80050d0 <__gethex+0x138>
 80050da:	230a      	movs	r3, #10
 80050dc:	fb03 0202 	mla	r2, r3, r2, r0
 80050e0:	3a10      	subs	r2, #16
 80050e2:	e7d6      	b.n	8005092 <__gethex+0xfa>
 80050e4:	4631      	mov	r1, r6
 80050e6:	e7e1      	b.n	80050ac <__gethex+0x114>
 80050e8:	4621      	mov	r1, r4
 80050ea:	1bf3      	subs	r3, r6, r7
 80050ec:	3b01      	subs	r3, #1
 80050ee:	2b07      	cmp	r3, #7
 80050f0:	dc0a      	bgt.n	8005108 <__gethex+0x170>
 80050f2:	9802      	ldr	r0, [sp, #8]
 80050f4:	f000 fa7a 	bl	80055ec <_Balloc>
 80050f8:	4604      	mov	r4, r0
 80050fa:	b940      	cbnz	r0, 800510e <__gethex+0x176>
 80050fc:	4602      	mov	r2, r0
 80050fe:	21de      	movs	r1, #222	; 0xde
 8005100:	4b5b      	ldr	r3, [pc, #364]	; (8005270 <__gethex+0x2d8>)
 8005102:	485c      	ldr	r0, [pc, #368]	; (8005274 <__gethex+0x2dc>)
 8005104:	f7ff feb0 	bl	8004e68 <__assert_func>
 8005108:	3101      	adds	r1, #1
 800510a:	105b      	asrs	r3, r3, #1
 800510c:	e7ef      	b.n	80050ee <__gethex+0x156>
 800510e:	f04f 0b00 	mov.w	fp, #0
 8005112:	f100 0914 	add.w	r9, r0, #20
 8005116:	f1ca 0301 	rsb	r3, sl, #1
 800511a:	f8cd 9010 	str.w	r9, [sp, #16]
 800511e:	f8cd b004 	str.w	fp, [sp, #4]
 8005122:	9308      	str	r3, [sp, #32]
 8005124:	42b7      	cmp	r7, r6
 8005126:	d33f      	bcc.n	80051a8 <__gethex+0x210>
 8005128:	9f04      	ldr	r7, [sp, #16]
 800512a:	9b01      	ldr	r3, [sp, #4]
 800512c:	f847 3b04 	str.w	r3, [r7], #4
 8005130:	eba7 0709 	sub.w	r7, r7, r9
 8005134:	10bf      	asrs	r7, r7, #2
 8005136:	6127      	str	r7, [r4, #16]
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fb49 	bl	80057d0 <__hi0bits>
 800513e:	017f      	lsls	r7, r7, #5
 8005140:	f8d8 6000 	ldr.w	r6, [r8]
 8005144:	1a3f      	subs	r7, r7, r0
 8005146:	42b7      	cmp	r7, r6
 8005148:	dd62      	ble.n	8005210 <__gethex+0x278>
 800514a:	1bbf      	subs	r7, r7, r6
 800514c:	4639      	mov	r1, r7
 800514e:	4620      	mov	r0, r4
 8005150:	f000 fee3 	bl	8005f1a <__any_on>
 8005154:	4682      	mov	sl, r0
 8005156:	b1a8      	cbz	r0, 8005184 <__gethex+0x1ec>
 8005158:	f04f 0a01 	mov.w	sl, #1
 800515c:	1e7b      	subs	r3, r7, #1
 800515e:	1159      	asrs	r1, r3, #5
 8005160:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005164:	f003 021f 	and.w	r2, r3, #31
 8005168:	fa0a f202 	lsl.w	r2, sl, r2
 800516c:	420a      	tst	r2, r1
 800516e:	d009      	beq.n	8005184 <__gethex+0x1ec>
 8005170:	4553      	cmp	r3, sl
 8005172:	dd05      	ble.n	8005180 <__gethex+0x1e8>
 8005174:	4620      	mov	r0, r4
 8005176:	1eb9      	subs	r1, r7, #2
 8005178:	f000 fecf 	bl	8005f1a <__any_on>
 800517c:	2800      	cmp	r0, #0
 800517e:	d144      	bne.n	800520a <__gethex+0x272>
 8005180:	f04f 0a02 	mov.w	sl, #2
 8005184:	4639      	mov	r1, r7
 8005186:	4620      	mov	r0, r4
 8005188:	f7ff fe9e 	bl	8004ec8 <rshift>
 800518c:	443d      	add	r5, r7
 800518e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005192:	42ab      	cmp	r3, r5
 8005194:	da4a      	bge.n	800522c <__gethex+0x294>
 8005196:	4621      	mov	r1, r4
 8005198:	9802      	ldr	r0, [sp, #8]
 800519a:	f000 fa67 	bl	800566c <_Bfree>
 800519e:	2300      	movs	r3, #0
 80051a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80051a2:	27a3      	movs	r7, #163	; 0xa3
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	e789      	b.n	80050bc <__gethex+0x124>
 80051a8:	1e73      	subs	r3, r6, #1
 80051aa:	9a06      	ldr	r2, [sp, #24]
 80051ac:	9307      	str	r3, [sp, #28]
 80051ae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d019      	beq.n	80051ea <__gethex+0x252>
 80051b6:	f1bb 0f20 	cmp.w	fp, #32
 80051ba:	d107      	bne.n	80051cc <__gethex+0x234>
 80051bc:	9b04      	ldr	r3, [sp, #16]
 80051be:	9a01      	ldr	r2, [sp, #4]
 80051c0:	f843 2b04 	str.w	r2, [r3], #4
 80051c4:	9304      	str	r3, [sp, #16]
 80051c6:	2300      	movs	r3, #0
 80051c8:	469b      	mov	fp, r3
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80051d0:	f7ff fecd 	bl	8004f6e <__hexdig_fun>
 80051d4:	9b01      	ldr	r3, [sp, #4]
 80051d6:	f000 000f 	and.w	r0, r0, #15
 80051da:	fa00 f00b 	lsl.w	r0, r0, fp
 80051de:	4303      	orrs	r3, r0
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	f10b 0b04 	add.w	fp, fp, #4
 80051e6:	9b07      	ldr	r3, [sp, #28]
 80051e8:	e00d      	b.n	8005206 <__gethex+0x26e>
 80051ea:	9a08      	ldr	r2, [sp, #32]
 80051ec:	1e73      	subs	r3, r6, #1
 80051ee:	4413      	add	r3, r2
 80051f0:	42bb      	cmp	r3, r7
 80051f2:	d3e0      	bcc.n	80051b6 <__gethex+0x21e>
 80051f4:	4618      	mov	r0, r3
 80051f6:	4652      	mov	r2, sl
 80051f8:	9903      	ldr	r1, [sp, #12]
 80051fa:	9309      	str	r3, [sp, #36]	; 0x24
 80051fc:	f001 fb12 	bl	8006824 <strncmp>
 8005200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005202:	2800      	cmp	r0, #0
 8005204:	d1d7      	bne.n	80051b6 <__gethex+0x21e>
 8005206:	461e      	mov	r6, r3
 8005208:	e78c      	b.n	8005124 <__gethex+0x18c>
 800520a:	f04f 0a03 	mov.w	sl, #3
 800520e:	e7b9      	b.n	8005184 <__gethex+0x1ec>
 8005210:	da09      	bge.n	8005226 <__gethex+0x28e>
 8005212:	1bf7      	subs	r7, r6, r7
 8005214:	4621      	mov	r1, r4
 8005216:	463a      	mov	r2, r7
 8005218:	9802      	ldr	r0, [sp, #8]
 800521a:	f000 fc3f 	bl	8005a9c <__lshift>
 800521e:	4604      	mov	r4, r0
 8005220:	1bed      	subs	r5, r5, r7
 8005222:	f100 0914 	add.w	r9, r0, #20
 8005226:	f04f 0a00 	mov.w	sl, #0
 800522a:	e7b0      	b.n	800518e <__gethex+0x1f6>
 800522c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005230:	42a8      	cmp	r0, r5
 8005232:	dd72      	ble.n	800531a <__gethex+0x382>
 8005234:	1b45      	subs	r5, r0, r5
 8005236:	42ae      	cmp	r6, r5
 8005238:	dc35      	bgt.n	80052a6 <__gethex+0x30e>
 800523a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800523e:	2b02      	cmp	r3, #2
 8005240:	d029      	beq.n	8005296 <__gethex+0x2fe>
 8005242:	2b03      	cmp	r3, #3
 8005244:	d02b      	beq.n	800529e <__gethex+0x306>
 8005246:	2b01      	cmp	r3, #1
 8005248:	d11c      	bne.n	8005284 <__gethex+0x2ec>
 800524a:	42ae      	cmp	r6, r5
 800524c:	d11a      	bne.n	8005284 <__gethex+0x2ec>
 800524e:	2e01      	cmp	r6, #1
 8005250:	d112      	bne.n	8005278 <__gethex+0x2e0>
 8005252:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005256:	9a05      	ldr	r2, [sp, #20]
 8005258:	2762      	movs	r7, #98	; 0x62
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	2301      	movs	r3, #1
 800525e:	6123      	str	r3, [r4, #16]
 8005260:	f8c9 3000 	str.w	r3, [r9]
 8005264:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005266:	601c      	str	r4, [r3, #0]
 8005268:	e728      	b.n	80050bc <__gethex+0x124>
 800526a:	bf00      	nop
 800526c:	080087a8 	.word	0x080087a8
 8005270:	08008730 	.word	0x08008730
 8005274:	08008741 	.word	0x08008741
 8005278:	4620      	mov	r0, r4
 800527a:	1e71      	subs	r1, r6, #1
 800527c:	f000 fe4d 	bl	8005f1a <__any_on>
 8005280:	2800      	cmp	r0, #0
 8005282:	d1e6      	bne.n	8005252 <__gethex+0x2ba>
 8005284:	4621      	mov	r1, r4
 8005286:	9802      	ldr	r0, [sp, #8]
 8005288:	f000 f9f0 	bl	800566c <_Bfree>
 800528c:	2300      	movs	r3, #0
 800528e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005290:	2750      	movs	r7, #80	; 0x50
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	e712      	b.n	80050bc <__gethex+0x124>
 8005296:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1f3      	bne.n	8005284 <__gethex+0x2ec>
 800529c:	e7d9      	b.n	8005252 <__gethex+0x2ba>
 800529e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1d6      	bne.n	8005252 <__gethex+0x2ba>
 80052a4:	e7ee      	b.n	8005284 <__gethex+0x2ec>
 80052a6:	1e6f      	subs	r7, r5, #1
 80052a8:	f1ba 0f00 	cmp.w	sl, #0
 80052ac:	d132      	bne.n	8005314 <__gethex+0x37c>
 80052ae:	b127      	cbz	r7, 80052ba <__gethex+0x322>
 80052b0:	4639      	mov	r1, r7
 80052b2:	4620      	mov	r0, r4
 80052b4:	f000 fe31 	bl	8005f1a <__any_on>
 80052b8:	4682      	mov	sl, r0
 80052ba:	2101      	movs	r1, #1
 80052bc:	117b      	asrs	r3, r7, #5
 80052be:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80052c2:	f007 071f 	and.w	r7, r7, #31
 80052c6:	fa01 f707 	lsl.w	r7, r1, r7
 80052ca:	421f      	tst	r7, r3
 80052cc:	f04f 0702 	mov.w	r7, #2
 80052d0:	4629      	mov	r1, r5
 80052d2:	4620      	mov	r0, r4
 80052d4:	bf18      	it	ne
 80052d6:	f04a 0a02 	orrne.w	sl, sl, #2
 80052da:	1b76      	subs	r6, r6, r5
 80052dc:	f7ff fdf4 	bl	8004ec8 <rshift>
 80052e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80052e4:	f1ba 0f00 	cmp.w	sl, #0
 80052e8:	d048      	beq.n	800537c <__gethex+0x3e4>
 80052ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d015      	beq.n	800531e <__gethex+0x386>
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d017      	beq.n	8005326 <__gethex+0x38e>
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d109      	bne.n	800530e <__gethex+0x376>
 80052fa:	f01a 0f02 	tst.w	sl, #2
 80052fe:	d006      	beq.n	800530e <__gethex+0x376>
 8005300:	f8d9 0000 	ldr.w	r0, [r9]
 8005304:	ea4a 0a00 	orr.w	sl, sl, r0
 8005308:	f01a 0f01 	tst.w	sl, #1
 800530c:	d10e      	bne.n	800532c <__gethex+0x394>
 800530e:	f047 0710 	orr.w	r7, r7, #16
 8005312:	e033      	b.n	800537c <__gethex+0x3e4>
 8005314:	f04f 0a01 	mov.w	sl, #1
 8005318:	e7cf      	b.n	80052ba <__gethex+0x322>
 800531a:	2701      	movs	r7, #1
 800531c:	e7e2      	b.n	80052e4 <__gethex+0x34c>
 800531e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005320:	f1c3 0301 	rsb	r3, r3, #1
 8005324:	9315      	str	r3, [sp, #84]	; 0x54
 8005326:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005328:	2b00      	cmp	r3, #0
 800532a:	d0f0      	beq.n	800530e <__gethex+0x376>
 800532c:	f04f 0c00 	mov.w	ip, #0
 8005330:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005334:	f104 0314 	add.w	r3, r4, #20
 8005338:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800533c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005340:	4618      	mov	r0, r3
 8005342:	f853 2b04 	ldr.w	r2, [r3], #4
 8005346:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800534a:	d01c      	beq.n	8005386 <__gethex+0x3ee>
 800534c:	3201      	adds	r2, #1
 800534e:	6002      	str	r2, [r0, #0]
 8005350:	2f02      	cmp	r7, #2
 8005352:	f104 0314 	add.w	r3, r4, #20
 8005356:	d13d      	bne.n	80053d4 <__gethex+0x43c>
 8005358:	f8d8 2000 	ldr.w	r2, [r8]
 800535c:	3a01      	subs	r2, #1
 800535e:	42b2      	cmp	r2, r6
 8005360:	d10a      	bne.n	8005378 <__gethex+0x3e0>
 8005362:	2201      	movs	r2, #1
 8005364:	1171      	asrs	r1, r6, #5
 8005366:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800536a:	f006 061f 	and.w	r6, r6, #31
 800536e:	fa02 f606 	lsl.w	r6, r2, r6
 8005372:	421e      	tst	r6, r3
 8005374:	bf18      	it	ne
 8005376:	4617      	movne	r7, r2
 8005378:	f047 0720 	orr.w	r7, r7, #32
 800537c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800537e:	601c      	str	r4, [r3, #0]
 8005380:	9b05      	ldr	r3, [sp, #20]
 8005382:	601d      	str	r5, [r3, #0]
 8005384:	e69a      	b.n	80050bc <__gethex+0x124>
 8005386:	4299      	cmp	r1, r3
 8005388:	f843 cc04 	str.w	ip, [r3, #-4]
 800538c:	d8d8      	bhi.n	8005340 <__gethex+0x3a8>
 800538e:	68a3      	ldr	r3, [r4, #8]
 8005390:	459b      	cmp	fp, r3
 8005392:	db17      	blt.n	80053c4 <__gethex+0x42c>
 8005394:	6861      	ldr	r1, [r4, #4]
 8005396:	9802      	ldr	r0, [sp, #8]
 8005398:	3101      	adds	r1, #1
 800539a:	f000 f927 	bl	80055ec <_Balloc>
 800539e:	4681      	mov	r9, r0
 80053a0:	b918      	cbnz	r0, 80053aa <__gethex+0x412>
 80053a2:	4602      	mov	r2, r0
 80053a4:	2184      	movs	r1, #132	; 0x84
 80053a6:	4b19      	ldr	r3, [pc, #100]	; (800540c <__gethex+0x474>)
 80053a8:	e6ab      	b.n	8005102 <__gethex+0x16a>
 80053aa:	6922      	ldr	r2, [r4, #16]
 80053ac:	f104 010c 	add.w	r1, r4, #12
 80053b0:	3202      	adds	r2, #2
 80053b2:	0092      	lsls	r2, r2, #2
 80053b4:	300c      	adds	r0, #12
 80053b6:	f000 f8ff 	bl	80055b8 <memcpy>
 80053ba:	4621      	mov	r1, r4
 80053bc:	9802      	ldr	r0, [sp, #8]
 80053be:	f000 f955 	bl	800566c <_Bfree>
 80053c2:	464c      	mov	r4, r9
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	6122      	str	r2, [r4, #16]
 80053ca:	2201      	movs	r2, #1
 80053cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80053d0:	615a      	str	r2, [r3, #20]
 80053d2:	e7bd      	b.n	8005350 <__gethex+0x3b8>
 80053d4:	6922      	ldr	r2, [r4, #16]
 80053d6:	455a      	cmp	r2, fp
 80053d8:	dd0b      	ble.n	80053f2 <__gethex+0x45a>
 80053da:	2101      	movs	r1, #1
 80053dc:	4620      	mov	r0, r4
 80053de:	f7ff fd73 	bl	8004ec8 <rshift>
 80053e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80053e6:	3501      	adds	r5, #1
 80053e8:	42ab      	cmp	r3, r5
 80053ea:	f6ff aed4 	blt.w	8005196 <__gethex+0x1fe>
 80053ee:	2701      	movs	r7, #1
 80053f0:	e7c2      	b.n	8005378 <__gethex+0x3e0>
 80053f2:	f016 061f 	ands.w	r6, r6, #31
 80053f6:	d0fa      	beq.n	80053ee <__gethex+0x456>
 80053f8:	4453      	add	r3, sl
 80053fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80053fe:	f000 f9e7 	bl	80057d0 <__hi0bits>
 8005402:	f1c6 0620 	rsb	r6, r6, #32
 8005406:	42b0      	cmp	r0, r6
 8005408:	dbe7      	blt.n	80053da <__gethex+0x442>
 800540a:	e7f0      	b.n	80053ee <__gethex+0x456>
 800540c:	08008730 	.word	0x08008730

08005410 <L_shift>:
 8005410:	f1c2 0208 	rsb	r2, r2, #8
 8005414:	0092      	lsls	r2, r2, #2
 8005416:	b570      	push	{r4, r5, r6, lr}
 8005418:	f1c2 0620 	rsb	r6, r2, #32
 800541c:	6843      	ldr	r3, [r0, #4]
 800541e:	6804      	ldr	r4, [r0, #0]
 8005420:	fa03 f506 	lsl.w	r5, r3, r6
 8005424:	432c      	orrs	r4, r5
 8005426:	40d3      	lsrs	r3, r2
 8005428:	6004      	str	r4, [r0, #0]
 800542a:	f840 3f04 	str.w	r3, [r0, #4]!
 800542e:	4288      	cmp	r0, r1
 8005430:	d3f4      	bcc.n	800541c <L_shift+0xc>
 8005432:	bd70      	pop	{r4, r5, r6, pc}

08005434 <__match>:
 8005434:	b530      	push	{r4, r5, lr}
 8005436:	6803      	ldr	r3, [r0, #0]
 8005438:	3301      	adds	r3, #1
 800543a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800543e:	b914      	cbnz	r4, 8005446 <__match+0x12>
 8005440:	6003      	str	r3, [r0, #0]
 8005442:	2001      	movs	r0, #1
 8005444:	bd30      	pop	{r4, r5, pc}
 8005446:	f813 2b01 	ldrb.w	r2, [r3], #1
 800544a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800544e:	2d19      	cmp	r5, #25
 8005450:	bf98      	it	ls
 8005452:	3220      	addls	r2, #32
 8005454:	42a2      	cmp	r2, r4
 8005456:	d0f0      	beq.n	800543a <__match+0x6>
 8005458:	2000      	movs	r0, #0
 800545a:	e7f3      	b.n	8005444 <__match+0x10>

0800545c <__hexnan>:
 800545c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005460:	2500      	movs	r5, #0
 8005462:	680b      	ldr	r3, [r1, #0]
 8005464:	4682      	mov	sl, r0
 8005466:	115e      	asrs	r6, r3, #5
 8005468:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800546c:	f013 031f 	ands.w	r3, r3, #31
 8005470:	bf18      	it	ne
 8005472:	3604      	addne	r6, #4
 8005474:	1f37      	subs	r7, r6, #4
 8005476:	46b9      	mov	r9, r7
 8005478:	463c      	mov	r4, r7
 800547a:	46ab      	mov	fp, r5
 800547c:	b087      	sub	sp, #28
 800547e:	4690      	mov	r8, r2
 8005480:	6802      	ldr	r2, [r0, #0]
 8005482:	9301      	str	r3, [sp, #4]
 8005484:	f846 5c04 	str.w	r5, [r6, #-4]
 8005488:	9502      	str	r5, [sp, #8]
 800548a:	7851      	ldrb	r1, [r2, #1]
 800548c:	1c53      	adds	r3, r2, #1
 800548e:	9303      	str	r3, [sp, #12]
 8005490:	b341      	cbz	r1, 80054e4 <__hexnan+0x88>
 8005492:	4608      	mov	r0, r1
 8005494:	9205      	str	r2, [sp, #20]
 8005496:	9104      	str	r1, [sp, #16]
 8005498:	f7ff fd69 	bl	8004f6e <__hexdig_fun>
 800549c:	2800      	cmp	r0, #0
 800549e:	d14f      	bne.n	8005540 <__hexnan+0xe4>
 80054a0:	9904      	ldr	r1, [sp, #16]
 80054a2:	9a05      	ldr	r2, [sp, #20]
 80054a4:	2920      	cmp	r1, #32
 80054a6:	d818      	bhi.n	80054da <__hexnan+0x7e>
 80054a8:	9b02      	ldr	r3, [sp, #8]
 80054aa:	459b      	cmp	fp, r3
 80054ac:	dd13      	ble.n	80054d6 <__hexnan+0x7a>
 80054ae:	454c      	cmp	r4, r9
 80054b0:	d206      	bcs.n	80054c0 <__hexnan+0x64>
 80054b2:	2d07      	cmp	r5, #7
 80054b4:	dc04      	bgt.n	80054c0 <__hexnan+0x64>
 80054b6:	462a      	mov	r2, r5
 80054b8:	4649      	mov	r1, r9
 80054ba:	4620      	mov	r0, r4
 80054bc:	f7ff ffa8 	bl	8005410 <L_shift>
 80054c0:	4544      	cmp	r4, r8
 80054c2:	d950      	bls.n	8005566 <__hexnan+0x10a>
 80054c4:	2300      	movs	r3, #0
 80054c6:	f1a4 0904 	sub.w	r9, r4, #4
 80054ca:	f844 3c04 	str.w	r3, [r4, #-4]
 80054ce:	461d      	mov	r5, r3
 80054d0:	464c      	mov	r4, r9
 80054d2:	f8cd b008 	str.w	fp, [sp, #8]
 80054d6:	9a03      	ldr	r2, [sp, #12]
 80054d8:	e7d7      	b.n	800548a <__hexnan+0x2e>
 80054da:	2929      	cmp	r1, #41	; 0x29
 80054dc:	d156      	bne.n	800558c <__hexnan+0x130>
 80054de:	3202      	adds	r2, #2
 80054e0:	f8ca 2000 	str.w	r2, [sl]
 80054e4:	f1bb 0f00 	cmp.w	fp, #0
 80054e8:	d050      	beq.n	800558c <__hexnan+0x130>
 80054ea:	454c      	cmp	r4, r9
 80054ec:	d206      	bcs.n	80054fc <__hexnan+0xa0>
 80054ee:	2d07      	cmp	r5, #7
 80054f0:	dc04      	bgt.n	80054fc <__hexnan+0xa0>
 80054f2:	462a      	mov	r2, r5
 80054f4:	4649      	mov	r1, r9
 80054f6:	4620      	mov	r0, r4
 80054f8:	f7ff ff8a 	bl	8005410 <L_shift>
 80054fc:	4544      	cmp	r4, r8
 80054fe:	d934      	bls.n	800556a <__hexnan+0x10e>
 8005500:	4623      	mov	r3, r4
 8005502:	f1a8 0204 	sub.w	r2, r8, #4
 8005506:	f853 1b04 	ldr.w	r1, [r3], #4
 800550a:	429f      	cmp	r7, r3
 800550c:	f842 1f04 	str.w	r1, [r2, #4]!
 8005510:	d2f9      	bcs.n	8005506 <__hexnan+0xaa>
 8005512:	1b3b      	subs	r3, r7, r4
 8005514:	f023 0303 	bic.w	r3, r3, #3
 8005518:	3304      	adds	r3, #4
 800551a:	3401      	adds	r4, #1
 800551c:	3e03      	subs	r6, #3
 800551e:	42b4      	cmp	r4, r6
 8005520:	bf88      	it	hi
 8005522:	2304      	movhi	r3, #4
 8005524:	2200      	movs	r2, #0
 8005526:	4443      	add	r3, r8
 8005528:	f843 2b04 	str.w	r2, [r3], #4
 800552c:	429f      	cmp	r7, r3
 800552e:	d2fb      	bcs.n	8005528 <__hexnan+0xcc>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	b91b      	cbnz	r3, 800553c <__hexnan+0xe0>
 8005534:	4547      	cmp	r7, r8
 8005536:	d127      	bne.n	8005588 <__hexnan+0x12c>
 8005538:	2301      	movs	r3, #1
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	2005      	movs	r0, #5
 800553e:	e026      	b.n	800558e <__hexnan+0x132>
 8005540:	3501      	adds	r5, #1
 8005542:	2d08      	cmp	r5, #8
 8005544:	f10b 0b01 	add.w	fp, fp, #1
 8005548:	dd06      	ble.n	8005558 <__hexnan+0xfc>
 800554a:	4544      	cmp	r4, r8
 800554c:	d9c3      	bls.n	80054d6 <__hexnan+0x7a>
 800554e:	2300      	movs	r3, #0
 8005550:	2501      	movs	r5, #1
 8005552:	f844 3c04 	str.w	r3, [r4, #-4]
 8005556:	3c04      	subs	r4, #4
 8005558:	6822      	ldr	r2, [r4, #0]
 800555a:	f000 000f 	and.w	r0, r0, #15
 800555e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8005562:	6022      	str	r2, [r4, #0]
 8005564:	e7b7      	b.n	80054d6 <__hexnan+0x7a>
 8005566:	2508      	movs	r5, #8
 8005568:	e7b5      	b.n	80054d6 <__hexnan+0x7a>
 800556a:	9b01      	ldr	r3, [sp, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d0df      	beq.n	8005530 <__hexnan+0xd4>
 8005570:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005574:	f1c3 0320 	rsb	r3, r3, #32
 8005578:	fa22 f303 	lsr.w	r3, r2, r3
 800557c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005580:	401a      	ands	r2, r3
 8005582:	f846 2c04 	str.w	r2, [r6, #-4]
 8005586:	e7d3      	b.n	8005530 <__hexnan+0xd4>
 8005588:	3f04      	subs	r7, #4
 800558a:	e7d1      	b.n	8005530 <__hexnan+0xd4>
 800558c:	2004      	movs	r0, #4
 800558e:	b007      	add	sp, #28
 8005590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005594 <__ascii_mbtowc>:
 8005594:	b082      	sub	sp, #8
 8005596:	b901      	cbnz	r1, 800559a <__ascii_mbtowc+0x6>
 8005598:	a901      	add	r1, sp, #4
 800559a:	b142      	cbz	r2, 80055ae <__ascii_mbtowc+0x1a>
 800559c:	b14b      	cbz	r3, 80055b2 <__ascii_mbtowc+0x1e>
 800559e:	7813      	ldrb	r3, [r2, #0]
 80055a0:	600b      	str	r3, [r1, #0]
 80055a2:	7812      	ldrb	r2, [r2, #0]
 80055a4:	1e10      	subs	r0, r2, #0
 80055a6:	bf18      	it	ne
 80055a8:	2001      	movne	r0, #1
 80055aa:	b002      	add	sp, #8
 80055ac:	4770      	bx	lr
 80055ae:	4610      	mov	r0, r2
 80055b0:	e7fb      	b.n	80055aa <__ascii_mbtowc+0x16>
 80055b2:	f06f 0001 	mvn.w	r0, #1
 80055b6:	e7f8      	b.n	80055aa <__ascii_mbtowc+0x16>

080055b8 <memcpy>:
 80055b8:	440a      	add	r2, r1
 80055ba:	4291      	cmp	r1, r2
 80055bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80055c0:	d100      	bne.n	80055c4 <memcpy+0xc>
 80055c2:	4770      	bx	lr
 80055c4:	b510      	push	{r4, lr}
 80055c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ca:	4291      	cmp	r1, r2
 80055cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055d0:	d1f9      	bne.n	80055c6 <memcpy+0xe>
 80055d2:	bd10      	pop	{r4, pc}

080055d4 <__malloc_lock>:
 80055d4:	4801      	ldr	r0, [pc, #4]	; (80055dc <__malloc_lock+0x8>)
 80055d6:	f001 bbc3 	b.w	8006d60 <__retarget_lock_acquire_recursive>
 80055da:	bf00      	nop
 80055dc:	20000850 	.word	0x20000850

080055e0 <__malloc_unlock>:
 80055e0:	4801      	ldr	r0, [pc, #4]	; (80055e8 <__malloc_unlock+0x8>)
 80055e2:	f001 bbbe 	b.w	8006d62 <__retarget_lock_release_recursive>
 80055e6:	bf00      	nop
 80055e8:	20000850 	.word	0x20000850

080055ec <_Balloc>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80055f0:	4604      	mov	r4, r0
 80055f2:	460d      	mov	r5, r1
 80055f4:	b976      	cbnz	r6, 8005614 <_Balloc+0x28>
 80055f6:	2010      	movs	r0, #16
 80055f8:	f7fe fc9e 	bl	8003f38 <malloc>
 80055fc:	4602      	mov	r2, r0
 80055fe:	6260      	str	r0, [r4, #36]	; 0x24
 8005600:	b920      	cbnz	r0, 800560c <_Balloc+0x20>
 8005602:	2166      	movs	r1, #102	; 0x66
 8005604:	4b17      	ldr	r3, [pc, #92]	; (8005664 <_Balloc+0x78>)
 8005606:	4818      	ldr	r0, [pc, #96]	; (8005668 <_Balloc+0x7c>)
 8005608:	f7ff fc2e 	bl	8004e68 <__assert_func>
 800560c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005610:	6006      	str	r6, [r0, #0]
 8005612:	60c6      	str	r6, [r0, #12]
 8005614:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005616:	68f3      	ldr	r3, [r6, #12]
 8005618:	b183      	cbz	r3, 800563c <_Balloc+0x50>
 800561a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005622:	b9b8      	cbnz	r0, 8005654 <_Balloc+0x68>
 8005624:	2101      	movs	r1, #1
 8005626:	fa01 f605 	lsl.w	r6, r1, r5
 800562a:	1d72      	adds	r2, r6, #5
 800562c:	4620      	mov	r0, r4
 800562e:	0092      	lsls	r2, r2, #2
 8005630:	f000 fc94 	bl	8005f5c <_calloc_r>
 8005634:	b160      	cbz	r0, 8005650 <_Balloc+0x64>
 8005636:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800563a:	e00e      	b.n	800565a <_Balloc+0x6e>
 800563c:	2221      	movs	r2, #33	; 0x21
 800563e:	2104      	movs	r1, #4
 8005640:	4620      	mov	r0, r4
 8005642:	f000 fc8b 	bl	8005f5c <_calloc_r>
 8005646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005648:	60f0      	str	r0, [r6, #12]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1e4      	bne.n	800561a <_Balloc+0x2e>
 8005650:	2000      	movs	r0, #0
 8005652:	bd70      	pop	{r4, r5, r6, pc}
 8005654:	6802      	ldr	r2, [r0, #0]
 8005656:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800565a:	2300      	movs	r3, #0
 800565c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005660:	e7f7      	b.n	8005652 <_Balloc+0x66>
 8005662:	bf00      	nop
 8005664:	08008680 	.word	0x08008680
 8005668:	080087bc 	.word	0x080087bc

0800566c <_Bfree>:
 800566c:	b570      	push	{r4, r5, r6, lr}
 800566e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005670:	4605      	mov	r5, r0
 8005672:	460c      	mov	r4, r1
 8005674:	b976      	cbnz	r6, 8005694 <_Bfree+0x28>
 8005676:	2010      	movs	r0, #16
 8005678:	f7fe fc5e 	bl	8003f38 <malloc>
 800567c:	4602      	mov	r2, r0
 800567e:	6268      	str	r0, [r5, #36]	; 0x24
 8005680:	b920      	cbnz	r0, 800568c <_Bfree+0x20>
 8005682:	218a      	movs	r1, #138	; 0x8a
 8005684:	4b08      	ldr	r3, [pc, #32]	; (80056a8 <_Bfree+0x3c>)
 8005686:	4809      	ldr	r0, [pc, #36]	; (80056ac <_Bfree+0x40>)
 8005688:	f7ff fbee 	bl	8004e68 <__assert_func>
 800568c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005690:	6006      	str	r6, [r0, #0]
 8005692:	60c6      	str	r6, [r0, #12]
 8005694:	b13c      	cbz	r4, 80056a6 <_Bfree+0x3a>
 8005696:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005698:	6862      	ldr	r2, [r4, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056a0:	6021      	str	r1, [r4, #0]
 80056a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80056a6:	bd70      	pop	{r4, r5, r6, pc}
 80056a8:	08008680 	.word	0x08008680
 80056ac:	080087bc 	.word	0x080087bc

080056b0 <__multadd>:
 80056b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056b4:	4607      	mov	r7, r0
 80056b6:	460c      	mov	r4, r1
 80056b8:	461e      	mov	r6, r3
 80056ba:	2000      	movs	r0, #0
 80056bc:	690d      	ldr	r5, [r1, #16]
 80056be:	f101 0c14 	add.w	ip, r1, #20
 80056c2:	f8dc 3000 	ldr.w	r3, [ip]
 80056c6:	3001      	adds	r0, #1
 80056c8:	b299      	uxth	r1, r3
 80056ca:	fb02 6101 	mla	r1, r2, r1, r6
 80056ce:	0c1e      	lsrs	r6, r3, #16
 80056d0:	0c0b      	lsrs	r3, r1, #16
 80056d2:	fb02 3306 	mla	r3, r2, r6, r3
 80056d6:	b289      	uxth	r1, r1
 80056d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80056dc:	4285      	cmp	r5, r0
 80056de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80056e2:	f84c 1b04 	str.w	r1, [ip], #4
 80056e6:	dcec      	bgt.n	80056c2 <__multadd+0x12>
 80056e8:	b30e      	cbz	r6, 800572e <__multadd+0x7e>
 80056ea:	68a3      	ldr	r3, [r4, #8]
 80056ec:	42ab      	cmp	r3, r5
 80056ee:	dc19      	bgt.n	8005724 <__multadd+0x74>
 80056f0:	6861      	ldr	r1, [r4, #4]
 80056f2:	4638      	mov	r0, r7
 80056f4:	3101      	adds	r1, #1
 80056f6:	f7ff ff79 	bl	80055ec <_Balloc>
 80056fa:	4680      	mov	r8, r0
 80056fc:	b928      	cbnz	r0, 800570a <__multadd+0x5a>
 80056fe:	4602      	mov	r2, r0
 8005700:	21b5      	movs	r1, #181	; 0xb5
 8005702:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <__multadd+0x84>)
 8005704:	480c      	ldr	r0, [pc, #48]	; (8005738 <__multadd+0x88>)
 8005706:	f7ff fbaf 	bl	8004e68 <__assert_func>
 800570a:	6922      	ldr	r2, [r4, #16]
 800570c:	f104 010c 	add.w	r1, r4, #12
 8005710:	3202      	adds	r2, #2
 8005712:	0092      	lsls	r2, r2, #2
 8005714:	300c      	adds	r0, #12
 8005716:	f7ff ff4f 	bl	80055b8 <memcpy>
 800571a:	4621      	mov	r1, r4
 800571c:	4638      	mov	r0, r7
 800571e:	f7ff ffa5 	bl	800566c <_Bfree>
 8005722:	4644      	mov	r4, r8
 8005724:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005728:	3501      	adds	r5, #1
 800572a:	615e      	str	r6, [r3, #20]
 800572c:	6125      	str	r5, [r4, #16]
 800572e:	4620      	mov	r0, r4
 8005730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005734:	08008730 	.word	0x08008730
 8005738:	080087bc 	.word	0x080087bc

0800573c <__s2b>:
 800573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005740:	4615      	mov	r5, r2
 8005742:	2209      	movs	r2, #9
 8005744:	461f      	mov	r7, r3
 8005746:	3308      	adds	r3, #8
 8005748:	460c      	mov	r4, r1
 800574a:	fb93 f3f2 	sdiv	r3, r3, r2
 800574e:	4606      	mov	r6, r0
 8005750:	2201      	movs	r2, #1
 8005752:	2100      	movs	r1, #0
 8005754:	429a      	cmp	r2, r3
 8005756:	db09      	blt.n	800576c <__s2b+0x30>
 8005758:	4630      	mov	r0, r6
 800575a:	f7ff ff47 	bl	80055ec <_Balloc>
 800575e:	b940      	cbnz	r0, 8005772 <__s2b+0x36>
 8005760:	4602      	mov	r2, r0
 8005762:	21ce      	movs	r1, #206	; 0xce
 8005764:	4b18      	ldr	r3, [pc, #96]	; (80057c8 <__s2b+0x8c>)
 8005766:	4819      	ldr	r0, [pc, #100]	; (80057cc <__s2b+0x90>)
 8005768:	f7ff fb7e 	bl	8004e68 <__assert_func>
 800576c:	0052      	lsls	r2, r2, #1
 800576e:	3101      	adds	r1, #1
 8005770:	e7f0      	b.n	8005754 <__s2b+0x18>
 8005772:	9b08      	ldr	r3, [sp, #32]
 8005774:	2d09      	cmp	r5, #9
 8005776:	6143      	str	r3, [r0, #20]
 8005778:	f04f 0301 	mov.w	r3, #1
 800577c:	6103      	str	r3, [r0, #16]
 800577e:	dd16      	ble.n	80057ae <__s2b+0x72>
 8005780:	f104 0909 	add.w	r9, r4, #9
 8005784:	46c8      	mov	r8, r9
 8005786:	442c      	add	r4, r5
 8005788:	f818 3b01 	ldrb.w	r3, [r8], #1
 800578c:	4601      	mov	r1, r0
 800578e:	220a      	movs	r2, #10
 8005790:	4630      	mov	r0, r6
 8005792:	3b30      	subs	r3, #48	; 0x30
 8005794:	f7ff ff8c 	bl	80056b0 <__multadd>
 8005798:	45a0      	cmp	r8, r4
 800579a:	d1f5      	bne.n	8005788 <__s2b+0x4c>
 800579c:	f1a5 0408 	sub.w	r4, r5, #8
 80057a0:	444c      	add	r4, r9
 80057a2:	1b2d      	subs	r5, r5, r4
 80057a4:	1963      	adds	r3, r4, r5
 80057a6:	42bb      	cmp	r3, r7
 80057a8:	db04      	blt.n	80057b4 <__s2b+0x78>
 80057aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057ae:	2509      	movs	r5, #9
 80057b0:	340a      	adds	r4, #10
 80057b2:	e7f6      	b.n	80057a2 <__s2b+0x66>
 80057b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80057b8:	4601      	mov	r1, r0
 80057ba:	220a      	movs	r2, #10
 80057bc:	4630      	mov	r0, r6
 80057be:	3b30      	subs	r3, #48	; 0x30
 80057c0:	f7ff ff76 	bl	80056b0 <__multadd>
 80057c4:	e7ee      	b.n	80057a4 <__s2b+0x68>
 80057c6:	bf00      	nop
 80057c8:	08008730 	.word	0x08008730
 80057cc:	080087bc 	.word	0x080087bc

080057d0 <__hi0bits>:
 80057d0:	0c02      	lsrs	r2, r0, #16
 80057d2:	0412      	lsls	r2, r2, #16
 80057d4:	4603      	mov	r3, r0
 80057d6:	b9ca      	cbnz	r2, 800580c <__hi0bits+0x3c>
 80057d8:	0403      	lsls	r3, r0, #16
 80057da:	2010      	movs	r0, #16
 80057dc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80057e0:	bf04      	itt	eq
 80057e2:	021b      	lsleq	r3, r3, #8
 80057e4:	3008      	addeq	r0, #8
 80057e6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80057ea:	bf04      	itt	eq
 80057ec:	011b      	lsleq	r3, r3, #4
 80057ee:	3004      	addeq	r0, #4
 80057f0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80057f4:	bf04      	itt	eq
 80057f6:	009b      	lsleq	r3, r3, #2
 80057f8:	3002      	addeq	r0, #2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	db05      	blt.n	800580a <__hi0bits+0x3a>
 80057fe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005802:	f100 0001 	add.w	r0, r0, #1
 8005806:	bf08      	it	eq
 8005808:	2020      	moveq	r0, #32
 800580a:	4770      	bx	lr
 800580c:	2000      	movs	r0, #0
 800580e:	e7e5      	b.n	80057dc <__hi0bits+0xc>

08005810 <__lo0bits>:
 8005810:	6803      	ldr	r3, [r0, #0]
 8005812:	4602      	mov	r2, r0
 8005814:	f013 0007 	ands.w	r0, r3, #7
 8005818:	d00b      	beq.n	8005832 <__lo0bits+0x22>
 800581a:	07d9      	lsls	r1, r3, #31
 800581c:	d421      	bmi.n	8005862 <__lo0bits+0x52>
 800581e:	0798      	lsls	r0, r3, #30
 8005820:	bf49      	itett	mi
 8005822:	085b      	lsrmi	r3, r3, #1
 8005824:	089b      	lsrpl	r3, r3, #2
 8005826:	2001      	movmi	r0, #1
 8005828:	6013      	strmi	r3, [r2, #0]
 800582a:	bf5c      	itt	pl
 800582c:	2002      	movpl	r0, #2
 800582e:	6013      	strpl	r3, [r2, #0]
 8005830:	4770      	bx	lr
 8005832:	b299      	uxth	r1, r3
 8005834:	b909      	cbnz	r1, 800583a <__lo0bits+0x2a>
 8005836:	2010      	movs	r0, #16
 8005838:	0c1b      	lsrs	r3, r3, #16
 800583a:	b2d9      	uxtb	r1, r3
 800583c:	b909      	cbnz	r1, 8005842 <__lo0bits+0x32>
 800583e:	3008      	adds	r0, #8
 8005840:	0a1b      	lsrs	r3, r3, #8
 8005842:	0719      	lsls	r1, r3, #28
 8005844:	bf04      	itt	eq
 8005846:	091b      	lsreq	r3, r3, #4
 8005848:	3004      	addeq	r0, #4
 800584a:	0799      	lsls	r1, r3, #30
 800584c:	bf04      	itt	eq
 800584e:	089b      	lsreq	r3, r3, #2
 8005850:	3002      	addeq	r0, #2
 8005852:	07d9      	lsls	r1, r3, #31
 8005854:	d403      	bmi.n	800585e <__lo0bits+0x4e>
 8005856:	085b      	lsrs	r3, r3, #1
 8005858:	f100 0001 	add.w	r0, r0, #1
 800585c:	d003      	beq.n	8005866 <__lo0bits+0x56>
 800585e:	6013      	str	r3, [r2, #0]
 8005860:	4770      	bx	lr
 8005862:	2000      	movs	r0, #0
 8005864:	4770      	bx	lr
 8005866:	2020      	movs	r0, #32
 8005868:	4770      	bx	lr
	...

0800586c <__i2b>:
 800586c:	b510      	push	{r4, lr}
 800586e:	460c      	mov	r4, r1
 8005870:	2101      	movs	r1, #1
 8005872:	f7ff febb 	bl	80055ec <_Balloc>
 8005876:	4602      	mov	r2, r0
 8005878:	b928      	cbnz	r0, 8005886 <__i2b+0x1a>
 800587a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800587e:	4b04      	ldr	r3, [pc, #16]	; (8005890 <__i2b+0x24>)
 8005880:	4804      	ldr	r0, [pc, #16]	; (8005894 <__i2b+0x28>)
 8005882:	f7ff faf1 	bl	8004e68 <__assert_func>
 8005886:	2301      	movs	r3, #1
 8005888:	6144      	str	r4, [r0, #20]
 800588a:	6103      	str	r3, [r0, #16]
 800588c:	bd10      	pop	{r4, pc}
 800588e:	bf00      	nop
 8005890:	08008730 	.word	0x08008730
 8005894:	080087bc 	.word	0x080087bc

08005898 <__multiply>:
 8005898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800589c:	4691      	mov	r9, r2
 800589e:	690a      	ldr	r2, [r1, #16]
 80058a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80058a4:	460c      	mov	r4, r1
 80058a6:	429a      	cmp	r2, r3
 80058a8:	bfbe      	ittt	lt
 80058aa:	460b      	movlt	r3, r1
 80058ac:	464c      	movlt	r4, r9
 80058ae:	4699      	movlt	r9, r3
 80058b0:	6927      	ldr	r7, [r4, #16]
 80058b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80058b6:	68a3      	ldr	r3, [r4, #8]
 80058b8:	6861      	ldr	r1, [r4, #4]
 80058ba:	eb07 060a 	add.w	r6, r7, sl
 80058be:	42b3      	cmp	r3, r6
 80058c0:	b085      	sub	sp, #20
 80058c2:	bfb8      	it	lt
 80058c4:	3101      	addlt	r1, #1
 80058c6:	f7ff fe91 	bl	80055ec <_Balloc>
 80058ca:	b930      	cbnz	r0, 80058da <__multiply+0x42>
 80058cc:	4602      	mov	r2, r0
 80058ce:	f240 115d 	movw	r1, #349	; 0x15d
 80058d2:	4b43      	ldr	r3, [pc, #268]	; (80059e0 <__multiply+0x148>)
 80058d4:	4843      	ldr	r0, [pc, #268]	; (80059e4 <__multiply+0x14c>)
 80058d6:	f7ff fac7 	bl	8004e68 <__assert_func>
 80058da:	f100 0514 	add.w	r5, r0, #20
 80058de:	462b      	mov	r3, r5
 80058e0:	2200      	movs	r2, #0
 80058e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80058e6:	4543      	cmp	r3, r8
 80058e8:	d321      	bcc.n	800592e <__multiply+0x96>
 80058ea:	f104 0314 	add.w	r3, r4, #20
 80058ee:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80058f2:	f109 0314 	add.w	r3, r9, #20
 80058f6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80058fa:	9202      	str	r2, [sp, #8]
 80058fc:	1b3a      	subs	r2, r7, r4
 80058fe:	3a15      	subs	r2, #21
 8005900:	f022 0203 	bic.w	r2, r2, #3
 8005904:	3204      	adds	r2, #4
 8005906:	f104 0115 	add.w	r1, r4, #21
 800590a:	428f      	cmp	r7, r1
 800590c:	bf38      	it	cc
 800590e:	2204      	movcc	r2, #4
 8005910:	9201      	str	r2, [sp, #4]
 8005912:	9a02      	ldr	r2, [sp, #8]
 8005914:	9303      	str	r3, [sp, #12]
 8005916:	429a      	cmp	r2, r3
 8005918:	d80c      	bhi.n	8005934 <__multiply+0x9c>
 800591a:	2e00      	cmp	r6, #0
 800591c:	dd03      	ble.n	8005926 <__multiply+0x8e>
 800591e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005922:	2b00      	cmp	r3, #0
 8005924:	d059      	beq.n	80059da <__multiply+0x142>
 8005926:	6106      	str	r6, [r0, #16]
 8005928:	b005      	add	sp, #20
 800592a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592e:	f843 2b04 	str.w	r2, [r3], #4
 8005932:	e7d8      	b.n	80058e6 <__multiply+0x4e>
 8005934:	f8b3 a000 	ldrh.w	sl, [r3]
 8005938:	f1ba 0f00 	cmp.w	sl, #0
 800593c:	d023      	beq.n	8005986 <__multiply+0xee>
 800593e:	46a9      	mov	r9, r5
 8005940:	f04f 0c00 	mov.w	ip, #0
 8005944:	f104 0e14 	add.w	lr, r4, #20
 8005948:	f85e 2b04 	ldr.w	r2, [lr], #4
 800594c:	f8d9 1000 	ldr.w	r1, [r9]
 8005950:	fa1f fb82 	uxth.w	fp, r2
 8005954:	b289      	uxth	r1, r1
 8005956:	fb0a 110b 	mla	r1, sl, fp, r1
 800595a:	4461      	add	r1, ip
 800595c:	f8d9 c000 	ldr.w	ip, [r9]
 8005960:	0c12      	lsrs	r2, r2, #16
 8005962:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005966:	fb0a c202 	mla	r2, sl, r2, ip
 800596a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800596e:	b289      	uxth	r1, r1
 8005970:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005974:	4577      	cmp	r7, lr
 8005976:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800597a:	f849 1b04 	str.w	r1, [r9], #4
 800597e:	d8e3      	bhi.n	8005948 <__multiply+0xb0>
 8005980:	9a01      	ldr	r2, [sp, #4]
 8005982:	f845 c002 	str.w	ip, [r5, r2]
 8005986:	9a03      	ldr	r2, [sp, #12]
 8005988:	3304      	adds	r3, #4
 800598a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800598e:	f1b9 0f00 	cmp.w	r9, #0
 8005992:	d020      	beq.n	80059d6 <__multiply+0x13e>
 8005994:	46ae      	mov	lr, r5
 8005996:	f04f 0a00 	mov.w	sl, #0
 800599a:	6829      	ldr	r1, [r5, #0]
 800599c:	f104 0c14 	add.w	ip, r4, #20
 80059a0:	f8bc b000 	ldrh.w	fp, [ip]
 80059a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80059a8:	b289      	uxth	r1, r1
 80059aa:	fb09 220b 	mla	r2, r9, fp, r2
 80059ae:	4492      	add	sl, r2
 80059b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80059b4:	f84e 1b04 	str.w	r1, [lr], #4
 80059b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80059bc:	f8be 1000 	ldrh.w	r1, [lr]
 80059c0:	0c12      	lsrs	r2, r2, #16
 80059c2:	fb09 1102 	mla	r1, r9, r2, r1
 80059c6:	4567      	cmp	r7, ip
 80059c8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80059cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80059d0:	d8e6      	bhi.n	80059a0 <__multiply+0x108>
 80059d2:	9a01      	ldr	r2, [sp, #4]
 80059d4:	50a9      	str	r1, [r5, r2]
 80059d6:	3504      	adds	r5, #4
 80059d8:	e79b      	b.n	8005912 <__multiply+0x7a>
 80059da:	3e01      	subs	r6, #1
 80059dc:	e79d      	b.n	800591a <__multiply+0x82>
 80059de:	bf00      	nop
 80059e0:	08008730 	.word	0x08008730
 80059e4:	080087bc 	.word	0x080087bc

080059e8 <__pow5mult>:
 80059e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059ec:	4615      	mov	r5, r2
 80059ee:	f012 0203 	ands.w	r2, r2, #3
 80059f2:	4606      	mov	r6, r0
 80059f4:	460f      	mov	r7, r1
 80059f6:	d007      	beq.n	8005a08 <__pow5mult+0x20>
 80059f8:	4c25      	ldr	r4, [pc, #148]	; (8005a90 <__pow5mult+0xa8>)
 80059fa:	3a01      	subs	r2, #1
 80059fc:	2300      	movs	r3, #0
 80059fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a02:	f7ff fe55 	bl	80056b0 <__multadd>
 8005a06:	4607      	mov	r7, r0
 8005a08:	10ad      	asrs	r5, r5, #2
 8005a0a:	d03d      	beq.n	8005a88 <__pow5mult+0xa0>
 8005a0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005a0e:	b97c      	cbnz	r4, 8005a30 <__pow5mult+0x48>
 8005a10:	2010      	movs	r0, #16
 8005a12:	f7fe fa91 	bl	8003f38 <malloc>
 8005a16:	4602      	mov	r2, r0
 8005a18:	6270      	str	r0, [r6, #36]	; 0x24
 8005a1a:	b928      	cbnz	r0, 8005a28 <__pow5mult+0x40>
 8005a1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005a20:	4b1c      	ldr	r3, [pc, #112]	; (8005a94 <__pow5mult+0xac>)
 8005a22:	481d      	ldr	r0, [pc, #116]	; (8005a98 <__pow5mult+0xb0>)
 8005a24:	f7ff fa20 	bl	8004e68 <__assert_func>
 8005a28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a2c:	6004      	str	r4, [r0, #0]
 8005a2e:	60c4      	str	r4, [r0, #12]
 8005a30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005a34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a38:	b94c      	cbnz	r4, 8005a4e <__pow5mult+0x66>
 8005a3a:	f240 2171 	movw	r1, #625	; 0x271
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f7ff ff14 	bl	800586c <__i2b>
 8005a44:	2300      	movs	r3, #0
 8005a46:	4604      	mov	r4, r0
 8005a48:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a4c:	6003      	str	r3, [r0, #0]
 8005a4e:	f04f 0900 	mov.w	r9, #0
 8005a52:	07eb      	lsls	r3, r5, #31
 8005a54:	d50a      	bpl.n	8005a6c <__pow5mult+0x84>
 8005a56:	4639      	mov	r1, r7
 8005a58:	4622      	mov	r2, r4
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f7ff ff1c 	bl	8005898 <__multiply>
 8005a60:	4680      	mov	r8, r0
 8005a62:	4639      	mov	r1, r7
 8005a64:	4630      	mov	r0, r6
 8005a66:	f7ff fe01 	bl	800566c <_Bfree>
 8005a6a:	4647      	mov	r7, r8
 8005a6c:	106d      	asrs	r5, r5, #1
 8005a6e:	d00b      	beq.n	8005a88 <__pow5mult+0xa0>
 8005a70:	6820      	ldr	r0, [r4, #0]
 8005a72:	b938      	cbnz	r0, 8005a84 <__pow5mult+0x9c>
 8005a74:	4622      	mov	r2, r4
 8005a76:	4621      	mov	r1, r4
 8005a78:	4630      	mov	r0, r6
 8005a7a:	f7ff ff0d 	bl	8005898 <__multiply>
 8005a7e:	6020      	str	r0, [r4, #0]
 8005a80:	f8c0 9000 	str.w	r9, [r0]
 8005a84:	4604      	mov	r4, r0
 8005a86:	e7e4      	b.n	8005a52 <__pow5mult+0x6a>
 8005a88:	4638      	mov	r0, r7
 8005a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a8e:	bf00      	nop
 8005a90:	08008908 	.word	0x08008908
 8005a94:	08008680 	.word	0x08008680
 8005a98:	080087bc 	.word	0x080087bc

08005a9c <__lshift>:
 8005a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	4607      	mov	r7, r0
 8005aa4:	4691      	mov	r9, r2
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	6849      	ldr	r1, [r1, #4]
 8005aaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005aae:	68a3      	ldr	r3, [r4, #8]
 8005ab0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ab4:	f108 0601 	add.w	r6, r8, #1
 8005ab8:	42b3      	cmp	r3, r6
 8005aba:	db0b      	blt.n	8005ad4 <__lshift+0x38>
 8005abc:	4638      	mov	r0, r7
 8005abe:	f7ff fd95 	bl	80055ec <_Balloc>
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	b948      	cbnz	r0, 8005ada <__lshift+0x3e>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005acc:	4b29      	ldr	r3, [pc, #164]	; (8005b74 <__lshift+0xd8>)
 8005ace:	482a      	ldr	r0, [pc, #168]	; (8005b78 <__lshift+0xdc>)
 8005ad0:	f7ff f9ca 	bl	8004e68 <__assert_func>
 8005ad4:	3101      	adds	r1, #1
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	e7ee      	b.n	8005ab8 <__lshift+0x1c>
 8005ada:	2300      	movs	r3, #0
 8005adc:	f100 0114 	add.w	r1, r0, #20
 8005ae0:	f100 0210 	add.w	r2, r0, #16
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	4553      	cmp	r3, sl
 8005ae8:	db37      	blt.n	8005b5a <__lshift+0xbe>
 8005aea:	6920      	ldr	r0, [r4, #16]
 8005aec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005af0:	f104 0314 	add.w	r3, r4, #20
 8005af4:	f019 091f 	ands.w	r9, r9, #31
 8005af8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005afc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005b00:	d02f      	beq.n	8005b62 <__lshift+0xc6>
 8005b02:	468a      	mov	sl, r1
 8005b04:	f04f 0c00 	mov.w	ip, #0
 8005b08:	f1c9 0e20 	rsb	lr, r9, #32
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	fa02 f209 	lsl.w	r2, r2, r9
 8005b12:	ea42 020c 	orr.w	r2, r2, ip
 8005b16:	f84a 2b04 	str.w	r2, [sl], #4
 8005b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b1e:	4298      	cmp	r0, r3
 8005b20:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005b24:	d8f2      	bhi.n	8005b0c <__lshift+0x70>
 8005b26:	1b03      	subs	r3, r0, r4
 8005b28:	3b15      	subs	r3, #21
 8005b2a:	f023 0303 	bic.w	r3, r3, #3
 8005b2e:	3304      	adds	r3, #4
 8005b30:	f104 0215 	add.w	r2, r4, #21
 8005b34:	4290      	cmp	r0, r2
 8005b36:	bf38      	it	cc
 8005b38:	2304      	movcc	r3, #4
 8005b3a:	f841 c003 	str.w	ip, [r1, r3]
 8005b3e:	f1bc 0f00 	cmp.w	ip, #0
 8005b42:	d001      	beq.n	8005b48 <__lshift+0xac>
 8005b44:	f108 0602 	add.w	r6, r8, #2
 8005b48:	3e01      	subs	r6, #1
 8005b4a:	4638      	mov	r0, r7
 8005b4c:	4621      	mov	r1, r4
 8005b4e:	612e      	str	r6, [r5, #16]
 8005b50:	f7ff fd8c 	bl	800566c <_Bfree>
 8005b54:	4628      	mov	r0, r5
 8005b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005b5e:	3301      	adds	r3, #1
 8005b60:	e7c1      	b.n	8005ae6 <__lshift+0x4a>
 8005b62:	3904      	subs	r1, #4
 8005b64:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b68:	4298      	cmp	r0, r3
 8005b6a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005b6e:	d8f9      	bhi.n	8005b64 <__lshift+0xc8>
 8005b70:	e7ea      	b.n	8005b48 <__lshift+0xac>
 8005b72:	bf00      	nop
 8005b74:	08008730 	.word	0x08008730
 8005b78:	080087bc 	.word	0x080087bc

08005b7c <__mcmp>:
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	690a      	ldr	r2, [r1, #16]
 8005b80:	6900      	ldr	r0, [r0, #16]
 8005b82:	b530      	push	{r4, r5, lr}
 8005b84:	1a80      	subs	r0, r0, r2
 8005b86:	d10d      	bne.n	8005ba4 <__mcmp+0x28>
 8005b88:	3314      	adds	r3, #20
 8005b8a:	3114      	adds	r1, #20
 8005b8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005b90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005b94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b9c:	4295      	cmp	r5, r2
 8005b9e:	d002      	beq.n	8005ba6 <__mcmp+0x2a>
 8005ba0:	d304      	bcc.n	8005bac <__mcmp+0x30>
 8005ba2:	2001      	movs	r0, #1
 8005ba4:	bd30      	pop	{r4, r5, pc}
 8005ba6:	42a3      	cmp	r3, r4
 8005ba8:	d3f4      	bcc.n	8005b94 <__mcmp+0x18>
 8005baa:	e7fb      	b.n	8005ba4 <__mcmp+0x28>
 8005bac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bb0:	e7f8      	b.n	8005ba4 <__mcmp+0x28>
	...

08005bb4 <__mdiff>:
 8005bb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb8:	460d      	mov	r5, r1
 8005bba:	4607      	mov	r7, r0
 8005bbc:	4611      	mov	r1, r2
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	4614      	mov	r4, r2
 8005bc2:	f7ff ffdb 	bl	8005b7c <__mcmp>
 8005bc6:	1e06      	subs	r6, r0, #0
 8005bc8:	d111      	bne.n	8005bee <__mdiff+0x3a>
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4638      	mov	r0, r7
 8005bce:	f7ff fd0d 	bl	80055ec <_Balloc>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	b928      	cbnz	r0, 8005be2 <__mdiff+0x2e>
 8005bd6:	f240 2132 	movw	r1, #562	; 0x232
 8005bda:	4b3a      	ldr	r3, [pc, #232]	; (8005cc4 <__mdiff+0x110>)
 8005bdc:	483a      	ldr	r0, [pc, #232]	; (8005cc8 <__mdiff+0x114>)
 8005bde:	f7ff f943 	bl	8004e68 <__assert_func>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005be8:	4610      	mov	r0, r2
 8005bea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bee:	bfa4      	itt	ge
 8005bf0:	4623      	movge	r3, r4
 8005bf2:	462c      	movge	r4, r5
 8005bf4:	4638      	mov	r0, r7
 8005bf6:	6861      	ldr	r1, [r4, #4]
 8005bf8:	bfa6      	itte	ge
 8005bfa:	461d      	movge	r5, r3
 8005bfc:	2600      	movge	r6, #0
 8005bfe:	2601      	movlt	r6, #1
 8005c00:	f7ff fcf4 	bl	80055ec <_Balloc>
 8005c04:	4602      	mov	r2, r0
 8005c06:	b918      	cbnz	r0, 8005c10 <__mdiff+0x5c>
 8005c08:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005c0c:	4b2d      	ldr	r3, [pc, #180]	; (8005cc4 <__mdiff+0x110>)
 8005c0e:	e7e5      	b.n	8005bdc <__mdiff+0x28>
 8005c10:	f102 0814 	add.w	r8, r2, #20
 8005c14:	46c2      	mov	sl, r8
 8005c16:	f04f 0c00 	mov.w	ip, #0
 8005c1a:	6927      	ldr	r7, [r4, #16]
 8005c1c:	60c6      	str	r6, [r0, #12]
 8005c1e:	692e      	ldr	r6, [r5, #16]
 8005c20:	f104 0014 	add.w	r0, r4, #20
 8005c24:	f105 0914 	add.w	r9, r5, #20
 8005c28:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005c2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005c30:	3410      	adds	r4, #16
 8005c32:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005c36:	f859 3b04 	ldr.w	r3, [r9], #4
 8005c3a:	fa1f f18b 	uxth.w	r1, fp
 8005c3e:	448c      	add	ip, r1
 8005c40:	b299      	uxth	r1, r3
 8005c42:	0c1b      	lsrs	r3, r3, #16
 8005c44:	ebac 0101 	sub.w	r1, ip, r1
 8005c48:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005c4c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005c50:	b289      	uxth	r1, r1
 8005c52:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005c56:	454e      	cmp	r6, r9
 8005c58:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005c5c:	f84a 3b04 	str.w	r3, [sl], #4
 8005c60:	d8e7      	bhi.n	8005c32 <__mdiff+0x7e>
 8005c62:	1b73      	subs	r3, r6, r5
 8005c64:	3b15      	subs	r3, #21
 8005c66:	f023 0303 	bic.w	r3, r3, #3
 8005c6a:	3515      	adds	r5, #21
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	42ae      	cmp	r6, r5
 8005c70:	bf38      	it	cc
 8005c72:	2304      	movcc	r3, #4
 8005c74:	4418      	add	r0, r3
 8005c76:	4443      	add	r3, r8
 8005c78:	461e      	mov	r6, r3
 8005c7a:	4605      	mov	r5, r0
 8005c7c:	4575      	cmp	r5, lr
 8005c7e:	d30e      	bcc.n	8005c9e <__mdiff+0xea>
 8005c80:	f10e 0103 	add.w	r1, lr, #3
 8005c84:	1a09      	subs	r1, r1, r0
 8005c86:	f021 0103 	bic.w	r1, r1, #3
 8005c8a:	3803      	subs	r0, #3
 8005c8c:	4586      	cmp	lr, r0
 8005c8e:	bf38      	it	cc
 8005c90:	2100      	movcc	r1, #0
 8005c92:	4419      	add	r1, r3
 8005c94:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005c98:	b18b      	cbz	r3, 8005cbe <__mdiff+0x10a>
 8005c9a:	6117      	str	r7, [r2, #16]
 8005c9c:	e7a4      	b.n	8005be8 <__mdiff+0x34>
 8005c9e:	f855 8b04 	ldr.w	r8, [r5], #4
 8005ca2:	fa1f f188 	uxth.w	r1, r8
 8005ca6:	4461      	add	r1, ip
 8005ca8:	140c      	asrs	r4, r1, #16
 8005caa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005cae:	b289      	uxth	r1, r1
 8005cb0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005cb4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005cb8:	f846 1b04 	str.w	r1, [r6], #4
 8005cbc:	e7de      	b.n	8005c7c <__mdiff+0xc8>
 8005cbe:	3f01      	subs	r7, #1
 8005cc0:	e7e8      	b.n	8005c94 <__mdiff+0xe0>
 8005cc2:	bf00      	nop
 8005cc4:	08008730 	.word	0x08008730
 8005cc8:	080087bc 	.word	0x080087bc

08005ccc <__ulp>:
 8005ccc:	4b11      	ldr	r3, [pc, #68]	; (8005d14 <__ulp+0x48>)
 8005cce:	400b      	ands	r3, r1
 8005cd0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	dd02      	ble.n	8005cde <__ulp+0x12>
 8005cd8:	2000      	movs	r0, #0
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4770      	bx	lr
 8005cde:	425b      	negs	r3, r3
 8005ce0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005ce4:	f04f 0000 	mov.w	r0, #0
 8005ce8:	f04f 0100 	mov.w	r1, #0
 8005cec:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005cf0:	da04      	bge.n	8005cfc <__ulp+0x30>
 8005cf2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005cf6:	fa43 f102 	asr.w	r1, r3, r2
 8005cfa:	4770      	bx	lr
 8005cfc:	f1a2 0314 	sub.w	r3, r2, #20
 8005d00:	2b1e      	cmp	r3, #30
 8005d02:	bfd6      	itet	le
 8005d04:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005d08:	2301      	movgt	r3, #1
 8005d0a:	fa22 f303 	lsrle.w	r3, r2, r3
 8005d0e:	4618      	mov	r0, r3
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	7ff00000 	.word	0x7ff00000

08005d18 <__b2d>:
 8005d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d1c:	6907      	ldr	r7, [r0, #16]
 8005d1e:	f100 0914 	add.w	r9, r0, #20
 8005d22:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8005d26:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8005d2a:	f1a7 0804 	sub.w	r8, r7, #4
 8005d2e:	4630      	mov	r0, r6
 8005d30:	f7ff fd4e 	bl	80057d0 <__hi0bits>
 8005d34:	f1c0 0320 	rsb	r3, r0, #32
 8005d38:	280a      	cmp	r0, #10
 8005d3a:	600b      	str	r3, [r1, #0]
 8005d3c:	491f      	ldr	r1, [pc, #124]	; (8005dbc <__b2d+0xa4>)
 8005d3e:	dc17      	bgt.n	8005d70 <__b2d+0x58>
 8005d40:	45c1      	cmp	r9, r8
 8005d42:	bf28      	it	cs
 8005d44:	2200      	movcs	r2, #0
 8005d46:	f1c0 0c0b 	rsb	ip, r0, #11
 8005d4a:	fa26 f30c 	lsr.w	r3, r6, ip
 8005d4e:	bf38      	it	cc
 8005d50:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005d54:	ea43 0501 	orr.w	r5, r3, r1
 8005d58:	f100 0315 	add.w	r3, r0, #21
 8005d5c:	fa06 f303 	lsl.w	r3, r6, r3
 8005d60:	fa22 f20c 	lsr.w	r2, r2, ip
 8005d64:	ea43 0402 	orr.w	r4, r3, r2
 8005d68:	4620      	mov	r0, r4
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d70:	45c1      	cmp	r9, r8
 8005d72:	bf2e      	itee	cs
 8005d74:	2200      	movcs	r2, #0
 8005d76:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005d7a:	f1a7 0808 	subcc.w	r8, r7, #8
 8005d7e:	f1b0 030b 	subs.w	r3, r0, #11
 8005d82:	d016      	beq.n	8005db2 <__b2d+0x9a>
 8005d84:	f1c3 0720 	rsb	r7, r3, #32
 8005d88:	fa22 f107 	lsr.w	r1, r2, r7
 8005d8c:	45c8      	cmp	r8, r9
 8005d8e:	fa06 f603 	lsl.w	r6, r6, r3
 8005d92:	ea46 0601 	orr.w	r6, r6, r1
 8005d96:	bf94      	ite	ls
 8005d98:	2100      	movls	r1, #0
 8005d9a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8005d9e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8005da2:	fa02 f003 	lsl.w	r0, r2, r3
 8005da6:	40f9      	lsrs	r1, r7
 8005da8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005dac:	ea40 0401 	orr.w	r4, r0, r1
 8005db0:	e7da      	b.n	8005d68 <__b2d+0x50>
 8005db2:	4614      	mov	r4, r2
 8005db4:	ea46 0501 	orr.w	r5, r6, r1
 8005db8:	e7d6      	b.n	8005d68 <__b2d+0x50>
 8005dba:	bf00      	nop
 8005dbc:	3ff00000 	.word	0x3ff00000

08005dc0 <__d2b>:
 8005dc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005dca:	4690      	mov	r8, r2
 8005dcc:	461d      	mov	r5, r3
 8005dce:	f7ff fc0d 	bl	80055ec <_Balloc>
 8005dd2:	4604      	mov	r4, r0
 8005dd4:	b930      	cbnz	r0, 8005de4 <__d2b+0x24>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	f240 310a 	movw	r1, #778	; 0x30a
 8005ddc:	4b24      	ldr	r3, [pc, #144]	; (8005e70 <__d2b+0xb0>)
 8005dde:	4825      	ldr	r0, [pc, #148]	; (8005e74 <__d2b+0xb4>)
 8005de0:	f7ff f842 	bl	8004e68 <__assert_func>
 8005de4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005de8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005dec:	bb2d      	cbnz	r5, 8005e3a <__d2b+0x7a>
 8005dee:	9301      	str	r3, [sp, #4]
 8005df0:	f1b8 0300 	subs.w	r3, r8, #0
 8005df4:	d026      	beq.n	8005e44 <__d2b+0x84>
 8005df6:	4668      	mov	r0, sp
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	f7ff fd09 	bl	8005810 <__lo0bits>
 8005dfe:	9900      	ldr	r1, [sp, #0]
 8005e00:	b1f0      	cbz	r0, 8005e40 <__d2b+0x80>
 8005e02:	9a01      	ldr	r2, [sp, #4]
 8005e04:	f1c0 0320 	rsb	r3, r0, #32
 8005e08:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	40c2      	lsrs	r2, r0
 8005e10:	6163      	str	r3, [r4, #20]
 8005e12:	9201      	str	r2, [sp, #4]
 8005e14:	9b01      	ldr	r3, [sp, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	bf14      	ite	ne
 8005e1a:	2102      	movne	r1, #2
 8005e1c:	2101      	moveq	r1, #1
 8005e1e:	61a3      	str	r3, [r4, #24]
 8005e20:	6121      	str	r1, [r4, #16]
 8005e22:	b1c5      	cbz	r5, 8005e56 <__d2b+0x96>
 8005e24:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005e28:	4405      	add	r5, r0
 8005e2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005e2e:	603d      	str	r5, [r7, #0]
 8005e30:	6030      	str	r0, [r6, #0]
 8005e32:	4620      	mov	r0, r4
 8005e34:	b002      	add	sp, #8
 8005e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e3e:	e7d6      	b.n	8005dee <__d2b+0x2e>
 8005e40:	6161      	str	r1, [r4, #20]
 8005e42:	e7e7      	b.n	8005e14 <__d2b+0x54>
 8005e44:	a801      	add	r0, sp, #4
 8005e46:	f7ff fce3 	bl	8005810 <__lo0bits>
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	9b01      	ldr	r3, [sp, #4]
 8005e4e:	6121      	str	r1, [r4, #16]
 8005e50:	6163      	str	r3, [r4, #20]
 8005e52:	3020      	adds	r0, #32
 8005e54:	e7e5      	b.n	8005e22 <__d2b+0x62>
 8005e56:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005e5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e5e:	6038      	str	r0, [r7, #0]
 8005e60:	6918      	ldr	r0, [r3, #16]
 8005e62:	f7ff fcb5 	bl	80057d0 <__hi0bits>
 8005e66:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005e6a:	6031      	str	r1, [r6, #0]
 8005e6c:	e7e1      	b.n	8005e32 <__d2b+0x72>
 8005e6e:	bf00      	nop
 8005e70:	08008730 	.word	0x08008730
 8005e74:	080087bc 	.word	0x080087bc

08005e78 <__ratio>:
 8005e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e7c:	4688      	mov	r8, r1
 8005e7e:	4669      	mov	r1, sp
 8005e80:	4681      	mov	r9, r0
 8005e82:	f7ff ff49 	bl	8005d18 <__b2d>
 8005e86:	460f      	mov	r7, r1
 8005e88:	4604      	mov	r4, r0
 8005e8a:	460d      	mov	r5, r1
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	a901      	add	r1, sp, #4
 8005e90:	f7ff ff42 	bl	8005d18 <__b2d>
 8005e94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005e98:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8005e9c:	468b      	mov	fp, r1
 8005e9e:	eba3 0c02 	sub.w	ip, r3, r2
 8005ea2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005ea6:	1a9b      	subs	r3, r3, r2
 8005ea8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	bfd5      	itete	le
 8005eb0:	460a      	movle	r2, r1
 8005eb2:	462a      	movgt	r2, r5
 8005eb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005eb8:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8005ebc:	bfd8      	it	le
 8005ebe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8005ec2:	465b      	mov	r3, fp
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	4620      	mov	r0, r4
 8005eca:	f7fa fc39 	bl	8000740 <__aeabi_ddiv>
 8005ece:	b003      	add	sp, #12
 8005ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005ed4 <__copybits>:
 8005ed4:	3901      	subs	r1, #1
 8005ed6:	b570      	push	{r4, r5, r6, lr}
 8005ed8:	1149      	asrs	r1, r1, #5
 8005eda:	6914      	ldr	r4, [r2, #16]
 8005edc:	3101      	adds	r1, #1
 8005ede:	f102 0314 	add.w	r3, r2, #20
 8005ee2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005ee6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005eea:	1f05      	subs	r5, r0, #4
 8005eec:	42a3      	cmp	r3, r4
 8005eee:	d30c      	bcc.n	8005f0a <__copybits+0x36>
 8005ef0:	1aa3      	subs	r3, r4, r2
 8005ef2:	3b11      	subs	r3, #17
 8005ef4:	f023 0303 	bic.w	r3, r3, #3
 8005ef8:	3211      	adds	r2, #17
 8005efa:	42a2      	cmp	r2, r4
 8005efc:	bf88      	it	hi
 8005efe:	2300      	movhi	r3, #0
 8005f00:	4418      	add	r0, r3
 8005f02:	2300      	movs	r3, #0
 8005f04:	4288      	cmp	r0, r1
 8005f06:	d305      	bcc.n	8005f14 <__copybits+0x40>
 8005f08:	bd70      	pop	{r4, r5, r6, pc}
 8005f0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8005f0e:	f845 6f04 	str.w	r6, [r5, #4]!
 8005f12:	e7eb      	b.n	8005eec <__copybits+0x18>
 8005f14:	f840 3b04 	str.w	r3, [r0], #4
 8005f18:	e7f4      	b.n	8005f04 <__copybits+0x30>

08005f1a <__any_on>:
 8005f1a:	f100 0214 	add.w	r2, r0, #20
 8005f1e:	6900      	ldr	r0, [r0, #16]
 8005f20:	114b      	asrs	r3, r1, #5
 8005f22:	4298      	cmp	r0, r3
 8005f24:	b510      	push	{r4, lr}
 8005f26:	db11      	blt.n	8005f4c <__any_on+0x32>
 8005f28:	dd0a      	ble.n	8005f40 <__any_on+0x26>
 8005f2a:	f011 011f 	ands.w	r1, r1, #31
 8005f2e:	d007      	beq.n	8005f40 <__any_on+0x26>
 8005f30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005f34:	fa24 f001 	lsr.w	r0, r4, r1
 8005f38:	fa00 f101 	lsl.w	r1, r0, r1
 8005f3c:	428c      	cmp	r4, r1
 8005f3e:	d10b      	bne.n	8005f58 <__any_on+0x3e>
 8005f40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d803      	bhi.n	8005f50 <__any_on+0x36>
 8005f48:	2000      	movs	r0, #0
 8005f4a:	bd10      	pop	{r4, pc}
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	e7f7      	b.n	8005f40 <__any_on+0x26>
 8005f50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f54:	2900      	cmp	r1, #0
 8005f56:	d0f5      	beq.n	8005f44 <__any_on+0x2a>
 8005f58:	2001      	movs	r0, #1
 8005f5a:	e7f6      	b.n	8005f4a <__any_on+0x30>

08005f5c <_calloc_r>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	fba1 5402 	umull	r5, r4, r1, r2
 8005f62:	b934      	cbnz	r4, 8005f72 <_calloc_r+0x16>
 8005f64:	4629      	mov	r1, r5
 8005f66:	f7fe f85f 	bl	8004028 <_malloc_r>
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	b928      	cbnz	r0, 8005f7a <_calloc_r+0x1e>
 8005f6e:	4630      	mov	r0, r6
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	220c      	movs	r2, #12
 8005f74:	2600      	movs	r6, #0
 8005f76:	6002      	str	r2, [r0, #0]
 8005f78:	e7f9      	b.n	8005f6e <_calloc_r+0x12>
 8005f7a:	462a      	mov	r2, r5
 8005f7c:	4621      	mov	r1, r4
 8005f7e:	f7fd ffe3 	bl	8003f48 <memset>
 8005f82:	e7f4      	b.n	8005f6e <_calloc_r+0x12>

08005f84 <__ssputs_r>:
 8005f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f88:	688e      	ldr	r6, [r1, #8]
 8005f8a:	4682      	mov	sl, r0
 8005f8c:	429e      	cmp	r6, r3
 8005f8e:	460c      	mov	r4, r1
 8005f90:	4690      	mov	r8, r2
 8005f92:	461f      	mov	r7, r3
 8005f94:	d838      	bhi.n	8006008 <__ssputs_r+0x84>
 8005f96:	898a      	ldrh	r2, [r1, #12]
 8005f98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f9c:	d032      	beq.n	8006004 <__ssputs_r+0x80>
 8005f9e:	6825      	ldr	r5, [r4, #0]
 8005fa0:	6909      	ldr	r1, [r1, #16]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	eba5 0901 	sub.w	r9, r5, r1
 8005fa8:	6965      	ldr	r5, [r4, #20]
 8005faa:	444b      	add	r3, r9
 8005fac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005fb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005fb4:	106d      	asrs	r5, r5, #1
 8005fb6:	429d      	cmp	r5, r3
 8005fb8:	bf38      	it	cc
 8005fba:	461d      	movcc	r5, r3
 8005fbc:	0553      	lsls	r3, r2, #21
 8005fbe:	d531      	bpl.n	8006024 <__ssputs_r+0xa0>
 8005fc0:	4629      	mov	r1, r5
 8005fc2:	f7fe f831 	bl	8004028 <_malloc_r>
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	b950      	cbnz	r0, 8005fe0 <__ssputs_r+0x5c>
 8005fca:	230c      	movs	r3, #12
 8005fcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fd0:	f8ca 3000 	str.w	r3, [sl]
 8005fd4:	89a3      	ldrh	r3, [r4, #12]
 8005fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fda:	81a3      	strh	r3, [r4, #12]
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	464a      	mov	r2, r9
 8005fe2:	6921      	ldr	r1, [r4, #16]
 8005fe4:	f7ff fae8 	bl	80055b8 <memcpy>
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ff2:	81a3      	strh	r3, [r4, #12]
 8005ff4:	6126      	str	r6, [r4, #16]
 8005ff6:	444e      	add	r6, r9
 8005ff8:	6026      	str	r6, [r4, #0]
 8005ffa:	463e      	mov	r6, r7
 8005ffc:	6165      	str	r5, [r4, #20]
 8005ffe:	eba5 0509 	sub.w	r5, r5, r9
 8006002:	60a5      	str	r5, [r4, #8]
 8006004:	42be      	cmp	r6, r7
 8006006:	d900      	bls.n	800600a <__ssputs_r+0x86>
 8006008:	463e      	mov	r6, r7
 800600a:	4632      	mov	r2, r6
 800600c:	4641      	mov	r1, r8
 800600e:	6820      	ldr	r0, [r4, #0]
 8006010:	f000 ff1c 	bl	8006e4c <memmove>
 8006014:	68a3      	ldr	r3, [r4, #8]
 8006016:	2000      	movs	r0, #0
 8006018:	1b9b      	subs	r3, r3, r6
 800601a:	60a3      	str	r3, [r4, #8]
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	4433      	add	r3, r6
 8006020:	6023      	str	r3, [r4, #0]
 8006022:	e7db      	b.n	8005fdc <__ssputs_r+0x58>
 8006024:	462a      	mov	r2, r5
 8006026:	f000 ff2b 	bl	8006e80 <_realloc_r>
 800602a:	4606      	mov	r6, r0
 800602c:	2800      	cmp	r0, #0
 800602e:	d1e1      	bne.n	8005ff4 <__ssputs_r+0x70>
 8006030:	4650      	mov	r0, sl
 8006032:	6921      	ldr	r1, [r4, #16]
 8006034:	f7fd ff90 	bl	8003f58 <_free_r>
 8006038:	e7c7      	b.n	8005fca <__ssputs_r+0x46>
	...

0800603c <_svfiprintf_r>:
 800603c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006040:	4698      	mov	r8, r3
 8006042:	898b      	ldrh	r3, [r1, #12]
 8006044:	4607      	mov	r7, r0
 8006046:	061b      	lsls	r3, r3, #24
 8006048:	460d      	mov	r5, r1
 800604a:	4614      	mov	r4, r2
 800604c:	b09d      	sub	sp, #116	; 0x74
 800604e:	d50e      	bpl.n	800606e <_svfiprintf_r+0x32>
 8006050:	690b      	ldr	r3, [r1, #16]
 8006052:	b963      	cbnz	r3, 800606e <_svfiprintf_r+0x32>
 8006054:	2140      	movs	r1, #64	; 0x40
 8006056:	f7fd ffe7 	bl	8004028 <_malloc_r>
 800605a:	6028      	str	r0, [r5, #0]
 800605c:	6128      	str	r0, [r5, #16]
 800605e:	b920      	cbnz	r0, 800606a <_svfiprintf_r+0x2e>
 8006060:	230c      	movs	r3, #12
 8006062:	603b      	str	r3, [r7, #0]
 8006064:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006068:	e0d1      	b.n	800620e <_svfiprintf_r+0x1d2>
 800606a:	2340      	movs	r3, #64	; 0x40
 800606c:	616b      	str	r3, [r5, #20]
 800606e:	2300      	movs	r3, #0
 8006070:	9309      	str	r3, [sp, #36]	; 0x24
 8006072:	2320      	movs	r3, #32
 8006074:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006078:	2330      	movs	r3, #48	; 0x30
 800607a:	f04f 0901 	mov.w	r9, #1
 800607e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006082:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006228 <_svfiprintf_r+0x1ec>
 8006086:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800608a:	4623      	mov	r3, r4
 800608c:	469a      	mov	sl, r3
 800608e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006092:	b10a      	cbz	r2, 8006098 <_svfiprintf_r+0x5c>
 8006094:	2a25      	cmp	r2, #37	; 0x25
 8006096:	d1f9      	bne.n	800608c <_svfiprintf_r+0x50>
 8006098:	ebba 0b04 	subs.w	fp, sl, r4
 800609c:	d00b      	beq.n	80060b6 <_svfiprintf_r+0x7a>
 800609e:	465b      	mov	r3, fp
 80060a0:	4622      	mov	r2, r4
 80060a2:	4629      	mov	r1, r5
 80060a4:	4638      	mov	r0, r7
 80060a6:	f7ff ff6d 	bl	8005f84 <__ssputs_r>
 80060aa:	3001      	adds	r0, #1
 80060ac:	f000 80aa 	beq.w	8006204 <_svfiprintf_r+0x1c8>
 80060b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060b2:	445a      	add	r2, fp
 80060b4:	9209      	str	r2, [sp, #36]	; 0x24
 80060b6:	f89a 3000 	ldrb.w	r3, [sl]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80a2 	beq.w	8006204 <_svfiprintf_r+0x1c8>
 80060c0:	2300      	movs	r3, #0
 80060c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060ca:	f10a 0a01 	add.w	sl, sl, #1
 80060ce:	9304      	str	r3, [sp, #16]
 80060d0:	9307      	str	r3, [sp, #28]
 80060d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060d6:	931a      	str	r3, [sp, #104]	; 0x68
 80060d8:	4654      	mov	r4, sl
 80060da:	2205      	movs	r2, #5
 80060dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e0:	4851      	ldr	r0, [pc, #324]	; (8006228 <_svfiprintf_r+0x1ec>)
 80060e2:	f000 fea5 	bl	8006e30 <memchr>
 80060e6:	9a04      	ldr	r2, [sp, #16]
 80060e8:	b9d8      	cbnz	r0, 8006122 <_svfiprintf_r+0xe6>
 80060ea:	06d0      	lsls	r0, r2, #27
 80060ec:	bf44      	itt	mi
 80060ee:	2320      	movmi	r3, #32
 80060f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060f4:	0711      	lsls	r1, r2, #28
 80060f6:	bf44      	itt	mi
 80060f8:	232b      	movmi	r3, #43	; 0x2b
 80060fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060fe:	f89a 3000 	ldrb.w	r3, [sl]
 8006102:	2b2a      	cmp	r3, #42	; 0x2a
 8006104:	d015      	beq.n	8006132 <_svfiprintf_r+0xf6>
 8006106:	4654      	mov	r4, sl
 8006108:	2000      	movs	r0, #0
 800610a:	f04f 0c0a 	mov.w	ip, #10
 800610e:	9a07      	ldr	r2, [sp, #28]
 8006110:	4621      	mov	r1, r4
 8006112:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006116:	3b30      	subs	r3, #48	; 0x30
 8006118:	2b09      	cmp	r3, #9
 800611a:	d94e      	bls.n	80061ba <_svfiprintf_r+0x17e>
 800611c:	b1b0      	cbz	r0, 800614c <_svfiprintf_r+0x110>
 800611e:	9207      	str	r2, [sp, #28]
 8006120:	e014      	b.n	800614c <_svfiprintf_r+0x110>
 8006122:	eba0 0308 	sub.w	r3, r0, r8
 8006126:	fa09 f303 	lsl.w	r3, r9, r3
 800612a:	4313      	orrs	r3, r2
 800612c:	46a2      	mov	sl, r4
 800612e:	9304      	str	r3, [sp, #16]
 8006130:	e7d2      	b.n	80060d8 <_svfiprintf_r+0x9c>
 8006132:	9b03      	ldr	r3, [sp, #12]
 8006134:	1d19      	adds	r1, r3, #4
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	9103      	str	r1, [sp, #12]
 800613a:	2b00      	cmp	r3, #0
 800613c:	bfbb      	ittet	lt
 800613e:	425b      	neglt	r3, r3
 8006140:	f042 0202 	orrlt.w	r2, r2, #2
 8006144:	9307      	strge	r3, [sp, #28]
 8006146:	9307      	strlt	r3, [sp, #28]
 8006148:	bfb8      	it	lt
 800614a:	9204      	strlt	r2, [sp, #16]
 800614c:	7823      	ldrb	r3, [r4, #0]
 800614e:	2b2e      	cmp	r3, #46	; 0x2e
 8006150:	d10c      	bne.n	800616c <_svfiprintf_r+0x130>
 8006152:	7863      	ldrb	r3, [r4, #1]
 8006154:	2b2a      	cmp	r3, #42	; 0x2a
 8006156:	d135      	bne.n	80061c4 <_svfiprintf_r+0x188>
 8006158:	9b03      	ldr	r3, [sp, #12]
 800615a:	3402      	adds	r4, #2
 800615c:	1d1a      	adds	r2, r3, #4
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	9203      	str	r2, [sp, #12]
 8006162:	2b00      	cmp	r3, #0
 8006164:	bfb8      	it	lt
 8006166:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800616a:	9305      	str	r3, [sp, #20]
 800616c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800622c <_svfiprintf_r+0x1f0>
 8006170:	2203      	movs	r2, #3
 8006172:	4650      	mov	r0, sl
 8006174:	7821      	ldrb	r1, [r4, #0]
 8006176:	f000 fe5b 	bl	8006e30 <memchr>
 800617a:	b140      	cbz	r0, 800618e <_svfiprintf_r+0x152>
 800617c:	2340      	movs	r3, #64	; 0x40
 800617e:	eba0 000a 	sub.w	r0, r0, sl
 8006182:	fa03 f000 	lsl.w	r0, r3, r0
 8006186:	9b04      	ldr	r3, [sp, #16]
 8006188:	3401      	adds	r4, #1
 800618a:	4303      	orrs	r3, r0
 800618c:	9304      	str	r3, [sp, #16]
 800618e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006192:	2206      	movs	r2, #6
 8006194:	4826      	ldr	r0, [pc, #152]	; (8006230 <_svfiprintf_r+0x1f4>)
 8006196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800619a:	f000 fe49 	bl	8006e30 <memchr>
 800619e:	2800      	cmp	r0, #0
 80061a0:	d038      	beq.n	8006214 <_svfiprintf_r+0x1d8>
 80061a2:	4b24      	ldr	r3, [pc, #144]	; (8006234 <_svfiprintf_r+0x1f8>)
 80061a4:	bb1b      	cbnz	r3, 80061ee <_svfiprintf_r+0x1b2>
 80061a6:	9b03      	ldr	r3, [sp, #12]
 80061a8:	3307      	adds	r3, #7
 80061aa:	f023 0307 	bic.w	r3, r3, #7
 80061ae:	3308      	adds	r3, #8
 80061b0:	9303      	str	r3, [sp, #12]
 80061b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b4:	4433      	add	r3, r6
 80061b6:	9309      	str	r3, [sp, #36]	; 0x24
 80061b8:	e767      	b.n	800608a <_svfiprintf_r+0x4e>
 80061ba:	460c      	mov	r4, r1
 80061bc:	2001      	movs	r0, #1
 80061be:	fb0c 3202 	mla	r2, ip, r2, r3
 80061c2:	e7a5      	b.n	8006110 <_svfiprintf_r+0xd4>
 80061c4:	2300      	movs	r3, #0
 80061c6:	f04f 0c0a 	mov.w	ip, #10
 80061ca:	4619      	mov	r1, r3
 80061cc:	3401      	adds	r4, #1
 80061ce:	9305      	str	r3, [sp, #20]
 80061d0:	4620      	mov	r0, r4
 80061d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061d6:	3a30      	subs	r2, #48	; 0x30
 80061d8:	2a09      	cmp	r2, #9
 80061da:	d903      	bls.n	80061e4 <_svfiprintf_r+0x1a8>
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0c5      	beq.n	800616c <_svfiprintf_r+0x130>
 80061e0:	9105      	str	r1, [sp, #20]
 80061e2:	e7c3      	b.n	800616c <_svfiprintf_r+0x130>
 80061e4:	4604      	mov	r4, r0
 80061e6:	2301      	movs	r3, #1
 80061e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80061ec:	e7f0      	b.n	80061d0 <_svfiprintf_r+0x194>
 80061ee:	ab03      	add	r3, sp, #12
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	462a      	mov	r2, r5
 80061f4:	4638      	mov	r0, r7
 80061f6:	4b10      	ldr	r3, [pc, #64]	; (8006238 <_svfiprintf_r+0x1fc>)
 80061f8:	a904      	add	r1, sp, #16
 80061fa:	f3af 8000 	nop.w
 80061fe:	1c42      	adds	r2, r0, #1
 8006200:	4606      	mov	r6, r0
 8006202:	d1d6      	bne.n	80061b2 <_svfiprintf_r+0x176>
 8006204:	89ab      	ldrh	r3, [r5, #12]
 8006206:	065b      	lsls	r3, r3, #25
 8006208:	f53f af2c 	bmi.w	8006064 <_svfiprintf_r+0x28>
 800620c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800620e:	b01d      	add	sp, #116	; 0x74
 8006210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	ab03      	add	r3, sp, #12
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	462a      	mov	r2, r5
 800621a:	4638      	mov	r0, r7
 800621c:	4b06      	ldr	r3, [pc, #24]	; (8006238 <_svfiprintf_r+0x1fc>)
 800621e:	a904      	add	r1, sp, #16
 8006220:	f000 f9d4 	bl	80065cc <_printf_i>
 8006224:	e7eb      	b.n	80061fe <_svfiprintf_r+0x1c2>
 8006226:	bf00      	nop
 8006228:	08008914 	.word	0x08008914
 800622c:	0800891a 	.word	0x0800891a
 8006230:	0800891e 	.word	0x0800891e
 8006234:	00000000 	.word	0x00000000
 8006238:	08005f85 	.word	0x08005f85

0800623c <__sfputc_r>:
 800623c:	6893      	ldr	r3, [r2, #8]
 800623e:	b410      	push	{r4}
 8006240:	3b01      	subs	r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	6093      	str	r3, [r2, #8]
 8006246:	da07      	bge.n	8006258 <__sfputc_r+0x1c>
 8006248:	6994      	ldr	r4, [r2, #24]
 800624a:	42a3      	cmp	r3, r4
 800624c:	db01      	blt.n	8006252 <__sfputc_r+0x16>
 800624e:	290a      	cmp	r1, #10
 8006250:	d102      	bne.n	8006258 <__sfputc_r+0x1c>
 8006252:	bc10      	pop	{r4}
 8006254:	f000 bafa 	b.w	800684c <__swbuf_r>
 8006258:	6813      	ldr	r3, [r2, #0]
 800625a:	1c58      	adds	r0, r3, #1
 800625c:	6010      	str	r0, [r2, #0]
 800625e:	7019      	strb	r1, [r3, #0]
 8006260:	4608      	mov	r0, r1
 8006262:	bc10      	pop	{r4}
 8006264:	4770      	bx	lr

08006266 <__sfputs_r>:
 8006266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006268:	4606      	mov	r6, r0
 800626a:	460f      	mov	r7, r1
 800626c:	4614      	mov	r4, r2
 800626e:	18d5      	adds	r5, r2, r3
 8006270:	42ac      	cmp	r4, r5
 8006272:	d101      	bne.n	8006278 <__sfputs_r+0x12>
 8006274:	2000      	movs	r0, #0
 8006276:	e007      	b.n	8006288 <__sfputs_r+0x22>
 8006278:	463a      	mov	r2, r7
 800627a:	4630      	mov	r0, r6
 800627c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006280:	f7ff ffdc 	bl	800623c <__sfputc_r>
 8006284:	1c43      	adds	r3, r0, #1
 8006286:	d1f3      	bne.n	8006270 <__sfputs_r+0xa>
 8006288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800628c <_vfiprintf_r>:
 800628c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006290:	460d      	mov	r5, r1
 8006292:	4614      	mov	r4, r2
 8006294:	4698      	mov	r8, r3
 8006296:	4606      	mov	r6, r0
 8006298:	b09d      	sub	sp, #116	; 0x74
 800629a:	b118      	cbz	r0, 80062a4 <_vfiprintf_r+0x18>
 800629c:	6983      	ldr	r3, [r0, #24]
 800629e:	b90b      	cbnz	r3, 80062a4 <_vfiprintf_r+0x18>
 80062a0:	f000 fcc0 	bl	8006c24 <__sinit>
 80062a4:	4b89      	ldr	r3, [pc, #548]	; (80064cc <_vfiprintf_r+0x240>)
 80062a6:	429d      	cmp	r5, r3
 80062a8:	d11b      	bne.n	80062e2 <_vfiprintf_r+0x56>
 80062aa:	6875      	ldr	r5, [r6, #4]
 80062ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ae:	07d9      	lsls	r1, r3, #31
 80062b0:	d405      	bmi.n	80062be <_vfiprintf_r+0x32>
 80062b2:	89ab      	ldrh	r3, [r5, #12]
 80062b4:	059a      	lsls	r2, r3, #22
 80062b6:	d402      	bmi.n	80062be <_vfiprintf_r+0x32>
 80062b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062ba:	f000 fd51 	bl	8006d60 <__retarget_lock_acquire_recursive>
 80062be:	89ab      	ldrh	r3, [r5, #12]
 80062c0:	071b      	lsls	r3, r3, #28
 80062c2:	d501      	bpl.n	80062c8 <_vfiprintf_r+0x3c>
 80062c4:	692b      	ldr	r3, [r5, #16]
 80062c6:	b9eb      	cbnz	r3, 8006304 <_vfiprintf_r+0x78>
 80062c8:	4629      	mov	r1, r5
 80062ca:	4630      	mov	r0, r6
 80062cc:	f000 fb1e 	bl	800690c <__swsetup_r>
 80062d0:	b1c0      	cbz	r0, 8006304 <_vfiprintf_r+0x78>
 80062d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062d4:	07dc      	lsls	r4, r3, #31
 80062d6:	d50e      	bpl.n	80062f6 <_vfiprintf_r+0x6a>
 80062d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062dc:	b01d      	add	sp, #116	; 0x74
 80062de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e2:	4b7b      	ldr	r3, [pc, #492]	; (80064d0 <_vfiprintf_r+0x244>)
 80062e4:	429d      	cmp	r5, r3
 80062e6:	d101      	bne.n	80062ec <_vfiprintf_r+0x60>
 80062e8:	68b5      	ldr	r5, [r6, #8]
 80062ea:	e7df      	b.n	80062ac <_vfiprintf_r+0x20>
 80062ec:	4b79      	ldr	r3, [pc, #484]	; (80064d4 <_vfiprintf_r+0x248>)
 80062ee:	429d      	cmp	r5, r3
 80062f0:	bf08      	it	eq
 80062f2:	68f5      	ldreq	r5, [r6, #12]
 80062f4:	e7da      	b.n	80062ac <_vfiprintf_r+0x20>
 80062f6:	89ab      	ldrh	r3, [r5, #12]
 80062f8:	0598      	lsls	r0, r3, #22
 80062fa:	d4ed      	bmi.n	80062d8 <_vfiprintf_r+0x4c>
 80062fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062fe:	f000 fd30 	bl	8006d62 <__retarget_lock_release_recursive>
 8006302:	e7e9      	b.n	80062d8 <_vfiprintf_r+0x4c>
 8006304:	2300      	movs	r3, #0
 8006306:	9309      	str	r3, [sp, #36]	; 0x24
 8006308:	2320      	movs	r3, #32
 800630a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800630e:	2330      	movs	r3, #48	; 0x30
 8006310:	f04f 0901 	mov.w	r9, #1
 8006314:	f8cd 800c 	str.w	r8, [sp, #12]
 8006318:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80064d8 <_vfiprintf_r+0x24c>
 800631c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006320:	4623      	mov	r3, r4
 8006322:	469a      	mov	sl, r3
 8006324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006328:	b10a      	cbz	r2, 800632e <_vfiprintf_r+0xa2>
 800632a:	2a25      	cmp	r2, #37	; 0x25
 800632c:	d1f9      	bne.n	8006322 <_vfiprintf_r+0x96>
 800632e:	ebba 0b04 	subs.w	fp, sl, r4
 8006332:	d00b      	beq.n	800634c <_vfiprintf_r+0xc0>
 8006334:	465b      	mov	r3, fp
 8006336:	4622      	mov	r2, r4
 8006338:	4629      	mov	r1, r5
 800633a:	4630      	mov	r0, r6
 800633c:	f7ff ff93 	bl	8006266 <__sfputs_r>
 8006340:	3001      	adds	r0, #1
 8006342:	f000 80aa 	beq.w	800649a <_vfiprintf_r+0x20e>
 8006346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006348:	445a      	add	r2, fp
 800634a:	9209      	str	r2, [sp, #36]	; 0x24
 800634c:	f89a 3000 	ldrb.w	r3, [sl]
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 80a2 	beq.w	800649a <_vfiprintf_r+0x20e>
 8006356:	2300      	movs	r3, #0
 8006358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800635c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006360:	f10a 0a01 	add.w	sl, sl, #1
 8006364:	9304      	str	r3, [sp, #16]
 8006366:	9307      	str	r3, [sp, #28]
 8006368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800636c:	931a      	str	r3, [sp, #104]	; 0x68
 800636e:	4654      	mov	r4, sl
 8006370:	2205      	movs	r2, #5
 8006372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006376:	4858      	ldr	r0, [pc, #352]	; (80064d8 <_vfiprintf_r+0x24c>)
 8006378:	f000 fd5a 	bl	8006e30 <memchr>
 800637c:	9a04      	ldr	r2, [sp, #16]
 800637e:	b9d8      	cbnz	r0, 80063b8 <_vfiprintf_r+0x12c>
 8006380:	06d1      	lsls	r1, r2, #27
 8006382:	bf44      	itt	mi
 8006384:	2320      	movmi	r3, #32
 8006386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800638a:	0713      	lsls	r3, r2, #28
 800638c:	bf44      	itt	mi
 800638e:	232b      	movmi	r3, #43	; 0x2b
 8006390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006394:	f89a 3000 	ldrb.w	r3, [sl]
 8006398:	2b2a      	cmp	r3, #42	; 0x2a
 800639a:	d015      	beq.n	80063c8 <_vfiprintf_r+0x13c>
 800639c:	4654      	mov	r4, sl
 800639e:	2000      	movs	r0, #0
 80063a0:	f04f 0c0a 	mov.w	ip, #10
 80063a4:	9a07      	ldr	r2, [sp, #28]
 80063a6:	4621      	mov	r1, r4
 80063a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063ac:	3b30      	subs	r3, #48	; 0x30
 80063ae:	2b09      	cmp	r3, #9
 80063b0:	d94e      	bls.n	8006450 <_vfiprintf_r+0x1c4>
 80063b2:	b1b0      	cbz	r0, 80063e2 <_vfiprintf_r+0x156>
 80063b4:	9207      	str	r2, [sp, #28]
 80063b6:	e014      	b.n	80063e2 <_vfiprintf_r+0x156>
 80063b8:	eba0 0308 	sub.w	r3, r0, r8
 80063bc:	fa09 f303 	lsl.w	r3, r9, r3
 80063c0:	4313      	orrs	r3, r2
 80063c2:	46a2      	mov	sl, r4
 80063c4:	9304      	str	r3, [sp, #16]
 80063c6:	e7d2      	b.n	800636e <_vfiprintf_r+0xe2>
 80063c8:	9b03      	ldr	r3, [sp, #12]
 80063ca:	1d19      	adds	r1, r3, #4
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	9103      	str	r1, [sp, #12]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	bfbb      	ittet	lt
 80063d4:	425b      	neglt	r3, r3
 80063d6:	f042 0202 	orrlt.w	r2, r2, #2
 80063da:	9307      	strge	r3, [sp, #28]
 80063dc:	9307      	strlt	r3, [sp, #28]
 80063de:	bfb8      	it	lt
 80063e0:	9204      	strlt	r2, [sp, #16]
 80063e2:	7823      	ldrb	r3, [r4, #0]
 80063e4:	2b2e      	cmp	r3, #46	; 0x2e
 80063e6:	d10c      	bne.n	8006402 <_vfiprintf_r+0x176>
 80063e8:	7863      	ldrb	r3, [r4, #1]
 80063ea:	2b2a      	cmp	r3, #42	; 0x2a
 80063ec:	d135      	bne.n	800645a <_vfiprintf_r+0x1ce>
 80063ee:	9b03      	ldr	r3, [sp, #12]
 80063f0:	3402      	adds	r4, #2
 80063f2:	1d1a      	adds	r2, r3, #4
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	9203      	str	r2, [sp, #12]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	bfb8      	it	lt
 80063fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006400:	9305      	str	r3, [sp, #20]
 8006402:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80064dc <_vfiprintf_r+0x250>
 8006406:	2203      	movs	r2, #3
 8006408:	4650      	mov	r0, sl
 800640a:	7821      	ldrb	r1, [r4, #0]
 800640c:	f000 fd10 	bl	8006e30 <memchr>
 8006410:	b140      	cbz	r0, 8006424 <_vfiprintf_r+0x198>
 8006412:	2340      	movs	r3, #64	; 0x40
 8006414:	eba0 000a 	sub.w	r0, r0, sl
 8006418:	fa03 f000 	lsl.w	r0, r3, r0
 800641c:	9b04      	ldr	r3, [sp, #16]
 800641e:	3401      	adds	r4, #1
 8006420:	4303      	orrs	r3, r0
 8006422:	9304      	str	r3, [sp, #16]
 8006424:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006428:	2206      	movs	r2, #6
 800642a:	482d      	ldr	r0, [pc, #180]	; (80064e0 <_vfiprintf_r+0x254>)
 800642c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006430:	f000 fcfe 	bl	8006e30 <memchr>
 8006434:	2800      	cmp	r0, #0
 8006436:	d03f      	beq.n	80064b8 <_vfiprintf_r+0x22c>
 8006438:	4b2a      	ldr	r3, [pc, #168]	; (80064e4 <_vfiprintf_r+0x258>)
 800643a:	bb1b      	cbnz	r3, 8006484 <_vfiprintf_r+0x1f8>
 800643c:	9b03      	ldr	r3, [sp, #12]
 800643e:	3307      	adds	r3, #7
 8006440:	f023 0307 	bic.w	r3, r3, #7
 8006444:	3308      	adds	r3, #8
 8006446:	9303      	str	r3, [sp, #12]
 8006448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644a:	443b      	add	r3, r7
 800644c:	9309      	str	r3, [sp, #36]	; 0x24
 800644e:	e767      	b.n	8006320 <_vfiprintf_r+0x94>
 8006450:	460c      	mov	r4, r1
 8006452:	2001      	movs	r0, #1
 8006454:	fb0c 3202 	mla	r2, ip, r2, r3
 8006458:	e7a5      	b.n	80063a6 <_vfiprintf_r+0x11a>
 800645a:	2300      	movs	r3, #0
 800645c:	f04f 0c0a 	mov.w	ip, #10
 8006460:	4619      	mov	r1, r3
 8006462:	3401      	adds	r4, #1
 8006464:	9305      	str	r3, [sp, #20]
 8006466:	4620      	mov	r0, r4
 8006468:	f810 2b01 	ldrb.w	r2, [r0], #1
 800646c:	3a30      	subs	r2, #48	; 0x30
 800646e:	2a09      	cmp	r2, #9
 8006470:	d903      	bls.n	800647a <_vfiprintf_r+0x1ee>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d0c5      	beq.n	8006402 <_vfiprintf_r+0x176>
 8006476:	9105      	str	r1, [sp, #20]
 8006478:	e7c3      	b.n	8006402 <_vfiprintf_r+0x176>
 800647a:	4604      	mov	r4, r0
 800647c:	2301      	movs	r3, #1
 800647e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006482:	e7f0      	b.n	8006466 <_vfiprintf_r+0x1da>
 8006484:	ab03      	add	r3, sp, #12
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	462a      	mov	r2, r5
 800648a:	4630      	mov	r0, r6
 800648c:	4b16      	ldr	r3, [pc, #88]	; (80064e8 <_vfiprintf_r+0x25c>)
 800648e:	a904      	add	r1, sp, #16
 8006490:	f3af 8000 	nop.w
 8006494:	4607      	mov	r7, r0
 8006496:	1c78      	adds	r0, r7, #1
 8006498:	d1d6      	bne.n	8006448 <_vfiprintf_r+0x1bc>
 800649a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800649c:	07d9      	lsls	r1, r3, #31
 800649e:	d405      	bmi.n	80064ac <_vfiprintf_r+0x220>
 80064a0:	89ab      	ldrh	r3, [r5, #12]
 80064a2:	059a      	lsls	r2, r3, #22
 80064a4:	d402      	bmi.n	80064ac <_vfiprintf_r+0x220>
 80064a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064a8:	f000 fc5b 	bl	8006d62 <__retarget_lock_release_recursive>
 80064ac:	89ab      	ldrh	r3, [r5, #12]
 80064ae:	065b      	lsls	r3, r3, #25
 80064b0:	f53f af12 	bmi.w	80062d8 <_vfiprintf_r+0x4c>
 80064b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064b6:	e711      	b.n	80062dc <_vfiprintf_r+0x50>
 80064b8:	ab03      	add	r3, sp, #12
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	462a      	mov	r2, r5
 80064be:	4630      	mov	r0, r6
 80064c0:	4b09      	ldr	r3, [pc, #36]	; (80064e8 <_vfiprintf_r+0x25c>)
 80064c2:	a904      	add	r1, sp, #16
 80064c4:	f000 f882 	bl	80065cc <_printf_i>
 80064c8:	e7e4      	b.n	8006494 <_vfiprintf_r+0x208>
 80064ca:	bf00      	nop
 80064cc:	08008a68 	.word	0x08008a68
 80064d0:	08008a88 	.word	0x08008a88
 80064d4:	08008a48 	.word	0x08008a48
 80064d8:	08008914 	.word	0x08008914
 80064dc:	0800891a 	.word	0x0800891a
 80064e0:	0800891e 	.word	0x0800891e
 80064e4:	00000000 	.word	0x00000000
 80064e8:	08006267 	.word	0x08006267

080064ec <_printf_common>:
 80064ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f0:	4616      	mov	r6, r2
 80064f2:	4699      	mov	r9, r3
 80064f4:	688a      	ldr	r2, [r1, #8]
 80064f6:	690b      	ldr	r3, [r1, #16]
 80064f8:	4607      	mov	r7, r0
 80064fa:	4293      	cmp	r3, r2
 80064fc:	bfb8      	it	lt
 80064fe:	4613      	movlt	r3, r2
 8006500:	6033      	str	r3, [r6, #0]
 8006502:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006506:	460c      	mov	r4, r1
 8006508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800650c:	b10a      	cbz	r2, 8006512 <_printf_common+0x26>
 800650e:	3301      	adds	r3, #1
 8006510:	6033      	str	r3, [r6, #0]
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	0699      	lsls	r1, r3, #26
 8006516:	bf42      	ittt	mi
 8006518:	6833      	ldrmi	r3, [r6, #0]
 800651a:	3302      	addmi	r3, #2
 800651c:	6033      	strmi	r3, [r6, #0]
 800651e:	6825      	ldr	r5, [r4, #0]
 8006520:	f015 0506 	ands.w	r5, r5, #6
 8006524:	d106      	bne.n	8006534 <_printf_common+0x48>
 8006526:	f104 0a19 	add.w	sl, r4, #25
 800652a:	68e3      	ldr	r3, [r4, #12]
 800652c:	6832      	ldr	r2, [r6, #0]
 800652e:	1a9b      	subs	r3, r3, r2
 8006530:	42ab      	cmp	r3, r5
 8006532:	dc28      	bgt.n	8006586 <_printf_common+0x9a>
 8006534:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006538:	1e13      	subs	r3, r2, #0
 800653a:	6822      	ldr	r2, [r4, #0]
 800653c:	bf18      	it	ne
 800653e:	2301      	movne	r3, #1
 8006540:	0692      	lsls	r2, r2, #26
 8006542:	d42d      	bmi.n	80065a0 <_printf_common+0xb4>
 8006544:	4649      	mov	r1, r9
 8006546:	4638      	mov	r0, r7
 8006548:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800654c:	47c0      	blx	r8
 800654e:	3001      	adds	r0, #1
 8006550:	d020      	beq.n	8006594 <_printf_common+0xa8>
 8006552:	6823      	ldr	r3, [r4, #0]
 8006554:	68e5      	ldr	r5, [r4, #12]
 8006556:	f003 0306 	and.w	r3, r3, #6
 800655a:	2b04      	cmp	r3, #4
 800655c:	bf18      	it	ne
 800655e:	2500      	movne	r5, #0
 8006560:	6832      	ldr	r2, [r6, #0]
 8006562:	f04f 0600 	mov.w	r6, #0
 8006566:	68a3      	ldr	r3, [r4, #8]
 8006568:	bf08      	it	eq
 800656a:	1aad      	subeq	r5, r5, r2
 800656c:	6922      	ldr	r2, [r4, #16]
 800656e:	bf08      	it	eq
 8006570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006574:	4293      	cmp	r3, r2
 8006576:	bfc4      	itt	gt
 8006578:	1a9b      	subgt	r3, r3, r2
 800657a:	18ed      	addgt	r5, r5, r3
 800657c:	341a      	adds	r4, #26
 800657e:	42b5      	cmp	r5, r6
 8006580:	d11a      	bne.n	80065b8 <_printf_common+0xcc>
 8006582:	2000      	movs	r0, #0
 8006584:	e008      	b.n	8006598 <_printf_common+0xac>
 8006586:	2301      	movs	r3, #1
 8006588:	4652      	mov	r2, sl
 800658a:	4649      	mov	r1, r9
 800658c:	4638      	mov	r0, r7
 800658e:	47c0      	blx	r8
 8006590:	3001      	adds	r0, #1
 8006592:	d103      	bne.n	800659c <_printf_common+0xb0>
 8006594:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659c:	3501      	adds	r5, #1
 800659e:	e7c4      	b.n	800652a <_printf_common+0x3e>
 80065a0:	2030      	movs	r0, #48	; 0x30
 80065a2:	18e1      	adds	r1, r4, r3
 80065a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065ae:	4422      	add	r2, r4
 80065b0:	3302      	adds	r3, #2
 80065b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065b6:	e7c5      	b.n	8006544 <_printf_common+0x58>
 80065b8:	2301      	movs	r3, #1
 80065ba:	4622      	mov	r2, r4
 80065bc:	4649      	mov	r1, r9
 80065be:	4638      	mov	r0, r7
 80065c0:	47c0      	blx	r8
 80065c2:	3001      	adds	r0, #1
 80065c4:	d0e6      	beq.n	8006594 <_printf_common+0xa8>
 80065c6:	3601      	adds	r6, #1
 80065c8:	e7d9      	b.n	800657e <_printf_common+0x92>
	...

080065cc <_printf_i>:
 80065cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065d0:	7e0f      	ldrb	r7, [r1, #24]
 80065d2:	4691      	mov	r9, r2
 80065d4:	2f78      	cmp	r7, #120	; 0x78
 80065d6:	4680      	mov	r8, r0
 80065d8:	460c      	mov	r4, r1
 80065da:	469a      	mov	sl, r3
 80065dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065e2:	d807      	bhi.n	80065f4 <_printf_i+0x28>
 80065e4:	2f62      	cmp	r7, #98	; 0x62
 80065e6:	d80a      	bhi.n	80065fe <_printf_i+0x32>
 80065e8:	2f00      	cmp	r7, #0
 80065ea:	f000 80d9 	beq.w	80067a0 <_printf_i+0x1d4>
 80065ee:	2f58      	cmp	r7, #88	; 0x58
 80065f0:	f000 80a4 	beq.w	800673c <_printf_i+0x170>
 80065f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065fc:	e03a      	b.n	8006674 <_printf_i+0xa8>
 80065fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006602:	2b15      	cmp	r3, #21
 8006604:	d8f6      	bhi.n	80065f4 <_printf_i+0x28>
 8006606:	a101      	add	r1, pc, #4	; (adr r1, 800660c <_printf_i+0x40>)
 8006608:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800660c:	08006665 	.word	0x08006665
 8006610:	08006679 	.word	0x08006679
 8006614:	080065f5 	.word	0x080065f5
 8006618:	080065f5 	.word	0x080065f5
 800661c:	080065f5 	.word	0x080065f5
 8006620:	080065f5 	.word	0x080065f5
 8006624:	08006679 	.word	0x08006679
 8006628:	080065f5 	.word	0x080065f5
 800662c:	080065f5 	.word	0x080065f5
 8006630:	080065f5 	.word	0x080065f5
 8006634:	080065f5 	.word	0x080065f5
 8006638:	08006787 	.word	0x08006787
 800663c:	080066a9 	.word	0x080066a9
 8006640:	08006769 	.word	0x08006769
 8006644:	080065f5 	.word	0x080065f5
 8006648:	080065f5 	.word	0x080065f5
 800664c:	080067a9 	.word	0x080067a9
 8006650:	080065f5 	.word	0x080065f5
 8006654:	080066a9 	.word	0x080066a9
 8006658:	080065f5 	.word	0x080065f5
 800665c:	080065f5 	.word	0x080065f5
 8006660:	08006771 	.word	0x08006771
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	1d1a      	adds	r2, r3, #4
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	602a      	str	r2, [r5, #0]
 800666c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006674:	2301      	movs	r3, #1
 8006676:	e0a4      	b.n	80067c2 <_printf_i+0x1f6>
 8006678:	6820      	ldr	r0, [r4, #0]
 800667a:	6829      	ldr	r1, [r5, #0]
 800667c:	0606      	lsls	r6, r0, #24
 800667e:	f101 0304 	add.w	r3, r1, #4
 8006682:	d50a      	bpl.n	800669a <_printf_i+0xce>
 8006684:	680e      	ldr	r6, [r1, #0]
 8006686:	602b      	str	r3, [r5, #0]
 8006688:	2e00      	cmp	r6, #0
 800668a:	da03      	bge.n	8006694 <_printf_i+0xc8>
 800668c:	232d      	movs	r3, #45	; 0x2d
 800668e:	4276      	negs	r6, r6
 8006690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006694:	230a      	movs	r3, #10
 8006696:	485e      	ldr	r0, [pc, #376]	; (8006810 <_printf_i+0x244>)
 8006698:	e019      	b.n	80066ce <_printf_i+0x102>
 800669a:	680e      	ldr	r6, [r1, #0]
 800669c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066a0:	602b      	str	r3, [r5, #0]
 80066a2:	bf18      	it	ne
 80066a4:	b236      	sxthne	r6, r6
 80066a6:	e7ef      	b.n	8006688 <_printf_i+0xbc>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	6820      	ldr	r0, [r4, #0]
 80066ac:	1d19      	adds	r1, r3, #4
 80066ae:	6029      	str	r1, [r5, #0]
 80066b0:	0601      	lsls	r1, r0, #24
 80066b2:	d501      	bpl.n	80066b8 <_printf_i+0xec>
 80066b4:	681e      	ldr	r6, [r3, #0]
 80066b6:	e002      	b.n	80066be <_printf_i+0xf2>
 80066b8:	0646      	lsls	r6, r0, #25
 80066ba:	d5fb      	bpl.n	80066b4 <_printf_i+0xe8>
 80066bc:	881e      	ldrh	r6, [r3, #0]
 80066be:	2f6f      	cmp	r7, #111	; 0x6f
 80066c0:	bf0c      	ite	eq
 80066c2:	2308      	moveq	r3, #8
 80066c4:	230a      	movne	r3, #10
 80066c6:	4852      	ldr	r0, [pc, #328]	; (8006810 <_printf_i+0x244>)
 80066c8:	2100      	movs	r1, #0
 80066ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066ce:	6865      	ldr	r5, [r4, #4]
 80066d0:	2d00      	cmp	r5, #0
 80066d2:	bfa8      	it	ge
 80066d4:	6821      	ldrge	r1, [r4, #0]
 80066d6:	60a5      	str	r5, [r4, #8]
 80066d8:	bfa4      	itt	ge
 80066da:	f021 0104 	bicge.w	r1, r1, #4
 80066de:	6021      	strge	r1, [r4, #0]
 80066e0:	b90e      	cbnz	r6, 80066e6 <_printf_i+0x11a>
 80066e2:	2d00      	cmp	r5, #0
 80066e4:	d04d      	beq.n	8006782 <_printf_i+0x1b6>
 80066e6:	4615      	mov	r5, r2
 80066e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80066ec:	fb03 6711 	mls	r7, r3, r1, r6
 80066f0:	5dc7      	ldrb	r7, [r0, r7]
 80066f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066f6:	4637      	mov	r7, r6
 80066f8:	42bb      	cmp	r3, r7
 80066fa:	460e      	mov	r6, r1
 80066fc:	d9f4      	bls.n	80066e8 <_printf_i+0x11c>
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d10b      	bne.n	800671a <_printf_i+0x14e>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	07de      	lsls	r6, r3, #31
 8006706:	d508      	bpl.n	800671a <_printf_i+0x14e>
 8006708:	6923      	ldr	r3, [r4, #16]
 800670a:	6861      	ldr	r1, [r4, #4]
 800670c:	4299      	cmp	r1, r3
 800670e:	bfde      	ittt	le
 8006710:	2330      	movle	r3, #48	; 0x30
 8006712:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006716:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800671a:	1b52      	subs	r2, r2, r5
 800671c:	6122      	str	r2, [r4, #16]
 800671e:	464b      	mov	r3, r9
 8006720:	4621      	mov	r1, r4
 8006722:	4640      	mov	r0, r8
 8006724:	f8cd a000 	str.w	sl, [sp]
 8006728:	aa03      	add	r2, sp, #12
 800672a:	f7ff fedf 	bl	80064ec <_printf_common>
 800672e:	3001      	adds	r0, #1
 8006730:	d14c      	bne.n	80067cc <_printf_i+0x200>
 8006732:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006736:	b004      	add	sp, #16
 8006738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800673c:	4834      	ldr	r0, [pc, #208]	; (8006810 <_printf_i+0x244>)
 800673e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006742:	6829      	ldr	r1, [r5, #0]
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	f851 6b04 	ldr.w	r6, [r1], #4
 800674a:	6029      	str	r1, [r5, #0]
 800674c:	061d      	lsls	r5, r3, #24
 800674e:	d514      	bpl.n	800677a <_printf_i+0x1ae>
 8006750:	07df      	lsls	r7, r3, #31
 8006752:	bf44      	itt	mi
 8006754:	f043 0320 	orrmi.w	r3, r3, #32
 8006758:	6023      	strmi	r3, [r4, #0]
 800675a:	b91e      	cbnz	r6, 8006764 <_printf_i+0x198>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	f023 0320 	bic.w	r3, r3, #32
 8006762:	6023      	str	r3, [r4, #0]
 8006764:	2310      	movs	r3, #16
 8006766:	e7af      	b.n	80066c8 <_printf_i+0xfc>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	f043 0320 	orr.w	r3, r3, #32
 800676e:	6023      	str	r3, [r4, #0]
 8006770:	2378      	movs	r3, #120	; 0x78
 8006772:	4828      	ldr	r0, [pc, #160]	; (8006814 <_printf_i+0x248>)
 8006774:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006778:	e7e3      	b.n	8006742 <_printf_i+0x176>
 800677a:	0659      	lsls	r1, r3, #25
 800677c:	bf48      	it	mi
 800677e:	b2b6      	uxthmi	r6, r6
 8006780:	e7e6      	b.n	8006750 <_printf_i+0x184>
 8006782:	4615      	mov	r5, r2
 8006784:	e7bb      	b.n	80066fe <_printf_i+0x132>
 8006786:	682b      	ldr	r3, [r5, #0]
 8006788:	6826      	ldr	r6, [r4, #0]
 800678a:	1d18      	adds	r0, r3, #4
 800678c:	6961      	ldr	r1, [r4, #20]
 800678e:	6028      	str	r0, [r5, #0]
 8006790:	0635      	lsls	r5, r6, #24
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	d501      	bpl.n	800679a <_printf_i+0x1ce>
 8006796:	6019      	str	r1, [r3, #0]
 8006798:	e002      	b.n	80067a0 <_printf_i+0x1d4>
 800679a:	0670      	lsls	r0, r6, #25
 800679c:	d5fb      	bpl.n	8006796 <_printf_i+0x1ca>
 800679e:	8019      	strh	r1, [r3, #0]
 80067a0:	2300      	movs	r3, #0
 80067a2:	4615      	mov	r5, r2
 80067a4:	6123      	str	r3, [r4, #16]
 80067a6:	e7ba      	b.n	800671e <_printf_i+0x152>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	2100      	movs	r1, #0
 80067ac:	1d1a      	adds	r2, r3, #4
 80067ae:	602a      	str	r2, [r5, #0]
 80067b0:	681d      	ldr	r5, [r3, #0]
 80067b2:	6862      	ldr	r2, [r4, #4]
 80067b4:	4628      	mov	r0, r5
 80067b6:	f000 fb3b 	bl	8006e30 <memchr>
 80067ba:	b108      	cbz	r0, 80067c0 <_printf_i+0x1f4>
 80067bc:	1b40      	subs	r0, r0, r5
 80067be:	6060      	str	r0, [r4, #4]
 80067c0:	6863      	ldr	r3, [r4, #4]
 80067c2:	6123      	str	r3, [r4, #16]
 80067c4:	2300      	movs	r3, #0
 80067c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067ca:	e7a8      	b.n	800671e <_printf_i+0x152>
 80067cc:	462a      	mov	r2, r5
 80067ce:	4649      	mov	r1, r9
 80067d0:	4640      	mov	r0, r8
 80067d2:	6923      	ldr	r3, [r4, #16]
 80067d4:	47d0      	blx	sl
 80067d6:	3001      	adds	r0, #1
 80067d8:	d0ab      	beq.n	8006732 <_printf_i+0x166>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	079b      	lsls	r3, r3, #30
 80067de:	d413      	bmi.n	8006808 <_printf_i+0x23c>
 80067e0:	68e0      	ldr	r0, [r4, #12]
 80067e2:	9b03      	ldr	r3, [sp, #12]
 80067e4:	4298      	cmp	r0, r3
 80067e6:	bfb8      	it	lt
 80067e8:	4618      	movlt	r0, r3
 80067ea:	e7a4      	b.n	8006736 <_printf_i+0x16a>
 80067ec:	2301      	movs	r3, #1
 80067ee:	4632      	mov	r2, r6
 80067f0:	4649      	mov	r1, r9
 80067f2:	4640      	mov	r0, r8
 80067f4:	47d0      	blx	sl
 80067f6:	3001      	adds	r0, #1
 80067f8:	d09b      	beq.n	8006732 <_printf_i+0x166>
 80067fa:	3501      	adds	r5, #1
 80067fc:	68e3      	ldr	r3, [r4, #12]
 80067fe:	9903      	ldr	r1, [sp, #12]
 8006800:	1a5b      	subs	r3, r3, r1
 8006802:	42ab      	cmp	r3, r5
 8006804:	dcf2      	bgt.n	80067ec <_printf_i+0x220>
 8006806:	e7eb      	b.n	80067e0 <_printf_i+0x214>
 8006808:	2500      	movs	r5, #0
 800680a:	f104 0619 	add.w	r6, r4, #25
 800680e:	e7f5      	b.n	80067fc <_printf_i+0x230>
 8006810:	08008925 	.word	0x08008925
 8006814:	08008936 	.word	0x08008936

08006818 <nan>:
 8006818:	2000      	movs	r0, #0
 800681a:	4901      	ldr	r1, [pc, #4]	; (8006820 <nan+0x8>)
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	7ff80000 	.word	0x7ff80000

08006824 <strncmp>:
 8006824:	4603      	mov	r3, r0
 8006826:	b510      	push	{r4, lr}
 8006828:	b172      	cbz	r2, 8006848 <strncmp+0x24>
 800682a:	3901      	subs	r1, #1
 800682c:	1884      	adds	r4, r0, r2
 800682e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006832:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006836:	4290      	cmp	r0, r2
 8006838:	d101      	bne.n	800683e <strncmp+0x1a>
 800683a:	42a3      	cmp	r3, r4
 800683c:	d101      	bne.n	8006842 <strncmp+0x1e>
 800683e:	1a80      	subs	r0, r0, r2
 8006840:	bd10      	pop	{r4, pc}
 8006842:	2800      	cmp	r0, #0
 8006844:	d1f3      	bne.n	800682e <strncmp+0xa>
 8006846:	e7fa      	b.n	800683e <strncmp+0x1a>
 8006848:	4610      	mov	r0, r2
 800684a:	e7f9      	b.n	8006840 <strncmp+0x1c>

0800684c <__swbuf_r>:
 800684c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800684e:	460e      	mov	r6, r1
 8006850:	4614      	mov	r4, r2
 8006852:	4605      	mov	r5, r0
 8006854:	b118      	cbz	r0, 800685e <__swbuf_r+0x12>
 8006856:	6983      	ldr	r3, [r0, #24]
 8006858:	b90b      	cbnz	r3, 800685e <__swbuf_r+0x12>
 800685a:	f000 f9e3 	bl	8006c24 <__sinit>
 800685e:	4b21      	ldr	r3, [pc, #132]	; (80068e4 <__swbuf_r+0x98>)
 8006860:	429c      	cmp	r4, r3
 8006862:	d12b      	bne.n	80068bc <__swbuf_r+0x70>
 8006864:	686c      	ldr	r4, [r5, #4]
 8006866:	69a3      	ldr	r3, [r4, #24]
 8006868:	60a3      	str	r3, [r4, #8]
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	071a      	lsls	r2, r3, #28
 800686e:	d52f      	bpl.n	80068d0 <__swbuf_r+0x84>
 8006870:	6923      	ldr	r3, [r4, #16]
 8006872:	b36b      	cbz	r3, 80068d0 <__swbuf_r+0x84>
 8006874:	6923      	ldr	r3, [r4, #16]
 8006876:	6820      	ldr	r0, [r4, #0]
 8006878:	b2f6      	uxtb	r6, r6
 800687a:	1ac0      	subs	r0, r0, r3
 800687c:	6963      	ldr	r3, [r4, #20]
 800687e:	4637      	mov	r7, r6
 8006880:	4283      	cmp	r3, r0
 8006882:	dc04      	bgt.n	800688e <__swbuf_r+0x42>
 8006884:	4621      	mov	r1, r4
 8006886:	4628      	mov	r0, r5
 8006888:	f000 f938 	bl	8006afc <_fflush_r>
 800688c:	bb30      	cbnz	r0, 80068dc <__swbuf_r+0x90>
 800688e:	68a3      	ldr	r3, [r4, #8]
 8006890:	3001      	adds	r0, #1
 8006892:	3b01      	subs	r3, #1
 8006894:	60a3      	str	r3, [r4, #8]
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	6022      	str	r2, [r4, #0]
 800689c:	701e      	strb	r6, [r3, #0]
 800689e:	6963      	ldr	r3, [r4, #20]
 80068a0:	4283      	cmp	r3, r0
 80068a2:	d004      	beq.n	80068ae <__swbuf_r+0x62>
 80068a4:	89a3      	ldrh	r3, [r4, #12]
 80068a6:	07db      	lsls	r3, r3, #31
 80068a8:	d506      	bpl.n	80068b8 <__swbuf_r+0x6c>
 80068aa:	2e0a      	cmp	r6, #10
 80068ac:	d104      	bne.n	80068b8 <__swbuf_r+0x6c>
 80068ae:	4621      	mov	r1, r4
 80068b0:	4628      	mov	r0, r5
 80068b2:	f000 f923 	bl	8006afc <_fflush_r>
 80068b6:	b988      	cbnz	r0, 80068dc <__swbuf_r+0x90>
 80068b8:	4638      	mov	r0, r7
 80068ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068bc:	4b0a      	ldr	r3, [pc, #40]	; (80068e8 <__swbuf_r+0x9c>)
 80068be:	429c      	cmp	r4, r3
 80068c0:	d101      	bne.n	80068c6 <__swbuf_r+0x7a>
 80068c2:	68ac      	ldr	r4, [r5, #8]
 80068c4:	e7cf      	b.n	8006866 <__swbuf_r+0x1a>
 80068c6:	4b09      	ldr	r3, [pc, #36]	; (80068ec <__swbuf_r+0xa0>)
 80068c8:	429c      	cmp	r4, r3
 80068ca:	bf08      	it	eq
 80068cc:	68ec      	ldreq	r4, [r5, #12]
 80068ce:	e7ca      	b.n	8006866 <__swbuf_r+0x1a>
 80068d0:	4621      	mov	r1, r4
 80068d2:	4628      	mov	r0, r5
 80068d4:	f000 f81a 	bl	800690c <__swsetup_r>
 80068d8:	2800      	cmp	r0, #0
 80068da:	d0cb      	beq.n	8006874 <__swbuf_r+0x28>
 80068dc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80068e0:	e7ea      	b.n	80068b8 <__swbuf_r+0x6c>
 80068e2:	bf00      	nop
 80068e4:	08008a68 	.word	0x08008a68
 80068e8:	08008a88 	.word	0x08008a88
 80068ec:	08008a48 	.word	0x08008a48

080068f0 <__ascii_wctomb>:
 80068f0:	4603      	mov	r3, r0
 80068f2:	4608      	mov	r0, r1
 80068f4:	b141      	cbz	r1, 8006908 <__ascii_wctomb+0x18>
 80068f6:	2aff      	cmp	r2, #255	; 0xff
 80068f8:	d904      	bls.n	8006904 <__ascii_wctomb+0x14>
 80068fa:	228a      	movs	r2, #138	; 0x8a
 80068fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006900:	601a      	str	r2, [r3, #0]
 8006902:	4770      	bx	lr
 8006904:	2001      	movs	r0, #1
 8006906:	700a      	strb	r2, [r1, #0]
 8006908:	4770      	bx	lr
	...

0800690c <__swsetup_r>:
 800690c:	4b32      	ldr	r3, [pc, #200]	; (80069d8 <__swsetup_r+0xcc>)
 800690e:	b570      	push	{r4, r5, r6, lr}
 8006910:	681d      	ldr	r5, [r3, #0]
 8006912:	4606      	mov	r6, r0
 8006914:	460c      	mov	r4, r1
 8006916:	b125      	cbz	r5, 8006922 <__swsetup_r+0x16>
 8006918:	69ab      	ldr	r3, [r5, #24]
 800691a:	b913      	cbnz	r3, 8006922 <__swsetup_r+0x16>
 800691c:	4628      	mov	r0, r5
 800691e:	f000 f981 	bl	8006c24 <__sinit>
 8006922:	4b2e      	ldr	r3, [pc, #184]	; (80069dc <__swsetup_r+0xd0>)
 8006924:	429c      	cmp	r4, r3
 8006926:	d10f      	bne.n	8006948 <__swsetup_r+0x3c>
 8006928:	686c      	ldr	r4, [r5, #4]
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006930:	0719      	lsls	r1, r3, #28
 8006932:	d42c      	bmi.n	800698e <__swsetup_r+0x82>
 8006934:	06dd      	lsls	r5, r3, #27
 8006936:	d411      	bmi.n	800695c <__swsetup_r+0x50>
 8006938:	2309      	movs	r3, #9
 800693a:	6033      	str	r3, [r6, #0]
 800693c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006940:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006944:	81a3      	strh	r3, [r4, #12]
 8006946:	e03e      	b.n	80069c6 <__swsetup_r+0xba>
 8006948:	4b25      	ldr	r3, [pc, #148]	; (80069e0 <__swsetup_r+0xd4>)
 800694a:	429c      	cmp	r4, r3
 800694c:	d101      	bne.n	8006952 <__swsetup_r+0x46>
 800694e:	68ac      	ldr	r4, [r5, #8]
 8006950:	e7eb      	b.n	800692a <__swsetup_r+0x1e>
 8006952:	4b24      	ldr	r3, [pc, #144]	; (80069e4 <__swsetup_r+0xd8>)
 8006954:	429c      	cmp	r4, r3
 8006956:	bf08      	it	eq
 8006958:	68ec      	ldreq	r4, [r5, #12]
 800695a:	e7e6      	b.n	800692a <__swsetup_r+0x1e>
 800695c:	0758      	lsls	r0, r3, #29
 800695e:	d512      	bpl.n	8006986 <__swsetup_r+0x7a>
 8006960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006962:	b141      	cbz	r1, 8006976 <__swsetup_r+0x6a>
 8006964:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006968:	4299      	cmp	r1, r3
 800696a:	d002      	beq.n	8006972 <__swsetup_r+0x66>
 800696c:	4630      	mov	r0, r6
 800696e:	f7fd faf3 	bl	8003f58 <_free_r>
 8006972:	2300      	movs	r3, #0
 8006974:	6363      	str	r3, [r4, #52]	; 0x34
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800697c:	81a3      	strh	r3, [r4, #12]
 800697e:	2300      	movs	r3, #0
 8006980:	6063      	str	r3, [r4, #4]
 8006982:	6923      	ldr	r3, [r4, #16]
 8006984:	6023      	str	r3, [r4, #0]
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	f043 0308 	orr.w	r3, r3, #8
 800698c:	81a3      	strh	r3, [r4, #12]
 800698e:	6923      	ldr	r3, [r4, #16]
 8006990:	b94b      	cbnz	r3, 80069a6 <__swsetup_r+0x9a>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800699c:	d003      	beq.n	80069a6 <__swsetup_r+0x9a>
 800699e:	4621      	mov	r1, r4
 80069a0:	4630      	mov	r0, r6
 80069a2:	f000 fa05 	bl	8006db0 <__smakebuf_r>
 80069a6:	89a0      	ldrh	r0, [r4, #12]
 80069a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069ac:	f010 0301 	ands.w	r3, r0, #1
 80069b0:	d00a      	beq.n	80069c8 <__swsetup_r+0xbc>
 80069b2:	2300      	movs	r3, #0
 80069b4:	60a3      	str	r3, [r4, #8]
 80069b6:	6963      	ldr	r3, [r4, #20]
 80069b8:	425b      	negs	r3, r3
 80069ba:	61a3      	str	r3, [r4, #24]
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	b943      	cbnz	r3, 80069d2 <__swsetup_r+0xc6>
 80069c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80069c4:	d1ba      	bne.n	800693c <__swsetup_r+0x30>
 80069c6:	bd70      	pop	{r4, r5, r6, pc}
 80069c8:	0781      	lsls	r1, r0, #30
 80069ca:	bf58      	it	pl
 80069cc:	6963      	ldrpl	r3, [r4, #20]
 80069ce:	60a3      	str	r3, [r4, #8]
 80069d0:	e7f4      	b.n	80069bc <__swsetup_r+0xb0>
 80069d2:	2000      	movs	r0, #0
 80069d4:	e7f7      	b.n	80069c6 <__swsetup_r+0xba>
 80069d6:	bf00      	nop
 80069d8:	20000020 	.word	0x20000020
 80069dc:	08008a68 	.word	0x08008a68
 80069e0:	08008a88 	.word	0x08008a88
 80069e4:	08008a48 	.word	0x08008a48

080069e8 <abort>:
 80069e8:	2006      	movs	r0, #6
 80069ea:	b508      	push	{r3, lr}
 80069ec:	f000 faa0 	bl	8006f30 <raise>
 80069f0:	2001      	movs	r0, #1
 80069f2:	f7fa ffee 	bl	80019d2 <_exit>
	...

080069f8 <__sflush_r>:
 80069f8:	898a      	ldrh	r2, [r1, #12]
 80069fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069fc:	4605      	mov	r5, r0
 80069fe:	0710      	lsls	r0, r2, #28
 8006a00:	460c      	mov	r4, r1
 8006a02:	d457      	bmi.n	8006ab4 <__sflush_r+0xbc>
 8006a04:	684b      	ldr	r3, [r1, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	dc04      	bgt.n	8006a14 <__sflush_r+0x1c>
 8006a0a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dc01      	bgt.n	8006a14 <__sflush_r+0x1c>
 8006a10:	2000      	movs	r0, #0
 8006a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a16:	2e00      	cmp	r6, #0
 8006a18:	d0fa      	beq.n	8006a10 <__sflush_r+0x18>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a20:	682f      	ldr	r7, [r5, #0]
 8006a22:	602b      	str	r3, [r5, #0]
 8006a24:	d032      	beq.n	8006a8c <__sflush_r+0x94>
 8006a26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a28:	89a3      	ldrh	r3, [r4, #12]
 8006a2a:	075a      	lsls	r2, r3, #29
 8006a2c:	d505      	bpl.n	8006a3a <__sflush_r+0x42>
 8006a2e:	6863      	ldr	r3, [r4, #4]
 8006a30:	1ac0      	subs	r0, r0, r3
 8006a32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a34:	b10b      	cbz	r3, 8006a3a <__sflush_r+0x42>
 8006a36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a38:	1ac0      	subs	r0, r0, r3
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a40:	4628      	mov	r0, r5
 8006a42:	6a21      	ldr	r1, [r4, #32]
 8006a44:	47b0      	blx	r6
 8006a46:	1c43      	adds	r3, r0, #1
 8006a48:	89a3      	ldrh	r3, [r4, #12]
 8006a4a:	d106      	bne.n	8006a5a <__sflush_r+0x62>
 8006a4c:	6829      	ldr	r1, [r5, #0]
 8006a4e:	291d      	cmp	r1, #29
 8006a50:	d82c      	bhi.n	8006aac <__sflush_r+0xb4>
 8006a52:	4a29      	ldr	r2, [pc, #164]	; (8006af8 <__sflush_r+0x100>)
 8006a54:	40ca      	lsrs	r2, r1
 8006a56:	07d6      	lsls	r6, r2, #31
 8006a58:	d528      	bpl.n	8006aac <__sflush_r+0xb4>
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	6062      	str	r2, [r4, #4]
 8006a5e:	6922      	ldr	r2, [r4, #16]
 8006a60:	04d9      	lsls	r1, r3, #19
 8006a62:	6022      	str	r2, [r4, #0]
 8006a64:	d504      	bpl.n	8006a70 <__sflush_r+0x78>
 8006a66:	1c42      	adds	r2, r0, #1
 8006a68:	d101      	bne.n	8006a6e <__sflush_r+0x76>
 8006a6a:	682b      	ldr	r3, [r5, #0]
 8006a6c:	b903      	cbnz	r3, 8006a70 <__sflush_r+0x78>
 8006a6e:	6560      	str	r0, [r4, #84]	; 0x54
 8006a70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a72:	602f      	str	r7, [r5, #0]
 8006a74:	2900      	cmp	r1, #0
 8006a76:	d0cb      	beq.n	8006a10 <__sflush_r+0x18>
 8006a78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a7c:	4299      	cmp	r1, r3
 8006a7e:	d002      	beq.n	8006a86 <__sflush_r+0x8e>
 8006a80:	4628      	mov	r0, r5
 8006a82:	f7fd fa69 	bl	8003f58 <_free_r>
 8006a86:	2000      	movs	r0, #0
 8006a88:	6360      	str	r0, [r4, #52]	; 0x34
 8006a8a:	e7c2      	b.n	8006a12 <__sflush_r+0x1a>
 8006a8c:	6a21      	ldr	r1, [r4, #32]
 8006a8e:	2301      	movs	r3, #1
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b0      	blx	r6
 8006a94:	1c41      	adds	r1, r0, #1
 8006a96:	d1c7      	bne.n	8006a28 <__sflush_r+0x30>
 8006a98:	682b      	ldr	r3, [r5, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0c4      	beq.n	8006a28 <__sflush_r+0x30>
 8006a9e:	2b1d      	cmp	r3, #29
 8006aa0:	d001      	beq.n	8006aa6 <__sflush_r+0xae>
 8006aa2:	2b16      	cmp	r3, #22
 8006aa4:	d101      	bne.n	8006aaa <__sflush_r+0xb2>
 8006aa6:	602f      	str	r7, [r5, #0]
 8006aa8:	e7b2      	b.n	8006a10 <__sflush_r+0x18>
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ab0:	81a3      	strh	r3, [r4, #12]
 8006ab2:	e7ae      	b.n	8006a12 <__sflush_r+0x1a>
 8006ab4:	690f      	ldr	r7, [r1, #16]
 8006ab6:	2f00      	cmp	r7, #0
 8006ab8:	d0aa      	beq.n	8006a10 <__sflush_r+0x18>
 8006aba:	0793      	lsls	r3, r2, #30
 8006abc:	bf18      	it	ne
 8006abe:	2300      	movne	r3, #0
 8006ac0:	680e      	ldr	r6, [r1, #0]
 8006ac2:	bf08      	it	eq
 8006ac4:	694b      	ldreq	r3, [r1, #20]
 8006ac6:	1bf6      	subs	r6, r6, r7
 8006ac8:	600f      	str	r7, [r1, #0]
 8006aca:	608b      	str	r3, [r1, #8]
 8006acc:	2e00      	cmp	r6, #0
 8006ace:	dd9f      	ble.n	8006a10 <__sflush_r+0x18>
 8006ad0:	4633      	mov	r3, r6
 8006ad2:	463a      	mov	r2, r7
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	6a21      	ldr	r1, [r4, #32]
 8006ad8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006adc:	47e0      	blx	ip
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	dc06      	bgt.n	8006af0 <__sflush_r+0xf8>
 8006ae2:	89a3      	ldrh	r3, [r4, #12]
 8006ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aec:	81a3      	strh	r3, [r4, #12]
 8006aee:	e790      	b.n	8006a12 <__sflush_r+0x1a>
 8006af0:	4407      	add	r7, r0
 8006af2:	1a36      	subs	r6, r6, r0
 8006af4:	e7ea      	b.n	8006acc <__sflush_r+0xd4>
 8006af6:	bf00      	nop
 8006af8:	20400001 	.word	0x20400001

08006afc <_fflush_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	690b      	ldr	r3, [r1, #16]
 8006b00:	4605      	mov	r5, r0
 8006b02:	460c      	mov	r4, r1
 8006b04:	b913      	cbnz	r3, 8006b0c <_fflush_r+0x10>
 8006b06:	2500      	movs	r5, #0
 8006b08:	4628      	mov	r0, r5
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	b118      	cbz	r0, 8006b16 <_fflush_r+0x1a>
 8006b0e:	6983      	ldr	r3, [r0, #24]
 8006b10:	b90b      	cbnz	r3, 8006b16 <_fflush_r+0x1a>
 8006b12:	f000 f887 	bl	8006c24 <__sinit>
 8006b16:	4b14      	ldr	r3, [pc, #80]	; (8006b68 <_fflush_r+0x6c>)
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	d11b      	bne.n	8006b54 <_fflush_r+0x58>
 8006b1c:	686c      	ldr	r4, [r5, #4]
 8006b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d0ef      	beq.n	8006b06 <_fflush_r+0xa>
 8006b26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b28:	07d0      	lsls	r0, r2, #31
 8006b2a:	d404      	bmi.n	8006b36 <_fflush_r+0x3a>
 8006b2c:	0599      	lsls	r1, r3, #22
 8006b2e:	d402      	bmi.n	8006b36 <_fflush_r+0x3a>
 8006b30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b32:	f000 f915 	bl	8006d60 <__retarget_lock_acquire_recursive>
 8006b36:	4628      	mov	r0, r5
 8006b38:	4621      	mov	r1, r4
 8006b3a:	f7ff ff5d 	bl	80069f8 <__sflush_r>
 8006b3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b40:	4605      	mov	r5, r0
 8006b42:	07da      	lsls	r2, r3, #31
 8006b44:	d4e0      	bmi.n	8006b08 <_fflush_r+0xc>
 8006b46:	89a3      	ldrh	r3, [r4, #12]
 8006b48:	059b      	lsls	r3, r3, #22
 8006b4a:	d4dd      	bmi.n	8006b08 <_fflush_r+0xc>
 8006b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b4e:	f000 f908 	bl	8006d62 <__retarget_lock_release_recursive>
 8006b52:	e7d9      	b.n	8006b08 <_fflush_r+0xc>
 8006b54:	4b05      	ldr	r3, [pc, #20]	; (8006b6c <_fflush_r+0x70>)
 8006b56:	429c      	cmp	r4, r3
 8006b58:	d101      	bne.n	8006b5e <_fflush_r+0x62>
 8006b5a:	68ac      	ldr	r4, [r5, #8]
 8006b5c:	e7df      	b.n	8006b1e <_fflush_r+0x22>
 8006b5e:	4b04      	ldr	r3, [pc, #16]	; (8006b70 <_fflush_r+0x74>)
 8006b60:	429c      	cmp	r4, r3
 8006b62:	bf08      	it	eq
 8006b64:	68ec      	ldreq	r4, [r5, #12]
 8006b66:	e7da      	b.n	8006b1e <_fflush_r+0x22>
 8006b68:	08008a68 	.word	0x08008a68
 8006b6c:	08008a88 	.word	0x08008a88
 8006b70:	08008a48 	.word	0x08008a48

08006b74 <std>:
 8006b74:	2300      	movs	r3, #0
 8006b76:	b510      	push	{r4, lr}
 8006b78:	4604      	mov	r4, r0
 8006b7a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b82:	6083      	str	r3, [r0, #8]
 8006b84:	8181      	strh	r1, [r0, #12]
 8006b86:	6643      	str	r3, [r0, #100]	; 0x64
 8006b88:	81c2      	strh	r2, [r0, #14]
 8006b8a:	6183      	str	r3, [r0, #24]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	2208      	movs	r2, #8
 8006b90:	305c      	adds	r0, #92	; 0x5c
 8006b92:	f7fd f9d9 	bl	8003f48 <memset>
 8006b96:	4b05      	ldr	r3, [pc, #20]	; (8006bac <std+0x38>)
 8006b98:	6224      	str	r4, [r4, #32]
 8006b9a:	6263      	str	r3, [r4, #36]	; 0x24
 8006b9c:	4b04      	ldr	r3, [pc, #16]	; (8006bb0 <std+0x3c>)
 8006b9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ba0:	4b04      	ldr	r3, [pc, #16]	; (8006bb4 <std+0x40>)
 8006ba2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ba4:	4b04      	ldr	r3, [pc, #16]	; (8006bb8 <std+0x44>)
 8006ba6:	6323      	str	r3, [r4, #48]	; 0x30
 8006ba8:	bd10      	pop	{r4, pc}
 8006baa:	bf00      	nop
 8006bac:	08006f69 	.word	0x08006f69
 8006bb0:	08006f8b 	.word	0x08006f8b
 8006bb4:	08006fc3 	.word	0x08006fc3
 8006bb8:	08006fe7 	.word	0x08006fe7

08006bbc <_cleanup_r>:
 8006bbc:	4901      	ldr	r1, [pc, #4]	; (8006bc4 <_cleanup_r+0x8>)
 8006bbe:	f000 b8af 	b.w	8006d20 <_fwalk_reent>
 8006bc2:	bf00      	nop
 8006bc4:	08006afd 	.word	0x08006afd

08006bc8 <__sfmoreglue>:
 8006bc8:	2268      	movs	r2, #104	; 0x68
 8006bca:	b570      	push	{r4, r5, r6, lr}
 8006bcc:	1e4d      	subs	r5, r1, #1
 8006bce:	4355      	muls	r5, r2
 8006bd0:	460e      	mov	r6, r1
 8006bd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bd6:	f7fd fa27 	bl	8004028 <_malloc_r>
 8006bda:	4604      	mov	r4, r0
 8006bdc:	b140      	cbz	r0, 8006bf0 <__sfmoreglue+0x28>
 8006bde:	2100      	movs	r1, #0
 8006be0:	e9c0 1600 	strd	r1, r6, [r0]
 8006be4:	300c      	adds	r0, #12
 8006be6:	60a0      	str	r0, [r4, #8]
 8006be8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006bec:	f7fd f9ac 	bl	8003f48 <memset>
 8006bf0:	4620      	mov	r0, r4
 8006bf2:	bd70      	pop	{r4, r5, r6, pc}

08006bf4 <__sfp_lock_acquire>:
 8006bf4:	4801      	ldr	r0, [pc, #4]	; (8006bfc <__sfp_lock_acquire+0x8>)
 8006bf6:	f000 b8b3 	b.w	8006d60 <__retarget_lock_acquire_recursive>
 8006bfa:	bf00      	nop
 8006bfc:	20000851 	.word	0x20000851

08006c00 <__sfp_lock_release>:
 8006c00:	4801      	ldr	r0, [pc, #4]	; (8006c08 <__sfp_lock_release+0x8>)
 8006c02:	f000 b8ae 	b.w	8006d62 <__retarget_lock_release_recursive>
 8006c06:	bf00      	nop
 8006c08:	20000851 	.word	0x20000851

08006c0c <__sinit_lock_acquire>:
 8006c0c:	4801      	ldr	r0, [pc, #4]	; (8006c14 <__sinit_lock_acquire+0x8>)
 8006c0e:	f000 b8a7 	b.w	8006d60 <__retarget_lock_acquire_recursive>
 8006c12:	bf00      	nop
 8006c14:	20000852 	.word	0x20000852

08006c18 <__sinit_lock_release>:
 8006c18:	4801      	ldr	r0, [pc, #4]	; (8006c20 <__sinit_lock_release+0x8>)
 8006c1a:	f000 b8a2 	b.w	8006d62 <__retarget_lock_release_recursive>
 8006c1e:	bf00      	nop
 8006c20:	20000852 	.word	0x20000852

08006c24 <__sinit>:
 8006c24:	b510      	push	{r4, lr}
 8006c26:	4604      	mov	r4, r0
 8006c28:	f7ff fff0 	bl	8006c0c <__sinit_lock_acquire>
 8006c2c:	69a3      	ldr	r3, [r4, #24]
 8006c2e:	b11b      	cbz	r3, 8006c38 <__sinit+0x14>
 8006c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c34:	f7ff bff0 	b.w	8006c18 <__sinit_lock_release>
 8006c38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c3c:	6523      	str	r3, [r4, #80]	; 0x50
 8006c3e:	4b13      	ldr	r3, [pc, #76]	; (8006c8c <__sinit+0x68>)
 8006c40:	4a13      	ldr	r2, [pc, #76]	; (8006c90 <__sinit+0x6c>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c46:	42a3      	cmp	r3, r4
 8006c48:	bf08      	it	eq
 8006c4a:	2301      	moveq	r3, #1
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	bf08      	it	eq
 8006c50:	61a3      	streq	r3, [r4, #24]
 8006c52:	f000 f81f 	bl	8006c94 <__sfp>
 8006c56:	6060      	str	r0, [r4, #4]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 f81b 	bl	8006c94 <__sfp>
 8006c5e:	60a0      	str	r0, [r4, #8]
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 f817 	bl	8006c94 <__sfp>
 8006c66:	2200      	movs	r2, #0
 8006c68:	2104      	movs	r1, #4
 8006c6a:	60e0      	str	r0, [r4, #12]
 8006c6c:	6860      	ldr	r0, [r4, #4]
 8006c6e:	f7ff ff81 	bl	8006b74 <std>
 8006c72:	2201      	movs	r2, #1
 8006c74:	2109      	movs	r1, #9
 8006c76:	68a0      	ldr	r0, [r4, #8]
 8006c78:	f7ff ff7c 	bl	8006b74 <std>
 8006c7c:	2202      	movs	r2, #2
 8006c7e:	2112      	movs	r1, #18
 8006c80:	68e0      	ldr	r0, [r4, #12]
 8006c82:	f7ff ff77 	bl	8006b74 <std>
 8006c86:	2301      	movs	r3, #1
 8006c88:	61a3      	str	r3, [r4, #24]
 8006c8a:	e7d1      	b.n	8006c30 <__sinit+0xc>
 8006c8c:	0800861c 	.word	0x0800861c
 8006c90:	08006bbd 	.word	0x08006bbd

08006c94 <__sfp>:
 8006c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c96:	4607      	mov	r7, r0
 8006c98:	f7ff ffac 	bl	8006bf4 <__sfp_lock_acquire>
 8006c9c:	4b1e      	ldr	r3, [pc, #120]	; (8006d18 <__sfp+0x84>)
 8006c9e:	681e      	ldr	r6, [r3, #0]
 8006ca0:	69b3      	ldr	r3, [r6, #24]
 8006ca2:	b913      	cbnz	r3, 8006caa <__sfp+0x16>
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f7ff ffbd 	bl	8006c24 <__sinit>
 8006caa:	3648      	adds	r6, #72	; 0x48
 8006cac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	d503      	bpl.n	8006cbc <__sfp+0x28>
 8006cb4:	6833      	ldr	r3, [r6, #0]
 8006cb6:	b30b      	cbz	r3, 8006cfc <__sfp+0x68>
 8006cb8:	6836      	ldr	r6, [r6, #0]
 8006cba:	e7f7      	b.n	8006cac <__sfp+0x18>
 8006cbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cc0:	b9d5      	cbnz	r5, 8006cf8 <__sfp+0x64>
 8006cc2:	4b16      	ldr	r3, [pc, #88]	; (8006d1c <__sfp+0x88>)
 8006cc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cc8:	60e3      	str	r3, [r4, #12]
 8006cca:	6665      	str	r5, [r4, #100]	; 0x64
 8006ccc:	f000 f847 	bl	8006d5e <__retarget_lock_init_recursive>
 8006cd0:	f7ff ff96 	bl	8006c00 <__sfp_lock_release>
 8006cd4:	2208      	movs	r2, #8
 8006cd6:	4629      	mov	r1, r5
 8006cd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006cdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ce0:	6025      	str	r5, [r4, #0]
 8006ce2:	61a5      	str	r5, [r4, #24]
 8006ce4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ce8:	f7fd f92e 	bl	8003f48 <memset>
 8006cec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006cf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cf8:	3468      	adds	r4, #104	; 0x68
 8006cfa:	e7d9      	b.n	8006cb0 <__sfp+0x1c>
 8006cfc:	2104      	movs	r1, #4
 8006cfe:	4638      	mov	r0, r7
 8006d00:	f7ff ff62 	bl	8006bc8 <__sfmoreglue>
 8006d04:	4604      	mov	r4, r0
 8006d06:	6030      	str	r0, [r6, #0]
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	d1d5      	bne.n	8006cb8 <__sfp+0x24>
 8006d0c:	f7ff ff78 	bl	8006c00 <__sfp_lock_release>
 8006d10:	230c      	movs	r3, #12
 8006d12:	603b      	str	r3, [r7, #0]
 8006d14:	e7ee      	b.n	8006cf4 <__sfp+0x60>
 8006d16:	bf00      	nop
 8006d18:	0800861c 	.word	0x0800861c
 8006d1c:	ffff0001 	.word	0xffff0001

08006d20 <_fwalk_reent>:
 8006d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d24:	4606      	mov	r6, r0
 8006d26:	4688      	mov	r8, r1
 8006d28:	2700      	movs	r7, #0
 8006d2a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d32:	f1b9 0901 	subs.w	r9, r9, #1
 8006d36:	d505      	bpl.n	8006d44 <_fwalk_reent+0x24>
 8006d38:	6824      	ldr	r4, [r4, #0]
 8006d3a:	2c00      	cmp	r4, #0
 8006d3c:	d1f7      	bne.n	8006d2e <_fwalk_reent+0xe>
 8006d3e:	4638      	mov	r0, r7
 8006d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d44:	89ab      	ldrh	r3, [r5, #12]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d907      	bls.n	8006d5a <_fwalk_reent+0x3a>
 8006d4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	d003      	beq.n	8006d5a <_fwalk_reent+0x3a>
 8006d52:	4629      	mov	r1, r5
 8006d54:	4630      	mov	r0, r6
 8006d56:	47c0      	blx	r8
 8006d58:	4307      	orrs	r7, r0
 8006d5a:	3568      	adds	r5, #104	; 0x68
 8006d5c:	e7e9      	b.n	8006d32 <_fwalk_reent+0x12>

08006d5e <__retarget_lock_init_recursive>:
 8006d5e:	4770      	bx	lr

08006d60 <__retarget_lock_acquire_recursive>:
 8006d60:	4770      	bx	lr

08006d62 <__retarget_lock_release_recursive>:
 8006d62:	4770      	bx	lr

08006d64 <__swhatbuf_r>:
 8006d64:	b570      	push	{r4, r5, r6, lr}
 8006d66:	460e      	mov	r6, r1
 8006d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d6c:	4614      	mov	r4, r2
 8006d6e:	2900      	cmp	r1, #0
 8006d70:	461d      	mov	r5, r3
 8006d72:	b096      	sub	sp, #88	; 0x58
 8006d74:	da08      	bge.n	8006d88 <__swhatbuf_r+0x24>
 8006d76:	2200      	movs	r2, #0
 8006d78:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006d7c:	602a      	str	r2, [r5, #0]
 8006d7e:	061a      	lsls	r2, r3, #24
 8006d80:	d410      	bmi.n	8006da4 <__swhatbuf_r+0x40>
 8006d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d86:	e00e      	b.n	8006da6 <__swhatbuf_r+0x42>
 8006d88:	466a      	mov	r2, sp
 8006d8a:	f000 f953 	bl	8007034 <_fstat_r>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	dbf1      	blt.n	8006d76 <__swhatbuf_r+0x12>
 8006d92:	9a01      	ldr	r2, [sp, #4]
 8006d94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d9c:	425a      	negs	r2, r3
 8006d9e:	415a      	adcs	r2, r3
 8006da0:	602a      	str	r2, [r5, #0]
 8006da2:	e7ee      	b.n	8006d82 <__swhatbuf_r+0x1e>
 8006da4:	2340      	movs	r3, #64	; 0x40
 8006da6:	2000      	movs	r0, #0
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	b016      	add	sp, #88	; 0x58
 8006dac:	bd70      	pop	{r4, r5, r6, pc}
	...

08006db0 <__smakebuf_r>:
 8006db0:	898b      	ldrh	r3, [r1, #12]
 8006db2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006db4:	079d      	lsls	r5, r3, #30
 8006db6:	4606      	mov	r6, r0
 8006db8:	460c      	mov	r4, r1
 8006dba:	d507      	bpl.n	8006dcc <__smakebuf_r+0x1c>
 8006dbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006dc0:	6023      	str	r3, [r4, #0]
 8006dc2:	6123      	str	r3, [r4, #16]
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	6163      	str	r3, [r4, #20]
 8006dc8:	b002      	add	sp, #8
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	466a      	mov	r2, sp
 8006dce:	ab01      	add	r3, sp, #4
 8006dd0:	f7ff ffc8 	bl	8006d64 <__swhatbuf_r>
 8006dd4:	9900      	ldr	r1, [sp, #0]
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f7fd f925 	bl	8004028 <_malloc_r>
 8006dde:	b948      	cbnz	r0, 8006df4 <__smakebuf_r+0x44>
 8006de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006de4:	059a      	lsls	r2, r3, #22
 8006de6:	d4ef      	bmi.n	8006dc8 <__smakebuf_r+0x18>
 8006de8:	f023 0303 	bic.w	r3, r3, #3
 8006dec:	f043 0302 	orr.w	r3, r3, #2
 8006df0:	81a3      	strh	r3, [r4, #12]
 8006df2:	e7e3      	b.n	8006dbc <__smakebuf_r+0xc>
 8006df4:	4b0d      	ldr	r3, [pc, #52]	; (8006e2c <__smakebuf_r+0x7c>)
 8006df6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	6020      	str	r0, [r4, #0]
 8006dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e00:	81a3      	strh	r3, [r4, #12]
 8006e02:	9b00      	ldr	r3, [sp, #0]
 8006e04:	6120      	str	r0, [r4, #16]
 8006e06:	6163      	str	r3, [r4, #20]
 8006e08:	9b01      	ldr	r3, [sp, #4]
 8006e0a:	b15b      	cbz	r3, 8006e24 <__smakebuf_r+0x74>
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e12:	f000 f921 	bl	8007058 <_isatty_r>
 8006e16:	b128      	cbz	r0, 8006e24 <__smakebuf_r+0x74>
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	f023 0303 	bic.w	r3, r3, #3
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	89a0      	ldrh	r0, [r4, #12]
 8006e26:	4305      	orrs	r5, r0
 8006e28:	81a5      	strh	r5, [r4, #12]
 8006e2a:	e7cd      	b.n	8006dc8 <__smakebuf_r+0x18>
 8006e2c:	08006bbd 	.word	0x08006bbd

08006e30 <memchr>:
 8006e30:	4603      	mov	r3, r0
 8006e32:	b510      	push	{r4, lr}
 8006e34:	b2c9      	uxtb	r1, r1
 8006e36:	4402      	add	r2, r0
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	d101      	bne.n	8006e42 <memchr+0x12>
 8006e3e:	2000      	movs	r0, #0
 8006e40:	e003      	b.n	8006e4a <memchr+0x1a>
 8006e42:	7804      	ldrb	r4, [r0, #0]
 8006e44:	3301      	adds	r3, #1
 8006e46:	428c      	cmp	r4, r1
 8006e48:	d1f6      	bne.n	8006e38 <memchr+0x8>
 8006e4a:	bd10      	pop	{r4, pc}

08006e4c <memmove>:
 8006e4c:	4288      	cmp	r0, r1
 8006e4e:	b510      	push	{r4, lr}
 8006e50:	eb01 0402 	add.w	r4, r1, r2
 8006e54:	d902      	bls.n	8006e5c <memmove+0x10>
 8006e56:	4284      	cmp	r4, r0
 8006e58:	4623      	mov	r3, r4
 8006e5a:	d807      	bhi.n	8006e6c <memmove+0x20>
 8006e5c:	1e43      	subs	r3, r0, #1
 8006e5e:	42a1      	cmp	r1, r4
 8006e60:	d008      	beq.n	8006e74 <memmove+0x28>
 8006e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e6a:	e7f8      	b.n	8006e5e <memmove+0x12>
 8006e6c:	4601      	mov	r1, r0
 8006e6e:	4402      	add	r2, r0
 8006e70:	428a      	cmp	r2, r1
 8006e72:	d100      	bne.n	8006e76 <memmove+0x2a>
 8006e74:	bd10      	pop	{r4, pc}
 8006e76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e7e:	e7f7      	b.n	8006e70 <memmove+0x24>

08006e80 <_realloc_r>:
 8006e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e84:	4680      	mov	r8, r0
 8006e86:	4614      	mov	r4, r2
 8006e88:	460e      	mov	r6, r1
 8006e8a:	b921      	cbnz	r1, 8006e96 <_realloc_r+0x16>
 8006e8c:	4611      	mov	r1, r2
 8006e8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e92:	f7fd b8c9 	b.w	8004028 <_malloc_r>
 8006e96:	b92a      	cbnz	r2, 8006ea4 <_realloc_r+0x24>
 8006e98:	f7fd f85e 	bl	8003f58 <_free_r>
 8006e9c:	4625      	mov	r5, r4
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ea4:	f000 f8fa 	bl	800709c <_malloc_usable_size_r>
 8006ea8:	4284      	cmp	r4, r0
 8006eaa:	4607      	mov	r7, r0
 8006eac:	d802      	bhi.n	8006eb4 <_realloc_r+0x34>
 8006eae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006eb2:	d812      	bhi.n	8006eda <_realloc_r+0x5a>
 8006eb4:	4621      	mov	r1, r4
 8006eb6:	4640      	mov	r0, r8
 8006eb8:	f7fd f8b6 	bl	8004028 <_malloc_r>
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d0ed      	beq.n	8006e9e <_realloc_r+0x1e>
 8006ec2:	42bc      	cmp	r4, r7
 8006ec4:	4622      	mov	r2, r4
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	bf28      	it	cs
 8006eca:	463a      	movcs	r2, r7
 8006ecc:	f7fe fb74 	bl	80055b8 <memcpy>
 8006ed0:	4631      	mov	r1, r6
 8006ed2:	4640      	mov	r0, r8
 8006ed4:	f7fd f840 	bl	8003f58 <_free_r>
 8006ed8:	e7e1      	b.n	8006e9e <_realloc_r+0x1e>
 8006eda:	4635      	mov	r5, r6
 8006edc:	e7df      	b.n	8006e9e <_realloc_r+0x1e>

08006ede <_raise_r>:
 8006ede:	291f      	cmp	r1, #31
 8006ee0:	b538      	push	{r3, r4, r5, lr}
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	460d      	mov	r5, r1
 8006ee6:	d904      	bls.n	8006ef2 <_raise_r+0x14>
 8006ee8:	2316      	movs	r3, #22
 8006eea:	6003      	str	r3, [r0, #0]
 8006eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ef0:	bd38      	pop	{r3, r4, r5, pc}
 8006ef2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006ef4:	b112      	cbz	r2, 8006efc <_raise_r+0x1e>
 8006ef6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006efa:	b94b      	cbnz	r3, 8006f10 <_raise_r+0x32>
 8006efc:	4620      	mov	r0, r4
 8006efe:	f000 f831 	bl	8006f64 <_getpid_r>
 8006f02:	462a      	mov	r2, r5
 8006f04:	4601      	mov	r1, r0
 8006f06:	4620      	mov	r0, r4
 8006f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f0c:	f000 b818 	b.w	8006f40 <_kill_r>
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d00a      	beq.n	8006f2a <_raise_r+0x4c>
 8006f14:	1c59      	adds	r1, r3, #1
 8006f16:	d103      	bne.n	8006f20 <_raise_r+0x42>
 8006f18:	2316      	movs	r3, #22
 8006f1a:	6003      	str	r3, [r0, #0]
 8006f1c:	2001      	movs	r0, #1
 8006f1e:	e7e7      	b.n	8006ef0 <_raise_r+0x12>
 8006f20:	2400      	movs	r4, #0
 8006f22:	4628      	mov	r0, r5
 8006f24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006f28:	4798      	blx	r3
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	e7e0      	b.n	8006ef0 <_raise_r+0x12>
	...

08006f30 <raise>:
 8006f30:	4b02      	ldr	r3, [pc, #8]	; (8006f3c <raise+0xc>)
 8006f32:	4601      	mov	r1, r0
 8006f34:	6818      	ldr	r0, [r3, #0]
 8006f36:	f7ff bfd2 	b.w	8006ede <_raise_r>
 8006f3a:	bf00      	nop
 8006f3c:	20000020 	.word	0x20000020

08006f40 <_kill_r>:
 8006f40:	b538      	push	{r3, r4, r5, lr}
 8006f42:	2300      	movs	r3, #0
 8006f44:	4d06      	ldr	r5, [pc, #24]	; (8006f60 <_kill_r+0x20>)
 8006f46:	4604      	mov	r4, r0
 8006f48:	4608      	mov	r0, r1
 8006f4a:	4611      	mov	r1, r2
 8006f4c:	602b      	str	r3, [r5, #0]
 8006f4e:	f7fa fd30 	bl	80019b2 <_kill>
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	d102      	bne.n	8006f5c <_kill_r+0x1c>
 8006f56:	682b      	ldr	r3, [r5, #0]
 8006f58:	b103      	cbz	r3, 8006f5c <_kill_r+0x1c>
 8006f5a:	6023      	str	r3, [r4, #0]
 8006f5c:	bd38      	pop	{r3, r4, r5, pc}
 8006f5e:	bf00      	nop
 8006f60:	2000084c 	.word	0x2000084c

08006f64 <_getpid_r>:
 8006f64:	f7fa bd1e 	b.w	80019a4 <_getpid>

08006f68 <__sread>:
 8006f68:	b510      	push	{r4, lr}
 8006f6a:	460c      	mov	r4, r1
 8006f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f70:	f000 f89c 	bl	80070ac <_read_r>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	bfab      	itete	ge
 8006f78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f7c:	181b      	addge	r3, r3, r0
 8006f7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f82:	bfac      	ite	ge
 8006f84:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f86:	81a3      	strhlt	r3, [r4, #12]
 8006f88:	bd10      	pop	{r4, pc}

08006f8a <__swrite>:
 8006f8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f8e:	461f      	mov	r7, r3
 8006f90:	898b      	ldrh	r3, [r1, #12]
 8006f92:	4605      	mov	r5, r0
 8006f94:	05db      	lsls	r3, r3, #23
 8006f96:	460c      	mov	r4, r1
 8006f98:	4616      	mov	r6, r2
 8006f9a:	d505      	bpl.n	8006fa8 <__swrite+0x1e>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fa4:	f000 f868 	bl	8007078 <_lseek_r>
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	4632      	mov	r2, r6
 8006fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	463b      	mov	r3, r7
 8006fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fbe:	f000 b817 	b.w	8006ff0 <_write_r>

08006fc2 <__sseek>:
 8006fc2:	b510      	push	{r4, lr}
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fca:	f000 f855 	bl	8007078 <_lseek_r>
 8006fce:	1c43      	adds	r3, r0, #1
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	bf15      	itete	ne
 8006fd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fde:	81a3      	strheq	r3, [r4, #12]
 8006fe0:	bf18      	it	ne
 8006fe2:	81a3      	strhne	r3, [r4, #12]
 8006fe4:	bd10      	pop	{r4, pc}

08006fe6 <__sclose>:
 8006fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fea:	f000 b813 	b.w	8007014 <_close_r>
	...

08006ff0 <_write_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	4d05      	ldr	r5, [pc, #20]	; (8007010 <_write_r+0x20>)
 8006ffc:	602a      	str	r2, [r5, #0]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f7fa fd0e 	bl	8001a20 <_write>
 8007004:	1c43      	adds	r3, r0, #1
 8007006:	d102      	bne.n	800700e <_write_r+0x1e>
 8007008:	682b      	ldr	r3, [r5, #0]
 800700a:	b103      	cbz	r3, 800700e <_write_r+0x1e>
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	bd38      	pop	{r3, r4, r5, pc}
 8007010:	2000084c 	.word	0x2000084c

08007014 <_close_r>:
 8007014:	b538      	push	{r3, r4, r5, lr}
 8007016:	2300      	movs	r3, #0
 8007018:	4d05      	ldr	r5, [pc, #20]	; (8007030 <_close_r+0x1c>)
 800701a:	4604      	mov	r4, r0
 800701c:	4608      	mov	r0, r1
 800701e:	602b      	str	r3, [r5, #0]
 8007020:	f7fa fd1a 	bl	8001a58 <_close>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d102      	bne.n	800702e <_close_r+0x1a>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	b103      	cbz	r3, 800702e <_close_r+0x1a>
 800702c:	6023      	str	r3, [r4, #0]
 800702e:	bd38      	pop	{r3, r4, r5, pc}
 8007030:	2000084c 	.word	0x2000084c

08007034 <_fstat_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	2300      	movs	r3, #0
 8007038:	4d06      	ldr	r5, [pc, #24]	; (8007054 <_fstat_r+0x20>)
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	4611      	mov	r1, r2
 8007040:	602b      	str	r3, [r5, #0]
 8007042:	f7fa fd14 	bl	8001a6e <_fstat>
 8007046:	1c43      	adds	r3, r0, #1
 8007048:	d102      	bne.n	8007050 <_fstat_r+0x1c>
 800704a:	682b      	ldr	r3, [r5, #0]
 800704c:	b103      	cbz	r3, 8007050 <_fstat_r+0x1c>
 800704e:	6023      	str	r3, [r4, #0]
 8007050:	bd38      	pop	{r3, r4, r5, pc}
 8007052:	bf00      	nop
 8007054:	2000084c 	.word	0x2000084c

08007058 <_isatty_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	2300      	movs	r3, #0
 800705c:	4d05      	ldr	r5, [pc, #20]	; (8007074 <_isatty_r+0x1c>)
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	602b      	str	r3, [r5, #0]
 8007064:	f7fa fd12 	bl	8001a8c <_isatty>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_isatty_r+0x1a>
 800706c:	682b      	ldr	r3, [r5, #0]
 800706e:	b103      	cbz	r3, 8007072 <_isatty_r+0x1a>
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	2000084c 	.word	0x2000084c

08007078 <_lseek_r>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4604      	mov	r4, r0
 800707c:	4608      	mov	r0, r1
 800707e:	4611      	mov	r1, r2
 8007080:	2200      	movs	r2, #0
 8007082:	4d05      	ldr	r5, [pc, #20]	; (8007098 <_lseek_r+0x20>)
 8007084:	602a      	str	r2, [r5, #0]
 8007086:	461a      	mov	r2, r3
 8007088:	f7fa fd0a 	bl	8001aa0 <_lseek>
 800708c:	1c43      	adds	r3, r0, #1
 800708e:	d102      	bne.n	8007096 <_lseek_r+0x1e>
 8007090:	682b      	ldr	r3, [r5, #0]
 8007092:	b103      	cbz	r3, 8007096 <_lseek_r+0x1e>
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	bd38      	pop	{r3, r4, r5, pc}
 8007098:	2000084c 	.word	0x2000084c

0800709c <_malloc_usable_size_r>:
 800709c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070a0:	1f18      	subs	r0, r3, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	bfbc      	itt	lt
 80070a6:	580b      	ldrlt	r3, [r1, r0]
 80070a8:	18c0      	addlt	r0, r0, r3
 80070aa:	4770      	bx	lr

080070ac <_read_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	4604      	mov	r4, r0
 80070b0:	4608      	mov	r0, r1
 80070b2:	4611      	mov	r1, r2
 80070b4:	2200      	movs	r2, #0
 80070b6:	4d05      	ldr	r5, [pc, #20]	; (80070cc <_read_r+0x20>)
 80070b8:	602a      	str	r2, [r5, #0]
 80070ba:	461a      	mov	r2, r3
 80070bc:	f7fa fc93 	bl	80019e6 <_read>
 80070c0:	1c43      	adds	r3, r0, #1
 80070c2:	d102      	bne.n	80070ca <_read_r+0x1e>
 80070c4:	682b      	ldr	r3, [r5, #0]
 80070c6:	b103      	cbz	r3, 80070ca <_read_r+0x1e>
 80070c8:	6023      	str	r3, [r4, #0]
 80070ca:	bd38      	pop	{r3, r4, r5, pc}
 80070cc:	2000084c 	.word	0x2000084c

080070d0 <_init>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	bf00      	nop
 80070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d6:	bc08      	pop	{r3}
 80070d8:	469e      	mov	lr, r3
 80070da:	4770      	bx	lr

080070dc <_fini>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	bf00      	nop
 80070e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e2:	bc08      	pop	{r3}
 80070e4:	469e      	mov	lr, r3
 80070e6:	4770      	bx	lr
