Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 25 10:36:46 2025
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.056        0.000                      0                  270        0.160        0.000                      0                  270        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.056        0.000                      0                  270        0.160        0.000                      0                  270        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Debounce_BTNL/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_sekundy_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.704ns (16.186%)  route 3.645ns (83.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  Debounce_BTNL/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  Debounce_BTNL/sig_btn_reg/Q
                         net (fo=28, routed)          2.186     7.813    pomodoro_timer/SIG_BTNL
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  pomodoro_timer/s_sekundy[4]_i_2/O
                         net (fo=7, routed)           0.789     8.726    pomodoro_timer/s_sekundy[4]_i_2_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     8.850 r  pomodoro_timer/s_sekundy[4]_i_1/O
                         net (fo=2, routed)           0.670     9.520    pomodoro_timer/s_sekundy[4]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  pomodoro_timer/s_sekundy_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.877    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pomodoro_timer/s_sekundy_reg[3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.576    pomodoro_timer/s_sekundy_reg[3]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Debounce_BTNL/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_sekundy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.704ns (16.186%)  route 3.645ns (83.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  Debounce_BTNL/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  Debounce_BTNL/sig_btn_reg/Q
                         net (fo=28, routed)          2.186     7.813    pomodoro_timer/SIG_BTNL
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  pomodoro_timer/s_sekundy[4]_i_2/O
                         net (fo=7, routed)           0.789     8.726    pomodoro_timer/s_sekundy[4]_i_2_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     8.850 r  pomodoro_timer/s_sekundy[4]_i_1/O
                         net (fo=2, routed)           0.670     9.520    pomodoro_timer/s_sekundy[4]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.877    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.576    pomodoro_timer/s_sekundy_reg[4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.126ns (24.688%)  route 3.435ns (75.312%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.689 f  pomodoro_timer/s_sekundy_reg[0]/Q
                         net (fo=8, routed)           1.092     6.781    pomodoro_timer/SS_sig[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          1.343     8.249    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.153     8.402 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.457     8.859    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.190 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.542     9.732    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.878    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[4]/C
                         clock pessimism              0.272    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X5Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.909    pomodoro_timer/s_minuty_reg[4]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.126ns (24.801%)  route 3.414ns (75.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.689 f  pomodoro_timer/s_sekundy_reg[0]/Q
                         net (fo=8, routed)           1.092     6.781    pomodoro_timer/SS_sig[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          1.343     8.249    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.153     8.402 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.457     8.859    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.190 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.521     9.711    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.880    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[3]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.898    pomodoro_timer/s_minuty_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.126ns (24.812%)  route 3.412ns (75.188%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.689 f  pomodoro_timer/s_sekundy_reg[0]/Q
                         net (fo=8, routed)           1.092     6.781    pomodoro_timer/SS_sig[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          1.343     8.249    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.153     8.402 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.457     8.859    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.190 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.519     9.709    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  pomodoro_timer/s_minuty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.880    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  pomodoro_timer/s_minuty_reg[0]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.911    pomodoro_timer/s_minuty_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.126ns (24.842%)  route 3.407ns (75.158%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.689 f  pomodoro_timer/s_sekundy_reg[0]/Q
                         net (fo=8, routed)           1.092     6.781    pomodoro_timer/SS_sig[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          1.343     8.249    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.153     8.402 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.457     8.859    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.190 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.513     9.703    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[2]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[2]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.126ns (24.856%)  route 3.404ns (75.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.619     5.171    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.689 f  pomodoro_timer/s_sekundy_reg[0]/Q
                         net (fo=8, routed)           1.092     6.781    pomodoro_timer/SS_sig[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          1.343     8.249    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.153     8.402 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.457     8.859    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.190 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.511     9.701    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.880    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    14.934    pomodoro_timer/s_minuty_reg[1]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 pomodoro_timer/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.370%)  route 3.237ns (79.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.617     5.169    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  pomodoro_timer/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  pomodoro_timer/count_reg[9]/Q
                         net (fo=2, routed)           1.152     6.777    pomodoro_timer/count[9]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.901 f  pomodoro_timer/count[26]_i_6/O
                         net (fo=1, routed)           0.301     7.202    pomodoro_timer/count[26]_i_6_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.326 f  pomodoro_timer/count[26]_i_3/O
                         net (fo=1, routed)           0.843     8.169    pomodoro_timer/count[26]_i_3_n_0
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124     8.293 r  pomodoro_timer/count[26]_i_1/O
                         net (fo=27, routed)          0.941     9.234    pomodoro_timer/count[26]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.877    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[5]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.684    pomodoro_timer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 pomodoro_timer/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.370%)  route 3.237ns (79.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.617     5.169    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  pomodoro_timer/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  pomodoro_timer/count_reg[9]/Q
                         net (fo=2, routed)           1.152     6.777    pomodoro_timer/count[9]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.901 f  pomodoro_timer/count[26]_i_6/O
                         net (fo=1, routed)           0.301     7.202    pomodoro_timer/count[26]_i_6_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.326 f  pomodoro_timer/count[26]_i_3/O
                         net (fo=1, routed)           0.843     8.169    pomodoro_timer/count[26]_i_3_n_0
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124     8.293 r  pomodoro_timer/count[26]_i_1/O
                         net (fo=27, routed)          0.941     9.234    pomodoro_timer/count[26]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.877    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[6]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.684    pomodoro_timer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 pomodoro_timer/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.370%)  route 3.237ns (79.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.617     5.169    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  pomodoro_timer/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  pomodoro_timer/count_reg[9]/Q
                         net (fo=2, routed)           1.152     6.777    pomodoro_timer/count[9]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.901 f  pomodoro_timer/count[26]_i_6/O
                         net (fo=1, routed)           0.301     7.202    pomodoro_timer/count[26]_i_6_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.326 f  pomodoro_timer/count[26]_i_3/O
                         net (fo=1, routed)           0.843     8.169    pomodoro_timer/count[26]_i_3_n_0
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124     8.293 r  pomodoro_timer/count[26]_i_1/O
                         net (fo=27, routed)          0.941     9.234    pomodoro_timer/count[26]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.877    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  pomodoro_timer/count_reg[7]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.684    pomodoro_timer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Debounce_BTNC/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNC/sig_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.189ns (62.095%)  route 0.115ns (37.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.586     1.499    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Debounce_BTNC/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Debounce_BTNC/sig_btn_reg/Q
                         net (fo=28, routed)          0.115     1.756    Debounce_BTNC/SIG_BTNC
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.048     1.804 r  Debounce_BTNC/sig_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    Debounce_BTNC/sig_count[5]_i_1__1_n_0
    SLICE_X6Y29          FDRE                                         r  Debounce_BTNC/sig_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  Debounce_BTNC/sig_count_reg[5]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.131     1.643    Debounce_BTNC/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Debounce_BTNC/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNC/sig_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.586     1.499    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Debounce_BTNC/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Debounce_BTNC/sig_btn_reg/Q
                         net (fo=28, routed)          0.115     1.756    Debounce_BTNC/SIG_BTNC
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  Debounce_BTNC/sig_count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    Debounce_BTNC/sig_count[4]_i_1__1_n_0
    SLICE_X6Y29          FDRE                                         r  Debounce_BTNC/sig_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  Debounce_BTNC/sig_count_reg[4]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     1.633    Debounce_BTNC/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 B27S/POS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/digit0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.584     1.497    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  B27S/POS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  B27S/POS_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     1.748    B27S/POS_reg_reg[1]_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  B27S/digit0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    B27S/digit0[3]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  B27S/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.852     2.010    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  B27S/digit0_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091     1.601    B27S/digit0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 B27S/milisecond_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/POS_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.246ns (77.934%)  route 0.070ns (22.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.584     1.497    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  B27S/milisecond_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148     1.645 r  B27S/milisecond_tick_reg/Q
                         net (fo=3, routed)           0.070     1.715    B27S/milisecond_tick
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.098     1.813 r  B27S/POS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    B27S/POS_reg[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  B27S/POS_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.852     2.010    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  B27S/POS_reg_reg[0]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.618    B27S/POS_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Debounce_BTNC/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNC/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.589     1.502    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Debounce_BTNC/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Debounce_BTNC/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.157     1.800    Debounce_BTNC/sync_buffer_reg_n_0_[0]
    SLICE_X3Y30          FDRE                                         r  Debounce_BTNC/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.858     2.016    Debounce_BTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  Debounce_BTNC/sync_buffer_reg[1]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.070     1.586    Debounce_BTNC/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pomodoro_timer/work_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pomodoro_timer/work_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pomodoro_timer/work_counter_reg[1]/Q
                         net (fo=7, routed)           0.164     1.805    pomodoro_timer/work_counter_reg_n_0_[1]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  pomodoro_timer/s_minuty[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    pomodoro_timer/s_minuty[1]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.633    pomodoro_timer/s_minuty_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pomodoro_timer/s_sekundy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.726%)  route 0.136ns (42.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.585     1.498    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pomodoro_timer/s_sekundy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pomodoro_timer/s_sekundy_reg[5]/Q
                         net (fo=7, routed)           0.136     1.776    pomodoro_timer/SS_sig[5]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  pomodoro_timer/digit0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    B27S/digit0_reg[2]_0
    SLICE_X3Y25          FDRE                                         r  B27S/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.852     2.010    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  B27S/digit0_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091     1.601    B27S/digit0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 B27S/digit0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.439%)  route 0.126ns (37.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.585     1.498    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  B27S/digit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  B27S/digit0_reg[1]/Q
                         net (fo=7, routed)           0.126     1.788    B27S/digit0_reg_n_0_[1]
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  B27S/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    B27S/seg[5]
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.853     2.011    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.603    B27S/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.874%)  route 0.162ns (46.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.583     1.496    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  Debounce_BTNL/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Debounce_BTNL/sig_btn_reg/Q
                         net (fo=28, routed)          0.162     1.799    Debounce_BTNL/SIG_BTNL
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.048     1.847 r  Debounce_BTNL/sig_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    Debounce_BTNL/sig_count[5]_i_1__0_n_0
    SLICE_X7Y24          FDRE                                         r  Debounce_BTNL/sig_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.850     2.008    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  Debounce_BTNL/sig_count_reg[5]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.107     1.615    Debounce_BTNL/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 B27S/digit0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.967%)  route 0.168ns (47.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.584     1.497    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  B27S/digit0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 f  B27S/digit0_reg[2]/Q
                         net (fo=7, routed)           0.168     1.806    B27S/digit0_reg_n_0_[2]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.048     1.854 r  B27S/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    B27S/seg[1]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.853     2.011    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.107     1.618    B27S/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     B27S/POS_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     B27S/POS_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     B27S/POS_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     B27S/POS_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53    B27S/POS_OUT_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     B27S/POS_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     B27S/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     B27S/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_OUT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     B27S/POS_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     B27S/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     B27S/clk_counter_reg[10]/C



