==28279== Cachegrind, a cache and branch-prediction profiler
==28279== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28279== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28279== Command: ./mser .
==28279== 
--28279-- warning: L3 cache found, using its data for the LL simulation.
--28279-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28279-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28279== 
==28279== Process terminating with default action of signal 15 (SIGTERM)
==28279==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28279==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28279== 
==28279== I   refs:      1,892,417,709
==28279== I1  misses:            1,219
==28279== LLi misses:            1,209
==28279== I1  miss rate:          0.00%
==28279== LLi miss rate:          0.00%
==28279== 
==28279== D   refs:        785,565,785  (531,811,126 rd   + 253,754,659 wr)
==28279== D1  misses:        2,642,329  (  1,396,041 rd   +   1,246,288 wr)
==28279== LLd misses:        1,660,599  (    483,392 rd   +   1,177,207 wr)
==28279== D1  miss rate:           0.3% (        0.3%     +         0.5%  )
==28279== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28279== 
==28279== LL refs:           2,643,548  (  1,397,260 rd   +   1,246,288 wr)
==28279== LL misses:         1,661,808  (    484,601 rd   +   1,177,207 wr)
==28279== LL miss rate:            0.1% (        0.0%     +         0.5%  )
