# fpga_mel_filter_bank
System Verilog implementation of Mel Filter Bank
