vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\D_flipflop.vhd"
vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\washer_output_logic.vhd"
vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\washer_next_state_logic.vhd"
vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\two_input_multiplexer.vhd"
vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\n_bit_register.vhd"
vhdl work "C:\Users\Hemat\Documents\GitHub\DSD_group_6\Lab_4\Lab_4_prep\clothes_washer_control_state_mashine\washer_controller.vhd"
