// Seed: 1152613510
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wire  id_2
    , id_5,
    input  wor   id_3
);
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input wand id_7,
    output wand id_8,
    output tri id_9,
    output tri id_10,
    output supply0 id_11
    , id_19,
    input wor id_12,
    input tri id_13,
    output wor id_14,
    output tri id_15,
    input tri id_16,
    input tri0 id_17
);
  assign id_19 = id_5;
  tri1 id_20;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_20 = 1;
  id_21(
      .id_0((1'b0)), .id_1(id_19), .id_2(1), .id_3(id_3)
  );
  assign id_6 = 1 * id_7;
endmodule
