
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006498                       # Number of seconds simulated
sim_ticks                                  6498265000                       # Number of ticks simulated
final_tick                                 6498265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82697                       # Simulator instruction rate (inst/s)
host_op_rate                                   391552                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104701601                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660816                       # Number of bytes of host memory used
host_seconds                                    62.06                       # Real time elapsed on the host
sim_insts                                     5132577                       # Number of instructions simulated
sim_ops                                      24301499                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               48448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32128                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              502                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              255                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  757                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4944089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2511440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7455529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4944089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4944089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4944089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2511440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7455529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       502.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1536                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          757                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   48448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    48448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6498180000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    757                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      511                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      193                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          160                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     284.800000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    175.850896                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    294.363246                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            61     38.12%     38.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           37     23.12%     61.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20     12.50%     73.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           12      7.50%     81.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      2.50%     83.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      4.38%     88.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.88%     90.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      3.75%     93.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           160                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        32128                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4944088.922196925618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2511439.591952621471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          502                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          255                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18261750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     15127000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36377.99                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     59321.57                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      19195000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 33388750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3785000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      25356.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 44106.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       586                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8584121.53                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.41                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2363340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7109040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1442400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         52542600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         32122560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1513284540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1626199095                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             250.251274                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6478883000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3150500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7020000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6280040750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     83651750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9169750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    115232250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3041640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6406800                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                490560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25486980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         11242560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1537120920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1592253945                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             245.027549                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6482786000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        986000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6397767500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     29277500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11227250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     55886750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1550760                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1550760                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11077                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1169755                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2081                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                376                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1169755                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1021657                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           148098                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2227                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2574660                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            68                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            37                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1052042                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           144                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12996531                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              36003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5225479                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1550760                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1023738                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12916268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           451                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1051944                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   198                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12964000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.904368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.320368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   104681      0.81%      0.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1030406      7.95%      8.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11828913     91.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12964000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119321                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.402067                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    84108                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                100083                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12700305                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 68309                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11195                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               24643778                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11195                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   120785                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   17224                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            948                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12726581                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 87267                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               24622552                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    649                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  21973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            33441                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            35814322                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              90888240                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54666740                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             18550                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              35346661                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   467661                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     97327                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2582809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              539917                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1558156                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3059                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24601351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24416451                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14715                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          299960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       789387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12964000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.883404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.357811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              162226      1.25%      1.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1187097      9.16%     10.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11614677     89.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12964000                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    241      0.27%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    353      0.40%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    691      0.79%      1.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   547      0.62%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  81914     93.32%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4030      4.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            502240      2.06%      2.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17288721     70.81%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  479      0.00%     72.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3506650     14.36%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 346      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1412      0.01%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1452      0.01%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3239      0.01%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2574103     10.54%     97.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              535195      2.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1071      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            983      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24416451                       # Type of FU issued
system.cpu.iq.rate                           1.878690                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       87776                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003595                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           61876148                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          24889921                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     24387984                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23245                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11533                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10446                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23989570                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12417                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1013324                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41337                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          327                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11166                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11195                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14757                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   852                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24601460                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2582809                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               539917                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7598                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3920                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11518                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24408455                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2574654                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7996                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3109994                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1531690                       # Number of branches executed
system.cpu.iew.exec_stores                     535340                       # Number of stores executed
system.cpu.iew.exec_rate                     1.878075                       # Inst execution rate
system.cpu.iew.wb_sent                       24406912                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24398430                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21778654                       # num instructions producing a value
system.cpu.iew.wb_consumers                  63764314                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.877303                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.341549                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          278783                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11160                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12939290                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.878117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.375046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       217585      1.68%      1.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1141911      8.83%     10.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11579794     89.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12939290                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5132577                       # Number of instructions committed
system.cpu.commit.committedOps               24301499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3070223                       # Number of memory references committed
system.cpu.commit.loads                       2541472                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1530142                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      10343                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23791918                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1819                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       501944      2.07%      2.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17216319     70.84%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             479      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          3505526     14.43%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            346      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1412      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1452      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3238      0.01%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2540408     10.45%     97.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         528000      2.17%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1064      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          751      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24301499                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11579794                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25939778                       # The number of ROB reads
system.cpu.rob.rob_writes                    49185286                       # The number of ROB writes
system.cpu.timesIdled                             354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5132577                       # Number of Instructions Simulated
system.cpu.committedOps                      24301499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.532165                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.532165                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.394919                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.394919                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 54136688                       # number of integer regfile reads
system.cpu.int_regfile_writes                29343574                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     17985                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     8874                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30692087                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6130141                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5179718                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           237.969325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2089939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8195.839216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   237.969325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.464784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.464784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16720535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16720535                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1561059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1561059                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       528625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         528625                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2089684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2089684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2089684                       # number of overall hits
system.cpu.dcache.overall_hits::total         2089684                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          351                       # number of overall misses
system.cpu.dcache.overall_misses::total           351                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17675000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17675000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17283000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     34958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34958000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34958000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1561273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1561273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2090035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2090035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2090035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2090035                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000259                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82593.457944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82593.457944                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 126153.284672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 126153.284672                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99595.441595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99595.441595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99595.441595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99595.441595                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           96                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          255                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10677500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10677500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17122500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17122500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27800000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89726.890756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89726.890756                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125900.735294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125900.735294                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109019.607843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109019.607843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109019.607843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109019.607843                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.509853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1051871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2095.360558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.509853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8416054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8416054                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1051369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1051369                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1051369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1051369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1051369                       # number of overall hits
system.cpu.icache.overall_hits::total         1051369                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48604500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     48604500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48604500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48604500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48604500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1051944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1051944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1051944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1051944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1051944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1051944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000547                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000547                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84529.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84529.565217                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84529.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84529.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84529.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84529.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          120                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43222000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43222000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000478                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85928.429423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85928.429423                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85928.429423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85928.429423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85928.429423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85928.429423                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.l2bus.snoop_filter.tot_requests            812                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 621                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                54                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                136                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               136                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            622                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1059                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          510                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1569                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    48448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                758                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      758    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  758                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               406000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1255000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              637500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              672.373310                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    757                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  757                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   434.403867                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   237.969443                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.106056                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.058098                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.164154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          757                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.184814                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6821                       # Number of tag accesses
system.l2cache.tags.data_accesses                6821                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadExReq_misses::.cpu.data          136                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            136                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          622                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           503                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           255                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               758                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          503                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          255                       # number of overall misses
system.l2cache.overall_misses::total              758                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16918500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16918500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     42466500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10499000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     52965500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     42466500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     27417500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     69884000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     42466500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     27417500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     69884000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          622                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          503                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          255                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             758                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          503                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          255                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            758                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 124400.735294                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 124400.735294                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84426.441352                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88226.890756                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85153.536977                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84426.441352                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 107519.607843                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 92195.250660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84426.441352                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 107519.607843                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 92195.250660                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          136                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          136                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          622                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          255                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          255                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     16646500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     16646500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     41462500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10261000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     51723500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     41462500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     26907500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     68370000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     41462500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     26907500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     68370000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 122400.735294                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 122400.735294                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82430.417495                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86226.890756                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83156.752412                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82430.417495                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 105519.607843                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90197.889182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82430.417495                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 105519.607843                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90197.889182                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            757                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 621                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                136                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               136                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            621                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1514                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        48448                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                757                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      757    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  757                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               378500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1892500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              672.373659                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    757                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  757                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   434.404098                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   237.969561                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.013257                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.007262                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.020519                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          757                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.023102                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                12869                       # Number of tag accesses
system.l3cache.tags.data_accesses               12869                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          136                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            136                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          502                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          621                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           502                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           255                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               757                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          502                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          255                       # number of overall misses
system.l3cache.overall_misses::total              757                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     15422500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     15422500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     36944500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9190000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     46134500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     36944500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     24612500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     61557000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     36944500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     24612500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     61557000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          136                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          136                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          502                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          621                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          502                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          255                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             757                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          502                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          255                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            757                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 113400.735294                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 113400.735294                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73594.621514                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77226.890756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74290.660225                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73594.621514                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 96519.607843                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81317.040951                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73594.621514                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 96519.607843                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81317.040951                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          136                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          136                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          502                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          621                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          502                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          255                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          502                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          255                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     15150500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     15150500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35940500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8952000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     44892500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     35940500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     24102500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     60043000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     35940500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     24102500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     60043000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 111400.735294                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 111400.735294                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71594.621514                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75226.890756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72290.660225                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71594.621514                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 94519.607843                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 79317.040951                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71594.621514                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 94519.607843                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 79317.040951                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6498265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                621                       # Transaction distribution
system.membus.trans_dist::ReadExReq               136                       # Transaction distribution
system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           621                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 757                       # Request fanout histogram
system.membus.reqLayer0.occupancy              378500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2051750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
