

================================================================
== Vitis HLS Report for 'invstripe'
================================================================
* Date:           Sat Dec 16 19:04:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LAB_2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  7.394 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.318 us|  0.318 us|   20|   20|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 20, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.31>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%f_read = read i32 @_ssdm_op_Read.ap_vld.float, i32 %f"   --->   Operation 45 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 46 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_data = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 47 'extractvalue' 'p_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_keep = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 48 'extractvalue' 'p_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_strb = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 49 'extractvalue' 'p_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_user = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 50 'extractvalue' 'p_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_last = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 51 'extractvalue' 'p_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_id = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 52 'extractvalue' 'p_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_dest = extractvalue i44 %empty" [PYNQ-Z2/hls/invstripe.cpp:52]   --->   Operation 53 'extractvalue' 'p_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_in = trunc i32 %p_data" [PYNQ-Z2/hls/invstripe.cpp:53]   --->   Operation 54 'trunc' 'r_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%b_in = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_data, i32 16, i32 23" [PYNQ-Z2/hls/invstripe.cpp:54]   --->   Operation 55 'partselect' 'b_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%g_in = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_data, i32 8, i32 15" [PYNQ-Z2/hls/invstripe.cpp:55]   --->   Operation 56 'partselect' 'g_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [PYNQ-Z2/hls/invstripe.cpp:65]   --->   Operation 57 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.80ns)   --->   "%select_ln58_1 = select i1 %p_user, i16 0, i16 %y_load" [PYNQ-Z2/hls/invstripe.cpp:58]   --->   Operation 58 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.07ns)   --->   "%icmp_ln65 = icmp_ult  i16 %select_ln58_1, i16 719" [PYNQ-Z2/hls/invstripe.cpp:65]   --->   Operation 59 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %if.end85, void %if.then12_ifconv" [PYNQ-Z2/hls/invstripe.cpp:65]   --->   Operation 60 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %r_in" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 61 'zext' 'zext_ln68' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln68" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 62 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 63 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %g_in" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 64 'zext' 'zext_ln69' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln69" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 65 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %b_in" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 66 'zext' 'zext_ln70' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln70" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 67 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 68 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 69 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %r_in" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 70 'zext' 'zext_ln74' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : [1/1] (2.06ns)   --->   Input mux for Operation 71 '%conv = sitofp i32 %zext_ln74'
ST_1 : Operation 71 [7/7] (4.24ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 71 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.07ns)   --->   "%icmp_ln86 = icmp_eq  i16 %select_ln58_1, i16 719" [PYNQ-Z2/hls/invstripe.cpp:86]   --->   Operation 72 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %if.end260, void %if.then88" [PYNQ-Z2/hls/invstripe.cpp:86]   --->   Operation 73 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.07ns)   --->   "%add_ln163 = add i16 %select_ln58_1, i16 1" [PYNQ-Z2/hls/invstripe.cpp:163]   --->   Operation 74 'add' 'add_ln163' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln160 = or i1 %p_last, i1 %p_user" [PYNQ-Z2/hls/invstripe.cpp:160]   --->   Operation 75 'or' 'or_ln160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.80ns)   --->   "%select_ln160 = select i1 %p_last, i16 %add_ln163, i16 0" [PYNQ-Z2/hls/invstripe.cpp:160]   --->   Operation 76 'select' 'select_ln160' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %or_ln160, void %if.end266.new, void %mergeST" [PYNQ-Z2/hls/invstripe.cpp:160]   --->   Operation 77 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln59 = store i16 %select_ln160, i16 %y" [PYNQ-Z2/hls/invstripe.cpp:59]   --->   Operation 78 'store' 'store_ln59' <Predicate = (or_ln160)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end266.new"   --->   Operation 79 'br' 'br_ln0' <Predicate = (or_ln160)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 80 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 81 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 82 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [6/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 83 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %g_in" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 84 'zext' 'zext_ln75' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : [1/1] (2.06ns)   --->   Input mux for Operation 85 '%conv2 = sitofp i32 %zext_ln75'
ST_2 : Operation 85 [7/7] (4.24ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 85 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [PYNQ-Z2/hls/invstripe.cpp:87]   --->   Operation 86 'load' 'x_load' <Predicate = (!p_user)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.80ns)   --->   "%select_ln58 = select i1 %p_user, i16 0, i16 %x_load" [PYNQ-Z2/hls/invstripe.cpp:58]   --->   Operation 87 'select' 'select_ln58' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %select_ln58" [PYNQ-Z2/hls/invstripe.cpp:58]   --->   Operation 88 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load, i32 1" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 89 'add' 'add_ln68' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load, i32 1" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 90 'add' 'add_ln69' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load, i32 1" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 91 'add' 'add_ln70' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln68 = store i32 %add_ln68, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr" [PYNQ-Z2/hls/invstripe.cpp:68]   --->   Operation 92 'store' 'store_ln68' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %add_ln69, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr" [PYNQ-Z2/hls/invstripe.cpp:69]   --->   Operation 93 'store' 'store_ln69' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %add_ln70, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr" [PYNQ-Z2/hls/invstripe.cpp:70]   --->   Operation 94 'store' 'store_ln70' <Predicate = (icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 95 [5/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 95 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 96 [6/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 96 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %b_in" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 97 'zext' 'zext_ln76' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 98 '%conv4 = sitofp i32 %zext_ln76'
ST_3 : Operation 98 [7/7] (4.24ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 98 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.07ns)   --->   "%add_ln87 = add i16 %select_ln58, i16 64770" [PYNQ-Z2/hls/invstripe.cpp:87]   --->   Operation 99 'add' 'add_ln87' <Predicate = (icmp_ln86)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.07ns)   --->   "%add_ln166 = add i16 %select_ln58, i16 1" [PYNQ-Z2/hls/invstripe.cpp:166]   --->   Operation 100 'add' 'add_ln166' <Predicate = (!p_last)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.80ns)   --->   "%select_ln160_1 = select i1 %p_last, i16 0, i16 %add_ln166" [PYNQ-Z2/hls/invstripe.cpp:160]   --->   Operation 101 'select' 'select_ln160_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln59 = store i16 %select_ln160_1, i16 %x" [PYNQ-Z2/hls/invstripe.cpp:59]   --->   Operation 102 'store' 'store_ln59' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%first_b_load = load i8 %first_b" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 103 'load' 'first_b_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [4/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 104 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 105 [5/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 105 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 106 [6/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 106 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i8 %first_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 107 'zext' 'zext_ln76_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : [1/1] (2.06ns)   --->   Input mux for Operation 108 '%conv5 = sitofp i32 %zext_ln76_1'
ST_4 : Operation 108 [7/7] (4.24ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 108 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.07ns)   --->   "%icmp_ln87 = icmp_ult  i16 %add_ln87, i16 257" [PYNQ-Z2/hls/invstripe.cpp:87]   --->   Operation 109 'icmp' 'icmp_ln87' <Predicate = (icmp_ln86)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i16 %add_ln87" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 110 'zext' 'zext_ln89' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln89" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 111 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 112 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 113 [1/1] (2.07ns)   --->   "%icmp_ln92 = icmp_eq  i16 %add_ln87, i16 255" [PYNQ-Z2/hls/invstripe.cpp:92]   --->   Operation 113 'icmp' 'icmp_ln92' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.39>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%first_g_load = load i8 %first_g" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 114 'load' 'first_g_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [3/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 115 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 116 [4/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 116 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %first_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 117 'zext' 'zext_ln75_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_5 : [1/1] (2.06ns)   --->   Input mux for Operation 118 '%conv3 = sitofp i32 %zext_ln75_1'
ST_5 : Operation 118 [7/7] (4.24ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 118 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 119 [5/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 119 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 120 [6/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 120 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%max_load = load i32 %max" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 121 'load' 'max_load' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 122 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 123 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_ult  i32 %max_load, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 123 'icmp' 'icmp_ln89' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %if.end103, void %if.then100" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 124 'br' 'br_ln89' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 1.58>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1, i32 %max" [PYNQ-Z2/hls/invstripe.cpp:90]   --->   Operation 125 'store' 'store_ln90' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln91 = br void %if.end103" [PYNQ-Z2/hls/invstripe.cpp:91]   --->   Operation 126 'br' 'br_ln91' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln89)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 127 [2/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 127 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 128 [3/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 128 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 129 [6/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 129 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [4/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 130 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 131 [5/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 131 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_19 = phi i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1, void %if.then100, i32 %max_load, void %if.then93" [PYNQ-Z2/hls/invstripe.cpp:89]   --->   Operation 132 'phi' 'empty_19' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 133 [7/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 133 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%first_r_load = load i8 %first_r" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 134 'load' 'first_r_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 135 'sitofp' 'conv' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %first_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 136 'zext' 'zext_ln74_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_7 : [1/1] (2.06ns)   --->   Input mux for Operation 137 '%conv1 = sitofp i32 %zext_ln74_1'
ST_7 : Operation 137 [7/7] (4.24ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 137 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 4.24> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 138 [2/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 138 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 139 [5/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 139 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 140 [3/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 140 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 141 [4/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 141 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 142 [6/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 142 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 143 [6/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 143 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 144 [1/7] (6.31ns)   --->   "%conv2 = sitofp i32 %zext_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 144 'sitofp' 'conv2' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 145 [4/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 145 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 146 [2/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 146 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 147 [3/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 147 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 148 [5/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 148 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 149 [5/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 149 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 150 [3/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 150 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 151 [1/7] (6.31ns)   --->   "%conv4 = sitofp i32 %zext_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 151 'sitofp' 'conv4' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 152 [2/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 152 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 153 [4/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 153 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.31>
ST_10 : Operation 154 [4/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 154 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 155 [2/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 155 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 156 [1/7] (6.31ns)   --->   "%conv5 = sitofp i32 %zext_ln76_1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 156 'sitofp' 'conv5' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 157 [3/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 157 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.31>
ST_11 : Operation 158 [3/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 158 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 159 [1/7] (6.31ns)   --->   "%conv3 = sitofp i32 %zext_ln75_1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 159 'sitofp' 'conv3' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 160 [2/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 160 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.31>
ST_12 : Operation 161 [2/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 161 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 162 [1/7] (6.31ns)   --->   "%conv6 = uitofp i32 %empty_19" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 162 'uitofp' 'conv6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.31>
ST_13 : Operation 163 [1/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln74_1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 163 'sitofp' 'conv1' <Predicate = (icmp_ln65)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : [1/1] (1.82ns)   --->   Input mux for Operation 164 '%dc = fmul i32 %conv6, i32 %f_read'
ST_13 : Operation 164 [5/5] (2.52ns)   --->   "%dc = fmul i32 %conv6, i32 %f_read" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 164 'fmul' 'dc' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 2.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.35>
ST_14 : Operation 165 [4/5] (4.35ns)   --->   "%dc = fmul i32 %conv6, i32 %f_read" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 165 'fmul' 'dc' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.35>
ST_15 : Operation 166 [3/5] (4.35ns)   --->   "%dc = fmul i32 %conv6, i32 %f_read" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 166 'fmul' 'dc' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.35>
ST_16 : Operation 167 [2/5] (4.35ns)   --->   "%dc = fmul i32 %conv6, i32 %f_read" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 167 'fmul' 'dc' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.35>
ST_17 : Operation 168 [1/5] (4.35ns)   --->   "%dc = fmul i32 %conv6, i32 %f_read" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 168 'fmul' 'dc' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 169 'bitcast' 'data' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%xs_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 170 'partselect' 'xs_exp_4' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln371_3 = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 171 'trunc' 'trunc_ln371_3' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%threshold_load = load i32 %threshold" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 172 'load' 'threshold_load' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%stop_load = load i8 %stop" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 173 'load' 'stop_load' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %if.end111, void %if.then93" [PYNQ-Z2/hls/invstripe.cpp:87]   --->   Operation 174 'br' 'br_ln87' <Predicate = (icmp_ln86)> <Delay = 1.58>
ST_18 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %if.end111, void %if.then106" [PYNQ-Z2/hls/invstripe.cpp:92]   --->   Operation 175 'br' 'br_ln92' <Predicate = (icmp_ln86 & icmp_ln87)> <Delay = 1.58>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_3, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 176 'bitconcatenate' 'mantissa_3' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i25 %mantissa_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 177 'zext' 'zext_ln68_4' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 178 'zext' 'zext_ln346_3' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346_3, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 179 'add' 'add_ln346' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 180 'bitselect' 'tmp_10' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (1.91ns)   --->   "%sub_ln71 = sub i8 127, i8 %xs_exp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 181 'sub' 'sub_ln71' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln71_6 = sext i8 %sub_ln71" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 182 'sext' 'sext_ln71_6' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.96ns)   --->   "%select_ln71 = select i1 %tmp_10, i9 %sext_ln71_6, i9 %add_ln346" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 183 'select' 'select_ln71' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln71_7 = sext i9 %select_ln71" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 184 'sext' 'sext_ln71_7' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i32 %sext_ln71_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 185 'zext' 'zext_ln71_3' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (4.42ns)   --->   "%lshr_ln71 = lshr i79 %zext_ln68_4, i79 %zext_ln71_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 186 'lshr' 'lshr_ln71' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (4.42ns)   --->   "%shl_ln71 = shl i79 %zext_ln68_4, i79 %zext_ln71_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 187 'shl' 'shl_ln71' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln71, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 188 'bitselect' 'tmp_11' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln71, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 189 'partselect' 'tmp_8' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i16 %select_ln58" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 190 'trunc' 'trunc_ln100_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (2.07ns)   --->   "%add_ln100 = add i16 %select_ln58, i16 64513" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 191 'add' 'add_ln100' <Predicate = (icmp_ln86)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %add_ln100, i32 7, i32 15" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 192 'partselect' 'tmp_12' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.82ns)   --->   "%icmp_ln100 = icmp_eq  i9 %tmp_12, i9 0" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 193 'icmp' 'icmp_ln100' <Predicate = (icmp_ln86)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (2.07ns)   --->   "%icmp_ln142 = icmp_ugt  i16 %select_ln58, i16 1150" [PYNQ-Z2/hls/invstripe.cpp:142]   --->   Operation 194 'icmp' 'icmp_ln142' <Predicate = (icmp_ln86)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %if.end259, void %if.then236" [PYNQ-Z2/hls/invstripe.cpp:142]   --->   Operation 195 'br' 'br_ln142' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.11>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i1 %tmp_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 196 'zext' 'zext_ln74_5' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92 & tmp_10)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.69ns)   --->   "%val_3 = select i1 %tmp_10, i32 %zext_ln74_5, i32 %tmp_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 197 'select' 'val_3' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln93 = store i32 %val_3, i32 %threshold" [PYNQ-Z2/hls/invstripe.cpp:93]   --->   Operation 198 'store' 'store_ln93' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln95 = br void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:95]   --->   Operation 199 'br' 'br_ln95' <Predicate = (icmp_ln86 & icmp_ln87 & icmp_ln92)> <Delay = 1.58>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%stop_loc_1 = phi i8 %stop_load, void %if.then88, i8 0, void %if.then106, i8 %stop_load, void %if.end103" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 200 'phi' 'stop_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i8 %stop_loc_1" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 201 'trunc' 'trunc_ln100' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (1.91ns)   --->   "%icmp_ln100_1 = icmp_ne  i8 %stop_loc_1, i8 231" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 202 'icmp' 'icmp_ln100_1' <Predicate = (icmp_ln86)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.97ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_1" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 203 'and' 'and_ln100' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i16 %add_ln100" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 204 'zext' 'zext_ln103' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln103" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 205 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 206 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 206 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 207 [1/1] (1.87ns)   --->   "%add_ln108 = add i7 %trunc_ln100_1, i7 1" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 207 'add' 'add_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i7 %add_ln108" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 208 'zext' 'zext_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.99ns)   --->   "%xor_ln130 = xor i8 %zext_ln108, i8 255" [PYNQ-Z2/hls/invstripe.cpp:130]   --->   Operation 209 'xor' 'xor_ln130' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i8 %xor_ln130" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 210 'zext' 'zext_ln108_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln108_1" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 211 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 212 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 212 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln103" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 213 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 214 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 214 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln108_1" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 215 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 216 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 216 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln103" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 217 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 218 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 218 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln108_1" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 219 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_19 : Operation 220 [2/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 220 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 221 [1/1] (1.91ns)   --->   "%add_ln143 = add i8 %trunc_ln58, i8 129" [PYNQ-Z2/hls/invstripe.cpp:143]   --->   Operation 221 'add' 'add_ln143' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 222 [1/1] (1.91ns)   --->   "%sub_ln145 = sub i8 126, i8 %trunc_ln58" [PYNQ-Z2/hls/invstripe.cpp:145]   --->   Operation 222 'sub' 'sub_ln145' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.78>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%threshold_loc_1 = phi i32 %threshold_load, void %if.then88, i32 %val_3, void %if.then106, i32 %threshold_load, void %if.end103"   --->   Operation 223 'phi' 'threshold_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_20 : Operation 224 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 224 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 225 [1/1] (2.55ns)   --->   "%icmp_ln103 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 225 'icmp' 'icmp_ln103' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%xor_ln103 = xor i1 %icmp_ln103, i1 1" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 226 'xor' 'xor_ln103' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln103 = or i1 %xor_ln103, i1 %trunc_ln100" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 227 'or' 'or_ln103' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (1.91ns)   --->   "%add_ln104 = add i8 %trunc_ln58, i8 1" [PYNQ-Z2/hls/invstripe.cpp:104]   --->   Operation 228 'add' 'add_ln104' <Predicate = (icmp_ln86 & and_ln100 & !or_ln103)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln104 = store i8 %add_ln104, i8 %first_b" [PYNQ-Z2/hls/invstripe.cpp:104]   --->   Operation 229 'store' 'store_ln104' <Predicate = (icmp_ln86 & and_ln100 & !or_ln103)> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln105 = or i8 %stop_loc_1, i8 1" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 230 'or' 'or_ln105' <Predicate = (icmp_ln86 & and_ln100 & !or_ln103)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln106 = br void %if.end137" [PYNQ-Z2/hls/invstripe.cpp:106]   --->   Operation 231 'br' 'br_ln106' <Predicate = (icmp_ln86 & and_ln100 & !or_ln103)> <Delay = 1.58>
ST_20 : Operation 232 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 232 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 233 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 233 'icmp' 'icmp_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 234 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 235 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 235 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 236 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 236 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 237 [1/2] (3.25ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 237 'load' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %add_ln143" [PYNQ-Z2/hls/invstripe.cpp:144]   --->   Operation 238 'zext' 'zext_ln144' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln144" [PYNQ-Z2/hls/invstripe.cpp:144]   --->   Operation 239 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %sub_ln145" [PYNQ-Z2/hls/invstripe.cpp:145]   --->   Operation 240 'zext' 'zext_ln145' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln145" [PYNQ-Z2/hls/invstripe.cpp:145]   --->   Operation 241 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln144" [PYNQ-Z2/hls/invstripe.cpp:146]   --->   Operation 242 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln145" [PYNQ-Z2/hls/invstripe.cpp:147]   --->   Operation 243 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln144" [PYNQ-Z2/hls/invstripe.cpp:148]   --->   Operation 244 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln145" [PYNQ-Z2/hls/invstripe.cpp:149]   --->   Operation 245 'getelementptr' 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln144 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4" [PYNQ-Z2/hls/invstripe.cpp:144]   --->   Operation 246 'store' 'store_ln144' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln145 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5" [PYNQ-Z2/hls/invstripe.cpp:145]   --->   Operation 247 'store' 'store_ln145' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3" [PYNQ-Z2/hls/invstripe.cpp:146]   --->   Operation 248 'store' 'store_ln146' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln147 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4" [PYNQ-Z2/hls/invstripe.cpp:147]   --->   Operation 249 'store' 'store_ln147' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln148 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3" [PYNQ-Z2/hls/invstripe.cpp:148]   --->   Operation 250 'store' 'store_ln148' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln149 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4" [PYNQ-Z2/hls/invstripe.cpp:149]   --->   Operation 251 'store' 'store_ln149' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end259" [PYNQ-Z2/hls/invstripe.cpp:150]   --->   Operation 252 'br' 'br_ln150' <Predicate = (icmp_ln86 & icmp_ln142)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.72>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%last_b_load = load i8 %last_b" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 253 'load' 'last_b_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (1.91ns)   --->   "%icmp_ln76 = icmp_ult  i8 %b_in, i8 %first_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 254 'icmp' 'icmp_ln76' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 255 [1/1] (1.91ns)   --->   "%icmp_ln76_1 = icmp_ugt  i8 %b_in, i8 %last_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 255 'icmp' 'icmp_ln76_1' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%stop_flag_1 = phi i1 0, void %if.then88, i1 1, void %if.then106, i1 0, void %if.end103"   --->   Operation 256 'phi' 'stop_flag_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln103 = br i1 %or_ln103, void %if.then132, void %if.end137" [PYNQ-Z2/hls/invstripe.cpp:103]   --->   Operation 257 'br' 'br_ln103' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.58>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%stop_flag_2 = phi i1 %stop_flag_1, void %if.then120, i1 1, void %if.then132"   --->   Operation 258 'phi' 'stop_flag_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%stop_new_2 = phi i8 0, void %if.then120, i8 %or_ln105, void %if.then132" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 259 'phi' 'stop_new_2' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%empty_20 = phi i8 %stop_loc_1, void %if.then120, i8 %or_ln105, void %if.then132" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 260 'phi' 'empty_20' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 261 'xor' 'xor_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_20, i32 7" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 262 'bitselect' 'tmp_13' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %tmp_13" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 263 'or' 'or_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then147, void %if.end154" [PYNQ-Z2/hls/invstripe.cpp:108]   --->   Operation 264 'br' 'br_ln108' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.58>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln109 = store i8 %xor_ln130, i8 %last_b" [PYNQ-Z2/hls/invstripe.cpp:109]   --->   Operation 265 'store' 'store_ln109' <Predicate = (icmp_ln86 & and_ln100 & !or_ln108)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln110 = or i8 %empty_20, i8 128" [PYNQ-Z2/hls/invstripe.cpp:110]   --->   Operation 266 'or' 'or_ln110' <Predicate = (icmp_ln86 & and_ln100 & !or_ln108)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (1.58ns)   --->   "%br_ln111 = br void %if.end154" [PYNQ-Z2/hls/invstripe.cpp:111]   --->   Operation 267 'br' 'br_ln111' <Predicate = (icmp_ln86 & and_ln100 & !or_ln108)> <Delay = 1.58>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%stop_flag_3 = phi i1 %stop_flag_2, void %if.end137, i1 1, void %if.then147"   --->   Operation 268 'phi' 'stop_flag_3' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%stop_new_3 = phi i8 %stop_new_2, void %if.end137, i8 %or_ln110, void %if.then147" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 269 'phi' 'stop_new_3' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%empty_21 = phi i8 %empty_20, void %if.end137, i8 %or_ln110, void %if.then147" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 270 'phi' 'empty_21' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 271 'icmp' 'icmp_ln113' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln113)   --->   "%xor_ln113 = xor i1 %icmp_ln113, i1 1" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 272 'xor' 'xor_ln113' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln113)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_21, i32 1" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 273 'bitselect' 'tmp_14' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln113 = or i1 %xor_ln113, i1 %tmp_14" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 274 'or' 'or_ln113' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [1/1] (1.58ns)   --->   "%br_ln113 = br i1 %or_ln113, void %if.then162, void %if.end167" [PYNQ-Z2/hls/invstripe.cpp:113]   --->   Operation 275 'br' 'br_ln113' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.58>
ST_21 : Operation 276 [1/1] (1.91ns)   --->   "%add_ln114 = add i8 %trunc_ln58, i8 1" [PYNQ-Z2/hls/invstripe.cpp:114]   --->   Operation 276 'add' 'add_ln114' <Predicate = (icmp_ln86 & and_ln100 & !or_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %add_ln114, i8 %first_g" [PYNQ-Z2/hls/invstripe.cpp:114]   --->   Operation 277 'store' 'store_ln114' <Predicate = (icmp_ln86 & and_ln100 & !or_ln113)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln115 = or i8 %empty_21, i8 2" [PYNQ-Z2/hls/invstripe.cpp:115]   --->   Operation 278 'or' 'or_ln115' <Predicate = (icmp_ln86 & and_ln100 & !or_ln113)> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln116 = br void %if.end167" [PYNQ-Z2/hls/invstripe.cpp:116]   --->   Operation 279 'br' 'br_ln116' <Predicate = (icmp_ln86 & and_ln100 & !or_ln113)> <Delay = 1.58>
ST_21 : Operation 280 [1/1] (2.55ns)   --->   "%icmp_ln119 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 280 'icmp' 'icmp_ln119' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (2.55ns)   --->   "%icmp_ln124 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 281 'icmp' 'icmp_ln124' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (2.55ns)   --->   "%icmp_ln129 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 282 'icmp' 'icmp_ln129' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.11>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [PYNQ-Z2/hls/invstripe.cpp:25]   --->   Operation 283 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [PYNQ-Z2/hls/invstripe.cpp:19]   --->   Operation 284 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln19 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [PYNQ-Z2/hls/invstripe.cpp:19]   --->   Operation 285 'specinterface' 'specinterface_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_data_V"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_keep_V"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_strb_V"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 293 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_data_V"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_keep_V"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_strb_V"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 300 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f"   --->   Operation 302 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 1, void @empty_1" [C:/Users/User/Desktop/UNI/DELFT/Reconfigurable_Computing/LAB/LAB_2/solution2/directives.tcl:8]   --->   Operation 304 'specreset' 'specreset_ln8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 1, void @empty_1" [C:/Users/User/Desktop/UNI/DELFT/Reconfigurable_Computing/LAB/LAB_2/solution2/directives.tcl:8]   --->   Operation 305 'specreset' 'specreset_ln8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 1, void @empty_1" [C:/Users/User/Desktop/UNI/DELFT/Reconfigurable_Computing/LAB/LAB_2/solution2/directives.tcl:8]   --->   Operation 306 'specreset' 'specreset_ln8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_3" [PYNQ-Z2/hls/invstripe.cpp:58]   --->   Operation 307 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_4" [PYNQ-Z2/hls/invstripe.cpp:58]   --->   Operation 308 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%last_r_load = load i8 %last_r" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 309 'load' 'last_r_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%last_g_load = load i8 %last_g" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 310 'load' 'last_g_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (1.91ns)   --->   "%icmp_ln74 = icmp_ult  i8 %r_in, i8 %first_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 311 'icmp' 'icmp_ln74' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (1.91ns)   --->   "%icmp_ln74_1 = icmp_ugt  i8 %r_in, i8 %last_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 312 'icmp' 'icmp_ln74_1' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_ult  i8 %g_in, i8 %first_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 313 'icmp' 'icmp_ln75' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (1.91ns)   --->   "%icmp_ln75_1 = icmp_ugt  i8 %g_in, i8 %last_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 314 'icmp' 'icmp_ln75_1' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 315 [1/1] (1.70ns)   --->   "%br_ln100 = br i1 %and_ln100, void %if.end215, void %if.then120" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 315 'br' 'br_ln100' <Predicate = (icmp_ln86)> <Delay = 1.70>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%stop_flag_4 = phi i1 %stop_flag_3, void %if.end154, i1 1, void %if.then162"   --->   Operation 316 'phi' 'stop_flag_4' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%stop_new_4 = phi i8 %stop_new_3, void %if.end154, i8 %or_ln115, void %if.then162" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 317 'phi' 'stop_new_4' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%empty_22 = phi i8 %empty_21, void %if.end154, i8 %or_ln115, void %if.then162" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 318 'phi' 'empty_22' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%xor_ln119 = xor i1 %icmp_ln119, i1 1" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 319 'xor' 'xor_ln119' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_22, i32 6" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 320 'bitselect' 'tmp_15' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln119 = or i1 %xor_ln119, i1 %tmp_15" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 321 'or' 'or_ln119' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [1/1] (1.58ns)   --->   "%br_ln119 = br i1 %or_ln119, void %if.then177, void %if.end184" [PYNQ-Z2/hls/invstripe.cpp:119]   --->   Operation 322 'br' 'br_ln119' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.58>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln120 = store i8 %xor_ln130, i8 %last_g" [PYNQ-Z2/hls/invstripe.cpp:120]   --->   Operation 323 'store' 'store_ln120' <Predicate = (icmp_ln86 & and_ln100 & !or_ln119)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln121 = or i8 %empty_22, i8 64" [PYNQ-Z2/hls/invstripe.cpp:121]   --->   Operation 324 'or' 'or_ln121' <Predicate = (icmp_ln86 & and_ln100 & !or_ln119)> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (1.58ns)   --->   "%br_ln122 = br void %if.end184" [PYNQ-Z2/hls/invstripe.cpp:122]   --->   Operation 325 'br' 'br_ln122' <Predicate = (icmp_ln86 & and_ln100 & !or_ln119)> <Delay = 1.58>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%stop_flag_5 = phi i1 %stop_flag_4, void %if.end167, i1 1, void %if.then177"   --->   Operation 326 'phi' 'stop_flag_5' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%stop_new_5 = phi i8 %stop_new_4, void %if.end167, i8 %or_ln121, void %if.then177" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 327 'phi' 'stop_new_5' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%empty_23 = phi i8 %empty_22, void %if.end167, i8 %or_ln121, void %if.then177" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 328 'phi' 'empty_23' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln124)   --->   "%xor_ln124 = xor i1 %icmp_ln124, i1 1" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 329 'xor' 'xor_ln124' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln124)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_23, i32 2" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 330 'bitselect' 'tmp_16' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln124 = or i1 %xor_ln124, i1 %tmp_16" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 331 'or' 'or_ln124' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (1.58ns)   --->   "%br_ln124 = br i1 %or_ln124, void %if.then192, void %if.end197" [PYNQ-Z2/hls/invstripe.cpp:124]   --->   Operation 332 'br' 'br_ln124' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.58>
ST_22 : Operation 333 [1/1] (1.91ns)   --->   "%add_ln125 = add i8 %trunc_ln58, i8 1" [PYNQ-Z2/hls/invstripe.cpp:125]   --->   Operation 333 'add' 'add_ln125' <Predicate = (icmp_ln86 & and_ln100 & !or_ln124)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln125 = store i8 %add_ln125, i8 %first_r" [PYNQ-Z2/hls/invstripe.cpp:125]   --->   Operation 334 'store' 'store_ln125' <Predicate = (icmp_ln86 & and_ln100 & !or_ln124)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln126 = or i8 %empty_23, i8 4" [PYNQ-Z2/hls/invstripe.cpp:126]   --->   Operation 335 'or' 'or_ln126' <Predicate = (icmp_ln86 & and_ln100 & !or_ln124)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln127 = br void %if.end197" [PYNQ-Z2/hls/invstripe.cpp:127]   --->   Operation 336 'br' 'br_ln127' <Predicate = (icmp_ln86 & and_ln100 & !or_ln124)> <Delay = 1.58>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%empty_24 = phi i8 %empty_23, void %if.end184, i8 %or_ln126, void %if.then192" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 337 'phi' 'empty_24' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln129)   --->   "%xor_ln129 = xor i1 %icmp_ln129, i1 1" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 338 'xor' 'xor_ln129' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node or_ln129)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_24, i32 5" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 339 'bitselect' 'tmp_17' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln129 = or i1 %xor_ln129, i1 %tmp_17" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 340 'or' 'or_ln129' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.36>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%scale_r_load = load i32 %scale_r" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 341 'load' 'scale_r_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_23 : [1/1] (1.82ns)   --->   Input mux for Operation 342 '%mul = fmul i32 %conv, i32 %scale_r_load'
ST_23 : Operation 342 [5/5] (2.52ns)   --->   "%mul = fmul i32 %conv, i32 %scale_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 342 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 2.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%first_b_loc_0 = phi i8 %first_b_load, void %if.then120, i8 %add_ln104, void %if.then132" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 343 'phi' 'first_b_loc_0' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%last_b_loc_0 = phi i8 %last_b_load, void %if.end137, i8 %xor_ln130, void %if.then147" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 344 'phi' 'last_b_loc_0' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%first_g_loc_0 = phi i8 %first_g_load, void %if.end154, i8 %add_ln114, void %if.then162" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 345 'phi' 'first_g_loc_0' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%last_g_loc_0 = phi i8 %last_g_load, void %if.end167, i8 %xor_ln130, void %if.then177" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 346 'phi' 'last_g_loc_0' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%first_r_loc_0 = phi i8 %first_r_load, void %if.end184, i8 %add_ln125, void %if.then192" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 347 'phi' 'first_r_loc_0' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%stop_flag_6 = phi i1 %stop_flag_5, void %if.end184, i1 1, void %if.then192"   --->   Operation 348 'phi' 'stop_flag_6' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%stop_new_6 = phi i8 %stop_new_5, void %if.end184, i8 %or_ln126, void %if.then192" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 349 'phi' 'stop_new_6' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (1.70ns)   --->   "%br_ln129 = br i1 %or_ln129, void %if.then207, void %if.end215" [PYNQ-Z2/hls/invstripe.cpp:129]   --->   Operation 350 'br' 'br_ln129' <Predicate = (icmp_ln86 & and_ln100)> <Delay = 1.70>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln130 = store i8 %xor_ln130, i8 %last_r" [PYNQ-Z2/hls/invstripe.cpp:130]   --->   Operation 351 'store' 'store_ln130' <Predicate = (icmp_ln86 & and_ln100 & !or_ln129)> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%or_ln131 = or i8 %empty_24, i8 32" [PYNQ-Z2/hls/invstripe.cpp:131]   --->   Operation 352 'or' 'or_ln131' <Predicate = (icmp_ln86 & and_ln100 & !or_ln129)> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (1.70ns)   --->   "%br_ln132 = br void %if.end215" [PYNQ-Z2/hls/invstripe.cpp:132]   --->   Operation 353 'br' 'br_ln132' <Predicate = (icmp_ln86 & and_ln100 & !or_ln129)> <Delay = 1.70>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%first_r_loc_1 = phi i8 %first_r_loc_0, void %if.end197, i8 %first_r_loc_0, void %if.then207, i8 %first_r_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 354 'phi' 'first_r_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%last_r_loc_0 = phi i8 %last_r_load, void %if.end197, i8 %xor_ln130, void %if.then207, i8 %last_r_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 355 'phi' 'last_r_loc_0' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%first_b_loc_1 = phi i8 %first_b_loc_0, void %if.end197, i8 %first_b_loc_0, void %if.then207, i8 %first_b_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 356 'phi' 'first_b_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%last_b_loc_1 = phi i8 %last_b_loc_0, void %if.end197, i8 %last_b_loc_0, void %if.then207, i8 %last_b_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 357 'phi' 'last_b_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%empty_25 = phi i8 %empty_24, void %if.end197, i8 %or_ln131, void %if.then207, i8 %stop_loc_1, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:100]   --->   Operation 358 'phi' 'empty_25' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (1.91ns)   --->   "%icmp_ln135 = icmp_eq  i8 %empty_25, i8 231" [PYNQ-Z2/hls/invstripe.cpp:135]   --->   Operation 359 'icmp' 'icmp_ln135' <Predicate = (icmp_ln86)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.end233, void %if.then218" [PYNQ-Z2/hls/invstripe.cpp:135]   --->   Operation 360 'br' 'br_ln135' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %last_r_loc_0" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 361 'zext' 'zext_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i8 %first_r_loc_1" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 362 'zext' 'zext_ln136_1' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (1.91ns)   --->   "%sub_ln136 = sub i9 %zext_ln136, i9 %zext_ln136_1" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 363 'sub' 'sub_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [13/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 364 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %last_b_loc_1" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 365 'zext' 'zext_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %first_b_loc_1" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 366 'zext' 'zext_ln137_1' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (1.91ns)   --->   "%sub_ln137 = sub i9 %zext_ln137, i9 %zext_ln137_1" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 367 'sub' 'sub_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.35>
ST_24 : Operation 368 [4/5] (4.35ns)   --->   "%mul = fmul i32 %conv, i32 %scale_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 368 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%scale_b_load = load i32 %scale_b" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 369 'load' 'scale_b_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_24 : [1/1] (1.82ns)   --->   Input mux for Operation 370 '%mul2 = fmul i32 %conv4, i32 %scale_b_load'
ST_24 : Operation 370 [5/5] (2.52ns)   --->   "%mul2 = fmul i32 %conv4, i32 %scale_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 370 'fmul' 'mul2' <Predicate = (icmp_ln65)> <Delay = 2.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%first_g_loc_1 = phi i8 %first_g_loc_0, void %if.end197, i8 %first_g_loc_0, void %if.then207, i8 %first_g_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 371 'phi' 'first_g_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%last_g_loc_1 = phi i8 %last_g_loc_0, void %if.end197, i8 %last_g_loc_0, void %if.then207, i8 %last_g_load, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 372 'phi' 'last_g_loc_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%stop_flag_7 = phi i1 %stop_flag_6, void %if.end197, i1 1, void %if.then207, i1 %stop_flag_1, void %if.end111"   --->   Operation 373 'phi' 'stop_flag_7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%stop_new_7 = phi i8 %stop_new_6, void %if.end197, i8 %or_ln131, void %if.then207, i8 0, void %if.end111" [PYNQ-Z2/hls/invstripe.cpp:105]   --->   Operation 374 'phi' 'stop_new_7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %stop_flag_7, void %if.end215.new, void %mergeST5"   --->   Operation 375 'br' 'br_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln94 = store i8 %stop_new_7, i8 %stop" [PYNQ-Z2/hls/invstripe.cpp:94]   --->   Operation 376 'store' 'store_ln94' <Predicate = (icmp_ln86 & stop_flag_7)> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end215.new"   --->   Operation 377 'br' 'br_ln0' <Predicate = (icmp_ln86 & stop_flag_7)> <Delay = 0.00>
ST_24 : Operation 378 [12/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 378 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [13/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 379 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %last_g_loc_1" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 380 'zext' 'zext_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %first_g_loc_1" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 381 'zext' 'zext_ln138_1' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (1.91ns)   --->   "%sub_ln138 = sub i9 %zext_ln138, i9 %zext_ln138_1" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 382 'sub' 'sub_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.35>
ST_25 : Operation 383 [3/5] (4.35ns)   --->   "%mul = fmul i32 %conv, i32 %scale_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 383 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%scale_g_load = load i32 %scale_g" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 384 'load' 'scale_g_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_25 : [1/1] (1.82ns)   --->   Input mux for Operation 385 '%mul1 = fmul i32 %conv2, i32 %scale_g_load'
ST_25 : Operation 385 [5/5] (2.52ns)   --->   "%mul1 = fmul i32 %conv2, i32 %scale_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 385 'fmul' 'mul1' <Predicate = (icmp_ln65)> <Delay = 2.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 386 [4/5] (4.35ns)   --->   "%mul2 = fmul i32 %conv4, i32 %scale_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 386 'fmul' 'mul2' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [11/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 387 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [12/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 388 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [13/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 389 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.35>
ST_26 : Operation 390 [2/5] (4.35ns)   --->   "%mul = fmul i32 %conv, i32 %scale_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 390 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [4/5] (4.35ns)   --->   "%mul1 = fmul i32 %conv2, i32 %scale_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 391 'fmul' 'mul1' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [3/5] (4.35ns)   --->   "%mul2 = fmul i32 %conv4, i32 %scale_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 392 'fmul' 'mul2' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [10/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 393 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [11/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 394 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [12/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 395 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.35>
ST_27 : Operation 396 [1/5] (4.35ns)   --->   "%mul = fmul i32 %conv, i32 %scale_r_load" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 396 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [3/5] (4.35ns)   --->   "%mul1 = fmul i32 %conv2, i32 %scale_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 397 'fmul' 'mul1' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [2/5] (4.35ns)   --->   "%mul2 = fmul i32 %conv4, i32 %scale_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 398 'fmul' 'mul2' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [9/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 399 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [10/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 400 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [11/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 401 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.35>
ST_28 : [1/1] (1.70ns)   --->   Input mux for Operation 402 '%sub = fsub i32 %mul, i32 %conv1'
ST_28 : Operation 402 [9/9] (2.64ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 402 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 2.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [2/5] (4.35ns)   --->   "%mul1 = fmul i32 %conv2, i32 %scale_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 403 'fmul' 'mul1' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/5] (4.35ns)   --->   "%mul2 = fmul i32 %conv4, i32 %scale_b_load" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 404 'fmul' 'mul2' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [8/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 405 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [9/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 406 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [10/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 407 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.35>
ST_29 : Operation 408 [8/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 408 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [1/5] (4.35ns)   --->   "%mul1 = fmul i32 %conv2, i32 %scale_g_load" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 409 'fmul' 'mul1' <Predicate = (icmp_ln65)> <Delay = 4.35> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.70ns)   --->   Input mux for Operation 410 '%sub2 = fsub i32 %mul2, i32 %conv5'
ST_29 : Operation 410 [9/9] (2.64ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 410 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 2.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [7/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 411 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [8/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 412 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [9/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 413 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.34>
ST_30 : Operation 414 [7/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 414 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.70ns)   --->   Input mux for Operation 415 '%sub1 = fsub i32 %mul1, i32 %conv3'
ST_30 : Operation 415 [9/9] (2.64ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 415 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 2.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 416 [8/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 416 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 417 [6/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 417 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [7/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 418 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [8/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 419 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.34>
ST_31 : Operation 420 [6/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 420 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [8/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 421 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 422 [7/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 422 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [5/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 423 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [6/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 424 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [7/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 425 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.34>
ST_32 : Operation 426 [5/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 426 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 427 [7/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 427 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 428 [6/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 428 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 429 [4/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 429 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 430 [5/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 430 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 431 [6/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 431 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.34>
ST_33 : Operation 432 [4/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 432 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [6/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 433 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 434 [5/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 434 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 435 [3/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 435 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 436 [4/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 436 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 437 [5/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 437 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.34>
ST_34 : Operation 438 [3/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 438 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 439 [5/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 439 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [4/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 440 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [2/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 441 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 442 [3/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 442 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 443 [4/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 443 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.34>
ST_35 : Operation 444 [2/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 444 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 445 [4/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 445 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 446 [3/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 446 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 447 [1/13] (3.74ns)   --->   "%sdiv_ln136 = sdiv i9 255, i9 %sub_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 447 'sdiv' 'sdiv_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 448 [2/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 448 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [3/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 449 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.24>
ST_36 : Operation 450 [1/9] (4.34ns)   --->   "%sub = fsub i32 %mul, i32 %conv1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 450 'fsub' 'sub' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln74)   --->   "%xor_ln74 = xor i1 %icmp_ln74, i1 1" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 451 'xor' 'xor_ln74' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln74 = and i1 %icmp_ln74_1, i1 %xor_ln74" [PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 452 'and' 'and_ln74' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%bitcast_ln317 = bitcast i32 %sub" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 453 'bitcast' 'bitcast_ln317' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%trunc_ln317 = trunc i32 %bitcast_ln317" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 454 'trunc' 'trunc_ln317' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%select_ln317 = select i1 %and_ln74, i31 1132396544, i31 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 455 'select' 'select_ln317' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%or_ln317 = or i1 %and_ln74, i1 %icmp_ln74" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 456 'or' 'or_ln317' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_1 = select i1 %or_ln317, i31 %select_ln317, i31 %trunc_ln317" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 457 'select' 'data_1' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_1, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 458 'partselect' 'xs_exp' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i31 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 459 'trunc' 'trunc_ln371' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 460 'zext' 'zext_ln346' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 461 'add' 'add_ln346_1' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 462 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 462 'bitselect' 'tmp' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 463 [1/1] (1.91ns)   --->   "%sub_ln71_1 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 463 'sub' 'sub_ln71_1' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 464 [3/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 464 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 465 [2/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 465 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i9 %sdiv_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 466 'sext' 'sext_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_36 : [1/1] (1.70ns)   --->   Input mux for Operation 467 '%conv7 = sitofp i32 %sext_ln136'
ST_36 : Operation 467 [7/7] (4.60ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 467 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 4.60> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 468 [1/13] (3.74ns)   --->   "%sdiv_ln137 = sdiv i9 255, i9 %sub_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 468 'sdiv' 'sdiv_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 469 [2/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 469 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.31>
ST_37 : Operation 470 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 470 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 471 'zext' 'zext_ln68_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i8 %sub_ln71_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 472 'sext' 'sext_ln71' <Predicate = (icmp_ln65 & tmp)> <Delay = 0.00>
ST_37 : Operation 473 [1/1] (0.96ns)   --->   "%select_ln71_1 = select i1 %tmp, i9 %sext_ln71, i9 %add_ln346_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 473 'select' 'select_ln71_1' <Predicate = (icmp_ln65)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i9 %select_ln71_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 474 'sext' 'sext_ln71_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 475 'zext' 'zext_ln71' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 476 [1/1] (4.42ns)   --->   "%lshr_ln71_1 = lshr i55 %zext_ln68_1, i55 %zext_ln71" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 476 'lshr' 'lshr_ln71_1' <Predicate = (icmp_ln65 & tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 477 [1/1] (4.42ns)   --->   "%shl_ln71_1 = shl i55 %zext_ln68_1, i55 %zext_ln71" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 477 'shl' 'shl_ln71_1' <Predicate = (icmp_ln65 & !tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_1, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 478 'bitselect' 'tmp_1' <Predicate = (icmp_ln65 & tmp)> <Delay = 0.00>
ST_37 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_1, i32 24, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 479 'partselect' 'tmp_2' <Predicate = (icmp_ln65 & !tmp)> <Delay = 0.00>
ST_37 : Operation 480 [2/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 480 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 481 [1/9] (4.34ns)   --->   "%sub2 = fsub i32 %mul2, i32 %conv5" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 481 'fsub' 'sub2' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 482 [6/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 482 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i9 %sdiv_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 483 'sext' 'sext_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_37 : [1/1] (1.70ns)   --->   Input mux for Operation 484 '%conv8 = sitofp i32 %sext_ln137'
ST_37 : Operation 484 [7/7] (4.60ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 484 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 4.60> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 485 [1/13] (3.74ns)   --->   "%sdiv_ln138 = sdiv i9 255, i9 %sub_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 485 'sdiv' 'sdiv_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.24>
ST_38 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i1 %tmp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 486 'zext' 'zext_ln74_2' <Predicate = (icmp_ln65 & tmp)> <Delay = 0.00>
ST_38 : Operation 487 [1/1] (1.24ns)   --->   "%val = select i1 %tmp, i8 %zext_ln74_2, i8 %tmp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74]   --->   Operation 487 'select' 'val' <Predicate = (icmp_ln65)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 488 [1/9] (4.34ns)   --->   "%sub1 = fsub i32 %mul1, i32 %conv3" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 488 'fsub' 'sub1' <Predicate = (icmp_ln65)> <Delay = 4.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln75, i1 1" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 489 'xor' 'xor_ln75' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 490 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln75_1, i1 %xor_ln75" [PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 490 'and' 'and_ln75' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node data_2)   --->   "%bitcast_ln317_1 = bitcast i32 %sub1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 491 'bitcast' 'bitcast_ln317_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node data_2)   --->   "%trunc_ln317_1 = trunc i32 %bitcast_ln317_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 492 'trunc' 'trunc_ln317_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node data_2)   --->   "%select_ln317_2 = select i1 %and_ln75, i31 1132396544, i31 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 493 'select' 'select_ln317_2' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node data_2)   --->   "%or_ln317_1 = or i1 %and_ln75, i1 %icmp_ln75" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 494 'or' 'or_ln317_1' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_2 = select i1 %or_ln317_1, i31 %select_ln317_2, i31 %trunc_ln317_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 495 'select' 'data_2' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_2, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 496 'partselect' 'xs_exp_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i31 %data_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 497 'trunc' 'trunc_ln371_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 498 'zext' 'zext_ln346_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 499 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_1, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 499 'add' 'add_ln346_2' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 500 'bitselect' 'tmp_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (1.91ns)   --->   "%sub_ln71_2 = sub i8 127, i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 501 'sub' 'sub_ln71_2' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76 = xor i1 %icmp_ln76, i1 1" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 502 'xor' 'xor_ln76' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 503 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %icmp_ln76_1, i1 %xor_ln76" [PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 503 'and' 'and_ln76' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node data_3)   --->   "%bitcast_ln317_2 = bitcast i32 %sub2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 504 'bitcast' 'bitcast_ln317_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node data_3)   --->   "%trunc_ln317_2 = trunc i32 %bitcast_ln317_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 505 'trunc' 'trunc_ln317_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node data_3)   --->   "%select_ln317_4 = select i1 %and_ln76, i31 1132396544, i31 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 506 'select' 'select_ln317_4' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node data_3)   --->   "%or_ln317_2 = or i1 %and_ln76, i1 %icmp_ln76" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 507 'or' 'or_ln317_2' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 508 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_3 = select i1 %or_ln317_2, i31 %select_ln317_4, i31 %trunc_ln317_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 508 'select' 'data_3' <Predicate = (icmp_ln65)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 509 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_3, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 509 'partselect' 'xs_exp_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = trunc i31 %data_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 510 'trunc' 'trunc_ln371_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 511 [5/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 511 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 512 [6/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 512 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i9 %sdiv_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 513 'sext' 'sext_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_38 : [1/1] (1.70ns)   --->   Input mux for Operation 514 '%conv9 = sitofp i32 %sext_ln138'
ST_38 : Operation 514 [7/7] (4.60ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 514 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 4.60> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.31>
ST_39 : Operation 515 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 515 'bitconcatenate' 'mantissa_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i25 %mantissa_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 516 'zext' 'zext_ln68_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i8 %sub_ln71_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 517 'sext' 'sext_ln71_2' <Predicate = (icmp_ln65 & tmp_3)> <Delay = 0.00>
ST_39 : Operation 518 [1/1] (0.96ns)   --->   "%select_ln71_3 = select i1 %tmp_3, i9 %sext_ln71_2, i9 %add_ln346_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 518 'select' 'select_ln71_3' <Predicate = (icmp_ln65)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln71_3 = sext i9 %select_ln71_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 519 'sext' 'sext_ln71_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i32 %sext_ln71_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 520 'zext' 'zext_ln71_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 521 [1/1] (4.42ns)   --->   "%lshr_ln71_2 = lshr i55 %zext_ln68_2, i55 %zext_ln71_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 521 'lshr' 'lshr_ln71_2' <Predicate = (icmp_ln65 & tmp_3)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 522 [1/1] (4.42ns)   --->   "%shl_ln71_2 = shl i55 %zext_ln68_2, i55 %zext_ln71_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 522 'shl' 'shl_ln71_2' <Predicate = (icmp_ln65 & !tmp_3)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_2, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 523 'bitselect' 'tmp_5' <Predicate = (icmp_ln65 & tmp_3)> <Delay = 0.00>
ST_39 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_2, i32 24, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 524 'partselect' 'tmp_4' <Predicate = (icmp_ln65 & !tmp_3)> <Delay = 0.00>
ST_39 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 525 'zext' 'zext_ln346_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 526 [1/1] (1.91ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_2, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 526 'add' 'add_ln346_3' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 527 'bitselect' 'tmp_7' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 528 [1/1] (1.91ns)   --->   "%sub_ln71_3 = sub i8 127, i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 528 'sub' 'sub_ln71_3' <Predicate = (icmp_ln65)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln71_4 = sext i8 %sub_ln71_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 529 'sext' 'sext_ln71_4' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 530 [1/1] (0.96ns)   --->   "%select_ln71_5 = select i1 %tmp_7, i9 %sext_ln71_4, i9 %add_ln346_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 530 'select' 'select_ln71_5' <Predicate = (icmp_ln65)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 531 [4/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 531 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 532 [5/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 532 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 533 [6/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 533 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.31>
ST_40 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i1 %tmp_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 534 'zext' 'zext_ln74_3' <Predicate = (icmp_ln65 & tmp_3)> <Delay = 0.00>
ST_40 : Operation 535 [1/1] (1.24ns)   --->   "%val_1 = select i1 %tmp_3, i8 %zext_ln74_3, i8 %tmp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75]   --->   Operation 535 'select' 'val_1' <Predicate = (icmp_ln65)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 536 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_2, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 536 'bitconcatenate' 'mantissa_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i25 %mantissa_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 537 'zext' 'zext_ln68_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln71_5 = sext i9 %select_ln71_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 538 'sext' 'sext_ln71_5' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i32 %sext_ln71_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 539 'zext' 'zext_ln71_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 540 [1/1] (4.42ns)   --->   "%lshr_ln71_3 = lshr i55 %zext_ln68_3, i55 %zext_ln71_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 540 'lshr' 'lshr_ln71_3' <Predicate = (icmp_ln65 & tmp_7)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 541 [1/1] (4.42ns)   --->   "%shl_ln71_3 = shl i55 %zext_ln68_3, i55 %zext_ln71_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 541 'shl' 'shl_ln71_3' <Predicate = (icmp_ln65 & !tmp_7)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_3, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 542 'bitselect' 'tmp_9' <Predicate = (icmp_ln65 & tmp_7)> <Delay = 0.00>
ST_40 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_3, i32 24, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 543 'partselect' 'tmp_6' <Predicate = (icmp_ln65 & !tmp_7)> <Delay = 0.00>
ST_40 : Operation 544 [3/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 544 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 545 [4/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 545 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 546 [5/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 546 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.31>
ST_41 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i1 %tmp_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 547 'zext' 'zext_ln74_4' <Predicate = (icmp_ln65 & tmp_7)> <Delay = 0.00>
ST_41 : Operation 548 [1/1] (1.24ns)   --->   "%val_2 = select i1 %tmp_7, i8 %zext_ln74_4, i8 %tmp_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:76]   --->   Operation 548 'select' 'val_2' <Predicate = (icmp_ln65)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 549 [1/1] (0.00ns)   --->   "%d = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %val_2, i8 %val_1, i8 %val" [PYNQ-Z2/hls/invstripe.cpp:80]   --->   Operation 549 'bitconcatenate' 'd' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i24 %d" [PYNQ-Z2/hls/invstripe.cpp:80]   --->   Operation 550 'zext' 'zext_ln80' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 551 [1/1] (1.58ns)   --->   "%br_ln82 = br void %if.end85" [PYNQ-Z2/hls/invstripe.cpp:82]   --->   Operation 551 'br' 'br_ln82' <Predicate = (icmp_ln65)> <Delay = 1.58>
ST_41 : Operation 552 [2/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 552 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 553 [3/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 553 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 554 [4/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 554 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.31>
ST_42 : Operation 555 [1/1] (0.00ns)   --->   "%p_data_2 = phi i32 %zext_ln80, void %if.then12_ifconv, i32 %p_data, void %entry"   --->   Operation 555 'phi' 'p_data_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 556 [1/7] (6.31ns)   --->   "%conv7 = sitofp i32 %sext_ln136" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 556 'sitofp' 'conv7' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln136 = store i32 %conv7, i32 %scale_r" [PYNQ-Z2/hls/invstripe.cpp:136]   --->   Operation 557 'store' 'store_ln136' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_42 : Operation 558 [2/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 558 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 559 [3/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 559 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 560 [2/2] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %p_data_2, i4 %p_keep, i4 %p_strb, i1 %p_user, i1 %p_last, i1 %p_id, i1 %p_dest" [PYNQ-Z2/hls/invstripe.cpp:157]   --->   Operation 560 'write' 'write_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 43 <SV = 42> <Delay = 6.31>
ST_43 : Operation 561 [1/7] (6.31ns)   --->   "%conv8 = sitofp i32 %sext_ln137" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 561 'sitofp' 'conv8' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln137 = store i32 %conv8, i32 %scale_b" [PYNQ-Z2/hls/invstripe.cpp:137]   --->   Operation 562 'store' 'store_ln137' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_43 : Operation 563 [2/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 563 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 564 [1/2] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %p_data_2, i4 %p_keep, i4 %p_strb, i1 %p_user, i1 %p_last, i1 %p_id, i1 %p_dest" [PYNQ-Z2/hls/invstripe.cpp:157]   --->   Operation 564 'write' 'write_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 43> <Delay = 6.31>
ST_44 : Operation 565 [1/7] (6.31ns)   --->   "%conv9 = sitofp i32 %sext_ln138" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 565 'sitofp' 'conv9' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 566 [1/1] (0.00ns)   --->   "%store_ln138 = store i32 %conv9, i32 %scale_g" [PYNQ-Z2/hls/invstripe.cpp:138]   --->   Operation 566 'store' 'store_ln138' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_44 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln139 = br void %if.end233" [PYNQ-Z2/hls/invstripe.cpp:139]   --->   Operation 567 'br' 'br_ln139' <Predicate = (icmp_ln86 & icmp_ln135)> <Delay = 0.00>
ST_44 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln151 = br void %if.end260" [PYNQ-Z2/hls/invstripe.cpp:151]   --->   Operation 568 'br' 'br_ln151' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_44 : Operation 569 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [PYNQ-Z2/hls/invstripe.cpp:168]   --->   Operation 569 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 6.312ns
The critical path consists of the following:
	axis read operation ('empty', PYNQ-Z2/hls/invstripe.cpp:52) on port 'src_V_data_V' (PYNQ-Z2/hls/invstripe.cpp:52) [58]  (0.000 ns)
	multiplexor before operation 'sitofp' with delay (2.065 ns)
'sitofp' operation ('conv', PYNQ-Z2/hls/invstripe.cpp:74) [103]  (4.247 ns)

 <State 2>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv', PYNQ-Z2/hls/invstripe.cpp:74) [103]  (6.312 ns)

 <State 3>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv', PYNQ-Z2/hls/invstripe.cpp:74) [103]  (6.312 ns)

 <State 4>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv', PYNQ-Z2/hls/invstripe.cpp:74) [103]  (6.312 ns)

 <State 5>: 7.394ns
The critical path consists of the following:
	'load' operation ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1', PYNQ-Z2/hls/invstripe.cpp:89) on array 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2' [219]  (3.254 ns)
	'icmp' operation ('icmp_ln89', PYNQ-Z2/hls/invstripe.cpp:89) [220]  (2.552 ns)
	multiplexor before 'phi' operation ('empty_19', PYNQ-Z2/hls/invstripe.cpp:89) with incoming values : ('max_load', PYNQ-Z2/hls/invstripe.cpp:89) ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1', PYNQ-Z2/hls/invstripe.cpp:89) [226]  (1.588 ns)

 <State 6>: 6.312ns
The critical path consists of the following:
	'phi' operation ('empty_19', PYNQ-Z2/hls/invstripe.cpp:89) with incoming values : ('max_load', PYNQ-Z2/hls/invstripe.cpp:89) ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1', PYNQ-Z2/hls/invstripe.cpp:89) [226]  (0.000 ns)
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 7>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 8>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 9>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 10>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 11>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 12>: 6.312ns
The critical path consists of the following:
	'uitofp' operation ('conv6', PYNQ-Z2/hls/invstripe.cpp:93) [230]  (6.312 ns)

 <State 13>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv1', PYNQ-Z2/hls/invstripe.cpp:74) [107]  (6.312 ns)

 <State 14>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('x', PYNQ-Z2/hls/invstripe.cpp:93) [231]  (4.353 ns)

 <State 15>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('x', PYNQ-Z2/hls/invstripe.cpp:93) [231]  (4.353 ns)

 <State 16>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('x', PYNQ-Z2/hls/invstripe.cpp:93) [231]  (4.353 ns)

 <State 17>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('x', PYNQ-Z2/hls/invstripe.cpp:93) [231]  (4.353 ns)

 <State 18>: 7.303ns
The critical path consists of the following:
	'add' operation ('add_ln346', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93) [238]  (1.915 ns)
	'select' operation ('select_ln71', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93) [242]  (0.968 ns)
	'lshr' operation ('lshr_ln71', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:65->PYNQ-Z2/hls/invstripe.cpp:93) [245]  (4.420 ns)

 <State 19>: 6.114ns
The critical path consists of the following:
	'add' operation ('add_ln108', PYNQ-Z2/hls/invstripe.cpp:108) [283]  (1.870 ns)
	'xor' operation ('xor_ln130', PYNQ-Z2/hls/invstripe.cpp:130) [285]  (0.990 ns)
	'getelementptr' operation ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2', PYNQ-Z2/hls/invstripe.cpp:119) [320]  (0.000 ns)
	'load' operation ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2', PYNQ-Z2/hls/invstripe.cpp:119) on array 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1' [321]  (3.254 ns)

 <State 20>: 6.784ns
The critical path consists of the following:
	'load' operation ('invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2', PYNQ-Z2/hls/invstripe.cpp:103) on array 'invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2' [268]  (3.254 ns)
	'icmp' operation ('icmp_ln103', PYNQ-Z2/hls/invstripe.cpp:103) [269]  (2.552 ns)
	'xor' operation ('xor_ln103', PYNQ-Z2/hls/invstripe.cpp:103) [270]  (0.000 ns)
	'or' operation ('or_ln103', PYNQ-Z2/hls/invstripe.cpp:103) [271]  (0.978 ns)
	blocking operation 8.88178e-16 ns on control path)

 <State 21>: 6.720ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_20', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) [282]  (1.588 ns)
	'phi' operation ('empty_20', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) [282]  (0.000 ns)
	'or' operation ('or_ln108', PYNQ-Z2/hls/invstripe.cpp:108) [292]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_21', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) [302]  (1.588 ns)
	'phi' operation ('empty_21', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) [302]  (0.000 ns)
	'or' operation ('or_ln113', PYNQ-Z2/hls/invstripe.cpp:113) [308]  (0.978 ns)
	multiplexor before 'phi' operation ('first_g_loc_0', PYNQ-Z2/hls/invstripe.cpp:75) with incoming values : ('first_g_load', PYNQ-Z2/hls/invstripe.cpp:75) ('add_ln114', PYNQ-Z2/hls/invstripe.cpp:114) [316]  (1.588 ns)

 <State 22>: 6.110ns
The critical path consists of the following:
	'phi' operation ('empty_22', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) ('or_ln115', PYNQ-Z2/hls/invstripe.cpp:115) [319]  (0.000 ns)
	'or' operation ('or_ln119', PYNQ-Z2/hls/invstripe.cpp:119) [325]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_23', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) ('or_ln115', PYNQ-Z2/hls/invstripe.cpp:115) ('or_ln121', PYNQ-Z2/hls/invstripe.cpp:121) [335]  (1.588 ns)
	'phi' operation ('empty_23', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) ('or_ln115', PYNQ-Z2/hls/invstripe.cpp:115) ('or_ln121', PYNQ-Z2/hls/invstripe.cpp:121) [335]  (0.000 ns)
	'or' operation ('or_ln124', PYNQ-Z2/hls/invstripe.cpp:124) [341]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_24', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) ('or_ln115', PYNQ-Z2/hls/invstripe.cpp:115) ('or_ln121', PYNQ-Z2/hls/invstripe.cpp:121) ('or_ln126', PYNQ-Z2/hls/invstripe.cpp:126) [352]  (1.588 ns)
	'phi' operation ('empty_24', PYNQ-Z2/hls/invstripe.cpp:100) with incoming values : ('stop_load', PYNQ-Z2/hls/invstripe.cpp:100) ('or_ln105', PYNQ-Z2/hls/invstripe.cpp:105) ('or_ln110', PYNQ-Z2/hls/invstripe.cpp:110) ('or_ln115', PYNQ-Z2/hls/invstripe.cpp:115) ('or_ln121', PYNQ-Z2/hls/invstripe.cpp:121) ('or_ln126', PYNQ-Z2/hls/invstripe.cpp:126) [352]  (0.000 ns)
	'or' operation ('or_ln129', PYNQ-Z2/hls/invstripe.cpp:129) [358]  (0.978 ns)

 <State 23>: 7.365ns
The critical path consists of the following:
	'phi' operation ('first_r_loc_0', PYNQ-Z2/hls/invstripe.cpp:74) with incoming values : ('first_r_load', PYNQ-Z2/hls/invstripe.cpp:74) ('add_ln125', PYNQ-Z2/hls/invstripe.cpp:125) [349]  (0.000 ns)
	multiplexor before 'phi' operation ('first_r_loc_1', PYNQ-Z2/hls/invstripe.cpp:74) with incoming values : ('first_r_load', PYNQ-Z2/hls/invstripe.cpp:74) ('add_ln125', PYNQ-Z2/hls/invstripe.cpp:125) [365]  (1.707 ns)
	'phi' operation ('first_r_loc_1', PYNQ-Z2/hls/invstripe.cpp:74) with incoming values : ('first_r_load', PYNQ-Z2/hls/invstripe.cpp:74) ('add_ln125', PYNQ-Z2/hls/invstripe.cpp:125) [365]  (0.000 ns)
	'sub' operation ('sub_ln136', PYNQ-Z2/hls/invstripe.cpp:136) [384]  (1.915 ns)
	'sdiv' operation ('sdiv_ln136', PYNQ-Z2/hls/invstripe.cpp:136) [385]  (3.743 ns)

 <State 24>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul', PYNQ-Z2/hls/invstripe.cpp:74) [105]  (4.353 ns)

 <State 25>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul', PYNQ-Z2/hls/invstripe.cpp:74) [105]  (4.353 ns)

 <State 26>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul', PYNQ-Z2/hls/invstripe.cpp:74) [105]  (4.353 ns)

 <State 27>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul', PYNQ-Z2/hls/invstripe.cpp:74) [105]  (4.353 ns)

 <State 28>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul1', PYNQ-Z2/hls/invstripe.cpp:75) [139]  (4.353 ns)

 <State 29>: 4.353ns
The critical path consists of the following:
	'fmul' operation ('mul1', PYNQ-Z2/hls/invstripe.cpp:75) [139]  (4.353 ns)

 <State 30>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 31>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 32>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 33>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 34>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 35>: 4.348ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)

 <State 36>: 7.241ns
The critical path consists of the following:
	'fsub' operation ('sub', PYNQ-Z2/hls/invstripe.cpp:74) [108]  (4.348 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74) [115]  (0.978 ns)
	'add' operation ('add_ln346_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:74) [121]  (1.915 ns)

 <State 37>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv7', PYNQ-Z2/hls/invstripe.cpp:136) [387]  (6.312 ns)

 <State 38>: 7.241ns
The critical path consists of the following:
	'fsub' operation ('sub1', PYNQ-Z2/hls/invstripe.cpp:75) [142]  (4.348 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75) [149]  (0.978 ns)
	'add' operation ('add_ln346_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->PYNQ-Z2/hls/invstripe.cpp:75) [155]  (1.915 ns)

 <State 39>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv7', PYNQ-Z2/hls/invstripe.cpp:136) [387]  (6.312 ns)

 <State 40>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv7', PYNQ-Z2/hls/invstripe.cpp:136) [387]  (6.312 ns)

 <State 41>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv7', PYNQ-Z2/hls/invstripe.cpp:136) [387]  (6.312 ns)

 <State 42>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv7', PYNQ-Z2/hls/invstripe.cpp:136) [387]  (6.312 ns)

 <State 43>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv8', PYNQ-Z2/hls/invstripe.cpp:137) [394]  (6.312 ns)

 <State 44>: 6.312ns
The critical path consists of the following:
	'sitofp' operation ('conv9', PYNQ-Z2/hls/invstripe.cpp:138) [401]  (6.312 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
