# compile vhdl design source files
vhdl xil_defaultlib  "../../../../vhdl_files/moore_4s.vhd"
vhdl xil_defaultlib  "../../../../vhdl_files/sim1_parta.vhd"

# Do not sort compile order
nosort
