head	1.7;
access;
symbols
	binutils-2_24-branch:1.7.0.2
	binutils-2_24-branchpoint:1.7
	binutils-2_21_1:1.6
	binutils-2_23_2:1.6.38.1
	binutils-2_23_1:1.6.38.1
	binutils-2_23:1.6.38.1
	binutils-2_23-branch:1.6.0.38
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.6.0.36
	binutils-2_22:1.6
	binutils-2_22-branch:1.6.0.34
	binutils-2_22-branchpoint:1.6
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.32
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.6
	binutils-2_20:1.6
	binutils-arc-20081103-branch:1.6.0.30
	binutils-arc-20081103-branchpoint:1.6
	binutils-2_20-branch:1.6.0.28
	binutils-2_20-branchpoint:1.6
	dje-cgen-play1-branch:1.6.0.26
	dje-cgen-play1-branchpoint:1.6
	arc-20081103-branch:1.6.0.24
	arc-20081103-branchpoint:1.6
	binutils-2_19_1:1.6
	binutils-2_19:1.6
	binutils-2_19-branch:1.6.0.22
	binutils-2_19-branchpoint:1.6
	binutils-2_18:1.6
	binutils-2_18-branch:1.6.0.20
	binutils-2_18-branchpoint:1.6
	binutils-csl-coldfire-4_1-32:1.6
	binutils-csl-sourcerygxx-4_1-32:1.6
	binutils-csl-innovasic-fido-3_4_4-33:1.6
	binutils-csl-sourcerygxx-3_4_4-32:1.6
	binutils-csl-coldfire-4_1-30:1.6
	binutils-csl-sourcerygxx-4_1-30:1.6
	binutils-csl-coldfire-4_1-28:1.6
	binutils-csl-sourcerygxx-4_1-29:1.6
	binutils-csl-sourcerygxx-4_1-28:1.6
	binutils-csl-arm-2006q3-27:1.6
	binutils-csl-sourcerygxx-4_1-27:1.6
	binutils-csl-arm-2006q3-26:1.6
	binutils-csl-sourcerygxx-4_1-26:1.6
	binutils-csl-sourcerygxx-4_1-25:1.6
	binutils-csl-sourcerygxx-4_1-24:1.6
	binutils-csl-sourcerygxx-4_1-23:1.6
	binutils-csl-sourcerygxx-4_1-21:1.6
	binutils-csl-arm-2006q3-21:1.6
	binutils-csl-sourcerygxx-4_1-22:1.6
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.6
	binutils-csl-sourcerygxx-4_1-20:1.6
	binutils-csl-arm-2006q3-19:1.6
	binutils-csl-sourcerygxx-4_1-19:1.6
	binutils-csl-sourcerygxx-4_1-18:1.6
	binutils-csl-renesas-4_1-9:1.6
	binutils-csl-sourcerygxx-3_4_4-25:1.6
	binutils-csl-renesas-4_1-8:1.6
	binutils-csl-renesas-4_1-7:1.6
	binutils-csl-renesas-4_1-6:1.6
	binutils-csl-sourcerygxx-4_1-17:1.6
	binutils-csl-sourcerygxx-4_1-14:1.6
	binutils-csl-sourcerygxx-4_1-15:1.6
	binutils-csl-sourcerygxx-4_1-13:1.6
	binutils-2_17:1.6
	binutils-csl-sourcerygxx-4_1-12:1.6
	binutils-csl-sourcerygxx-3_4_4-21:1.6
	binutils-csl-wrs-linux-3_4_4-24:1.6
	binutils-csl-wrs-linux-3_4_4-23:1.6
	binutils-csl-sourcerygxx-4_1-9:1.6
	binutils-csl-sourcerygxx-4_1-8:1.6
	binutils-csl-sourcerygxx-4_1-7:1.6
	binutils-csl-arm-2006q1-6:1.6
	binutils-csl-sourcerygxx-4_1-6:1.6
	binutils-csl-wrs-linux-3_4_4-22:1.6
	binutils-csl-coldfire-4_1-11:1.6
	binutils-csl-sourcerygxx-3_4_4-19:1.6
	binutils-csl-coldfire-4_1-10:1.6
	binutils-csl-sourcerygxx-4_1-5:1.6
	binutils-csl-sourcerygxx-4_1-4:1.6
	binutils-csl-wrs-linux-3_4_4-21:1.6
	binutils-csl-morpho-4_1-4:1.6
	binutils-csl-sourcerygxx-3_4_4-17:1.6
	binutils-csl-wrs-linux-3_4_4-20:1.6
	binutils-2_17-branch:1.6.0.18
	binutils-2_17-branchpoint:1.6
	binutils-csl-2_17-branch:1.6.0.16
	binutils-csl-2_17-branchpoint:1.6
	binutils-csl-gxxpro-3_4-branch:1.6.0.14
	binutils-csl-gxxpro-3_4-branchpoint:1.6
	binutils-2_16_1:1.6
	binutils-csl-arm-2005q1b:1.6
	binutils-2_16:1.6
	binutils-csl-arm-2005q1a:1.6
	binutils-csl-arm-2005q1-branch:1.6.0.12
	binutils-csl-arm-2005q1-branchpoint:1.6
	binutils-2_16-branch:1.6.0.10
	binutils-2_16-branchpoint:1.6
	csl-arm-2004-q3d:1.6
	csl-arm-2004-q3:1.6
	binutils-2_15:1.6
	binutils-2_15-branchpoint:1.6
	csl-arm-2004-q1a:1.6
	csl-arm-2004-q1:1.6
	binutils-2_15-branch:1.6.0.8
	cagney_bfdfile-20040213-branch:1.6.0.6
	cagney_bfdfile-20040213-branchpoint:1.6
	cagney_bigcore-20040122-branch:1.6.0.4
	cagney_bigcore-20040122-branchpoint:1.6
	csl-arm-2003-q4:1.6
	binutils-2_14:1.6
	binutils-2_14-branch:1.6.0.2
	binutils-2_14-branchpoint:1.6
	binutils-2_13_2_1:1.5
	binutils-2_13_2:1.5
	binutils-2_13_1:1.5
	binutils-2_13:1.5
	binutils-2_13-branchpoint:1.5
	binutils-2_13-branch:1.5.0.6
	binutils-2_12_1:1.5
	binutils-2_12:1.5
	binutils-2_12-branch:1.5.0.4
	binutils-2_12-branchpoint:1.5
	cygnus_cvs_20020108_pre:1.5
	binutils-2_11_2:1.5
	binutils-2_11_1:1.5
	binutils-2_11:1.5
	x86_64versiong3:1.5
	binutils-2_11-branch:1.5.0.2
	binutils-2_10_1:1.4
	binutils-2_10:1.4
	binutils-2_10-branch:1.4.0.2
	binutils-2_10-branchpoint:1.4
	binutils_latest_snapshot:1.7
	repo-unification-2000-02-06:1.4
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.7
date	2012.09.18.14.52.42;	author rearnsha;	state Exp;
branches;
next	1.6;

1.6
date	2002.09.21.07.27.43;	author nickc;	state Exp;
branches
	1.6.38.1;
next	1.5;

1.5
date	2000.08.16.19.02.00;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2000.01.31.22.14.50;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	99.11.01.16.42.16;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	99.10.21.10.44.39;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.6.38.1
date	2012.09.18.15.47.02;	author gingold;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches;
next	;


desc
@@


1.7
log
@2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>
opcodes:
	* arm-dis.c: Changed ldra and strl-form mnemonics
	to lda and stl-form.
gas:
	* config/tc-arm.c: Changed ldra and strl-form mnemonics
	to lda and stl-form for armv8.
gas/testsuite:
	* gas/arm/armv8-a-bad.l: Updated for changed mnemonics.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.
	* gas/arm/inst.s: Added test for ldrt encoding compatibly with ldralt.
	* gas/arm/inst.d: Updated.
@
text
@@@	Test file for ARM/GAS -- basic instructions

.text
.align
	mov	r0, #0
	mov	r1, r2
	mov	r3, r4, lsl #3
	mov	r5, r6, lsr r7
	mov	r8, r9, asr r10
	mov	r11, r12, asl r13
	mov	r14, r15, rrx
	moval	a2, a3
	moveq	a3, a4
	movne	v1, v2
	movlt	v3, v4
	movge	v5, v6
	movle	v7, v8
	movgt	ip, sp
	movcc	r1, r2
	movcs	r1, r3
	movmi	r3, r6
	movpl	wr, sb
	movvs	r1, r8
	movvc	SB, r1, lsr #31
	movhi	r8, pc
	movls	PC, lr
	movhs	r9, r8
	movul	r1, r3
	movs	r0, r8
	movuls	r0, WR
	
	add	r0, r1, #10
	add	r2, r3, r4
	add	r5, r6, r7, asl #5
	add	r1, r2, r3, lsl r1

	and	r0, r1, #10
	and	r2, r3, r4
	and	r5, r6, r7, asl #5
	and	r1, r2, r3, lsl r1

	eor	r0, r1, #10
	eor	r2, r3, r4
	eor	r5, r6, r7, asl #5
	eor	r1, r2, r3, lsl r1

	sub	r0, r1, #10
	sub	r2, r3, r4
	sub	r5, r6, r7, asl #5
	sub	r1, r2, r3, lsl r1

	adc	r0, r1, #10
	adc	r2, r3, r4
	adc	r5, r6, r7, asl #5
	adc	r1, r2, r3, lsl r1

	sbc	r0, r1, #10
	sbc	r2, r3, r4
	sbc	r5, r6, r7, asl #5
	sbc	r1, r2, r3, lsl r1

	rsb	r0, r1, #10
	rsb	r2, r3, r4
	rsb	r5, r6, r7, asl #5
	rsb	r1, r2, r3, lsl r1

	rsc	r0, r1, #10
	rsc	r2, r3, r4
	rsc	r5, r6, r7, asl #5
	rsc	r1, r2, r3, lsl r1

	orr	r0, r1, #10
	orr	r2, r3, r4
	orr	r5, r6, r7, asl #5
	orr	r1, r2, r3, lsl r1

	bic	r0, r1, #10
	bic	r2, r3, r4
	bic	r5, r6, r7, asl #5
	bic	r1, r2, r3, lsl r1

	mvn	r0, #10
	mvn	r2, r4
	mvn	r5, r7, asl #5
	mvn	r1, r3, lsl r1

	tst	r0, #10
	tst	r2, r4
	tst	r5, r7, asl #5
	tst	r1, r3, lsl r1

	teq	r0, #10
	teq	r2, r4
	teq	r5, r7, asl #5
	teq	r1, r3, lsl r1

	cmp	r0, #10
	cmp	r2, r4
	cmp	r5, r7, asl #5
	cmp	r1, r3, lsl r1

	cmn	r0, #10
	cmn	r2, r4
	cmn	r5, r7, asl #5
	cmn	r1, r3, lsl r1

	teqp	r0, #10
	teqp	r2, r4
	teqp	r5, r7, asl #5
	teqp	r1, r3, lsl r1

	cmnp	r0, #10
	cmnp	r2, r4
	cmnp	r5, r7, asl #5
	cmnp	r1, r3, lsl r1

	cmpp	r0, #10
	cmpp	r2, r4
	cmpp	r5, r7, asl #5
	cmpp	r1, r3, lsl r1

	tstp	r0, #10
	tstp	r2, r4
	tstp	r5, r7, asl #5
	tstp	r1, r3, lsl r1

	mul	r0, r1, r2
	muls	r1, r2, r3
	mulne	r0, r1, r0
	mullss	r9, r8, r7

	mla	r1, r9, sl, fp
	mlas	r3, r4, r9, IP
	mlalt	r9, r8, r7, SP
	mlages	r4, r1, r3, LR

	ldr	r0, [r1]
	ldr	r1, [r1, r2]
	ldr	r2, [r3, r4]!
	ldr	r2, [r2, #32]
	ldr	r2, [r3, r4, lsr #8]
	ldreq	r4, [r5, r4, asl #9]!
	ldrne	r4, [r5], #6
	ldrt	r1, [r2], r3
	ldr	r2, [r4], r5, lsr #8
foo:
	ldr	r0, foo
	ldrb	r3, [r4]
	ldrnebt	r5, [r8]
	
	str	r0, [r1]
	str	r1, [r1, r2]
	str	r3, [r4, r3]!
	str	r2, [r2, #32]
	str	r2, [r3, r4, lsr #8]
	streq	r4, [r5, r4, asl #9]!
	strne	r4, [r5], #6
	str	r1, [r2], r3
	strt	r2, [r4], r5, lsr #8
	str	r1, bar
bar:
	stralb	r1, [r7]
	strbt	r2, [r0]

	ldmia	r0, {r1}
	ldmeqib	r2, {r3, r4, r5}
	ldmalda	r3, {r0-r15}^
	ldmdb	FP!, {r0-r8, SL}
	ldmed	r1, {r0, r1, r2}|0xf0
	ldmfd	r2, {r3, r4}+{r5, r6, r7, r8}
	ldmea	r3, 3
	ldmfa	r4, {r8, r9}^
	
	stmia	r0, {r1}
	stmeqib	r2, {r3, r4, r5}
	stmalda	r3, {r0-r15}^
	stmdb	r11!, {r0-r8, r10}
	stmed	r1, {r0, r1, r2}
	stmfd	r2, {r3, r4}
	stmea	r3, 3
	stmfa	r4, {r8, r9}^

	swi	0x123456
	swihs	0x33

	bl	_wombat
	blpl	hohum
	b	_wibble
	ble	testerfunc

	mov r1, r2, lsl #2
	mov r1, r2, lsl #0 
	mov r1, r2, lsl #31
	mov r1, r2, lsl r3
	mov r1, r2, lsr #2
	mov r1, r2, lsr #31
	mov r1, r2, lsr #32
	mov r1, r2, lsr r3
	mov r1, r2, asr #2
	mov r1, r2, asr #31
	mov r1, r2, asr #32
	mov r1, r2, asr r3
	mov r1, r2, ror #2
	mov r1, r2, ror #31
	mov r1, r2, ror r3
	mov r1, r2, rrx
	mov r1, r2, LSL #2
	mov r1, r2, LSL #0 
	mov r1, r2, LSL #31
	mov r1, r2, LSL r3
	mov r1, r2, LSR #2
	mov r1, r2, LSR #31
	mov r1, r2, LSR #32
	mov r1, r2, LSR r3
	mov r1, r2, ASR #2
	mov r1, r2, ASR #31
	mov r1, r2, ASR #32
	mov r1, r2, ASR r3
	mov r1, r2, ROR #2
	mov r1, r2, ROR #31
	mov r1, r2, ROR r3
	mov r1, r2, RRX
	ldralt r1, [r2], r3
@


1.6
log
@Fix UNPREDICATABLE use of writeback in LDM/STM instructions.
@
text
@d223 1
a223 1
	@


1.6.38.1
log
@gas/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

	* config/tc-arm.c: Changed ldra and strl-form mnemonics
	to lda and stl-form for armv8.

gas/testsuite/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

	* gas/arm/armv8-a-bad.l: Updated for changed mnemonics.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.
	* gas/arm/inst.s: Added test for ldrt encoding compatibly with ldralt.
	* gas/arm/inst.d: Updated.

opcodes/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

        * arm-dis.c: Changed ldra and strl-form mnemonics
	to lda and stl-form.
@
text
@d223 1
a223 1
	ldralt r1, [r2], r3
@


1.5
log
@Tidy up decoding of shift based addressing modes.
Add extra tests for these addressing modes
@
text
@d172 1
a172 1
	ldmfa	r4!, {r8, r9}^
d177 1
a177 1
	stmdb	r10!, {r0-r8, r10}
d181 1
a181 1
	stmfa	r4!, {r8, r9}^
@


1.4
log
@Add ATPCS register naming support
@
text
@d190 34
@


1.3
log
@Fix test results for arm-pe toolchain
@
text
@d12 7
a18 7
	moval	r1, r2
	moveq	r2, r3
	movne	r4, r5
	movlt	r6, r7
	movge	r8, r9
	movle	r10, r11
	movgt	r12, r13
d22 1
a22 1
	movpl	r7, r9
d24 3
a26 3
	movvc	r9, r1, lsr #31
	movhi	r8, r15
	movls	r15, r14
d30 1
a30 1
	movuls	r0, r7
d132 4
a135 4
	mla	r1, r9, r10, r11
	mlas	r3, r4, r9, r12
	mlalt	r9, r8, r7, r13
	mlages	r4, r1, r3, r14
d168 1
a168 1
	ldmdb	r11!, {r0-r8, r10}
@


1.2
log
@Fix assembler testsuite for ARM
@
text
@d187 1
a187 1
	blpl	bar
@


1.1
log
@Initial revision
@
text
@d153 1
a153 1
	str	r3, [r3, r4]!
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

