###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       100871   # Number of WRITE/WRITEP commands
num_reads_done                 =       462502   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       355666   # Number of read row buffer hits
num_read_cmds                  =       462501   # Number of READ/READP commands
num_writes_done                =       100878   # Number of read requests issued
num_write_row_hits             =        72816   # Number of write row buffer hits
num_act_cmds                   =       135337   # Number of ACT commands
num_pre_cmds                   =       135305   # Number of PRE commands
num_ondemand_pres              =       111870   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9343249   # Cyles of rank active rank.0
rank_active_cycles.1           =      9044828   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       656751   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       955172   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       518885   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4848   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1606   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1698   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3048   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6501   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4235   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          686   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19084   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          241   # Write cmd latency (cycles)
write_latency[40-59]           =          455   # Write cmd latency (cycles)
write_latency[60-79]           =         1035   # Write cmd latency (cycles)
write_latency[80-99]           =         2025   # Write cmd latency (cycles)
write_latency[100-119]         =         2745   # Write cmd latency (cycles)
write_latency[120-139]         =         3798   # Write cmd latency (cycles)
write_latency[140-159]         =         4752   # Write cmd latency (cycles)
write_latency[160-179]         =         5273   # Write cmd latency (cycles)
write_latency[180-199]         =         5773   # Write cmd latency (cycles)
write_latency[200-]            =        74768   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       217332   # Read request latency (cycles)
read_latency[40-59]            =        63118   # Read request latency (cycles)
read_latency[60-79]            =        72034   # Read request latency (cycles)
read_latency[80-99]            =        20836   # Read request latency (cycles)
read_latency[100-119]          =        16251   # Read request latency (cycles)
read_latency[120-139]          =        14275   # Read request latency (cycles)
read_latency[140-159]          =         7129   # Read request latency (cycles)
read_latency[160-179]          =         5492   # Read request latency (cycles)
read_latency[180-199]          =         4232   # Read request latency (cycles)
read_latency[200-]             =        41802   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.03548e+08   # Write energy
read_energy                    =   1.8648e+09   # Read energy
act_energy                     =  3.70282e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1524e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.58483e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83019e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64397e+09   # Active standby energy rank.1
average_read_latency           =       87.451   # Average read request latency (cycles)
average_interarrival           =      17.7498   # Average request interarrival latency (cycles)
total_energy                   =  1.56912e+10   # Total energy (pJ)
average_power                  =      1569.12   # Average power (mW)
average_bandwidth              =      4.80751   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126814   # Number of WRITE/WRITEP commands
num_reads_done                 =       494097   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       367110   # Number of read row buffer hits
num_read_cmds                  =       494095   # Number of READ/READP commands
num_writes_done                =       126817   # Number of read requests issued
num_write_row_hits             =        89936   # Number of write row buffer hits
num_act_cmds                   =       164495   # Number of ACT commands
num_pre_cmds                   =       164464   # Number of PRE commands
num_ondemand_pres              =       141749   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9188741   # Cyles of rank active rank.0
rank_active_cycles.1           =      9154478   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       811259   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       845522   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       577994   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3512   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1590   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1657   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2995   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6461   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4304   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          664   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19023   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          269   # Write cmd latency (cycles)
write_latency[40-59]           =          370   # Write cmd latency (cycles)
write_latency[60-79]           =          912   # Write cmd latency (cycles)
write_latency[80-99]           =         2176   # Write cmd latency (cycles)
write_latency[100-119]         =         3261   # Write cmd latency (cycles)
write_latency[120-139]         =         4494   # Write cmd latency (cycles)
write_latency[140-159]         =         5735   # Write cmd latency (cycles)
write_latency[160-179]         =         6611   # Write cmd latency (cycles)
write_latency[180-199]         =         7271   # Write cmd latency (cycles)
write_latency[200-]            =        95711   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       210098   # Read request latency (cycles)
read_latency[40-59]            =        61668   # Read request latency (cycles)
read_latency[60-79]            =        82415   # Read request latency (cycles)
read_latency[80-99]            =        24313   # Read request latency (cycles)
read_latency[100-119]          =        19176   # Read request latency (cycles)
read_latency[120-139]          =        16759   # Read request latency (cycles)
read_latency[140-159]          =         8842   # Read request latency (cycles)
read_latency[160-179]          =         6636   # Read request latency (cycles)
read_latency[180-199]          =         5342   # Read request latency (cycles)
read_latency[200-]             =        58846   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.33055e+08   # Write energy
read_energy                    =  1.99219e+09   # Read energy
act_energy                     =  4.50058e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.89404e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.05851e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73377e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71239e+09   # Active standby energy rank.1
average_read_latency           =      107.397   # Average read request latency (cycles)
average_interarrival           =      16.1051   # Average request interarrival latency (cycles)
total_energy                   =  1.60214e+10   # Total energy (pJ)
average_power                  =      1602.14   # Average power (mW)
average_bandwidth              =      5.29847   # Average bandwidth
