#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144604170 .scope module, "ctrl_tb" "ctrl_tb" 2 4;
 .timescale -9 -9;
v0x144615860_0 .var "clk", 0 0;
v0x1446158f0_0 .var "rst", 0 0;
v0x144615980_0 .var "rx_data", 7 0;
v0x144615a10_0 .var "rx_ready", 0 0;
v0x144615ac0_0 .net "tx_data", 7 0, v0x144615540_0;  1 drivers
v0x144615b90_0 .net "tx_ready", 0 0, v0x144615680_0;  1 drivers
S_0x1446042f0 .scope module, "u_ctrl" "ctrl" 2 14, 3 4 0, S_0x144604170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_ready";
    .port_info 3 /INPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "tx_ready";
    .port_info 5 /OUTPUT 8 "tx_data";
P_0x1446044c0 .param/l "BIT_MAX" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x144604500 .param/l "BPS_MAX" 0 3 5, +C4<00000000000000001010001011000000>;
v0x144604830_0 .var "Ra", 31 0;
v0x144614870_0 .var "Rb", 15 0;
v0x144614920_0 .var "Rc", 15 0;
v0x1446149e0_0 .var "a", 15 0;
v0x144614a90_0 .var "b", 15 0;
v0x144614b80_0 .net "clk", 0 0, v0x144615860_0;  1 drivers
v0x144614c20_0 .var "cnt", 25 0;
v0x144614cd0_0 .var "d_cnt", 5 0;
v0x144614d80_0 .var "d_done", 0 0;
v0x144614e90_0 .var "d_state", 1 0;
v0x144614f30_0 .var "end_cnt", 0 0;
v0x144614fd0_0 .var "r", 15 0;
v0x144615080_0 .net "rst", 0 0, v0x1446158f0_0;  1 drivers
v0x144615120_0 .var "rx_counter", 1 0;
v0x1446151d0_0 .net "rx_data", 7 0, v0x144615980_0;  1 drivers
v0x144615280_0 .var "rx_done", 0 0;
v0x144615320_0 .net "rx_ready", 0 0, v0x144615a10_0;  1 drivers
v0x1446154b0_0 .var "tx_counter", 1 0;
v0x144615540_0 .var "tx_data", 7 0;
v0x1446155e0_0 .var "tx_done", 0 0;
v0x144615680_0 .var "tx_ready", 0 0;
v0x144615720_0 .var "y", 15 0;
E_0x144604720/0 .event negedge, v0x144615080_0;
E_0x144604720/1 .event posedge, v0x144614b80_0;
E_0x144604720 .event/or E_0x144604720/0, E_0x144604720/1;
E_0x144604780 .event posedge, v0x144615080_0, v0x144614b80_0;
E_0x1446047d0 .event negedge, v0x144615080_0, v0x144615320_0;
    .scope S_0x1446042f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144615280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144615120_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x144614c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1446154b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144615680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1446149e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144614a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144615720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144614fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144614e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144614d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446155e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1446042f0;
T_1 ;
    %wait E_0x1446047d0;
    %load/vec4 v0x144615080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144615120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x144615120_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144615120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x144615120_0;
    %addi 1, 0, 2;
    %store/vec4 v0x144615120_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1446042f0;
T_2 ;
    %wait E_0x144604720;
    %load/vec4 v0x144615080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144615280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x144615320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x144615120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x1446151d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1446149e0_0, 4, 5;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x1446151d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1446149e0_0, 4, 5;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x1446151d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x144614a90_0, 4, 5;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x1446151d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x144614a90_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144615280_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1446042f0;
T_3 ;
    %wait E_0x144604780;
    %load/vec4 v0x144615080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144614e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144614d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144604830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144614870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144614920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x144614e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x144614cd0_0, 0;
    %load/vec4 v0x144615280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1446149e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144604830_0, 0, 32;
    %load/vec4 v0x144614a90_0;
    %store/vec4 v0x144614870_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x144614920_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144614e90_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x144614cd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x144604830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x144604830_0, 0, 32;
    %load/vec4 v0x144614920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x144614920_0, 0, 16;
    %load/vec4 v0x144614870_0;
    %load/vec4 v0x144604830_0;
    %parti/s 16, 16, 6;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x144604830_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x144614870_0;
    %sub;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144604830_0, 4, 16;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144614920_0, 4, 1;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144614920_0, 4, 1;
T_3.11 ;
    %load/vec4 v0x144614cd0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x144614cd0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x144614920_0;
    %store/vec4 v0x144615720_0, 0, 16;
    %load/vec4 v0x144604830_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x144614fd0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144614e90_0, 0;
T_3.9 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144614d80_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1446042f0;
T_4 ;
    %wait E_0x144604720;
    %load/vec4 v0x144615080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144615540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1446154b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144615680_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x144614c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x144614d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x1446155e0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x144614c20_0;
    %pad/u 32;
    %cmpi/e 41663, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x144614c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144614f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144615680_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x144614c20_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x144614c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144614f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615680_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x144614f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x1446154b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x144615720_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x144615540_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1446154b0_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x144615720_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x144615540_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1446154b0_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x144614fd0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x144615540_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1446154b0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x144614fd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x144615540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1446155e0_0, 0;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
T_4.7 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144604170;
T_5 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144604170 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615860_0, 0, 1;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v0x144615860_0;
    %inv;
    %store/vec4 v0x144615860_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x144604170;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446158f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446158f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446158f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144615a10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144615980_0, 0, 8;
    %delay 5000000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x144604170;
T_7 ;
    %vpi_call 2 80 "$monitor", "Time=%0t rst=%b rx_ready=%b rx_data=%h tx_ready=%b tx_data=%h", $time, v0x1446158f0_0, v0x144615a10_0, v0x144615980_0, v0x144615b90_0, v0x144615ac0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/ctrl_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/ctrl.v";
