\hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source}{}\doxysection{RCCEx UART5 Clock Source}
\label{group___r_c_c_ex___u_a_r_t5___clock___source}\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0949f29b95ec27c43a348ee3d520debc}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb032fc770134eab63af20399ad08aa2}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_HSI@{RCC\_UART5CLKSOURCE\_HSI}}
\index{RCC\_UART5CLKSOURCE\_HSI@{RCC\_UART5CLKSOURCE\_HSI}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_HSI}{RCC\_UART5CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb032fc770134eab63af20399ad08aa2}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00404}{404}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_LSE@{RCC\_UART5CLKSOURCE\_LSE}}
\index{RCC\_UART5CLKSOURCE\_LSE@{RCC\_UART5CLKSOURCE\_LSE}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_LSE}{RCC\_UART5CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00405}{405}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_PCLK1@{RCC\_UART5CLKSOURCE\_PCLK1}}
\index{RCC\_UART5CLKSOURCE\_PCLK1@{RCC\_UART5CLKSOURCE\_PCLK1}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_PCLK1}{RCC\_UART5CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00402}{402}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_SYSCLK@{RCC\_UART5CLKSOURCE\_SYSCLK}}
\index{RCC\_UART5CLKSOURCE\_SYSCLK@{RCC\_UART5CLKSOURCE\_SYSCLK}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_SYSCLK}{RCC\_UART5CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0949f29b95ec27c43a348ee3d520debc}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00403}{403}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

