#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr  5 13:05:34 2024
# Process ID: 39112
# Current directory: S:/Documents/GitHub/Real_Time_Video_Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36612 S:\Documents\GitHub\Real_Time_Video_Filter\Real_Time_Video_Filter.xpr
# Log file: S:/Documents/GitHub/Real_Time_Video_Filter/vivado.log
# Journal file: S:/Documents/GitHub/Real_Time_Video_Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.xpr
update_compile_order -fileset sources_1
open_bd_design {S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/Real_Time_Video_Filter.bd}
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
save_bd_design
reset_run synth_1
reset_run Real_Time_Video_Filter_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter_wrapper.xsa
open_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter_wrapper.xsa
open_bd_design {S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.srcs/sources_1/bd/Real_Time_Video_Filter/Real_Time_Video_Filter.bd}
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports sws_8bits]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out100 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
reset_run synth_1
reset_run Real_Time_Video_Filter_axi_gpio_0_0_synth_1
reset_run Real_Time_Video_Filter_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter_wrapper.xsa
delete_bd_objs [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_gpio_0_ip2intc_irpt] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
save_bd_design
reset_run synth_1
reset_run Real_Time_Video_Filter_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter_wrapper.xsa
