

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Tue Apr  1 22:29:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1      |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_45_2     |        ?|        ?|         ?|          -|          -|  1 ~ 4|        no|
        | + VITIS_LOOP_65_6     |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_83_10  |        ?|        ?|         ?|          -|          -|      ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 9 
14 --> 15 
15 --> 16 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%iFilterBase = alloca i32 1"   --->   Operation 21 'alloca' 'iFilterBase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 22 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_0_0 = alloca i32 1"   --->   Operation 23 'alloca' 'acc_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_1_0 = alloca i32 1"   --->   Operation 24 'alloca' 'acc_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_2_0 = alloca i32 1"   --->   Operation 25 'alloca' 'acc_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_3_0 = alloca i32 1"   --->   Operation 26 'alloca' 'acc_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%apply_relu_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %apply_relu"   --->   Operation 27 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 28 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 29 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 30 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 31 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 32 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 33 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 34 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 35 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_0_7_loc = alloca i64 1"   --->   Operation 38 'alloca' 'acc_0_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_1_7_loc = alloca i64 1"   --->   Operation 39 'alloca' 'acc_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_2_7_loc = alloca i64 1"   --->   Operation 40 'alloca' 'acc_2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_3_7_loc = alloca i64 1"   --->   Operation 41 'alloca' 'acc_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_0_32_loc = alloca i64 1"   --->   Operation 42 'alloca' 'acc_0_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_1_3_loc = alloca i64 1"   --->   Operation 43 'alloca' 'acc_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%acc_2_3_loc = alloca i64 1"   --->   Operation 44 'alloca' 'acc_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%acc_3_3_loc = alloca i64 1"   --->   Operation 45 'alloca' 'acc_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 46 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 47 'alloca' 'coeff_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%coeff_cache_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 48 'alloca' 'coeff_cache_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%coeff_cache_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 49 'alloca' 'coeff_cache_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%row_buffer = alloca i64 1" [HLS_Optimized/conv2d.cpp:66]   --->   Operation 50 'alloca' 'row_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%row_buffer_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:66]   --->   Operation 51 'alloca' 'row_buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%row_buffer_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:66]   --->   Operation 52 'alloca' 'row_buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%tobool = icmp_ne  i32 %apply_relu_read, i32 0"   --->   Operation 53 'icmp' 'tobool' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 0, i64 %indvar" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 54 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 0, i32 %iFilterBase" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 55 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 56 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 57 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln19 = mul i64 %zext_ln19, i64 %zext_ln19_1" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 58 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 59 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 60 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln19_2 = mul i64 %zext_ln19_4, i64 %zext_ln19_5" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 61 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln19 = mul i64 %zext_ln19, i64 %zext_ln19_1" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 62 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln19_2 = mul i64 %zext_ln19_4, i64 %zext_ln19_5" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 63 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln40 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 64 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 65 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i64 %mul_ln19" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 66 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 67 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 68 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i64 %mul_ln19_2" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 69 'zext' 'zext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [5/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 70 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 71 [1/2] (6.91ns)   --->   "%mul_ln40 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 71 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 72 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [4/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 73 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 74 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [3/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 75 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln40_1 = mul i32 %mul_ln40, i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 76 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 77 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 78 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 79 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_23, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %apply_relu"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %apply_relu, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %apply_relu, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (2.55ns)   --->   "%sub = add i32 %inputHeight_read, i32 4294967294"   --->   Operation 112 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (2.55ns)   --->   "%sub93 = add i32 %inputWidth_read, i32 4294967294"   --->   Operation 113 'add' 'sub93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 114 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/2] (6.91ns)   --->   "%mul_ln40_1 = mul i32 %mul_ln40, i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 115 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %mul_ln40_1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 116 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 117 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 118 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %convWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:51]   --->   Operation 119 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %inputWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:75]   --->   Operation 120 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_45_2" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 121 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%iFilterBase_2 = load i32 %iFilterBase" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 122 'load' 'iFilterBase_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_load = load i64 %indvar" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 123 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_ult  i32 %iFilterBase_2, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 124 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (3.52ns)   --->   "%add_ln40 = add i64 %indvar_load, i64 1" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 125 'add' 'add_ln40' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.end213.loopexit, void %VITIS_LOOP_45_2.split" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 126 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %indvar_load" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 127 'trunc' 'trunc_ln41_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i30 %trunc_ln41, i30 %trunc_ln41_1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 128 'mul' 'mul_ln41' <Predicate = (icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln124 = ret" [HLS_Optimized/conv2d.cpp:124]   --->   Operation 129 'ret' 'ret_ln124' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 130 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i30 %trunc_ln41, i30 %trunc_ln41_1" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 131 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln41, i2 0" [HLS_Optimized/conv2d.cpp:41]   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %iFilterBase_2" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 133 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln45 = br void %for.body4" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 134 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%pf = phi i3 0, void %VITIS_LOOP_45_2.split, i3 %add_ln45, void %VITIS_LOOP_50_4.preheader" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 135 'phi' 'pf' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 0, void %VITIS_LOOP_45_2.split, i32 %add_ln45_1, void %VITIS_LOOP_50_4.preheader" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 136 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln45_1 = add i32 %phi_mul, i32 %mul_ln40_1" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 137 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %pf, i32 2" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 138 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.65ns)   --->   "%add_ln45 = add i3 %pf, i3 1" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 140 'add' 'add_ln45' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp, void %for.body4.split, void %VITIS_LOOP_65_6" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 141 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %pf, i8 0" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 142 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i3 %pf" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 143 'zext' 'zext_ln45_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 144 'specloopname' 'specloopname_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %phi_mul, i32 %shl_ln" [HLS_Optimized/conv2d.cpp:46]   --->   Operation 145 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i33 %zext_ln45_1, i33 %zext_ln45" [HLS_Optimized/conv2d.cpp:46]   --->   Operation 146 'add' 'add_ln46_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (2.48ns)   --->   "%icmp_ln47 = icmp_ult  i33 %add_ln46_1, i33 %zext_ln40" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 147 'icmp' 'icmp_ln47' <Predicate = (!tmp)> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %VITIS_LOOP_65_6, void %VITIS_LOOP_50_4.preheader" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 148 'br' 'br_ln47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_51_5, i32 %gmem, i32 %mul_ln40, i32 %convWidth_read, i32 %add_ln46, i96 %mul_ln19_1, i64 %mul_ln19, i11 %tmp_3, i32 %add_ln46, i1 %icmp_ln51, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 149 'call' 'call_ln40' <Predicate = (!tmp & icmp_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99)   --->   "%or_ln99 = or i32 %iFilterBase_2, i32 1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 150 'or' 'or_ln99' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln99 = icmp_ult  i32 %or_ln99, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 151 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_1)   --->   "%or_ln99_1 = or i32 %iFilterBase_2, i32 2" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 152 'or' 'or_ln99_1' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln99_1 = icmp_ult  i32 %or_ln99_1, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 153 'icmp' 'icmp_ln99_1' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_2)   --->   "%or_ln99_2 = or i32 %iFilterBase_2, i32 3" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 154 'or' 'or_ln99_2' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln99_2 = icmp_ult  i32 %or_ln99_2, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 155 'icmp' 'icmp_ln99_2' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln65 = br void %VITIS_LOOP_70_7" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 156 'br' 'br_ln65' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_51_5, i32 %gmem, i32 %mul_ln40, i32 %convWidth_read, i32 %add_ln46, i96 %mul_ln19_1, i64 %mul_ln19, i11 %tmp_3, i32 %add_ln46, i1 %icmp_ln51, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 157 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body4" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 158 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 4.14>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%y = phi i32 0, void %VITIS_LOOP_65_6, i32 %add_ln65, void %for.inc206.loopexit" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 159 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%phi_mul267 = phi i32 0, void %VITIS_LOOP_65_6, i32 %add_ln65_1, void %for.inc206.loopexit" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 160 'phi' 'phi_mul267' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (2.55ns)   --->   "%add_ln65_1 = add i32 %phi_mul267, i32 %sub93" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 161 'add' 'add_ln65_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %y, i32 %sub" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 162 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %y, i32 1" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 163 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_70_7.split, void %for.inc210.loopexit" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 164 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln65 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_75_9, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln19, i96 %mul_ln19_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln19_2, i1 %icmp_ln75, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 165 'call' 'call_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 166 [1/1] (2.55ns)   --->   "%iFilterBase_3 = add i32 %iFilterBase_2, i32 4" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 166 'add' 'iFilterBase_3' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 %add_ln40, i64 %indvar" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 167 'store' 'store_ln40' <Predicate = (icmp_ln65)> <Delay = 1.58>
ST_13 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %iFilterBase_3, i32 %iFilterBase" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 168 'store' 'store_ln40' <Predicate = (icmp_ln65)> <Delay = 1.58>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_45_2" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 169 'br' 'br_ln40' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.58>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 170 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln65 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_75_9, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln19, i96 %mul_ln19_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln19_2, i1 %icmp_ln75, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 171 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.body96" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 172 'br' 'br_ln83' <Predicate = true> <Delay = 1.58>

State 15 <SV = 13> <Delay = 4.06>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %VITIS_LOOP_70_7.split, i32 %add_ln83, void %for.body96.split" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 173 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln83 = icmp_eq  i32 %x, i32 %sub93" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 174 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %x, i32 1" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 175 'add' 'add_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body96.split, void %for.inc206.loopexit" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 176 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%acc_0_0_load = load i32 %acc_0_0"   --->   Operation 177 'load' 'acc_0_0_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%acc_1_0_load = load i32 %acc_1_0"   --->   Operation 178 'load' 'acc_1_0_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%acc_2_0_load = load i32 %acc_2_0"   --->   Operation 179 'load' 'acc_2_0_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%acc_3_0_load = load i32 %acc_3_0"   --->   Operation 180 'load' 'acc_3_0_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 181 [2/2] (1.58ns)   --->   "%call_ln0 = call void @Conv2D_HW_Pipeline_3, i32 %acc_3_0_load, i32 %acc_2_0_load, i32 %acc_1_0_load, i32 %acc_0_0_load, i32 %acc_3_3_loc, i32 %acc_2_3_loc, i32 %acc_1_3_loc, i32 %acc_0_32_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = (!icmp_ln83)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_70_7" [HLS_Optimized/conv2d.cpp:65]   --->   Operation 182 'br' 'br_ln65' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 2.71>
ST_16 : Operation 183 [1/2] (2.71ns)   --->   "%call_ln0 = call void @Conv2D_HW_Pipeline_3, i32 %acc_3_0_load, i32 %acc_2_0_load, i32 %acc_1_0_load, i32 %acc_0_0_load, i32 %acc_3_3_loc, i32 %acc_2_3_loc, i32 %acc_1_3_loc, i32 %acc_0_32_loc"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 1.58>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%acc_3_3_loc_load = load i32 %acc_3_3_loc"   --->   Operation 184 'load' 'acc_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%acc_2_3_loc_load = load i32 %acc_2_3_loc"   --->   Operation 185 'load' 'acc_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%acc_1_3_loc_load = load i32 %acc_1_3_loc"   --->   Operation 186 'load' 'acc_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%acc_0_32_loc_load = load i32 %acc_0_32_loc"   --->   Operation 187 'load' 'acc_0_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %x" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 188 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [2/2] (1.58ns)   --->   "%call_ln19 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13, i32 %acc_3_3_loc_load, i32 %acc_2_3_loc_load, i32 %acc_1_3_loc_load, i32 %acc_0_32_loc_load, i96 %mul_ln19_1, i64 %mul_ln19, i12 %trunc_ln19, i32 %convWidth_read, i1 %icmp_ln51, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_80, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i1 %icmp_ln99, i1 %icmp_ln99_1, i1 %icmp_ln99_2, i32 %acc_3_7_loc, i32 %acc_2_7_loc, i32 %acc_1_7_loc, i32 %acc_0_7_loc" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 189 'call' 'call_ln19' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln19 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13, i32 %acc_3_3_loc_load, i32 %acc_2_3_loc_load, i32 %acc_1_3_loc_load, i32 %acc_0_32_loc_load, i96 %mul_ln19_1, i64 %mul_ln19, i12 %trunc_ln19, i32 %convWidth_read, i1 %icmp_ln51, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_80, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i1 %icmp_ln99, i1 %icmp_ln99_1, i1 %icmp_ln99_2, i32 %acc_3_7_loc, i32 %acc_2_7_loc, i32 %acc_1_7_loc, i32 %acc_0_7_loc" [HLS_Optimized/conv2d.cpp:19]   --->   Operation 190 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 6.91>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%acc_3_7_loc_load = load i32 %acc_3_7_loc"   --->   Operation 191 'load' 'acc_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%acc_2_7_loc_load = load i32 %acc_2_7_loc"   --->   Operation 192 'load' 'acc_2_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%acc_1_7_loc_load = load i32 %acc_1_7_loc"   --->   Operation 193 'load' 'acc_1_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%acc_0_7_loc_load = load i32 %acc_0_7_loc"   --->   Operation 194 'load' 'acc_0_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [2/2] (6.91ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_109_15, i32 %acc_3_7_loc_load, i32 %acc_2_7_loc_load, i32 %acc_1_7_loc_load, i32 %acc_0_7_loc_load, i32 %gmem, i32 %iFilterBase_2, i32 %numFilters_read, i64 %biases_read, i1 %tobool, i32 %sub93, i32 %sub, i32 %phi_mul267, i32 %x, i64 %output_r_read, i32 %acc_3_0, i32 %acc_2_0, i32 %acc_1_0, i32 %acc_0_0" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 195 'call' 'call_ln40' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 196 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_109_15, i32 %acc_3_7_loc_load, i32 %acc_2_7_loc_load, i32 %acc_1_7_loc_load, i32 %acc_0_7_loc_load, i32 %gmem, i32 %iFilterBase_2, i32 %numFilters_read, i64 %biases_read, i1 %tobool, i32 %sub93, i32 %sub, i32 %phi_mul267, i32 %x, i64 %output_r_read, i32 %acc_3_0, i32 %acc_2_0, i32 %acc_1_0, i32 %acc_0_0" [HLS_Optimized/conv2d.cpp:40]   --->   Operation 197 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body96" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 198 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read operation ('apply_relu') on port 'apply_relu' [19]  (1 ns)
	'icmp' operation ('tobool') [80]  (2.47 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', HLS_Optimized/conv2d.cpp:19) [87]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', HLS_Optimized/conv2d.cpp:19) [87]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', HLS_Optimized/conv2d.cpp:19) [90]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', HLS_Optimized/conv2d.cpp:19) [90]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', HLS_Optimized/conv2d.cpp:19) [90]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', HLS_Optimized/conv2d.cpp:19) [90]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', HLS_Optimized/conv2d.cpp:19) [90]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'load' operation ('indvar_load', HLS_Optimized/conv2d.cpp:41) on local variable 'indvar' [104]  (0 ns)
	'mul' operation ('mul_ln41', HLS_Optimized/conv2d.cpp:41) [111]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', HLS_Optimized/conv2d.cpp:41) [111]  (6.91 ns)

 <State 11>: 6.01ns
The critical path consists of the following:
	'phi' operation ('pf', HLS_Optimized/conv2d.cpp:45) with incoming values : ('add_ln45', HLS_Optimized/conv2d.cpp:45) [116]  (0 ns)
	'add' operation ('add_ln46_1', HLS_Optimized/conv2d.cpp:46) [128]  (2.55 ns)
	'icmp' operation ('icmp_ln47', HLS_Optimized/conv2d.cpp:47) [129]  (2.48 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 4.14ns
The critical path consists of the following:
	'add' operation ('iFilterBase', HLS_Optimized/conv2d.cpp:40) [180]  (2.55 ns)
	'store' operation ('store_ln40', HLS_Optimized/conv2d.cpp:40) of variable 'iFilterBase', HLS_Optimized/conv2d.cpp:40 on local variable 'iFilterBase' [182]  (1.59 ns)

 <State 14>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x', HLS_Optimized/conv2d.cpp:119) with incoming values : ('add_ln83', HLS_Optimized/conv2d.cpp:83) [154]  (1.59 ns)

 <State 15>: 4.06ns
The critical path consists of the following:
	'phi' operation ('x', HLS_Optimized/conv2d.cpp:119) with incoming values : ('add_ln83', HLS_Optimized/conv2d.cpp:83) [154]  (0 ns)
	'add' operation ('add_ln83', HLS_Optimized/conv2d.cpp:83) [156]  (2.55 ns)
	blocking operation 1.51 ns on control path)

 <State 16>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Conv2D_HW_Pipeline_3' [164]  (2.72 ns)

 <State 17>: 1.59ns
The critical path consists of the following:
	'load' operation ('acc_3_3_loc_load') on local variable 'acc_3_3_loc' [165]  (0 ns)
	'call' operation ('call_ln19', HLS_Optimized/conv2d.cpp:19) to 'Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13' [170]  (1.59 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 6.91ns
The critical path consists of the following:
	'load' operation ('acc_3_7_loc_load') on local variable 'acc_3_7_loc' [171]  (0 ns)
	'call' operation ('call_ln40', HLS_Optimized/conv2d.cpp:40) to 'Conv2D_HW_Pipeline_VITIS_LOOP_109_15' [175]  (6.91 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
