{"vcs1":{"timestamp_begin":1732287684.532963677, "rt":2.62, "ut":1.29, "st":0.31}}
{"vcselab":{"timestamp_begin":1732287687.231426400, "rt":1.31, "ut":0.24, "st":0.15}}
{"link":{"timestamp_begin":1732287688.618822005, "rt":0.35, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732287683.878397236}
{"VCS_COMP_START_TIME": 1732287683.878397236}
{"VCS_COMP_END_TIME": 1732287711.156857184}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343600}}
{"stitch_vcselab": {"peak_mem": 231544}}
