!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
AC_ROM_INIT_FILE_NAME	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter AC_ROM_INIT_FILE_NAME = "";$/;"	c
AC_ROM_MR0	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR0 /;"	d
AC_ROM_MR0	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR0 /;"	d
AC_ROM_MR0_CALIB	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR0_CALIB /;"	d
AC_ROM_MR0_CALIB	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR0_CALIB /;"	d
AC_ROM_MR0_DLL_RESET	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR0_DLL_RESET /;"	d
AC_ROM_MR0_DLL_RESET	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR0_DLL_RESET /;"	d
AC_ROM_MR0_DLL_RESET_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR0_DLL_RESET_MIRR /;"	d
AC_ROM_MR0_DLL_RESET_MIRR	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR0_DLL_RESET_MIRR /;"	d
AC_ROM_MR0_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR0_MIRR /;"	d
AC_ROM_MR0_MIRR	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR0_MIRR /;"	d
AC_ROM_MR1	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR1 /;"	d
AC_ROM_MR1	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR1 /;"	d
AC_ROM_MR1_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR1_MIRR /;"	d
AC_ROM_MR1_MIRR	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR1_MIRR /;"	d
AC_ROM_MR1_OCD_ENABLE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR1_OCD_ENABLE /;"	d
AC_ROM_MR1_OCD_ENABLE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR1_OCD_ENABLE /;"	d
AC_ROM_MR2	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR2 /;"	d
AC_ROM_MR2	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR2 /;"	d
AC_ROM_MR2_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR2_MIRR /;"	d
AC_ROM_MR2_MIRR	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR2_MIRR /;"	d
AC_ROM_MR3	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR3 /;"	d
AC_ROM_MR3	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR3 /;"	d
AC_ROM_MR3_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AC_ROM_MR3_MIRR /;"	d
AC_ROM_MR3_MIRR	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AC_ROM_MR3_MIRR /;"	d
ADC_INVERT_PHASE	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter ADC_INVERT_PHASE = "";$/;"	c
ADC_INVERT_PHASE	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter ADC_INVERT_PHASE      = "";$/;"	c
ADC_INVERT_PHASE	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^parameter ADC_INVERT_PHASE = "false";$/;"	c
ADC_PHASE_SETTING	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter ADC_PHASE_SETTING = "";$/;"	c
ADC_PHASE_SETTING	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter ADC_PHASE_SETTING     = "";$/;"	c
ADC_PHASE_SETTING	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^parameter ADC_PHASE_SETTING = 0;$/;"	c
AFI_ADDRESS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_ADDRESS_WIDTH         = ""; $/;"	c
AFI_BANK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_BANK_WIDTH            = ""; $/;"	c
AFI_CHIP_SELECT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_CHIP_SELECT_WIDTH     = ""; $/;"	c
AFI_CLK_EN_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_CLK_EN_WIDTH 			= ""; $/;"	c
AFI_CLK_FREQ	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AFI_CLK_FREQ /;"	d
AFI_CLK_FREQ	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AFI_CLK_FREQ /;"	d
AFI_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_CONTROL_WIDTH         = ""; $/;"	c
AFI_ODT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter AFI_ODT_WIDTH 			= ""; $/;"	c
AFI_RATE_RATIO	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AFI_RATE_RATIO /;"	d
AFI_RATE_RATIO	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AFI_RATE_RATIO /;"	d
ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^parameter ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL = ""; $/;"	c
ALTERA_ASSERT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define ALTERA_ASSERT(/;"	d
ALTERA_ASSERT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define ALTERA_ASSERT(/;"	d
ALTERA_INFO_ASSERT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define ALTERA_INFO_ASSERT(/;"	d
ALTERA_INFO_ASSERT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define ALTERA_INFO_ASSERT(/;"	d
ALTERA_INTERNAL_ERROR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define ALTERA_INTERNAL_ERROR(/;"	d
ALTERA_INTERNAL_ERROR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define ALTERA_INTERNAL_ERROR(/;"	d
ALT_ALWAYS_INLINE	hps_isw_handoff/lab3_hps_0/alt_types.h	/^#define ALT_ALWAYS_INLINE /;"	d
ALT_ALWAYS_INLINE	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^#define ALT_ALWAYS_INLINE /;"	d
ALT_INLINE	hps_isw_handoff/lab3_hps_0/alt_types.h	/^#define ALT_INLINE /;"	d
ALT_INLINE	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^#define ALT_INLINE /;"	d
ALT_WEAK	hps_isw_handoff/lab3_hps_0/alt_types.h	/^#define ALT_WEAK /;"	d
ALT_WEAK	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^#define ALT_WEAK /;"	d
APB_BASE_DATA_MGR	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_DATA_MGR	/;"	d
APB_BASE_DATA_MGR	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_DATA_MGR	/;"	d
APB_BASE_MMR	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_MMR	/;"	d
APB_BASE_MMR	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_MMR	/;"	d
APB_BASE_PHY_MGR	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_PHY_MGR	/;"	d
APB_BASE_PHY_MGR	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_PHY_MGR	/;"	d
APB_BASE_REG_FILE	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_REG_FILE	/;"	d
APB_BASE_REG_FILE	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_REG_FILE	/;"	d
APB_BASE_RW_MGR	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_RW_MGR	/;"	d
APB_BASE_RW_MGR	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_RW_MGR	/;"	d
APB_BASE_SCC_MGR	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define APB_BASE_SCC_MGR	/;"	d
APB_BASE_SCC_MGR	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define APB_BASE_SCC_MGR	/;"	d
ARRIAV	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ARRIAV /;"	d
ARRIAV	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ARRIAV /;"	d
ARRIAVGZ	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ARRIAVGZ /;"	d
ARRIAVGZ	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ARRIAVGZ /;"	d
ASYNC_RESET	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    parameter ASYNC_RESET = 1,$/;"	c
AUD_ADCDAT	SoCKit_top.v	/^   input                                              AUD_ADCDAT;$/;"	p
AUD_ADCLRCK	SoCKit_top.v	/^   inout                                              AUD_ADCLRCK;$/;"	p
AUD_BCLK	SoCKit_top.v	/^   inout                                              AUD_BCLK;$/;"	p
AUD_CTRL_CLK	SoCKit_top.v	/^   wire 					      AUD_CTRL_CLK;	\/\/	For Audio Controller$/;"	n
AUD_DACDAT	SoCKit_top.v	/^   output                                             AUD_DACDAT;$/;"	p
AUD_DACLRCK	SoCKit_top.v	/^   inout                                              AUD_DACLRCK;$/;"	p
AUD_I2C_SCLK	SoCKit_top.v	/^   output                                             AUD_I2C_SCLK;$/;"	p
AUD_I2C_SDAT	SoCKit_top.v	/^   inout                                              AUD_I2C_SDAT;$/;"	p
AUD_MUTE	SoCKit_top.v	/^   output                                             AUD_MUTE;$/;"	p
AUD_MUTE	SoCKit_top.v	/^   wire 					      AUD_MUTE;$/;"	n
AUD_XCK	SoCKit_top.v	/^   output                                             AUD_XCK;$/;"	p
AVL_CLK_FREQ	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define AVL_CLK_FREQ /;"	d
AVL_CLK_FREQ	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define AVL_CLK_FREQ /;"	d
BACKWARD_SYNC_DEPTH	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  parameter  BACKWARD_SYNC_DEPTH = 2;$/;"	c
BASE_DATA_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_DATA_MGR	/;"	d
BASE_DATA_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_DATA_MGR /;"	d
BASE_DATA_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_DATA_MGR	/;"	d
BASE_DATA_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_DATA_MGR /;"	d
BASE_MMR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_MMR /;"	d
BASE_MMR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_MMR /;"	d
BASE_PHY_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_PHY_MGR /;"	d
BASE_PHY_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_PHY_MGR /;"	d
BASE_PTR_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_PTR_MGR /;"	d
BASE_PTR_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_PTR_MGR /;"	d
BASE_REG_FILE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_REG_FILE	/;"	d
BASE_REG_FILE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_REG_FILE	/;"	d
BASE_RW_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_RW_MGR /;"	d
BASE_RW_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_RW_MGR /;"	d
BASE_SCC_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_SCC_MGR	/;"	d
BASE_SCC_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_SCC_MGR	/;"	d
BASE_TIMER	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_TIMER	/;"	d
BASE_TIMER	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_TIMER	/;"	d
BASE_TRK_MGR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define BASE_TRK_MGR	/;"	d
BASE_TRK_MGR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define BASE_TRK_MGR	/;"	d
BFM_GBL_GET	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BFM_GBL_GET(/;"	d	file:
BFM_GBL_GET	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BFM_GBL_GET(/;"	d	file:
BFM_GBL_SET	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BFM_GBL_SET(/;"	d	file:
BFM_GBL_SET	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BFM_GBL_SET(/;"	d	file:
BFM_INC_VFIFO	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BFM_INC_VFIFO	/;"	d	file:
BFM_INC_VFIFO	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BFM_INC_VFIFO$/;"	d	file:
BFM_INC_VFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BFM_INC_VFIFO	/;"	d	file:
BFM_INC_VFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BFM_INC_VFIFO$/;"	d	file:
BFM_MODE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define BFM_MODE /;"	d
BFM_MODE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define BFM_MODE /;"	d
BFM_STAGE	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BFM_STAGE(/;"	d	file:
BFM_STAGE	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BFM_STAGE(/;"	d	file:
BITS_PER_SYMBOL	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  parameter  BITS_PER_SYMBOL     = 8;$/;"	c
BITS_PER_SYMBOL	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   parameter  BITS_PER_SYMBOL   = 8;$/;"	c
BTFLD_FMT	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define BTFLD_FMT /;"	d	file:
BTFLD_FMT	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define BTFLD_FMT /;"	d	file:
BURST2	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define BURST2 /;"	d
BURST2	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define BURST2 /;"	d
CALIBRATE_BIT_SLIPS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define CALIBRATE_BIT_SLIPS /;"	d
CALIBRATE_BIT_SLIPS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define CALIBRATE_BIT_SLIPS /;"	d
CALIB_IN_RTL_SIM	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_IN_RTL_SIM	/;"	d
CALIB_IN_RTL_SIM	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_IN_RTL_SIM	/;"	d
CALIB_LFIFO_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define CALIB_LFIFO_OFFSET /;"	d
CALIB_LFIFO_OFFSET	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define CALIB_LFIFO_OFFSET /;"	d
CALIB_REG_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter CALIB_REG_WIDTH = "";$/;"	c
CALIB_SKIP_ALL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_ALL	/;"	d
CALIB_SKIP_ALL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_ALL	/;"	d
CALIB_SKIP_ALL_BITS_CHK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_ALL_BITS_CHK	/;"	d
CALIB_SKIP_ALL_BITS_CHK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_ALL_BITS_CHK	/;"	d
CALIB_SKIP_DELAY_LOOPS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_DELAY_LOOPS	/;"	d
CALIB_SKIP_DELAY_LOOPS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_DELAY_LOOPS	/;"	d
CALIB_SKIP_DELAY_SWEEPS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_DELAY_SWEEPS	/;"	d
CALIB_SKIP_DELAY_SWEEPS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_DELAY_SWEEPS	/;"	d
CALIB_SKIP_FULL_TEST	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_FULL_TEST	/;"	d
CALIB_SKIP_FULL_TEST	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_FULL_TEST	/;"	d
CALIB_SKIP_LFIFO	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_LFIFO	/;"	d
CALIB_SKIP_LFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_LFIFO	/;"	d
CALIB_SKIP_VFIFO	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_VFIFO	/;"	d
CALIB_SKIP_VFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_VFIFO	/;"	d
CALIB_SKIP_WLEVEL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_WLEVEL	/;"	d
CALIB_SKIP_WLEVEL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_WLEVEL	/;"	d
CALIB_SKIP_WRITES	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CALIB_SKIP_WRITES	/;"	d
CALIB_SKIP_WRITES	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CALIB_SKIP_WRITES	/;"	d
CALIB_VFIFO_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define CALIB_VFIFO_OFFSET /;"	d
CALIB_VFIFO_OFFSET	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define CALIB_VFIFO_OFFSET /;"	d
CAL_STAGE_CAL_ABORTED	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_CAL_ABORTED	/;"	d
CAL_STAGE_CAL_ABORTED	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_CAL_ABORTED	/;"	d
CAL_STAGE_CAL_SKIPPED	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_CAL_SKIPPED	/;"	d
CAL_STAGE_CAL_SKIPPED	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_CAL_SKIPPED	/;"	d
CAL_STAGE_FULLTEST	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_FULLTEST	/;"	d
CAL_STAGE_FULLTEST	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_FULLTEST	/;"	d
CAL_STAGE_LFIFO	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_LFIFO	/;"	d
CAL_STAGE_LFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_LFIFO	/;"	d
CAL_STAGE_NIL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_NIL	/;"	d
CAL_STAGE_NIL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_NIL	/;"	d
CAL_STAGE_REFRESH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_REFRESH	/;"	d
CAL_STAGE_REFRESH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_REFRESH	/;"	d
CAL_STAGE_VFIFO	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_VFIFO	/;"	d
CAL_STAGE_VFIFO	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_VFIFO	/;"	d
CAL_STAGE_VFIFO_AFTER_WRITES	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_VFIFO_AFTER_WRITES	/;"	d
CAL_STAGE_VFIFO_AFTER_WRITES	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_VFIFO_AFTER_WRITES	/;"	d
CAL_STAGE_WLEVEL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_WLEVEL	/;"	d
CAL_STAGE_WLEVEL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_WLEVEL	/;"	d
CAL_STAGE_WRITES	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_STAGE_WRITES	/;"	d
CAL_STAGE_WRITES	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_STAGE_WRITES	/;"	d
CAL_SUBSTAGE_DQS_EN_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_DQS_EN_PHASE	/;"	d
CAL_SUBSTAGE_DQS_EN_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_DQS_EN_PHASE	/;"	d
CAL_SUBSTAGE_GUARANTEED_READ	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_GUARANTEED_READ	/;"	d
CAL_SUBSTAGE_GUARANTEED_READ	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_GUARANTEED_READ	/;"	d
CAL_SUBSTAGE_LAST_WORKING_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_LAST_WORKING_DELAY	/;"	d
CAL_SUBSTAGE_LAST_WORKING_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_LAST_WORKING_DELAY	/;"	d
CAL_SUBSTAGE_NIL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_NIL	/;"	d
CAL_SUBSTAGE_NIL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_NIL	/;"	d
CAL_SUBSTAGE_READ_LATENCY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_READ_LATENCY	/;"	d
CAL_SUBSTAGE_READ_LATENCY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_READ_LATENCY	/;"	d
CAL_SUBSTAGE_REFRESH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_REFRESH	/;"	d
CAL_SUBSTAGE_REFRESH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_REFRESH	/;"	d
CAL_SUBSTAGE_VFIFO_CENTER	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_VFIFO_CENTER	/;"	d
CAL_SUBSTAGE_VFIFO_CENTER	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_VFIFO_CENTER	/;"	d
CAL_SUBSTAGE_WLEVEL_COPY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_WLEVEL_COPY	/;"	d
CAL_SUBSTAGE_WLEVEL_COPY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_WLEVEL_COPY	/;"	d
CAL_SUBSTAGE_WORKING_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_WORKING_DELAY	/;"	d
CAL_SUBSTAGE_WORKING_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_WORKING_DELAY	/;"	d
CAL_SUBSTAGE_WRITES_CENTER	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CAL_SUBSTAGE_WRITES_CENTER	/;"	d
CAL_SUBSTAGE_WRITES_CENTER	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CAL_SUBSTAGE_WRITES_CENTER	/;"	d
COMMAND_PARAM_WORDS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define COMMAND_PARAM_WORDS /;"	d
COMMAND_PARAM_WORDS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define COMMAND_PARAM_WORDS /;"	d
COV	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define COV(/;"	d	file:
COV	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define COV(/;"	d	file:
CTRL_CONFIG_REG	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define CTRL_CONFIG_REG	/;"	d
CTRL_CONFIG_REG	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define CTRL_CONFIG_REG	/;"	d
CYCLONEV	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define CYCLONEV /;"	d
CYCLONEV	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define CYCLONEV /;"	d
Cont	SoCKit_top.v	/^   reg [31:0] 					      Cont;$/;"	r
DATA_MGR_BANK_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_BANK_WIDTH	/;"	d
DATA_MGR_BANK_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_BANK_WIDTH	/;"	d
DATA_MGR_COL_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_COL_WIDTH	/;"	d
DATA_MGR_COL_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_COL_WIDTH	/;"	d
DATA_MGR_CS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_CS_WIDTH	/;"	d
DATA_MGR_CS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_CS_WIDTH	/;"	d
DATA_MGR_DRAM_CFG	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_DRAM_CFG	/;"	d
DATA_MGR_DRAM_CFG	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_DRAM_CFG	/;"	d
DATA_MGR_DVC_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_DVC_WIDTH	/;"	d
DATA_MGR_DVC_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_DVC_WIDTH	/;"	d
DATA_MGR_ITF_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_ITF_WIDTH	/;"	d
DATA_MGR_ITF_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_ITF_WIDTH	/;"	d
DATA_MGR_MEM_T_ADD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_ADD	/;"	d
DATA_MGR_MEM_T_ADD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_ADD	/;"	d
DATA_MGR_MEM_T_MRD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_MRD	/;"	d
DATA_MGR_MEM_T_MRD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_MRD	/;"	d
DATA_MGR_MEM_T_REFI	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_REFI	/;"	d
DATA_MGR_MEM_T_REFI	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_REFI	/;"	d
DATA_MGR_MEM_T_RFC	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_RFC	/;"	d
DATA_MGR_MEM_T_RFC	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_RFC	/;"	d
DATA_MGR_MEM_T_RL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_RL	/;"	d
DATA_MGR_MEM_T_RL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_RL	/;"	d
DATA_MGR_MEM_T_WL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_WL	/;"	d
DATA_MGR_MEM_T_WL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_WL	/;"	d
DATA_MGR_MEM_T_WR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_MEM_T_WR	/;"	d
DATA_MGR_MEM_T_WR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_MEM_T_WR	/;"	d
DATA_MGR_ROW_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DATA_MGR_ROW_WIDTH	/;"	d
DATA_MGR_ROW_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DATA_MGR_ROW_WIDTH	/;"	d
DATA_WIDTH	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter DATA_WIDTH  = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,$/;"	c
DDR2	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define DDR2 /;"	d
DDR2	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define DDR2 /;"	d
DDR3	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define DDR3 /;"	d
DDR3	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define DDR3 /;"	d
DDR3_A	SoCKit_top.v	/^   output [14:0] 				      DDR3_A;$/;"	p
DDR3_AC_MIRR_MASK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DDR3_AC_MIRR_MASK /;"	d
DDR3_AC_MIRR_MASK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DDR3_AC_MIRR_MASK /;"	d
DDR3_BA	SoCKit_top.v	/^   output [2:0] 				      DDR3_BA;$/;"	p
DDR3_CAS_n	SoCKit_top.v	/^   output                                             DDR3_CAS_n;$/;"	p
DDR3_CKE	SoCKit_top.v	/^   output                                             DDR3_CKE;$/;"	p
DDR3_CK_n	SoCKit_top.v	/^   output                                             DDR3_CK_n;$/;"	p
DDR3_CK_p	SoCKit_top.v	/^   output                                             DDR3_CK_p;$/;"	p
DDR3_CS_n	SoCKit_top.v	/^   output                                             DDR3_CS_n;$/;"	p
DDR3_DM	SoCKit_top.v	/^   output [3:0] 				      DDR3_DM;$/;"	p
DDR3_DQ	SoCKit_top.v	/^   inout [31:0] 				      DDR3_DQ;$/;"	p
DDR3_DQS_n	SoCKit_top.v	/^   inout [3:0] 					      DDR3_DQS_n;$/;"	p
DDR3_DQS_p	SoCKit_top.v	/^   inout [3:0] 					      DDR3_DQS_p;$/;"	p
DDR3_MR1_ODT_MASK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DDR3_MR1_ODT_MASK /;"	d
DDR3_MR1_ODT_MASK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DDR3_MR1_ODT_MASK /;"	d
DDR3_MR2_ODT_MASK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define DDR3_MR2_ODT_MASK /;"	d
DDR3_MR2_ODT_MASK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define DDR3_MR2_ODT_MASK /;"	d
DDR3_ODT	SoCKit_top.v	/^   output                                             DDR3_ODT;$/;"	p
DDR3_RAS_n	SoCKit_top.v	/^   output                                             DDR3_RAS_n;$/;"	p
DDR3_RESET_n	SoCKit_top.v	/^   output                                             DDR3_RESET_n;$/;"	p
DDR3_RZQ	SoCKit_top.v	/^   input                                              DDR3_RZQ;$/;"	p
DDR3_WE_n	SoCKit_top.v	/^   output                                             DDR3_WE_n;$/;"	p
DDRX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define DDRX /;"	d
DDRX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define DDRX /;"	d
DEBUG_REPORT_DTAP_PER_PTAP_DYNAMIC	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_REPORT_DTAP_PER_PTAP_DYNAMIC /;"	d
DEBUG_REPORT_DTAP_PER_PTAP_DYNAMIC	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_REPORT_DTAP_PER_PTAP_DYNAMIC /;"	d
DEBUG_REPORT_STATUS_REPORT_GEN_ENABLED	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_REPORT_STATUS_REPORT_GEN_ENABLED /;"	d
DEBUG_REPORT_STATUS_REPORT_GEN_ENABLED	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_REPORT_STATUS_REPORT_GEN_ENABLED /;"	d
DEBUG_REPORT_STATUS_REPORT_READY	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_REPORT_STATUS_REPORT_READY /;"	d
DEBUG_REPORT_STATUS_REPORT_READY	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_REPORT_STATUS_REPORT_READY /;"	d
DEBUG_STATUS_CALIBRATION_ENDED	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_STATUS_CALIBRATION_ENDED /;"	d
DEBUG_STATUS_CALIBRATION_ENDED	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_STATUS_CALIBRATION_ENDED /;"	d
DEBUG_STATUS_CALIBRATION_STARTED	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_STATUS_CALIBRATION_STARTED /;"	d
DEBUG_STATUS_CALIBRATION_STARTED	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_STATUS_CALIBRATION_STARTED /;"	d
DEBUG_STATUS_PRINTF_ENABLED_BIT	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DEBUG_STATUS_PRINTF_ENABLED_BIT /;"	d
DEBUG_STATUS_PRINTF_ENABLED_BIT	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DEBUG_STATUS_PRINTF_ENABLED_BIT /;"	d
DELTA_D	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define DELTA_D /;"	d	file:
DELTA_D	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define DELTA_D /;"	d	file:
DEVICE_FAMILY	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter DEVICE_FAMILY = "";$/;"	c
DEVICE_FAMILY	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter DEVICE_FAMILY = "";$/;"	c
DEVICE_FAMILY	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter DEVICE_FAMILY = "";$/;"	c
DI_BUFFER_DEBUG_SIZE	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define DI_BUFFER_DEBUG_SIZE /;"	d	file:
DI_BUFFER_DEBUG_SIZE	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define DI_BUFFER_DEBUG_SIZE /;"	d	file:
DI_REPORT_FLAGS_DONE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DI_REPORT_FLAGS_DONE /;"	d
DI_REPORT_FLAGS_DONE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DI_REPORT_FLAGS_DONE /;"	d
DI_REPORT_FLAGS_READY	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define DI_REPORT_FLAGS_READY /;"	d
DI_REPORT_FLAGS_READY	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define DI_REPORT_FLAGS_READY /;"	d
DLEVEL	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define DLEVEL /;"	d	file:
DLEVEL	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define DLEVEL /;"	d	file:
DLL_DELAY_CTRL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter DLL_DELAY_CTRL_WIDTH  = "";$/;"	c
DLL_DELAY_CTRL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter DLL_DELAY_CTRL_WIDTH  = "";$/;"	c
DLL_DELAY_CTRL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^parameter DLL_DELAY_CTRL_WIDTH  = "";$/;"	c
DLL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter DLL_WIDTH = "";$/;"	c
DLY_RST	SoCKit_top.v	/^   wire 					      DLY_RST;$/;"	n
DM_PINS_ENABLED	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define DM_PINS_ENABLED /;"	d
DM_PINS_ENABLED	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define DM_PINS_ENABLED /;"	d
DOWNSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter DOWNSTREAM_FIFO_SIZE = 0;$/;"	c
DOWNSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter DOWNSTREAM_FIFO_SIZE = 0;$/;"	c
DOWNSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    parameter DOWNSTREAM_FIFO_SIZE = 0;$/;"	c
DPRINT	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define DPRINT(/;"	d	file:
DPRINT	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define DPRINT(/;"	d	file:
DYNAMIC_CALIB_STEPS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define DYNAMIC_CALIB_STEPS /;"	d	file:
DYNAMIC_CALIB_STEPS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define DYNAMIC_CALIB_STEPS /;"	d	file:
Depth	lab3/synthesis/submodules/altera_jtag_streaming.v	/^      input [31:0] Depth;$/;"	p
EMITT_XML_CSTR_CONNECTION	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTION = "connection";$/;"	v
EMITT_XML_CSTR_CONNECTION	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTION = "connection";$/;"	v
EMITT_XML_CSTR_CONNECTIONS	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTIONS = "connections";$/;"	v
EMITT_XML_CSTR_CONNECTIONS	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTIONS = "connections";$/;"	v
EMITT_XML_CSTR_CONNECTION_DATA	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTION_DATA = "connection_data";$/;"	v
EMITT_XML_CSTR_CONNECTION_DATA	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTION_DATA = "connection_data";$/;"	v
EMITT_XML_CSTR_CONNECTION_PATH	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTION_PATH = "connection_path";$/;"	v
EMITT_XML_CSTR_CONNECTION_PATH	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTION_PATH = "connection_path";$/;"	v
EMITT_XML_CSTR_CONNECTION_PATH_BASE	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTION_PATH_BASE = "connection_path_base";$/;"	v
EMITT_XML_CSTR_CONNECTION_PATH_BASE	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTION_PATH_BASE = "connection_path_base";$/;"	v
EMITT_XML_CSTR_CONNECTION_TYPE	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_CONNECTION_TYPE = "connection_type";$/;"	v
EMITT_XML_CSTR_CONNECTION_TYPE	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_CONNECTION_TYPE = "connection_type";$/;"	v
EMITT_XML_CSTR_DEVICE_NAME	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_DEVICE_NAME = "device_name";$/;"	v
EMITT_XML_CSTR_DEVICE_NAME	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_DEVICE_NAME = "device_name";$/;"	v
EMITT_XML_CSTR_EMULATION_DATA	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_EMULATION_DATA = "emulation_data";$/;"	v
EMITT_XML_CSTR_EMULATION_DATA	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_EMULATION_DATA = "emulation_data";$/;"	v
EMITT_XML_CSTR_EMU_ADDRESS	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_EMU_ADDRESS = "address";$/;"	v
EMITT_XML_CSTR_EMU_ADDRESS	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_EMU_ADDRESS = "address";$/;"	v
EMITT_XML_CSTR_EMU_DATA	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_EMU_DATA = "emu_data";$/;"	v
EMITT_XML_CSTR_EMU_DATA	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_EMU_DATA = "emu_data";$/;"	v
EMITT_XML_CSTR_HARDWARE_NAME	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_HARDWARE_NAME = "hardware_name";$/;"	v
EMITT_XML_CSTR_HARDWARE_NAME	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_HARDWARE_NAME = "hardware_name";$/;"	v
EMITT_XML_CSTR_HIERARCHY_PATH	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_HIERARCHY_PATH = "hierarchy_path";$/;"	v
EMITT_XML_CSTR_HIERARCHY_PATH	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_HIERARCHY_PATH = "hierarchy_path";$/;"	v
EMITT_XML_CSTR_SLD_TYPE	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^const char* const EMITT_XML_CSTR_SLD_TYPE = "sld_type";$/;"	v
EMITT_XML_CSTR_SLD_TYPE	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^const char* const EMITT_XML_CSTR_SLD_TYPE = "sld_type";$/;"	v
EMPTY_LATENCY	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter EMPTY_LATENCY     = 3,$/;"	c
ENABLE_ASSERT	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_ASSERT /;"	d
ENABLE_ASSERT	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_ASSERT /;"	d
ENABLE_BRINGUP_DEBUGGING	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_BRINGUP_DEBUGGING /;"	d
ENABLE_BRINGUP_DEBUGGING	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_BRINGUP_DEBUGGING /;"	d
ENABLE_DQS_IN_CENTERING	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_DQS_IN_CENTERING /;"	d
ENABLE_DQS_IN_CENTERING	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_DQS_IN_CENTERING /;"	d
ENABLE_DQS_OUT_CENTERING	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_DQS_OUT_CENTERING /;"	d
ENABLE_DQS_OUT_CENTERING	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_DQS_OUT_CENTERING /;"	d
ENABLE_EXPORT_SEQ_DEBUG_BRIDGE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_EXPORT_SEQ_DEBUG_BRIDGE /;"	d
ENABLE_EXPORT_SEQ_DEBUG_BRIDGE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_EXPORT_SEQ_DEBUG_BRIDGE /;"	d
ENABLE_INST_ROM_WRITE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_INST_ROM_WRITE /;"	d
ENABLE_INST_ROM_WRITE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_INST_ROM_WRITE /;"	d
ENABLE_MARGIN_REPORT_GEN	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_MARGIN_REPORT_GEN /;"	d
ENABLE_MARGIN_REPORT_GEN	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_MARGIN_REPORT_GEN /;"	d
ENABLE_NON_DESTRUCTIVE_CALIB	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_NON_DESTRUCTIVE_CALIB /;"	d
ENABLE_NON_DESTRUCTIVE_CALIB	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_NON_DESTRUCTIVE_CALIB /;"	d
ENABLE_SUPER_QUICK_CALIBRATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_SUPER_QUICK_CALIBRATION /;"	d
ENABLE_SUPER_QUICK_CALIBRATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_SUPER_QUICK_CALIBRATION /;"	d
ENABLE_TCL_DEBUG	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define ENABLE_TCL_DEBUG /;"	d
ENABLE_TCL_DEBUG	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define ENABLE_TCL_DEBUG /;"	d
ENCODING	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      parameter ENCODING      = 0 ) $/;"	c
ENCODING	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      parameter ENCODING      = 0) $/;"	c
ERROR_WIDTH	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter ERROR_WIDTH       = 0,$/;"	c
ERR_IE_TEXT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define ERR_IE_TEXT /;"	d
ERR_IE_TEXT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define ERR_IE_TEXT /;"	d
EXPORT_MASTER_SIGNALS	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   parameter EXPORT_MASTER_SIGNALS = 0;$/;"	c
F2S_Width	lab3/synthesis/submodules/lab3_hps_0.v	/^		parameter F2S_Width = 2,$/;"	c
FAN_CTRL	SoCKit_top.v	/^   output                                             FAN_CTRL;$/;"	p
FAST_SIM_CALIBRATION	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter FAST_SIM_CALIBRATION = "";$/;"	c
FAST_SIM_MODEL	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter FAST_SIM_MODEL            = 0;$/;"	c
FAST_SIM_MODEL	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter FAST_SIM_MODEL = "";$/;"	c
FAST_VER	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   parameter FAST_VER              = 0;$/;"	c
FIFO_DEPTH	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter FIFO_DEPTH        = 16,$/;"	c
FIFO_DEPTHS	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   parameter FIFO_DEPTHS           = 2;$/;"	c
FIFO_DEPTHS	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  parameter FIFO_DEPTHS = 2;$/;"	c
FIFO_DEPTHS	lab3/synthesis/submodules/lab3_master_0.v	/^		parameter FIFO_DEPTHS = 2$/;"	c
FIFO_WIDTHU	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   parameter FIFO_WIDTHU           = 1;$/;"	c
FIFO_WIDTHU	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  parameter FIFO_WIDTHU = 1;$/;"	c
FORWARD_SYNC_DEPTH	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  parameter  FORWARD_SYNC_DEPTH  = 2;$/;"	c
FULL_RATE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define FULL_RATE /;"	d
FULL_RATE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define FULL_RATE /;"	d
Fifo	Fifo.v	/^module Fifo ($/;"	m
Fifo	Fifo_bb.v	/^module Fifo ($/;"	m
Fifo	verilator/Fifo.v	/^module Fifo ($/;"	m
Fifo	verilator/Fifo_bb.v	/^module Fifo ($/;"	m
GUARANTEED_READ_BRINGUP_TEST	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define GUARANTEED_READ_BRINGUP_TEST /;"	d
GUARANTEED_READ_BRINGUP_TEST	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define GUARANTEED_READ_BRINGUP_TEST /;"	d
HALF_RATE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HALF_RATE /;"	d
HALF_RATE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HALF_RATE /;"	d
HALF_RATE_MODE	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define HALF_RATE_MODE /;"	d	file:
HALF_RATE_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define HALF_RATE_MODE /;"	d	file:
HARD_PHY	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HARD_PHY /;"	d
HARD_PHY	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HARD_PHY /;"	d
HARD_VFIFO	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HARD_VFIFO /;"	d
HARD_VFIFO	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HARD_VFIFO /;"	d
HCX_COMPAT_MODE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HCX_COMPAT_MODE /;"	d
HCX_COMPAT_MODE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HCX_COMPAT_MODE /;"	d
HHP_HPS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HHP_HPS /;"	d
HHP_HPS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HHP_HPS /;"	d
HHP_HPS_SIMULATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HHP_HPS_SIMULATION /;"	d
HHP_HPS_SIMULATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HHP_HPS_SIMULATION /;"	d
HHP_HPS_VERIFICATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HHP_HPS_VERIFICATION /;"	d
HHP_HPS_VERIFICATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HHP_HPS_VERIFICATION /;"	d
HPS_CLOCK_25	SoCKit_top.v	/^   input                                              HPS_CLOCK_25;$/;"	p
HPS_CLOCK_50	SoCKit_top.v	/^   input                                              HPS_CLOCK_50;$/;"	p
HPS_CONV_USB_n	SoCKit_top.v	/^   input                                              HPS_CONV_USB_n;$/;"	p
HPS_DDR3_A	SoCKit_top.v	/^   output [14:0] 				      HPS_DDR3_A;$/;"	p
HPS_DDR3_BA	SoCKit_top.v	/^   output [2:0] 				      HPS_DDR3_BA;$/;"	p
HPS_DDR3_CAS_n	SoCKit_top.v	/^   output                                             HPS_DDR3_CAS_n;$/;"	p
HPS_DDR3_CKE	SoCKit_top.v	/^   output                                             HPS_DDR3_CKE;$/;"	p
HPS_DDR3_CK_n	SoCKit_top.v	/^   output                                             HPS_DDR3_CK_n;$/;"	p
HPS_DDR3_CK_p	SoCKit_top.v	/^   output                                             HPS_DDR3_CK_p;$/;"	p
HPS_DDR3_CS_n	SoCKit_top.v	/^   output                                             HPS_DDR3_CS_n;$/;"	p
HPS_DDR3_DM	SoCKit_top.v	/^   output [3:0] 				      HPS_DDR3_DM;$/;"	p
HPS_DDR3_DQ	SoCKit_top.v	/^   inout [31:0] 				      HPS_DDR3_DQ;$/;"	p
HPS_DDR3_DQS_n	SoCKit_top.v	/^   inout [3:0] 					      HPS_DDR3_DQS_n;$/;"	p
HPS_DDR3_DQS_p	SoCKit_top.v	/^   inout [3:0] 					      HPS_DDR3_DQS_p;$/;"	p
HPS_DDR3_ODT	SoCKit_top.v	/^   output                                             HPS_DDR3_ODT;$/;"	p
HPS_DDR3_RAS_n	SoCKit_top.v	/^   output                                             HPS_DDR3_RAS_n;$/;"	p
HPS_DDR3_RESET_n	SoCKit_top.v	/^   output                                             HPS_DDR3_RESET_n;$/;"	p
HPS_DDR3_RZQ	SoCKit_top.v	/^   input                                              HPS_DDR3_RZQ;$/;"	p
HPS_DDR3_WE_n	SoCKit_top.v	/^   output                                             HPS_DDR3_WE_n;$/;"	p
HPS_ENET_GTX_CLK	SoCKit_top.v	/^   input                                              HPS_ENET_GTX_CLK;$/;"	p
HPS_ENET_INT_n	SoCKit_top.v	/^   input                                              HPS_ENET_INT_n;$/;"	p
HPS_ENET_MDC	SoCKit_top.v	/^   output                                             HPS_ENET_MDC;$/;"	p
HPS_ENET_MDIO	SoCKit_top.v	/^   inout                                              HPS_ENET_MDIO;$/;"	p
HPS_ENET_RESET_n	SoCKit_top.v	/^   output                                             HPS_ENET_RESET_n;$/;"	p
HPS_ENET_RX_CLK	SoCKit_top.v	/^   input                                              HPS_ENET_RX_CLK;$/;"	p
HPS_ENET_RX_DATA	SoCKit_top.v	/^   input [3:0] 					      HPS_ENET_RX_DATA;$/;"	p
HPS_ENET_RX_DV	SoCKit_top.v	/^   input                                              HPS_ENET_RX_DV;$/;"	p
HPS_ENET_TX_DATA	SoCKit_top.v	/^   output [3:0] 				      HPS_ENET_TX_DATA;$/;"	p
HPS_ENET_TX_EN	SoCKit_top.v	/^   output                                             HPS_ENET_TX_EN;$/;"	p
HPS_FLASH_DATA	SoCKit_top.v	/^   inout [3:0] 					      HPS_FLASH_DATA;$/;"	p
HPS_FLASH_DCLK	SoCKit_top.v	/^   output                                             HPS_FLASH_DCLK;$/;"	p
HPS_FLASH_NCSO	SoCKit_top.v	/^   output                                             HPS_FLASH_NCSO;$/;"	p
HPS_GSENSOR_INT	SoCKit_top.v	/^   input                                              HPS_GSENSOR_INT;$/;"	p
HPS_HW	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HPS_HW /;"	d
HPS_HW	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HPS_HW /;"	d
HPS_I2C_CLK	SoCKit_top.v	/^   inout                                              HPS_I2C_CLK;$/;"	p
HPS_I2C_SDA	SoCKit_top.v	/^   inout                                              HPS_I2C_SDA;$/;"	p
HPS_KEY	SoCKit_top.v	/^   inout [3:0] 					      HPS_KEY;$/;"	p
HPS_LCM_D_C	SoCKit_top.v	/^   output                                             HPS_LCM_D_C;$/;"	p
HPS_LCM_RST_N	SoCKit_top.v	/^   output                                             HPS_LCM_RST_N;$/;"	p
HPS_LCM_SPIM_CLK	SoCKit_top.v	/^   input                                              HPS_LCM_SPIM_CLK;$/;"	p
HPS_LCM_SPIM_MISO	SoCKit_top.v	/^   inout                                              HPS_LCM_SPIM_MISO;$/;"	p
HPS_LCM_SPIM_MOSI	SoCKit_top.v	/^   output                                             HPS_LCM_SPIM_MOSI;$/;"	p
HPS_LCM_SPIM_SS	SoCKit_top.v	/^   output                                             HPS_LCM_SPIM_SS;$/;"	p
HPS_LED	SoCKit_top.v	/^   output [3:0] 				      HPS_LED;$/;"	p
HPS_LTC_GPIO	SoCKit_top.v	/^   inout                                              HPS_LTC_GPIO;$/;"	p
HPS_RESET_n	SoCKit_top.v	/^   input                                              HPS_RESET_n;$/;"	p
HPS_SD_CLK	SoCKit_top.v	/^   output                                             HPS_SD_CLK;$/;"	p
HPS_SD_CMD	SoCKit_top.v	/^   inout                                              HPS_SD_CMD;$/;"	p
HPS_SD_DATA	SoCKit_top.v	/^   inout [3:0] 					      HPS_SD_DATA;$/;"	p
HPS_SPIM_CLK	SoCKit_top.v	/^   output                                             HPS_SPIM_CLK;$/;"	p
HPS_SPIM_MISO	SoCKit_top.v	/^   input                                              HPS_SPIM_MISO;$/;"	p
HPS_SPIM_MOSI	SoCKit_top.v	/^   output                                             HPS_SPIM_MOSI;$/;"	p
HPS_SPIM_SS	SoCKit_top.v	/^   output                                             HPS_SPIM_SS;$/;"	p
HPS_SW	SoCKit_top.v	/^   input [3:0] 					      HPS_SW;$/;"	p
HPS_UART_RX	SoCKit_top.v	/^   input                                              HPS_UART_RX;$/;"	p
HPS_UART_TX	SoCKit_top.v	/^   output                                             HPS_UART_TX;$/;"	p
HPS_USB_CLKOUT	SoCKit_top.v	/^   input                                              HPS_USB_CLKOUT;$/;"	p
HPS_USB_DATA	SoCKit_top.v	/^   inout [7:0] 					      HPS_USB_DATA;$/;"	p
HPS_USB_DIR	SoCKit_top.v	/^   input                                              HPS_USB_DIR;$/;"	p
HPS_USB_NXT	SoCKit_top.v	/^   input                                              HPS_USB_NXT;$/;"	p
HPS_USB_RESET_PHY	SoCKit_top.v	/^   output                                             HPS_USB_RESET_PHY;$/;"	p
HPS_USB_STP	SoCKit_top.v	/^   output                                             HPS_USB_STP;$/;"	p
HPS_WARM_RST_n	SoCKit_top.v	/^   input                                              HPS_WARM_RST_n;$/;"	p
HR_DDIO_OUT_HAS_THREE_REGS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define HR_DDIO_OUT_HAS_THREE_REGS /;"	d
HR_DDIO_OUT_HAS_THREE_REGS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define HR_DDIO_OUT_HAS_THREE_REGS /;"	d
HSMC_CLKIN_n	SoCKit_top.v	/^   input [2:1] 					      HSMC_CLKIN_n;$/;"	p
HSMC_CLKIN_p	SoCKit_top.v	/^   input [2:1] 					      HSMC_CLKIN_p;$/;"	p
HSMC_CLKOUT_n	SoCKit_top.v	/^   output [2:1] 				      HSMC_CLKOUT_n;$/;"	p
HSMC_CLKOUT_p	SoCKit_top.v	/^   output [2:1] 				      HSMC_CLKOUT_p;$/;"	p
HSMC_CLK_IN0	SoCKit_top.v	/^   input                                              HSMC_CLK_IN0;$/;"	p
HSMC_CLK_OUT0	SoCKit_top.v	/^   output                                             HSMC_CLK_OUT0;$/;"	p
HSMC_D	SoCKit_top.v	/^   inout [3:0] 					      HSMC_D;$/;"	p
HSMC_GXB_RX_p	SoCKit_top.v	/^   input [7:0] 					      HSMC_GXB_RX_p;$/;"	p
HSMC_GXB_TX_p	SoCKit_top.v	/^   output [7:0] 				      HSMC_GXB_TX_p;$/;"	p
HSMC_REF_CLK_p	SoCKit_top.v	/^   input                                              HSMC_REF_CLK_p;$/;"	p
HSMC_RX_n	SoCKit_top.v	/^   inout [16:0] 				      HSMC_RX_n;$/;"	p
HSMC_RX_p	SoCKit_top.v	/^   inout [16:0] 				      HSMC_RX_p;$/;"	p
HSMC_SCL	SoCKit_top.v	/^   output                                             HSMC_SCL;$/;"	p
HSMC_SDA	SoCKit_top.v	/^   inout                                              HSMC_SDA;$/;"	p
HSMC_TX_n	SoCKit_top.v	/^   inout [16:0] 				      HSMC_TX_n;$/;"	p
HSMC_TX_p	SoCKit_top.v	/^   inout [16:0] 				      HSMC_TX_p;$/;"	p
ID_NAME	lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v	/^parameter ID_NAME = "PROB";$/;"	c
INST_ROM_INIT_FILE_NAME	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter INST_ROM_INIT_FILE_NAME = "";$/;"	c
IORD_32DIRECT	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define IORD_32DIRECT(/;"	d
IORD_32DIRECT	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define IORD_32DIRECT(/;"	d
IOWR_32DIRECT	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define IOWR_32DIRECT(/;"	d
IOWR_32DIRECT	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define IOWR_32DIRECT(/;"	d
IO_DELAY_PER_DCHAIN_TAP	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DELAY_PER_DCHAIN_TAP /;"	d
IO_DELAY_PER_DCHAIN_TAP	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DELAY_PER_DCHAIN_TAP /;"	d
IO_DELAY_PER_DQS_EN_DCHAIN_TAP	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DELAY_PER_DQS_EN_DCHAIN_TAP /;"	d
IO_DELAY_PER_DQS_EN_DCHAIN_TAP	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DELAY_PER_DQS_EN_DCHAIN_TAP /;"	d
IO_DELAY_PER_OPA_TAP	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DELAY_PER_OPA_TAP /;"	d
IO_DELAY_PER_OPA_TAP	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DELAY_PER_OPA_TAP /;"	d
IO_DLL_CHAIN_LENGTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DLL_CHAIN_LENGTH /;"	d
IO_DLL_CHAIN_LENGTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DLL_CHAIN_LENGTH /;"	d
IO_DM_OUT_RESERVE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DM_OUT_RESERVE /;"	d
IO_DM_OUT_RESERVE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DM_OUT_RESERVE /;"	d
IO_DQDQS_OUT_PHASE_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQDQS_OUT_PHASE_MAX /;"	d
IO_DQDQS_OUT_PHASE_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQDQS_OUT_PHASE_MAX /;"	d
IO_DQS_EN_DELAY_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_EN_DELAY_MAX /;"	d
IO_DQS_EN_DELAY_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_EN_DELAY_MAX /;"	d
IO_DQS_EN_DELAY_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define IO_DQS_EN_DELAY_OFFSET	/;"	d
IO_DQS_EN_DELAY_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_EN_DELAY_OFFSET /;"	d
IO_DQS_EN_DELAY_OFFSET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define IO_DQS_EN_DELAY_OFFSET	/;"	d
IO_DQS_EN_DELAY_OFFSET	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_EN_DELAY_OFFSET /;"	d
IO_DQS_EN_PHASE_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_EN_PHASE_MAX /;"	d
IO_DQS_EN_PHASE_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_EN_PHASE_MAX /;"	d
IO_DQS_IN_DELAY_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_IN_DELAY_MAX /;"	d
IO_DQS_IN_DELAY_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_IN_DELAY_MAX /;"	d
IO_DQS_IN_RESERVE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_IN_RESERVE /;"	d
IO_DQS_IN_RESERVE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_IN_RESERVE /;"	d
IO_DQS_OUT_RESERVE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQS_OUT_RESERVE /;"	d
IO_DQS_OUT_RESERVE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQS_OUT_RESERVE /;"	d
IO_DQ_OUT_RESERVE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_DQ_OUT_RESERVE /;"	d
IO_DQ_OUT_RESERVE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_DQ_OUT_RESERVE /;"	d
IO_IO_IN_DELAY_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_IO_IN_DELAY_MAX /;"	d
IO_IO_IN_DELAY_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_IO_IN_DELAY_MAX /;"	d
IO_IO_OUT1_DELAY_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_IO_OUT1_DELAY_MAX /;"	d
IO_IO_OUT1_DELAY_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_IO_OUT1_DELAY_MAX /;"	d
IO_IO_OUT2_DELAY_MAX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_IO_OUT2_DELAY_MAX /;"	d
IO_IO_OUT2_DELAY_MAX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_IO_OUT2_DELAY_MAX /;"	d
IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS /;"	d
IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS /;"	d
IPRINT	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define IPRINT(/;"	d	file:
IPRINT	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define IPRINT(/;"	d	file:
IRDA_RXD	SoCKit_top.v	/^   input                                              IRDA_RXD;$/;"	p
IS_HHP_HPS	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter IS_HHP_HPS = "";$/;"	c
IS_HHP_HPS	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter IS_HHP_HPS            = "";$/;"	c
IS_HHP_HPS	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter IS_HHP_HPS = "false";$/;"	c
IS_HHP_HPS	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^parameter IS_HHP_HPS = "false";$/;"	c
KEY	SoCKit_top.v	/^   input [3:0] 					      KEY;$/;"	p
LED	SoCKit_top.v	/^   output [3:0] 				      LED;$/;"	p
LPDDR1	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define LPDDR1 /;"	d
LPDDR1	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define LPDDR1 /;"	d
LPDDR2	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define LPDDR2 /;"	d
LPDDR2	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define LPDDR2 /;"	d
LRDIMM	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define LRDIMM /;"	d
LRDIMM	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define LRDIMM /;"	d
LRDIMM_SPD_MR_RTT_DRV	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define LRDIMM_SPD_MR_RTT_DRV(/;"	d
LRDIMM_SPD_MR_RTT_DRV	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define LRDIMM_SPD_MR_RTT_DRV(/;"	d
LRDIMM_SPD_MR_RTT_NOM	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define LRDIMM_SPD_MR_RTT_NOM(/;"	d
LRDIMM_SPD_MR_RTT_NOM	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define LRDIMM_SPD_MR_RTT_NOM(/;"	d
LRDIMM_SPD_MR_RTT_WR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define LRDIMM_SPD_MR_RTT_WR(/;"	d
LRDIMM_SPD_MR_RTT_WR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define LRDIMM_SPD_MR_RTT_WR(/;"	d
MARGIN_VARIATION_TEST	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define MARGIN_VARIATION_TEST /;"	d
MARGIN_VARIATION_TEST	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define MARGIN_VARIATION_TEST /;"	d
MAX_DM	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define MAX_DM	/;"	d
MAX_DM	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define MAX_DM	/;"	d
MAX_DQ	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define MAX_DQ	/;"	d
MAX_DQ	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define MAX_DQ	/;"	d
MAX_DQS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define MAX_DQS	/;"	d
MAX_DQS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define MAX_DQS	/;"	d
MAX_LATENCY_COUNT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define MAX_LATENCY_COUNT_WIDTH /;"	d
MAX_LATENCY_COUNT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define MAX_LATENCY_COUNT_WIDTH /;"	d
MAX_RANKS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define MAX_RANKS	/;"	d
MAX_RANKS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define MAX_RANKS	/;"	d
MEM_ADDRESS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_ADDRESS_WIDTH     = ""; $/;"	c
MEM_ADDRESS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_ADDRESS_WIDTH     = "";$/;"	c
MEM_ADDRESS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_ADDRESS_WIDTH     = "";$/;"	c
MEM_ADDR_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define MEM_ADDR_WIDTH /;"	d
MEM_ADDR_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define MEM_ADDR_WIDTH /;"	d
MEM_BANK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_BANK_WIDTH        = ""; $/;"	c
MEM_BANK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_BANK_WIDTH        = "";$/;"	c
MEM_BANK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_BANK_WIDTH        = "";$/;"	c
MEM_CHIP_SELECT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_CHIP_SELECT_WIDTH = ""; $/;"	c
MEM_CHIP_SELECT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_CHIP_SELECT_WIDTH = ""; $/;"	c
MEM_CK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_CK_WIDTH 			= ""; $/;"	c
MEM_CK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_CK_WIDTH          = "";$/;"	c
MEM_CK_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_CK_WIDTH          = "";$/;"	c
MEM_CLK_EN_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_CLK_EN_WIDTH 		= ""; $/;"	c
MEM_CLK_EN_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_CLK_EN_WIDTH      = "";$/;"	c
MEM_CLK_EN_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_CLK_EN_WIDTH      = "";$/;"	c
MEM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_CONTROL_WIDTH     = ""; $/;"	c
MEM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_CONTROL_WIDTH     = "";$/;"	c
MEM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_CONTROL_WIDTH     = "";$/;"	c
MEM_DM_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_DM_WIDTH          = "";$/;"	c
MEM_DM_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_DM_WIDTH          = "";$/;"	c
MEM_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_DQS_WIDTH         = "";$/;"	c
MEM_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_DQS_WIDTH         = "";$/;"	c
MEM_DQ_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_DQ_WIDTH          = "";$/;"	c
MEM_DQ_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_DQ_WIDTH          = "";$/;"	c
MEM_IF_CS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_IF_CS_WIDTH = "";$/;"	c
MEM_ODT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	parameter MEM_ODT_WIDTH 		= ""; $/;"	c
MEM_ODT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_ODT_WIDTH         = "";$/;"	c
MEM_ODT_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_ODT_WIDTH         = "";$/;"	c
MEM_READ_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_READ_DQS_WIDTH    = "";$/;"	c
MEM_READ_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_READ_DQS_WIDTH    = "";$/;"	c
MEM_READ_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^parameter MEM_READ_DQS_WIDTH = ""; $/;"	c
MEM_T_RL_ADD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	#define MEM_T_RL_ADD /;"	d
MEM_T_RL_ADD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	#define MEM_T_RL_ADD /;"	d
MEM_T_WL_ADD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	#define MEM_T_WL_ADD /;"	d
MEM_T_WL_ADD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	#define MEM_T_WL_ADD /;"	d
MEM_WRITE_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter MEM_WRITE_DQS_WIDTH   = "";$/;"	c
MEM_WRITE_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MEM_WRITE_DQS_WIDTH   = "";$/;"	c
MGMT_CHANNEL_WIDTH	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter MGMT_CHANNEL_WIDTH = -1;$/;"	c
MGMT_CHANNEL_WIDTH	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter MGMT_CHANNEL_WIDTH = -1;$/;"	c
MGMT_CHANNEL_WIDTH	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    parameter MGMT_CHANNEL_WIDTH = -1;$/;"	c
MGR_SELECT_MASK	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define MGR_SELECT_MASK /;"	d
MGR_SELECT_MASK	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define MGR_SELECT_MASK /;"	d
MR1_ODS	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MR1_ODS               = "";$/;"	c
MR1_RTT	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MR1_RTT               = "";$/;"	c
MR2_RTT_WR	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter MR2_RTT_WR            = ""; $/;"	c
MULTIPLE_AFI_WLAT	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define MULTIPLE_AFI_WLAT /;"	d
MULTIPLE_AFI_WLAT	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define MULTIPLE_AFI_WLAT /;"	d
NEWVERSION_DQSEN	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define NEWVERSION_DQSEN /;"	d	file:
NEWVERSION_DQSEN	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define NEWVERSION_DQSEN /;"	d	file:
NEWVERSION_GW	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define NEWVERSION_GW /;"	d	file:
NEWVERSION_GW	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define NEWVERSION_GW /;"	d	file:
NEWVERSION_RDDESKEW	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define NEWVERSION_RDDESKEW /;"	d	file:
NEWVERSION_RDDESKEW	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define NEWVERSION_RDDESKEW /;"	d	file:
NEWVERSION_WL	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define NEWVERSION_WL /;"	d	file:
NEWVERSION_WL	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define NEWVERSION_WL /;"	d	file:
NEWVERSION_WRDESKEW	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define NEWVERSION_WRDESKEW /;"	d	file:
NEWVERSION_WRDESKEW	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define NEWVERSION_WRDESKEW /;"	d	file:
NUM_AFI_RESET	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^parameter NUM_AFI_RESET = 1;$/;"	c
NUM_CALIB_REPEAT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_CALIB_REPEAT	/;"	d
NUM_CALIB_REPEAT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_CALIB_REPEAT	/;"	d
NUM_DI_SAMPLE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define NUM_DI_SAMPLE /;"	d
NUM_DI_SAMPLE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define NUM_DI_SAMPLE /;"	d
NUM_GROUP_MASK_WORDS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define NUM_GROUP_MASK_WORDS /;"	d
NUM_GROUP_MASK_WORDS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define NUM_GROUP_MASK_WORDS /;"	d
NUM_RANKS_PER_SHADOW_REG	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_RANKS_PER_SHADOW_REG /;"	d
NUM_RANKS_PER_SHADOW_REG	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_RANKS_PER_SHADOW_REG /;"	d
NUM_RANK_MASK_WORDS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define NUM_RANK_MASK_WORDS /;"	d
NUM_RANK_MASK_WORDS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define NUM_RANK_MASK_WORDS /;"	d
NUM_READ_PB_TESTS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_READ_PB_TESTS	/;"	d
NUM_READ_PB_TESTS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_READ_PB_TESTS	/;"	d
NUM_READ_TESTS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_READ_TESTS	/;"	d
NUM_READ_TESTS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_READ_TESTS	/;"	d
NUM_RESET_INPUTS	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter NUM_RESET_INPUTS              = 6,$/;"	c
NUM_RESET_OUTPUT	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^parameter NUM_RESET_OUTPUT = 1;$/;"	c
NUM_SHADOW_REGS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define NUM_SHADOW_REGS /;"	d
NUM_SHADOW_REGS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define NUM_SHADOW_REGS /;"	d
NUM_WRITE_PB_TESTS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_WRITE_PB_TESTS	/;"	d
NUM_WRITE_PB_TESTS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_WRITE_PB_TESTS	/;"	d
NUM_WRITE_TESTS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define NUM_WRITE_TESTS	/;"	d
NUM_WRITE_TESTS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define NUM_WRITE_TESTS	/;"	d
OCT_PARALLEL_TERM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter OCT_PARALLEL_TERM_CONTROL_WIDTH = "";$/;"	c
OCT_PARALLEL_TERM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter OCT_PARALLEL_TERM_CONTROL_WIDTH = "";$/;"	c
OCT_SERIES_TERM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^parameter OCT_SERIES_TERM_CONTROL_WIDTH   = "";$/;"	c
OCT_SERIES_TERM_CONTROL_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter OCT_SERIES_TERM_CONTROL_WIDTH   = "";$/;"	c
OSC_50_B3B	SoCKit_top.v	/^   input                                              OSC_50_B3B;$/;"	p
OSC_50_B4A	SoCKit_top.v	/^   input                                              OSC_50_B4A;$/;"	p
OSC_50_B5B	SoCKit_top.v	/^   input                                              OSC_50_B5B;$/;"	p
OSC_50_B8A	SoCKit_top.v	/^   input                                              OSC_50_B8A;$/;"	p
PASS_ALL_BITS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PASS_ALL_BITS	/;"	d
PASS_ALL_BITS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PASS_ALL_BITS	/;"	d
PASS_ONE_BIT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PASS_ONE_BIT	/;"	d
PASS_ONE_BIT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PASS_ONE_BIT	/;"	d
PCIE_PERST_n	SoCKit_top.v	/^   input                                              PCIE_PERST_n;$/;"	p
PCIE_WAKE_n	SoCKit_top.v	/^   input                                              PCIE_WAKE_n;$/;"	p
PHY_DEBUG_DISABLE_GUARANTEED_READ	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_DISABLE_GUARANTEED_READ /;"	d
PHY_DEBUG_DISABLE_GUARANTEED_READ	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_DISABLE_GUARANTEED_READ /;"	d
PHY_DEBUG_ENABLE_CAL_RPT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_ENABLE_CAL_RPT /;"	d
PHY_DEBUG_ENABLE_CAL_RPT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_ENABLE_CAL_RPT /;"	d
PHY_DEBUG_ENABLE_MARGIN_RPT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_ENABLE_MARGIN_RPT /;"	d
PHY_DEBUG_ENABLE_MARGIN_RPT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_ENABLE_MARGIN_RPT /;"	d
PHY_DEBUG_ENABLE_NON_DESTRUCTIVE_CALIBRATION	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_ENABLE_NON_DESTRUCTIVE_CALIBRATION /;"	d
PHY_DEBUG_ENABLE_NON_DESTRUCTIVE_CALIBRATION	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_ENABLE_NON_DESTRUCTIVE_CALIBRATION /;"	d
PHY_DEBUG_IN_DEBUG_MODE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_IN_DEBUG_MODE /;"	d
PHY_DEBUG_IN_DEBUG_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_IN_DEBUG_MODE /;"	d
PHY_DEBUG_SWEEP_ALL_GROUPS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_DEBUG_SWEEP_ALL_GROUPS /;"	d
PHY_DEBUG_SWEEP_ALL_GROUPS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_DEBUG_SWEEP_ALL_GROUPS /;"	d
PHY_MGR_AFI_RLAT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_AFI_RLAT	/;"	d
PHY_MGR_AFI_RLAT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_AFI_RLAT	/;"	d
PHY_MGR_AFI_WLAT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_AFI_WLAT	/;"	d
PHY_MGR_AFI_WLAT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_AFI_WLAT	/;"	d
PHY_MGR_CALIB_LFIFO_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CALIB_LFIFO_OFFSET	/;"	d
PHY_MGR_CALIB_LFIFO_OFFSET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CALIB_LFIFO_OFFSET	/;"	d
PHY_MGR_CALIB_SKIP_STEPS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CALIB_SKIP_STEPS	/;"	d
PHY_MGR_CALIB_SKIP_STEPS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CALIB_SKIP_STEPS	/;"	d
PHY_MGR_CALIB_VFIFO_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CALIB_VFIFO_OFFSET	/;"	d
PHY_MGR_CALIB_VFIFO_OFFSET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CALIB_VFIFO_OFFSET	/;"	d
PHY_MGR_CAL_DEBUG_INFO	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CAL_DEBUG_INFO	/;"	d
PHY_MGR_CAL_DEBUG_INFO	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CAL_DEBUG_INFO	/;"	d
PHY_MGR_CAL_FAIL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CAL_FAIL	/;"	d
PHY_MGR_CAL_FAIL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CAL_FAIL	/;"	d
PHY_MGR_CAL_RESET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CAL_RESET	/;"	d
PHY_MGR_CAL_RESET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CAL_RESET	/;"	d
PHY_MGR_CAL_STATUS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CAL_STATUS	/;"	d
PHY_MGR_CAL_STATUS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CAL_STATUS	/;"	d
PHY_MGR_CAL_SUCCESS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CAL_SUCCESS	/;"	d
PHY_MGR_CAL_SUCCESS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CAL_SUCCESS	/;"	d
PHY_MGR_CMD_FIFO_RESET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_FIFO_RESET	/;"	d
PHY_MGR_CMD_FIFO_RESET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_FIFO_RESET	/;"	d
PHY_MGR_CMD_INC_VFIFO_FR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_INC_VFIFO_FR	/;"	d
PHY_MGR_CMD_INC_VFIFO_FR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_INC_VFIFO_FR	/;"	d
PHY_MGR_CMD_INC_VFIFO_FR_HR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_INC_VFIFO_FR_HR	/;"	d
PHY_MGR_CMD_INC_VFIFO_FR_HR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_INC_VFIFO_FR_HR	/;"	d
PHY_MGR_CMD_INC_VFIFO_HARD_PHY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_INC_VFIFO_HARD_PHY	/;"	d
PHY_MGR_CMD_INC_VFIFO_HARD_PHY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_INC_VFIFO_HARD_PHY	/;"	d
PHY_MGR_CMD_INC_VFIFO_HR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_INC_VFIFO_HR	/;"	d
PHY_MGR_CMD_INC_VFIFO_HR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_INC_VFIFO_HR	/;"	d
PHY_MGR_CMD_INC_VFIFO_QR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_CMD_INC_VFIFO_QR	/;"	d
PHY_MGR_CMD_INC_VFIFO_QR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_CMD_INC_VFIFO_QR	/;"	d
PHY_MGR_FR_SHIFT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_FR_SHIFT	/;"	d
PHY_MGR_FR_SHIFT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_FR_SHIFT	/;"	d
PHY_MGR_MAX_AFI_RLAT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MAX_AFI_RLAT_WIDTH /;"	d
PHY_MGR_MAX_AFI_RLAT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MAX_AFI_RLAT_WIDTH /;"	d
PHY_MGR_MAX_AFI_WLAT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MAX_AFI_WLAT_WIDTH /;"	d
PHY_MGR_MAX_AFI_WLAT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MAX_AFI_WLAT_WIDTH /;"	d
PHY_MGR_MAX_RLAT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MAX_RLAT_WIDTH	/;"	d
PHY_MGR_MAX_RLAT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MAX_RLAT_WIDTH	/;"	d
PHY_MGR_MEM_T_RL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MEM_T_RL	/;"	d
PHY_MGR_MEM_T_RL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MEM_T_RL	/;"	d
PHY_MGR_MEM_T_WL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MEM_T_WL	/;"	d
PHY_MGR_MEM_T_WL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MEM_T_WL	/;"	d
PHY_MGR_MUX_SEL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_MUX_SEL	/;"	d
PHY_MGR_MUX_SEL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_MUX_SEL	/;"	d
PHY_MGR_PHY_RLAT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_PHY_RLAT	/;"	d
PHY_MGR_PHY_RLAT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_PHY_RLAT	/;"	d
PHY_MGR_RDIMM	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_RDIMM	/;"	d
PHY_MGR_RDIMM	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_RDIMM	/;"	d
PHY_MGR_RESET_MEM_STBL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_RESET_MEM_STBL	/;"	d
PHY_MGR_RESET_MEM_STBL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_RESET_MEM_STBL	/;"	d
PHY_MGR_VFIFO_RD_EN_OVRD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define PHY_MGR_VFIFO_RD_EN_OVRD	/;"	d
PHY_MGR_VFIFO_RD_EN_OVRD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define PHY_MGR_VFIFO_RD_EN_OVRD	/;"	d
PIPELINE_READY	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   parameter  PIPELINE_READY    = 1;$/;"	c
PLI_PORT	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter PLI_PORT = 50000; \/\/ PLI Simulation Port$/;"	c
PLI_PORT	lab3/synthesis/submodules/altera_pli_streaming.v	/^    parameter PLI_PORT = 50000;$/;"	c
PRE_POST_TEST_SIZE	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define PRE_POST_TEST_SIZE /;"	d	file:
PRE_POST_TEST_SIZE	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define PRE_POST_TEST_SIZE /;"	d	file:
PRINTF_READ_BUFFER_FIFO_WORDS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define PRINTF_READ_BUFFER_FIFO_WORDS /;"	d
PRINTF_READ_BUFFER_FIFO_WORDS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define PRINTF_READ_BUFFER_FIFO_WORDS /;"	d
PRINTF_READ_BUFFER_SIZE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define PRINTF_READ_BUFFER_SIZE /;"	d
PRINTF_READ_BUFFER_SIZE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define PRINTF_READ_BUFFER_SIZE /;"	d
PURPOSE	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter PURPOSE = 0; \/\/ for discovery of services behind this JTAG Phy - 0$/;"	c
PURPOSE	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter PURPOSE = 0; \/\/ for discovery of services behind this JTAG Phy$/;"	c
PURPOSE	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    parameter PURPOSE = 0;$/;"	c
PURPOSE	lab3/synthesis/submodules/altera_pli_streaming.v	/^    parameter PURPOSE = 0;$/;"	c
QDRII	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define QDRII /;"	d
QDRII	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define QDRII /;"	d
QUARTER_RATE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define QUARTER_RATE /;"	d
QUARTER_RATE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define QUARTER_RATE /;"	d
QUARTER_RATE_MODE	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define QUARTER_RATE_MODE /;"	d	file:
QUARTER_RATE_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define QUARTER_RATE_MODE /;"	d	file:
Quotient	SoCKit_top.v	/^   wire [9:0] 					      Quotient;$/;"	n
RAM	RAM.v	/^module RAM ($/;"	m
RAM	RAM_bb.v	/^module RAM ($/;"	m
RDIMM	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RDIMM /;"	d
RDIMM	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RDIMM /;"	d
READ_AFTER_WRITE_CALIBRATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define READ_AFTER_WRITE_CALIBRATION /;"	d
READ_AFTER_WRITE_CALIBRATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define READ_AFTER_WRITE_CALIBRATION /;"	d
READ_SCC_DM_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DM_BYPASS(/;"	d
READ_SCC_DM_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DM_BYPASS(/;"	d
READ_SCC_DM_IO_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DM_IO_IN_DELAY(/;"	d
READ_SCC_DM_IO_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DM_IO_IN_DELAY(/;"	d
READ_SCC_DM_IO_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DM_IO_OUT1_DELAY(/;"	d
READ_SCC_DM_IO_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DM_IO_OUT1_DELAY(/;"	d
READ_SCC_DM_IO_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DM_IO_OUT2_DELAY(/;"	d
READ_SCC_DM_IO_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DM_IO_OUT2_DELAY(/;"	d
READ_SCC_DQDQS_OUT_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQDQS_OUT_PHASE(/;"	d
READ_SCC_DQDQS_OUT_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQDQS_OUT_PHASE(/;"	d
READ_SCC_DQS_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_BYPASS(/;"	d
READ_SCC_DQS_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_BYPASS(/;"	d
READ_SCC_DQS_EN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_EN_DELAY(/;"	d
READ_SCC_DQS_EN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_EN_DELAY(/;"	d
READ_SCC_DQS_EN_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_EN_PHASE(/;"	d
READ_SCC_DQS_EN_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_EN_PHASE(/;"	d
READ_SCC_DQS_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_IN_DELAY(/;"	d
READ_SCC_DQS_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_IN_DELAY(/;"	d
READ_SCC_DQS_IO_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_IO_IN_DELAY(/;"	d
READ_SCC_DQS_IO_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_IO_IN_DELAY(/;"	d
READ_SCC_DQS_IO_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_IO_OUT1_DELAY(/;"	d
READ_SCC_DQS_IO_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_IO_OUT1_DELAY(/;"	d
READ_SCC_DQS_IO_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQS_IO_OUT2_DELAY(/;"	d
READ_SCC_DQS_IO_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQS_IO_OUT2_DELAY(/;"	d
READ_SCC_DQ_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQ_BYPASS(/;"	d
READ_SCC_DQ_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQ_BYPASS(/;"	d
READ_SCC_DQ_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQ_IN_DELAY(/;"	d
READ_SCC_DQ_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQ_IN_DELAY(/;"	d
READ_SCC_DQ_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQ_OUT1_DELAY(/;"	d
READ_SCC_DQ_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQ_OUT1_DELAY(/;"	d
READ_SCC_DQ_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_DQ_OUT2_DELAY(/;"	d
READ_SCC_DQ_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_DQ_OUT2_DELAY(/;"	d
READ_SCC_OCT_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_OCT_OUT1_DELAY(/;"	d
READ_SCC_OCT_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_OCT_OUT1_DELAY(/;"	d
READ_SCC_OCT_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_OCT_OUT2_DELAY(/;"	d
READ_SCC_OCT_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_OCT_OUT2_DELAY(/;"	d
READ_SCC_RFIFO_MODE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define READ_SCC_RFIFO_MODE(/;"	d
READ_SCC_RFIFO_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define READ_SCC_RFIFO_MODE(/;"	d
READ_VALID_FIFO_SIZE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define READ_VALID_FIFO_SIZE /;"	d
READ_VALID_FIFO_SIZE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define READ_VALID_FIFO_SIZE /;"	d
REG_FILE_CUR_STAGE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_CUR_STAGE /;"	d
REG_FILE_CUR_STAGE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_CUR_STAGE /;"	d
REG_FILE_DEBUG1	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_DEBUG1 /;"	d
REG_FILE_DEBUG1	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_DEBUG1 /;"	d
REG_FILE_DEBUG2	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_DEBUG2 /;"	d
REG_FILE_DEBUG2	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_DEBUG2 /;"	d
REG_FILE_DEBUG_DATA_ADDR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_DEBUG_DATA_ADDR	/;"	d
REG_FILE_DEBUG_DATA_ADDR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_DEBUG_DATA_ADDR	/;"	d
REG_FILE_DELAYS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_DELAYS /;"	d
REG_FILE_DELAYS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_DELAYS /;"	d
REG_FILE_DTAPS_PER_PTAP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_DTAPS_PER_PTAP /;"	d
REG_FILE_DTAPS_PER_PTAP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_DTAPS_PER_PTAP /;"	d
REG_FILE_FAILING_STAGE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_FAILING_STAGE /;"	d
REG_FILE_FAILING_STAGE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_FAILING_STAGE /;"	d
REG_FILE_FOM	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_FOM /;"	d
REG_FILE_FOM	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_FOM /;"	d
REG_FILE_INIT_SEQ_SIGNATURE	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define REG_FILE_INIT_SEQ_SIGNATURE /;"	d
REG_FILE_INIT_SEQ_SIGNATURE	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define REG_FILE_INIT_SEQ_SIGNATURE /;"	d
REG_FILE_SIGNATURE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_SIGNATURE	/;"	d
REG_FILE_SIGNATURE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_SIGNATURE	/;"	d
REG_FILE_TRK_LONGIDLE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_LONGIDLE /;"	d
REG_FILE_TRK_LONGIDLE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_LONGIDLE /;"	d
REG_FILE_TRK_READ_DQS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_READ_DQS_WIDTH /;"	d
REG_FILE_TRK_READ_DQS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_READ_DQS_WIDTH /;"	d
REG_FILE_TRK_RFSH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_RFSH /;"	d
REG_FILE_TRK_RFSH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_RFSH /;"	d
REG_FILE_TRK_RW_MGR_ADDR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_RW_MGR_ADDR /;"	d
REG_FILE_TRK_RW_MGR_ADDR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_RW_MGR_ADDR /;"	d
REG_FILE_TRK_SAMPLE_CHECK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_SAMPLE_CHECK	/;"	d
REG_FILE_TRK_SAMPLE_CHECK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_SAMPLE_CHECK	/;"	d
REG_FILE_TRK_SAMPLE_COUNT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define REG_FILE_TRK_SAMPLE_COUNT /;"	d
REG_FILE_TRK_SAMPLE_COUNT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define REG_FILE_TRK_SAMPLE_COUNT /;"	d
RESET_REQ_EARLY_DSRT_TIME	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter RESET_REQ_EARLY_DSRT_TIME     = 4,$/;"	c
RESET_REQ_WAIT_TIME	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter RESET_REQ_WAIT_TIME           = 3,$/;"	c
RESET_SYNC_STAGES	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^parameter RESET_SYNC_STAGES = 4;$/;"	c
RESET_n	SoCKit_top.v	/^   input                                              RESET_n;$/;"	p
RLDRAM3	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RLDRAM3 /;"	d
RLDRAM3	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RLDRAM3 /;"	d
RLDRAMII	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RLDRAMII /;"	d
RLDRAMII	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RLDRAMII /;"	d
RLDRAMX	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RLDRAMX /;"	d
RLDRAMX	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RLDRAMX /;"	d
RPRINT	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define RPRINT(/;"	d	file:
RPRINT	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define RPRINT(/;"	d	file:
RUNTIME_CAL_REPORT	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RUNTIME_CAL_REPORT /;"	d
RUNTIME_CAL_REPORT	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RUNTIME_CAL_REPORT /;"	d
RW_MGR_AC_ROM_WRITE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_AC_ROM_WRITE /;"	d
RW_MGR_AC_ROM_WRITE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_AC_ROM_WRITE /;"	d
RW_MGR_DI_BASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_DI_BASE /;"	d
RW_MGR_DI_BASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_DI_BASE /;"	d
RW_MGR_INST_ROM_WRITE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_INST_ROM_WRITE /;"	d
RW_MGR_INST_ROM_WRITE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_INST_ROM_WRITE /;"	d
RW_MGR_LOAD_CNTR_0	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_CNTR_0 /;"	d
RW_MGR_LOAD_CNTR_0	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_CNTR_0 /;"	d
RW_MGR_LOAD_CNTR_1	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_CNTR_1 /;"	d
RW_MGR_LOAD_CNTR_1	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_CNTR_1 /;"	d
RW_MGR_LOAD_CNTR_2	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_CNTR_2 /;"	d
RW_MGR_LOAD_CNTR_2	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_CNTR_2 /;"	d
RW_MGR_LOAD_CNTR_3	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_CNTR_3 /;"	d
RW_MGR_LOAD_CNTR_3	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_CNTR_3 /;"	d
RW_MGR_LOAD_JUMP_ADD_0	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_JUMP_ADD_0 /;"	d
RW_MGR_LOAD_JUMP_ADD_0	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_JUMP_ADD_0 /;"	d
RW_MGR_LOAD_JUMP_ADD_1	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_JUMP_ADD_1 /;"	d
RW_MGR_LOAD_JUMP_ADD_1	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_JUMP_ADD_1 /;"	d
RW_MGR_LOAD_JUMP_ADD_2	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_JUMP_ADD_2 /;"	d
RW_MGR_LOAD_JUMP_ADD_2	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_JUMP_ADD_2 /;"	d
RW_MGR_LOAD_JUMP_ADD_3	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOAD_JUMP_ADD_3 /;"	d
RW_MGR_LOAD_JUMP_ADD_3	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOAD_JUMP_ADD_3 /;"	d
RW_MGR_LOOPBACK_MODE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_LOOPBACK_MODE /;"	d
RW_MGR_LOOPBACK_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_LOOPBACK_MODE /;"	d
RW_MGR_MEM_ADDRESS_MIRRORING	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_ADDRESS_MIRRORING /;"	d
RW_MGR_MEM_ADDRESS_MIRRORING	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_ADDRESS_MIRRORING /;"	d
RW_MGR_MEM_ADDRESS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_ADDRESS_WIDTH /;"	d
RW_MGR_MEM_ADDRESS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_ADDRESS_WIDTH /;"	d
RW_MGR_MEM_BANK_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_BANK_WIDTH /;"	d
RW_MGR_MEM_BANK_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_BANK_WIDTH /;"	d
RW_MGR_MEM_CHIP_SELECT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_CHIP_SELECT_WIDTH /;"	d
RW_MGR_MEM_CHIP_SELECT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_CHIP_SELECT_WIDTH /;"	d
RW_MGR_MEM_CLK_EN_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_CLK_EN_WIDTH /;"	d
RW_MGR_MEM_CLK_EN_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_CLK_EN_WIDTH /;"	d
RW_MGR_MEM_CONTROL_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_CONTROL_WIDTH /;"	d
RW_MGR_MEM_CONTROL_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_CONTROL_WIDTH /;"	d
RW_MGR_MEM_DATA_MASK_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_DATA_MASK_WIDTH /;"	d
RW_MGR_MEM_DATA_MASK_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_DATA_MASK_WIDTH /;"	d
RW_MGR_MEM_DATA_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_DATA_WIDTH /;"	d
RW_MGR_MEM_DATA_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_DATA_WIDTH /;"	d
RW_MGR_MEM_DQ_PER_READ_DQS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_DQ_PER_READ_DQS /;"	d
RW_MGR_MEM_DQ_PER_READ_DQS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_DQ_PER_READ_DQS /;"	d
RW_MGR_MEM_DQ_PER_WRITE_DQS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_DQ_PER_WRITE_DQS /;"	d
RW_MGR_MEM_DQ_PER_WRITE_DQS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_DQ_PER_WRITE_DQS /;"	d
RW_MGR_MEM_IF_READ_DQS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_IF_READ_DQS_WIDTH /;"	d
RW_MGR_MEM_IF_READ_DQS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_IF_READ_DQS_WIDTH /;"	d
RW_MGR_MEM_IF_WRITE_DQS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_IF_WRITE_DQS_WIDTH /;"	d
RW_MGR_MEM_IF_WRITE_DQS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_IF_WRITE_DQS_WIDTH /;"	d
RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM /;"	d	file:
RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM /;"	d
RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM /;"	d	file:
RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_NUMBER_OF_CS_PER_DIMM /;"	d
RW_MGR_MEM_NUMBER_OF_RANKS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_NUMBER_OF_RANKS /;"	d
RW_MGR_MEM_NUMBER_OF_RANKS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_NUMBER_OF_RANKS /;"	d
RW_MGR_MEM_ODT_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_ODT_WIDTH /;"	d
RW_MGR_MEM_ODT_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_ODT_WIDTH /;"	d
RW_MGR_MEM_VIRTUAL_GROUPS_PER_READ_DQS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_VIRTUAL_GROUPS_PER_READ_DQS /;"	d
RW_MGR_MEM_VIRTUAL_GROUPS_PER_READ_DQS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_VIRTUAL_GROUPS_PER_READ_DQS /;"	d
RW_MGR_MEM_VIRTUAL_GROUPS_PER_WRITE_DQS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MEM_VIRTUAL_GROUPS_PER_WRITE_DQS /;"	d
RW_MGR_MEM_VIRTUAL_GROUPS_PER_WRITE_DQS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MEM_VIRTUAL_GROUPS_PER_WRITE_DQS /;"	d
RW_MGR_MR0_BL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MR0_BL /;"	d
RW_MGR_MR0_BL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MR0_BL /;"	d
RW_MGR_MR0_CAS_LATENCY	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_MR0_CAS_LATENCY /;"	d
RW_MGR_MR0_CAS_LATENCY	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_MR0_CAS_LATENCY /;"	d
RW_MGR_NUM_DM_PER_WRITE_GROUP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_NUM_DM_PER_WRITE_GROUP /;"	d
RW_MGR_NUM_DM_PER_WRITE_GROUP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_NUM_DM_PER_WRITE_GROUP /;"	d
RW_MGR_NUM_DQS_PER_WRITE_GROUP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_NUM_DQS_PER_WRITE_GROUP /;"	d
RW_MGR_NUM_DQS_PER_WRITE_GROUP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_NUM_DQS_PER_WRITE_GROUP /;"	d
RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP /;"	d
RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP /;"	d
RW_MGR_ODT_MODE_OFF	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_ODT_MODE_OFF /;"	d
RW_MGR_ODT_MODE_OFF	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_ODT_MODE_OFF /;"	d
RW_MGR_ODT_MODE_READ_WRITE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_ODT_MODE_READ_WRITE /;"	d
RW_MGR_ODT_MODE_READ_WRITE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_ODT_MODE_READ_WRITE /;"	d
RW_MGR_RANK_ALL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_RANK_ALL /;"	d
RW_MGR_RANK_ALL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_RANK_ALL /;"	d
RW_MGR_RANK_NONE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_RANK_NONE /;"	d
RW_MGR_RANK_NONE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_RANK_NONE /;"	d
RW_MGR_RESET_READ_DATAPATH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_RESET_READ_DATAPATH /;"	d
RW_MGR_RESET_READ_DATAPATH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_RESET_READ_DATAPATH /;"	d
RW_MGR_RUN_ALL_GROUPS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_RUN_ALL_GROUPS /;"	d
RW_MGR_RUN_ALL_GROUPS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_RUN_ALL_GROUPS /;"	d
RW_MGR_RUN_SINGLE_GROUP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_RUN_SINGLE_GROUP /;"	d
RW_MGR_RUN_SINGLE_GROUP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_RUN_SINGLE_GROUP /;"	d
RW_MGR_SET_ACTIVE_RANK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_SET_ACTIVE_RANK /;"	d
RW_MGR_SET_ACTIVE_RANK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_SET_ACTIVE_RANK /;"	d
RW_MGR_SET_CS_AND_ODT_MASK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_SET_CS_AND_ODT_MASK /;"	d
RW_MGR_SET_CS_AND_ODT_MASK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_SET_CS_AND_ODT_MASK /;"	d
RW_MGR_SOFT_RESET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define RW_MGR_SOFT_RESET /;"	d
RW_MGR_SOFT_RESET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define RW_MGR_SOFT_RESET /;"	d
RW_MGR_TRUE_MEM_DATA_MASK_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_TRUE_MEM_DATA_MASK_WIDTH /;"	d
RW_MGR_TRUE_MEM_DATA_MASK_WIDTH	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_TRUE_MEM_DATA_MASK_WIDTH /;"	d
RW_MGR_WRITE_TO_DEBUG_READ	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define RW_MGR_WRITE_TO_DEBUG_READ /;"	d
RW_MGR_WRITE_TO_DEBUG_READ	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define RW_MGR_WRITE_TO_DEBUG_READ /;"	d
Remain	SoCKit_top.v	/^   wire [3:0] 					      Remain;$/;"	n
SCC_MGR_ACTIVE_RANK	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_ACTIVE_RANK	/;"	d
SCC_MGR_ACTIVE_RANK	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_ACTIVE_RANK	/;"	d
SCC_MGR_AFI_CAL_INIT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_AFI_CAL_INIT	/;"	d
SCC_MGR_AFI_CAL_INIT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_AFI_CAL_INIT	/;"	d
SCC_MGR_DM_ENA	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DM_ENA	/;"	d
SCC_MGR_DM_ENA	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DM_ENA	/;"	d
SCC_MGR_DQDQS_OUT_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQDQS_OUT_PHASE	/;"	d
SCC_MGR_DQDQS_OUT_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQDQS_OUT_PHASE	/;"	d
SCC_MGR_DQS_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_BYPASS	/;"	d
SCC_MGR_DQS_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_BYPASS	/;"	d
SCC_MGR_DQS_ENA	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_ENA	/;"	d
SCC_MGR_DQS_ENA	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_ENA	/;"	d
SCC_MGR_DQS_EN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_EN_DELAY	/;"	d
SCC_MGR_DQS_EN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_EN_DELAY	/;"	d
SCC_MGR_DQS_EN_DELAY_GATE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_EN_DELAY_GATE	/;"	d
SCC_MGR_DQS_EN_DELAY_GATE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_EN_DELAY_GATE	/;"	d
SCC_MGR_DQS_EN_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_EN_PHASE	/;"	d
SCC_MGR_DQS_EN_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_EN_PHASE	/;"	d
SCC_MGR_DQS_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_IN_DELAY	/;"	d
SCC_MGR_DQS_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_IN_DELAY	/;"	d
SCC_MGR_DQS_IO_ENA	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQS_IO_ENA	/;"	d
SCC_MGR_DQS_IO_ENA	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQS_IO_ENA	/;"	d
SCC_MGR_DQ_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQ_BYPASS	/;"	d
SCC_MGR_DQ_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQ_BYPASS	/;"	d
SCC_MGR_DQ_ENA	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_DQ_ENA	/;"	d
SCC_MGR_DQ_ENA	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_DQ_ENA	/;"	d
SCC_MGR_GROUP_COUNTER	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_GROUP_COUNTER	/;"	d
SCC_MGR_GROUP_COUNTER	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_GROUP_COUNTER	/;"	d
SCC_MGR_HHP_DQSE_MAP_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_HHP_DQSE_MAP_OFFSET	/;"	d
SCC_MGR_HHP_DQSE_MAP_OFFSET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_HHP_DQSE_MAP_OFFSET	/;"	d
SCC_MGR_HHP_EXTRAS_OFFSET	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_HHP_EXTRAS_OFFSET	/;"	d
SCC_MGR_HHP_EXTRAS_OFFSET	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_HHP_EXTRAS_OFFSET	/;"	d
SCC_MGR_HHP_GLOBALS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_HHP_GLOBALS	/;"	d
SCC_MGR_HHP_GLOBALS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_HHP_GLOBALS	/;"	d
SCC_MGR_HHP_RFILE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_HHP_RFILE	/;"	d
SCC_MGR_HHP_RFILE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_HHP_RFILE	/;"	d
SCC_MGR_IO_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_IO_IN_DELAY	/;"	d
SCC_MGR_IO_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_IO_IN_DELAY	/;"	d
SCC_MGR_IO_OE_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_IO_OE_DELAY	/;"	d
SCC_MGR_IO_OE_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_IO_OE_DELAY	/;"	d
SCC_MGR_IO_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_IO_OUT1_DELAY	/;"	d
SCC_MGR_IO_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_IO_OUT1_DELAY	/;"	d
SCC_MGR_IO_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_IO_OUT2_DELAY	/;"	d
SCC_MGR_IO_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_IO_OUT2_DELAY	/;"	d
SCC_MGR_OCT_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_OCT_OUT1_DELAY	/;"	d
SCC_MGR_OCT_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_OCT_OUT1_DELAY	/;"	d
SCC_MGR_OCT_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_OCT_OUT2_DELAY	/;"	d
SCC_MGR_OCT_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_OCT_OUT2_DELAY	/;"	d
SCC_MGR_RFIFO_MODE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_RFIFO_MODE	/;"	d
SCC_MGR_RFIFO_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_RFIFO_MODE	/;"	d
SCC_MGR_UPD	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define SCC_MGR_UPD	/;"	d
SCC_MGR_UPD	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define SCC_MGR_UPD	/;"	d
SEQUENCER_DATA_MGR_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_DATA_MGR_INST_BASE /;"	d
SEQUENCER_DATA_MGR_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_DATA_MGR_INST_BASE /;"	d
SEQUENCER_PHY_MGR_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_PHY_MGR_INST_BASE /;"	d
SEQUENCER_PHY_MGR_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_PHY_MGR_INST_BASE /;"	d
SEQUENCER_PTR_MGR_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_PTR_MGR_INST_BASE /;"	d
SEQUENCER_PTR_MGR_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_PTR_MGR_INST_BASE /;"	d
SEQUENCER_RAM_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_RAM_BASE /;"	d
SEQUENCER_RAM_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_RAM_BASE /;"	d
SEQUENCER_REG_FILE_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_REG_FILE_INST_BASE /;"	d
SEQUENCER_REG_FILE_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_REG_FILE_INST_BASE /;"	d
SEQUENCER_ROM_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_ROM_BASE /;"	d
SEQUENCER_ROM_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_ROM_BASE /;"	d
SEQUENCER_RW_MGR_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_RW_MGR_INST_BASE /;"	d
SEQUENCER_RW_MGR_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_RW_MGR_INST_BASE /;"	d
SEQUENCER_SCC_MGR_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_SCC_MGR_INST_BASE /;"	d
SEQUENCER_SCC_MGR_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_SCC_MGR_INST_BASE /;"	d
SEQUENCER_TIMER_INST_BASE	hps_isw_handoff/lab3_hps_0/system.h	/^#define SEQUENCER_TIMER_INST_BASE /;"	d
SEQUENCER_TIMER_INST_BASE	lab3/synthesis/submodules/sequencer/system.pre.h	/^#define SEQUENCER_TIMER_INST_BASE /;"	d
SEQ_TINIT_CNTR0_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TINIT_CNTR0_VAL /;"	d
SEQ_TINIT_CNTR0_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TINIT_CNTR0_VAL /;"	d
SEQ_TINIT_CNTR1_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TINIT_CNTR1_VAL /;"	d
SEQ_TINIT_CNTR1_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TINIT_CNTR1_VAL /;"	d
SEQ_TINIT_CNTR2_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TINIT_CNTR2_VAL /;"	d
SEQ_TINIT_CNTR2_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TINIT_CNTR2_VAL /;"	d
SEQ_TRESET_CNTR0_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TRESET_CNTR0_VAL /;"	d
SEQ_TRESET_CNTR0_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TRESET_CNTR0_VAL /;"	d
SEQ_TRESET_CNTR1_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TRESET_CNTR1_VAL /;"	d
SEQ_TRESET_CNTR1_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TRESET_CNTR1_VAL /;"	d
SEQ_TRESET_CNTR2_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^   #define SEQ_TRESET_CNTR2_VAL /;"	d
SEQ_TRESET_CNTR2_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^   #define SEQ_TRESET_CNTR2_VAL /;"	d
SI5338_SCL	SoCKit_top.v	/^   inout                                              SI5338_SCL;$/;"	p
SI5338_SDA	SoCKit_top.v	/^   inout                                              SI5338_SDA;$/;"	p
SKEW_CALIBRATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define SKEW_CALIBRATION /;"	d
SKEW_CALIBRATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define SKEW_CALIBRATION /;"	d
SKIP_DELAY_LOOP_VALUE_OR_ZERO	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define SKIP_DELAY_LOOP_VALUE_OR_ZERO(/;"	d	file:
SKIP_DELAY_LOOP_VALUE_OR_ZERO	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define SKIP_DELAY_LOOP_VALUE_OR_ZERO(/;"	d	file:
STATIC_CALIB_STEPS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define STATIC_CALIB_STEPS /;"	d	file:
STATIC_CALIB_STEPS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#undef STATIC_CALIB_STEPS$/;"	d	file:
STATIC_CALIB_STEPS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define STATIC_CALIB_STEPS /;"	d	file:
STATIC_CALIB_STEPS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#undef STATIC_CALIB_STEPS$/;"	d	file:
STATIC_FULL_CALIBRATION	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define STATIC_FULL_CALIBRATION /;"	d
STATIC_FULL_CALIBRATION	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define STATIC_FULL_CALIBRATION /;"	d
STATIC_IN_RTL_SIM	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define STATIC_IN_RTL_SIM /;"	d	file:
STATIC_IN_RTL_SIM	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define STATIC_IN_RTL_SIM /;"	d	file:
STATIC_SIM_FILESET	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define STATIC_SIM_FILESET /;"	d
STATIC_SIM_FILESET	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define STATIC_SIM_FILESET /;"	d
STATIC_SKIP_DELAY_LOOPS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define STATIC_SKIP_DELAY_LOOPS /;"	d	file:
STATIC_SKIP_DELAY_LOOPS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define STATIC_SKIP_DELAY_LOOPS /;"	d	file:
STATIC_SKIP_MEM_INIT	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define STATIC_SKIP_MEM_INIT /;"	d
STATIC_SKIP_MEM_INIT	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define STATIC_SKIP_MEM_INIT /;"	d
STRATIXV	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define STRATIXV /;"	d
STRATIXV	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define STRATIXV /;"	d
STRINGIFY	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define STRINGIFY(/;"	d	file:
STRINGIFY	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define STRINGIFY(/;"	d	file:
STRINGIFY_STR	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define STRINGIFY_STR(/;"	d	file:
STRINGIFY_STR	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define STRINGIFY_STR(/;"	d	file:
SW	SoCKit_top.v	/^   input [3:0] 					      SW;$/;"	p
SYMBOLS_PER_BEAT	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter SYMBOLS_PER_BEAT  = 1,$/;"	c
SYMBOLS_PER_BEAT	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  parameter  SYMBOLS_PER_BEAT    = 1;$/;"	c
SYMBOLS_PER_BEAT	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   parameter  SYMBOLS_PER_BEAT  = 1;$/;"	c
SYNC_DEPTH	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter SYNC_DEPTH = 3; \/\/ number of synchronizer stages for clock crossing$/;"	c
SYNC_DEPTH	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter SYNC_DEPTH                    = 2,$/;"	c
SYSCLK_TO_TCK_SYNC_DEPTH	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter SYSCLK_TO_TCK_SYNC_DEPTH = 3;$/;"	c
SYSCLK_TO_TCK_SYNC_DEPTH	lab3/synthesis/submodules/altera_jtag_streaming.v	/^   parameter SYSCLK_TO_TCK_SYNC_DEPTH = 3;$/;"	c
SoCKit_Top	SoCKit_top.v	/^module SoCKit_Top($/;"	m
TB_MEM_CLK_FREQ	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_MEM_CLK_FREQ    = "";$/;"	c
TB_MEM_DQS_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_MEM_DQS_WIDTH   = "";$/;"	c
TB_MEM_DQ_WIDTH	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_MEM_DQ_WIDTH    = "";$/;"	c
TB_PLL_DLL_MASTER	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_PLL_DLL_MASTER  = "";$/;"	c
TB_PROTOCOL	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_PROTOCOL        = "";$/;"	c
TB_RATE	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^parameter TB_RATE            = "";$/;"	c
TCK_FREQ_MHZ	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^parameter TCK_FREQ_MHZ = 20;$/;"	c
TCK_TO_SYSCLK_SYNC_DEPTH	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter TCK_TO_SYSCLK_SYNC_DEPTH = 8;$/;"	c
TCK_TO_SYSCLK_SYNC_DEPTH	lab3/synthesis/submodules/altera_jtag_streaming.v	/^   parameter TCK_TO_SYSCLK_SYNC_DEPTH = 8;$/;"	c
TCLDBG_CAL_STATUS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_CAL_STATUS /;"	d
TCLDBG_CAL_STATUS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_CAL_STATUS /;"	d
TCLDBG_CMD_NOP	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_CMD_NOP /;"	d
TCLDBG_CMD_NOP	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_CMD_NOP /;"	d
TCLDBG_CMD_RESPONSE_ACK	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_CMD_RESPONSE_ACK /;"	d
TCLDBG_CMD_RESPONSE_ACK	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_CMD_RESPONSE_ACK /;"	d
TCLDBG_CMD_WAIT_CMD	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_CMD_WAIT_CMD /;"	d
TCLDBG_CMD_WAIT_CMD	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_CMD_WAIT_CMD /;"	d
TCLDBG_DISABLE_GUARANTEED_READ	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_DISABLE_GUARANTEED_READ /;"	d
TCLDBG_DISABLE_GUARANTEED_READ	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_DISABLE_GUARANTEED_READ /;"	d
TCLDBG_ENABLE_MARGIN_REPORT	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_ENABLE_MARGIN_REPORT /;"	d
TCLDBG_ENABLE_MARGIN_REPORT	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_ENABLE_MARGIN_REPORT /;"	d
TCLDBG_ENABLE_SWEEP_ALL_GROUPS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_ENABLE_SWEEP_ALL_GROUPS /;"	d
TCLDBG_ENABLE_SWEEP_ALL_GROUPS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_ENABLE_SWEEP_ALL_GROUPS /;"	d
TCLDBG_FIND_FULL_TEST_DM	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_FIND_FULL_TEST_DM /;"	d
TCLDBG_FIND_FULL_TEST_DM	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_FIND_FULL_TEST_DM /;"	d
TCLDBG_FIND_FULL_TEST_DQ	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_FIND_FULL_TEST_DQ /;"	d
TCLDBG_FIND_FULL_TEST_DQ	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_FIND_FULL_TEST_DQ /;"	d
TCLDBG_FIND_FULL_TEST_DQS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_FIND_FULL_TEST_DQS /;"	d
TCLDBG_FIND_FULL_TEST_DQS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_FIND_FULL_TEST_DQS /;"	d
TCLDBG_MARK_ALL_DQS_GROUPS_AS_VALID	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_MARK_ALL_DQS_GROUPS_AS_VALID /;"	d
TCLDBG_MARK_ALL_DQS_GROUPS_AS_VALID	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_MARK_ALL_DQS_GROUPS_AS_VALID /;"	d
TCLDBG_MARK_ALL_RANKS_AS_VALID	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_MARK_ALL_RANKS_AS_VALID /;"	d
TCLDBG_MARK_ALL_RANKS_AS_VALID	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_MARK_ALL_RANKS_AS_VALID /;"	d
TCLDBG_MARK_GROUP_AS_SKIP	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_MARK_GROUP_AS_SKIP /;"	d
TCLDBG_MARK_GROUP_AS_SKIP	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_MARK_GROUP_AS_SKIP /;"	d
TCLDBG_MARK_RANK_AS_SKIP	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_MARK_RANK_AS_SKIP /;"	d
TCLDBG_MARK_RANK_AS_SKIP	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_MARK_RANK_AS_SKIP /;"	d
TCLDBG_PARAM_INFO	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_PARAM_INFO /;"	d
TCLDBG_PARAM_INFO	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_PARAM_INFO /;"	d
TCLDBG_QUERY_CALIB_MARGINS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_CALIB_MARGINS /;"	d
TCLDBG_QUERY_CALIB_MARGINS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_CALIB_MARGINS /;"	d
TCLDBG_QUERY_DM_SETTINGS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_DM_SETTINGS /;"	d
TCLDBG_QUERY_DM_SETTINGS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_DM_SETTINGS /;"	d
TCLDBG_QUERY_DQS_SETTINGS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_DQS_SETTINGS /;"	d
TCLDBG_QUERY_DQS_SETTINGS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_DQS_SETTINGS /;"	d
TCLDBG_QUERY_DQ_SETTINGS	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_DQ_SETTINGS /;"	d
TCLDBG_QUERY_DQ_SETTINGS	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_DQ_SETTINGS /;"	d
TCLDBG_QUERY_GROUP_AS_SKIP	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_GROUP_AS_SKIP /;"	d
TCLDBG_QUERY_GROUP_AS_SKIP	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_GROUP_AS_SKIP /;"	d
TCLDBG_QUERY_PHY_USER_DEBUG_MODE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_PHY_USER_DEBUG_MODE /;"	d
TCLDBG_QUERY_PHY_USER_DEBUG_MODE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_PHY_USER_DEBUG_MODE /;"	d
TCLDBG_QUERY_RANK_AS_SKIP	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_QUERY_RANK_AS_SKIP /;"	d
TCLDBG_QUERY_RANK_AS_SKIP	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_QUERY_RANK_AS_SKIP /;"	d
TCLDBG_RUN_EYE_DIAGRAM_PATTERN	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RUN_EYE_DIAGRAM_PATTERN /;"	d
TCLDBG_RUN_EYE_DIAGRAM_PATTERN	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RUN_EYE_DIAGRAM_PATTERN /;"	d
TCLDBG_RUN_FULLTEST	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RUN_FULLTEST /;"	d
TCLDBG_RUN_FULLTEST	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RUN_FULLTEST /;"	d
TCLDBG_RUN_MEM_CALIBRATE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RUN_MEM_CALIBRATE /;"	d
TCLDBG_RUN_MEM_CALIBRATE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RUN_MEM_CALIBRATE /;"	d
TCLDBG_RX_STATUS_CMD_EXE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RX_STATUS_CMD_EXE /;"	d
TCLDBG_RX_STATUS_CMD_EXE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RX_STATUS_CMD_EXE /;"	d
TCLDBG_RX_STATUS_CMD_READY	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RX_STATUS_CMD_READY /;"	d
TCLDBG_RX_STATUS_CMD_READY	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RX_STATUS_CMD_READY /;"	d
TCLDBG_RX_STATUS_WAIT_CMD	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_RX_STATUS_WAIT_CMD /;"	d
TCLDBG_RX_STATUS_WAIT_CMD	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_RX_STATUS_WAIT_CMD /;"	d
TCLDBG_SET_NON_DESTRUCTIVE_CALIBRATION	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_SET_NON_DESTRUCTIVE_CALIBRATION /;"	d
TCLDBG_SET_NON_DESTRUCTIVE_CALIBRATION	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_SET_NON_DESTRUCTIVE_CALIBRATION /;"	d
TCLDBG_TX_STATUS_CMD_EXE	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_TX_STATUS_CMD_EXE /;"	d
TCLDBG_TX_STATUS_CMD_EXE	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_TX_STATUS_CMD_EXE /;"	d
TCLDBG_TX_STATUS_CMD_READY	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_TX_STATUS_CMD_READY /;"	d
TCLDBG_TX_STATUS_CMD_READY	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_TX_STATUS_CMD_READY /;"	d
TCLDBG_TX_STATUS_ILLEGAL_CMD	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_TX_STATUS_ILLEGAL_CMD /;"	d
TCLDBG_TX_STATUS_ILLEGAL_CMD	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_TX_STATUS_ILLEGAL_CMD /;"	d
TCLDBG_TX_STATUS_RESPOSE_READY	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLDBG_TX_STATUS_RESPOSE_READY /;"	d
TCLDBG_TX_STATUS_RESPOSE_READY	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLDBG_TX_STATUS_RESPOSE_READY /;"	d
TCLRPT_H_	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLRPT_H_$/;"	d
TCLRPT_H_	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLRPT_H_$/;"	d
TCLRPT_SET	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^#define TCLRPT_SET(/;"	d
TCLRPT_SET	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^#define TCLRPT_SET(/;"	d
TEMP_CS_n	SoCKit_top.v	/^   output                                             TEMP_CS_n;$/;"	p
TEMP_DIN	SoCKit_top.v	/^   output                                             TEMP_DIN;$/;"	p
TEMP_DOUT	SoCKit_top.v	/^   input                                              TEMP_DOUT;$/;"	p
TEMP_SCLK	SoCKit_top.v	/^   output                                             TEMP_SCLK;$/;"	p
TINIT_CNTR0_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TINIT_CNTR0_VAL /;"	d
TINIT_CNTR0_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TINIT_CNTR0_VAL /;"	d
TINIT_CNTR1_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TINIT_CNTR1_VAL /;"	d
TINIT_CNTR1_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TINIT_CNTR1_VAL /;"	d
TINIT_CNTR2_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TINIT_CNTR2_VAL /;"	d
TINIT_CNTR2_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TINIT_CNTR2_VAL /;"	d
TRACE_FUNC	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define TRACE_FUNC(/;"	d	file:
TRACE_FUNC	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define TRACE_FUNC(/;"	d	file:
TRACKING_ERROR_TEST	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TRACKING_ERROR_TEST /;"	d
TRACKING_ERROR_TEST	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TRACKING_ERROR_TEST /;"	d
TRACKING_WATCH_TEST	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TRACKING_WATCH_TEST /;"	d
TRACKING_WATCH_TEST	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TRACKING_WATCH_TEST /;"	d
TRESET_CNTR0_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TRESET_CNTR0_VAL /;"	d
TRESET_CNTR0_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TRESET_CNTR0_VAL /;"	d
TRESET_CNTR1_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TRESET_CNTR1_VAL /;"	d
TRESET_CNTR1_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TRESET_CNTR1_VAL /;"	d
TRESET_CNTR2_VAL	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define TRESET_CNTR2_VAL /;"	d
TRESET_CNTR2_VAL	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define TRESET_CNTR2_VAL /;"	d
TRK_DELAYS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_DELAYS /;"	d
TRK_DELAYS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_DELAYS /;"	d
TRK_DTAPS_PER_PTAP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_DTAPS_PER_PTAP /;"	d
TRK_DTAPS_PER_PTAP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_DTAPS_PER_PTAP /;"	d
TRK_LONGIDLE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_LONGIDLE /;"	d
TRK_LONGIDLE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_LONGIDLE /;"	d
TRK_READ_DQS_WIDTH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_READ_DQS_WIDTH /;"	d
TRK_READ_DQS_WIDTH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_READ_DQS_WIDTH /;"	d
TRK_RFSH	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_RFSH /;"	d
TRK_RFSH	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_RFSH /;"	d
TRK_RW_MGR_ADDR	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_RW_MGR_ADDR /;"	d
TRK_RW_MGR_ADDR	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_RW_MGR_ADDR /;"	d
TRK_SAMPLE_COUNT	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_SAMPLE_COUNT /;"	d
TRK_SAMPLE_COUNT	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_SAMPLE_COUNT /;"	d
TRK_STALL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_STALL /;"	d
TRK_STALL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_STALL /;"	d
TRK_STALL_ACKED_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_STALL_ACKED_VAL /;"	d
TRK_STALL_ACKED_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_STALL_ACKED_VAL /;"	d
TRK_STALL_REQ_VAL	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_STALL_REQ_VAL /;"	d
TRK_STALL_REQ_VAL	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_STALL_REQ_VAL /;"	d
TRK_V_POINTER	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define TRK_V_POINTER /;"	d
TRK_V_POINTER	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define TRK_V_POINTER /;"	d
UPSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter UPSTREAM_FIFO_SIZE = 0;$/;"	c
UPSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter UPSTREAM_FIFO_SIZE = 0;$/;"	c
UPSTREAM_FIFO_SIZE	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    parameter UPSTREAM_FIFO_SIZE = 0;$/;"	c
USB_B2_CLK	SoCKit_top.v	/^   input                                              USB_B2_CLK;$/;"	p
USB_B2_DATA	SoCKit_top.v	/^   inout [7:0] 					      USB_B2_DATA;$/;"	p
USB_EMPTY	SoCKit_top.v	/^   output                                             USB_EMPTY;$/;"	p
USB_FULL	SoCKit_top.v	/^   output                                             USB_FULL;$/;"	p
USB_OE_n	SoCKit_top.v	/^   input                                              USB_OE_n;$/;"	p
USB_RD_n	SoCKit_top.v	/^   input                                              USB_RD_n;$/;"	p
USB_RESET_n	SoCKit_top.v	/^   input                                              USB_RESET_n;$/;"	p
USB_SCL	SoCKit_top.v	/^   inout                                              USB_SCL;$/;"	p
USB_SDA	SoCKit_top.v	/^   inout                                              USB_SDA;$/;"	p
USB_WR_n	SoCKit_top.v	/^   input                                              USB_WR_n;$/;"	p
USE_ALMOST_FULL_IF	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_ALMOST_FULL_IF = 0,$/;"	c
USE_DQS_TRACKING	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define USE_DQS_TRACKING /;"	d
USE_DQS_TRACKING	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define USE_DQS_TRACKING /;"	d
USE_FILL_LEVEL	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_FILL_LEVEL    = 0,$/;"	c
USE_OUTPUT_PIPELINE	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  parameter  USE_OUTPUT_PIPELINE = 1;$/;"	c
USE_PLI	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   parameter USE_PLI = 0; \/\/ set to 1 enable PLI Simulation Mode $/;"	c
USE_PLI	lab3/synthesis/submodules/lab3_master_0.v	/^		parameter USE_PLI     = 0,$/;"	c
USE_RESET_REQUEST_IN1	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN1 = 0,$/;"	c
USE_RESET_REQUEST_IN11	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN11 = 0,$/;"	c
USE_RESET_REQUEST_IN13	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN13 = 0,$/;"	c
USE_RESET_REQUEST_IN15	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN15 = 0,$/;"	c
USE_RESET_REQUEST_IN3	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN3 = 0,$/;"	c
USE_RESET_REQUEST_IN5	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN5 = 0,$/;"	c
USE_RESET_REQUEST_IN7	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN7 = 0,$/;"	c
USE_RESET_REQUEST_IN9	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN9 = 0,$/;"	c
USE_SHADOW_REGS	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define USE_SHADOW_REGS /;"	d
USE_SHADOW_REGS	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define USE_SHADOW_REGS /;"	d
VFIFO_CONTROL_WIDTH_PER_DQS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^  #define VFIFO_CONTROL_WIDTH_PER_DQS /;"	d	file:
VFIFO_CONTROL_WIDTH_PER_DQS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^  #undef VFIFO_CONTROL_WIDTH_PER_DQS$/;"	d	file:
VFIFO_CONTROL_WIDTH_PER_DQS	hps_isw_handoff/lab3_hps_0/sequencer.c	/^#define VFIFO_CONTROL_WIDTH_PER_DQS /;"	d	file:
VFIFO_CONTROL_WIDTH_PER_DQS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^  #define VFIFO_CONTROL_WIDTH_PER_DQS /;"	d	file:
VFIFO_CONTROL_WIDTH_PER_DQS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^  #undef VFIFO_CONTROL_WIDTH_PER_DQS$/;"	d	file:
VFIFO_CONTROL_WIDTH_PER_DQS	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^#define VFIFO_CONTROL_WIDTH_PER_DQS /;"	d	file:
VFIFO_SIZE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define VFIFO_SIZE	/;"	d
VFIFO_SIZE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define VFIFO_SIZE	/;"	d
VGA_B	SoCKit_top.v	/^   output [7:0] 				      VGA_B;$/;"	p
VGA_BLANK_n	SoCKit_top.v	/^   output                                             VGA_BLANK_n;$/;"	p
VGA_CLK	SoCKit_top.v	/^   output                                             VGA_CLK;$/;"	p
VGA_CTRL_CLK	SoCKit_top.v	/^   wire 					      VGA_CTRL_CLK;$/;"	n
VGA_G	SoCKit_top.v	/^   output [7:0] 				      VGA_G;$/;"	p
VGA_HS	SoCKit_top.v	/^   output                                             VGA_HS;$/;"	p
VGA_R	SoCKit_top.v	/^   output [7:0] 				      VGA_R;$/;"	p
VGA_Read	SoCKit_top.v	/^   wire 					      VGA_Read;	\/\/	VGA data request$/;"	n
VGA_SYNC_n	SoCKit_top.v	/^   output                                             VGA_SYNC_n;$/;"	p
VGA_VS	SoCKit_top.v	/^   output                                             VGA_VS;$/;"	p
WIDTH	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   parameter WIDTH = 8;$/;"	c
WIDTH	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	parameter WIDTH = 1;$/;"	c
WIDTH	lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v	/^parameter WIDTH = 1;$/;"	c
WRITE_SCC_DM_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DM_BYPASS(/;"	d
WRITE_SCC_DM_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DM_BYPASS(/;"	d
WRITE_SCC_DM_IO_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DM_IO_IN_DELAY(/;"	d
WRITE_SCC_DM_IO_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DM_IO_IN_DELAY(/;"	d
WRITE_SCC_DM_IO_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DM_IO_OUT1_DELAY(/;"	d
WRITE_SCC_DM_IO_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DM_IO_OUT1_DELAY(/;"	d
WRITE_SCC_DM_IO_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DM_IO_OUT2_DELAY(/;"	d
WRITE_SCC_DM_IO_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DM_IO_OUT2_DELAY(/;"	d
WRITE_SCC_DQDQS_OUT_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQDQS_OUT_PHASE(/;"	d
WRITE_SCC_DQDQS_OUT_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQDQS_OUT_PHASE(/;"	d
WRITE_SCC_DQS_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_BYPASS(/;"	d
WRITE_SCC_DQS_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_BYPASS(/;"	d
WRITE_SCC_DQS_EN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_EN_DELAY(/;"	d
WRITE_SCC_DQS_EN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_EN_DELAY(/;"	d
WRITE_SCC_DQS_EN_PHASE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_EN_PHASE(/;"	d
WRITE_SCC_DQS_EN_PHASE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_EN_PHASE(/;"	d
WRITE_SCC_DQS_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_IN_DELAY(/;"	d
WRITE_SCC_DQS_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_IN_DELAY(/;"	d
WRITE_SCC_DQS_IO_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_IO_IN_DELAY(/;"	d
WRITE_SCC_DQS_IO_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_IO_IN_DELAY(/;"	d
WRITE_SCC_DQS_IO_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_IO_OUT1_DELAY(/;"	d
WRITE_SCC_DQS_IO_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_IO_OUT1_DELAY(/;"	d
WRITE_SCC_DQS_IO_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQS_IO_OUT2_DELAY(/;"	d
WRITE_SCC_DQS_IO_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQS_IO_OUT2_DELAY(/;"	d
WRITE_SCC_DQ_BYPASS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQ_BYPASS(/;"	d
WRITE_SCC_DQ_BYPASS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQ_BYPASS(/;"	d
WRITE_SCC_DQ_IN_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQ_IN_DELAY(/;"	d
WRITE_SCC_DQ_IN_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQ_IN_DELAY(/;"	d
WRITE_SCC_DQ_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQ_OUT1_DELAY(/;"	d
WRITE_SCC_DQ_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQ_OUT1_DELAY(/;"	d
WRITE_SCC_DQ_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_DQ_OUT2_DELAY(/;"	d
WRITE_SCC_DQ_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_DQ_OUT2_DELAY(/;"	d
WRITE_SCC_HHP_DQSE_MAP	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_HHP_DQSE_MAP(/;"	d
WRITE_SCC_HHP_DQSE_MAP	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_HHP_DQSE_MAP(/;"	d
WRITE_SCC_HHP_EXTRAS	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_HHP_EXTRAS(/;"	d
WRITE_SCC_HHP_EXTRAS	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_HHP_EXTRAS(/;"	d
WRITE_SCC_OCT_OUT1_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_OCT_OUT1_DELAY(/;"	d
WRITE_SCC_OCT_OUT1_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_OCT_OUT1_DELAY(/;"	d
WRITE_SCC_OCT_OUT2_DELAY	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_OCT_OUT2_DELAY(/;"	d
WRITE_SCC_OCT_OUT2_DELAY	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_OCT_OUT2_DELAY(/;"	d
WRITE_SCC_RFIFO_MODE	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define WRITE_SCC_RFIFO_MODE(/;"	d
WRITE_SCC_RFIFO_MODE	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define WRITE_SCC_RFIFO_MODE(/;"	d
_SEQUENCER_DEFINES_H_	hps_isw_handoff/lab3_hps_0/sequencer_defines.h	/^#define _SEQUENCER_DEFINES_H_$/;"	d
_SEQUENCER_DEFINES_H_	lab3/synthesis/submodules/sequencer/sequencer_defines.pre.h	/^#define _SEQUENCER_DEFINES_H_$/;"	d
_SEQUENCER_H_	hps_isw_handoff/lab3_hps_0/sequencer.h	/^#define _SEQUENCER_H_$/;"	d
_SEQUENCER_H_	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^#define _SEQUENCER_H_$/;"	d
__ALT_TYPES_H__	hps_isw_handoff/lab3_hps_0/alt_types.h	/^#define __ALT_TYPES_H__$/;"	d
__ALT_TYPES_H__	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^#define __ALT_TYPES_H__$/;"	d
__AVL_TO_APB	hps_isw_handoff/lab3_hps_0/sdram_io.h	/^#define __AVL_TO_APB(/;"	d
__AVL_TO_APB	lab3/synthesis/submodules/sequencer/sdram_io.pre.h	/^#define __AVL_TO_APB(/;"	d
__RW_MGR_ACTIVATE_0_AND_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ACTIVATE_0_AND_1 /;"	d
__RW_MGR_ACTIVATE_0_AND_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ACTIVATE_0_AND_1 /;"	d
__RW_MGR_ACTIVATE_0_AND_1_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ACTIVATE_0_AND_1_WAIT1 /;"	d
__RW_MGR_ACTIVATE_0_AND_1_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ACTIVATE_0_AND_1_WAIT1 /;"	d
__RW_MGR_ACTIVATE_0_AND_1_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ACTIVATE_0_AND_1_WAIT2 /;"	d
__RW_MGR_ACTIVATE_0_AND_1_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ACTIVATE_0_AND_1_WAIT2 /;"	d
__RW_MGR_ACTIVATE_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ACTIVATE_1 /;"	d
__RW_MGR_ACTIVATE_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ACTIVATE_1 /;"	d
__RW_MGR_CLEAR_DQS_ENABLE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CLEAR_DQS_ENABLE /;"	d
__RW_MGR_CLEAR_DQS_ENABLE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CLEAR_DQS_ENABLE /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1 /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1 /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT1 /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT1 /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT2 /;"	d
__RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ACTIVATE_0_AND_1_WAIT2 /;"	d
__RW_MGR_CONTENT_ACTIVATE_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ACTIVATE_1 /;"	d
__RW_MGR_CONTENT_ACTIVATE_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ACTIVATE_1 /;"	d
__RW_MGR_CONTENT_CLEAR_DQS_ENABLE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_CLEAR_DQS_ENABLE /;"	d
__RW_MGR_CONTENT_CLEAR_DQS_ENABLE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_CLEAR_DQS_ENABLE /;"	d
__RW_MGR_CONTENT_GUARANTEED_READ	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_READ /;"	d
__RW_MGR_CONTENT_GUARANTEED_READ	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_READ /;"	d
__RW_MGR_CONTENT_GUARANTEED_READ_CONT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_READ_CONT /;"	d
__RW_MGR_CONTENT_GUARANTEED_READ_CONT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_READ_CONT /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT0 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT0 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT1 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT1 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT2 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT2 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT3 /;"	d
__RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_GUARANTEED_WRITE_WAIT3 /;"	d
__RW_MGR_CONTENT_IDLE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_IDLE /;"	d
__RW_MGR_CONTENT_IDLE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_IDLE /;"	d
__RW_MGR_CONTENT_IDLE_LOOP1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_IDLE_LOOP1 /;"	d
__RW_MGR_CONTENT_IDLE_LOOP1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_IDLE_LOOP1 /;"	d
__RW_MGR_CONTENT_IDLE_LOOP2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_IDLE_LOOP2 /;"	d
__RW_MGR_CONTENT_IDLE_LOOP2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_IDLE_LOOP2 /;"	d
__RW_MGR_CONTENT_INIT_RESET_0_CKE_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_INIT_RESET_0_CKE_0 /;"	d
__RW_MGR_CONTENT_INIT_RESET_0_CKE_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_INIT_RESET_0_CKE_0 /;"	d
__RW_MGR_CONTENT_INIT_RESET_1_CKE_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_INIT_RESET_1_CKE_0 /;"	d
__RW_MGR_CONTENT_INIT_RESET_1_CKE_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_INIT_RESET_1_CKE_0 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DATA	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DATA /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DATA	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DATA /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DQS	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DQS /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DQS	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_DQS /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_NOP	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_NOP /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_NOP	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_NOP /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WAIT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WAIT /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WAIT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WAIT /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WL_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WL_1 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WL_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_BANK_0_WL_1 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DATA	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DATA /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DATA	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DATA /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DQS	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DQS /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DQS	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_DQS /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_NOP	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_NOP /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_NOP	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_NOP /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WAIT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WAIT /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WAIT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WAIT /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WL_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WL_1 /;"	d
__RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WL_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_LFSR_WR_RD_DM_BANK_0_WL_1 /;"	d
__RW_MGR_CONTENT_MRS0_DLL_RESET	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS0_DLL_RESET /;"	d
__RW_MGR_CONTENT_MRS0_DLL_RESET	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS0_DLL_RESET /;"	d
__RW_MGR_CONTENT_MRS0_DLL_RESET_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS0_DLL_RESET_MIRR /;"	d
__RW_MGR_CONTENT_MRS0_DLL_RESET_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS0_DLL_RESET_MIRR /;"	d
__RW_MGR_CONTENT_MRS0_USER	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS0_USER /;"	d
__RW_MGR_CONTENT_MRS0_USER	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS0_USER /;"	d
__RW_MGR_CONTENT_MRS0_USER_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS0_USER_MIRR /;"	d
__RW_MGR_CONTENT_MRS0_USER_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS0_USER_MIRR /;"	d
__RW_MGR_CONTENT_MRS1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS1 /;"	d
__RW_MGR_CONTENT_MRS1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS1 /;"	d
__RW_MGR_CONTENT_MRS1_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS1_MIRR /;"	d
__RW_MGR_CONTENT_MRS1_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS1_MIRR /;"	d
__RW_MGR_CONTENT_MRS2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS2 /;"	d
__RW_MGR_CONTENT_MRS2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS2 /;"	d
__RW_MGR_CONTENT_MRS2_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS2_MIRR /;"	d
__RW_MGR_CONTENT_MRS2_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS2_MIRR /;"	d
__RW_MGR_CONTENT_MRS3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS3 /;"	d
__RW_MGR_CONTENT_MRS3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS3 /;"	d
__RW_MGR_CONTENT_MRS3_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_MRS3_MIRR /;"	d
__RW_MGR_CONTENT_MRS3_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_MRS3_MIRR /;"	d
__RW_MGR_CONTENT_PRECHARGE_ALL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_PRECHARGE_ALL /;"	d
__RW_MGR_CONTENT_PRECHARGE_ALL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_PRECHARGE_ALL /;"	d
__RW_MGR_CONTENT_RDIMM_CMD	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_RDIMM_CMD /;"	d
__RW_MGR_CONTENT_RDIMM_CMD	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_RDIMM_CMD /;"	d
__RW_MGR_CONTENT_READ_B2B	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_READ_B2B /;"	d
__RW_MGR_CONTENT_READ_B2B	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_READ_B2B /;"	d
__RW_MGR_CONTENT_READ_B2B_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_READ_B2B_WAIT1 /;"	d
__RW_MGR_CONTENT_READ_B2B_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_READ_B2B_WAIT1 /;"	d
__RW_MGR_CONTENT_READ_B2B_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_READ_B2B_WAIT2 /;"	d
__RW_MGR_CONTENT_READ_B2B_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_READ_B2B_WAIT2 /;"	d
__RW_MGR_CONTENT_REFRESH_ALL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_REFRESH_ALL /;"	d
__RW_MGR_CONTENT_REFRESH_ALL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_REFRESH_ALL /;"	d
__RW_MGR_CONTENT_RETURN	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_RETURN /;"	d
__RW_MGR_CONTENT_RETURN	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_RETURN /;"	d
__RW_MGR_CONTENT_SGLE_READ	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_SGLE_READ /;"	d
__RW_MGR_CONTENT_SGLE_READ	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_SGLE_READ /;"	d
__RW_MGR_CONTENT_ZQCL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ZQCL /;"	d
__RW_MGR_CONTENT_ZQCL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ZQCL /;"	d
__RW_MGR_CONTENT_ac_act_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_act_0 /;"	d
__RW_MGR_CONTENT_ac_act_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_act_0 /;"	d
__RW_MGR_CONTENT_ac_act_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_act_1 /;"	d
__RW_MGR_CONTENT_ac_act_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_act_1 /;"	d
__RW_MGR_CONTENT_ac_des	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_des /;"	d
__RW_MGR_CONTENT_ac_des	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_des /;"	d
__RW_MGR_CONTENT_ac_des_odt_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_des_odt_1 /;"	d
__RW_MGR_CONTENT_ac_des_odt_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_des_odt_1 /;"	d
__RW_MGR_CONTENT_ac_init_reset_0_cke_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_init_reset_0_cke_0 /;"	d
__RW_MGR_CONTENT_ac_init_reset_0_cke_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_init_reset_0_cke_0 /;"	d
__RW_MGR_CONTENT_ac_init_reset_1_cke_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_init_reset_1_cke_0 /;"	d
__RW_MGR_CONTENT_ac_init_reset_1_cke_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_init_reset_1_cke_0 /;"	d
__RW_MGR_CONTENT_ac_mrs0_dll_reset	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs0_dll_reset /;"	d
__RW_MGR_CONTENT_ac_mrs0_dll_reset	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs0_dll_reset /;"	d
__RW_MGR_CONTENT_ac_mrs0_dll_reset_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs0_dll_reset_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs0_dll_reset_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs0_dll_reset_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs0_user	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs0_user /;"	d
__RW_MGR_CONTENT_ac_mrs0_user	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs0_user /;"	d
__RW_MGR_CONTENT_ac_mrs0_user_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs0_user_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs0_user_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs0_user_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs1 /;"	d
__RW_MGR_CONTENT_ac_mrs1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs1 /;"	d
__RW_MGR_CONTENT_ac_mrs1_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs1_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs1_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs1_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs2 /;"	d
__RW_MGR_CONTENT_ac_mrs2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs2 /;"	d
__RW_MGR_CONTENT_ac_mrs2_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs2_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs2_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs2_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs3 /;"	d
__RW_MGR_CONTENT_ac_mrs3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs3 /;"	d
__RW_MGR_CONTENT_ac_mrs3_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_mrs3_mirr /;"	d
__RW_MGR_CONTENT_ac_mrs3_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_mrs3_mirr /;"	d
__RW_MGR_CONTENT_ac_nop	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_nop /;"	d
__RW_MGR_CONTENT_ac_nop	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_nop /;"	d
__RW_MGR_CONTENT_ac_pre_all	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_pre_all /;"	d
__RW_MGR_CONTENT_ac_pre_all	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_pre_all /;"	d
__RW_MGR_CONTENT_ac_rdimm	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_rdimm /;"	d
__RW_MGR_CONTENT_ac_rdimm	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_rdimm /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_0 /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_0 /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_1 /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_1 /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_1_norden	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_1_norden /;"	d
__RW_MGR_CONTENT_ac_read_bank_0_1_norden	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_bank_0_1_norden /;"	d
__RW_MGR_CONTENT_ac_read_bank_1_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_bank_1_0 /;"	d
__RW_MGR_CONTENT_ac_read_bank_1_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_bank_1_0 /;"	d
__RW_MGR_CONTENT_ac_read_bank_1_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_bank_1_1 /;"	d
__RW_MGR_CONTENT_ac_read_bank_1_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_bank_1_1 /;"	d
__RW_MGR_CONTENT_ac_read_en	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_read_en /;"	d
__RW_MGR_CONTENT_ac_read_en	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_read_en /;"	d
__RW_MGR_CONTENT_ac_ref	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_ref /;"	d
__RW_MGR_CONTENT_ac_ref	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_ref /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0 /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0 /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata_wl_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata_wl_1 /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata_wl_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_0_nodata_wl_1 /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_1 /;"	d
__RW_MGR_CONTENT_ac_write_bank_0_col_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_0_col_1 /;"	d
__RW_MGR_CONTENT_ac_write_bank_1_col_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_1_col_0 /;"	d
__RW_MGR_CONTENT_ac_write_bank_1_col_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_1_col_0 /;"	d
__RW_MGR_CONTENT_ac_write_bank_1_col_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_bank_1_col_1 /;"	d
__RW_MGR_CONTENT_ac_write_bank_1_col_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_bank_1_col_1 /;"	d
__RW_MGR_CONTENT_ac_write_data	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_data /;"	d
__RW_MGR_CONTENT_ac_write_data	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_data /;"	d
__RW_MGR_CONTENT_ac_write_postdata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_postdata /;"	d
__RW_MGR_CONTENT_ac_write_postdata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_postdata /;"	d
__RW_MGR_CONTENT_ac_write_predata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_write_predata /;"	d
__RW_MGR_CONTENT_ac_write_predata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_write_predata /;"	d
__RW_MGR_CONTENT_ac_zqcl	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_CONTENT_ac_zqcl /;"	d
__RW_MGR_CONTENT_ac_zqcl	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_CONTENT_ac_zqcl /;"	d
__RW_MGR_GUARANTEED_READ	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_READ /;"	d
__RW_MGR_GUARANTEED_READ	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_READ /;"	d
__RW_MGR_GUARANTEED_READ_CONT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_READ_CONT /;"	d
__RW_MGR_GUARANTEED_READ_CONT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_READ_CONT /;"	d
__RW_MGR_GUARANTEED_WRITE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_WRITE /;"	d
__RW_MGR_GUARANTEED_WRITE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_WRITE /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT0 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT0 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT1 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT1 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT2 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT2 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT3 /;"	d
__RW_MGR_GUARANTEED_WRITE_WAIT3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_GUARANTEED_WRITE_WAIT3 /;"	d
__RW_MGR_IDLE	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_IDLE /;"	d
__RW_MGR_IDLE	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_IDLE /;"	d
__RW_MGR_IDLE_LOOP1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_IDLE_LOOP1 /;"	d
__RW_MGR_IDLE_LOOP1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_IDLE_LOOP1 /;"	d
__RW_MGR_IDLE_LOOP2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_IDLE_LOOP2 /;"	d
__RW_MGR_IDLE_LOOP2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_IDLE_LOOP2 /;"	d
__RW_MGR_INIT_RESET_0_CKE_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_INIT_RESET_0_CKE_0 /;"	d
__RW_MGR_INIT_RESET_0_CKE_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_INIT_RESET_0_CKE_0 /;"	d
__RW_MGR_INIT_RESET_1_CKE_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_INIT_RESET_1_CKE_0 /;"	d
__RW_MGR_INIT_RESET_1_CKE_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_INIT_RESET_1_CKE_0 /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0 /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0 /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_DATA	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_DATA /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_DATA	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_DATA /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_DQS	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_DQS /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_DQS	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_DQS /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_NOP	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_NOP /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_NOP	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_NOP /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_WAIT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_WAIT /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_WAIT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_WAIT /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_WL_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_WL_1 /;"	d
__RW_MGR_LFSR_WR_RD_BANK_0_WL_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_BANK_0_WL_1 /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0 /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0 /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_DATA	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_DATA /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_DATA	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_DATA /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_DQS	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_DQS /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_DQS	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_DQS /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_NOP	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_NOP /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_NOP	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_NOP /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_WAIT	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_WAIT /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_WAIT	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_WAIT /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_WL_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_WL_1 /;"	d
__RW_MGR_LFSR_WR_RD_DM_BANK_0_WL_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_LFSR_WR_RD_DM_BANK_0_WL_1 /;"	d
__RW_MGR_MRS0_DLL_RESET	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS0_DLL_RESET /;"	d
__RW_MGR_MRS0_DLL_RESET	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS0_DLL_RESET /;"	d
__RW_MGR_MRS0_DLL_RESET_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS0_DLL_RESET_MIRR /;"	d
__RW_MGR_MRS0_DLL_RESET_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS0_DLL_RESET_MIRR /;"	d
__RW_MGR_MRS0_USER	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS0_USER /;"	d
__RW_MGR_MRS0_USER	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS0_USER /;"	d
__RW_MGR_MRS0_USER_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS0_USER_MIRR /;"	d
__RW_MGR_MRS0_USER_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS0_USER_MIRR /;"	d
__RW_MGR_MRS1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS1 /;"	d
__RW_MGR_MRS1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS1 /;"	d
__RW_MGR_MRS1_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS1_MIRR /;"	d
__RW_MGR_MRS1_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS1_MIRR /;"	d
__RW_MGR_MRS2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS2 /;"	d
__RW_MGR_MRS2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS2 /;"	d
__RW_MGR_MRS2_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS2_MIRR /;"	d
__RW_MGR_MRS2_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS2_MIRR /;"	d
__RW_MGR_MRS3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS3 /;"	d
__RW_MGR_MRS3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS3 /;"	d
__RW_MGR_MRS3_MIRR	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_MRS3_MIRR /;"	d
__RW_MGR_MRS3_MIRR	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_MRS3_MIRR /;"	d
__RW_MGR_PRECHARGE_ALL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_PRECHARGE_ALL /;"	d
__RW_MGR_PRECHARGE_ALL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_PRECHARGE_ALL /;"	d
__RW_MGR_RDIMM_CMD	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_RDIMM_CMD /;"	d
__RW_MGR_RDIMM_CMD	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_RDIMM_CMD /;"	d
__RW_MGR_READ_B2B	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_READ_B2B /;"	d
__RW_MGR_READ_B2B	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_READ_B2B /;"	d
__RW_MGR_READ_B2B_WAIT1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_READ_B2B_WAIT1 /;"	d
__RW_MGR_READ_B2B_WAIT1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_READ_B2B_WAIT1 /;"	d
__RW_MGR_READ_B2B_WAIT2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_READ_B2B_WAIT2 /;"	d
__RW_MGR_READ_B2B_WAIT2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_READ_B2B_WAIT2 /;"	d
__RW_MGR_REFRESH_ALL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_REFRESH_ALL /;"	d
__RW_MGR_REFRESH_ALL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_REFRESH_ALL /;"	d
__RW_MGR_RETURN	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_RETURN /;"	d
__RW_MGR_RETURN	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_RETURN /;"	d
__RW_MGR_SGLE_READ	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_SGLE_READ /;"	d
__RW_MGR_SGLE_READ	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_SGLE_READ /;"	d
__RW_MGR_ZQCL	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ZQCL /;"	d
__RW_MGR_ZQCL	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ZQCL /;"	d
__RW_MGR_ac_act_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_act_0 /;"	d
__RW_MGR_ac_act_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_act_0 /;"	d
__RW_MGR_ac_act_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_act_1 /;"	d
__RW_MGR_ac_act_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_act_1 /;"	d
__RW_MGR_ac_des	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_des /;"	d
__RW_MGR_ac_des	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_des /;"	d
__RW_MGR_ac_des_odt_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_des_odt_1 /;"	d
__RW_MGR_ac_des_odt_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_des_odt_1 /;"	d
__RW_MGR_ac_init_reset_0_cke_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_init_reset_0_cke_0 /;"	d
__RW_MGR_ac_init_reset_0_cke_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_init_reset_0_cke_0 /;"	d
__RW_MGR_ac_init_reset_1_cke_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_init_reset_1_cke_0 /;"	d
__RW_MGR_ac_init_reset_1_cke_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_init_reset_1_cke_0 /;"	d
__RW_MGR_ac_mrs0_dll_reset	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs0_dll_reset /;"	d
__RW_MGR_ac_mrs0_dll_reset	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs0_dll_reset /;"	d
__RW_MGR_ac_mrs0_dll_reset_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs0_dll_reset_mirr /;"	d
__RW_MGR_ac_mrs0_dll_reset_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs0_dll_reset_mirr /;"	d
__RW_MGR_ac_mrs0_user	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs0_user /;"	d
__RW_MGR_ac_mrs0_user	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs0_user /;"	d
__RW_MGR_ac_mrs0_user_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs0_user_mirr /;"	d
__RW_MGR_ac_mrs0_user_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs0_user_mirr /;"	d
__RW_MGR_ac_mrs1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs1 /;"	d
__RW_MGR_ac_mrs1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs1 /;"	d
__RW_MGR_ac_mrs1_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs1_mirr /;"	d
__RW_MGR_ac_mrs1_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs1_mirr /;"	d
__RW_MGR_ac_mrs2	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs2 /;"	d
__RW_MGR_ac_mrs2	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs2 /;"	d
__RW_MGR_ac_mrs2_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs2_mirr /;"	d
__RW_MGR_ac_mrs2_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs2_mirr /;"	d
__RW_MGR_ac_mrs3	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs3 /;"	d
__RW_MGR_ac_mrs3	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs3 /;"	d
__RW_MGR_ac_mrs3_mirr	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_mrs3_mirr /;"	d
__RW_MGR_ac_mrs3_mirr	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_mrs3_mirr /;"	d
__RW_MGR_ac_nop	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_nop /;"	d
__RW_MGR_ac_nop	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_nop /;"	d
__RW_MGR_ac_pre_all	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_pre_all /;"	d
__RW_MGR_ac_pre_all	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_pre_all /;"	d
__RW_MGR_ac_rdimm	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_rdimm /;"	d
__RW_MGR_ac_rdimm	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_rdimm /;"	d
__RW_MGR_ac_read_bank_0_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_bank_0_0 /;"	d
__RW_MGR_ac_read_bank_0_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_bank_0_0 /;"	d
__RW_MGR_ac_read_bank_0_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_bank_0_1 /;"	d
__RW_MGR_ac_read_bank_0_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_bank_0_1 /;"	d
__RW_MGR_ac_read_bank_0_1_norden	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_bank_0_1_norden /;"	d
__RW_MGR_ac_read_bank_0_1_norden	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_bank_0_1_norden /;"	d
__RW_MGR_ac_read_bank_1_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_bank_1_0 /;"	d
__RW_MGR_ac_read_bank_1_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_bank_1_0 /;"	d
__RW_MGR_ac_read_bank_1_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_bank_1_1 /;"	d
__RW_MGR_ac_read_bank_1_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_bank_1_1 /;"	d
__RW_MGR_ac_read_en	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_read_en /;"	d
__RW_MGR_ac_read_en	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_read_en /;"	d
__RW_MGR_ac_ref	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_ref /;"	d
__RW_MGR_ac_ref	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_ref /;"	d
__RW_MGR_ac_write_bank_0_col_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_0_col_0 /;"	d
__RW_MGR_ac_write_bank_0_col_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_0_col_0 /;"	d
__RW_MGR_ac_write_bank_0_col_0_nodata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_0_col_0_nodata /;"	d
__RW_MGR_ac_write_bank_0_col_0_nodata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_0_col_0_nodata /;"	d
__RW_MGR_ac_write_bank_0_col_0_nodata_wl_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_0_col_0_nodata_wl_1 /;"	d
__RW_MGR_ac_write_bank_0_col_0_nodata_wl_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_0_col_0_nodata_wl_1 /;"	d
__RW_MGR_ac_write_bank_0_col_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_0_col_1 /;"	d
__RW_MGR_ac_write_bank_0_col_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_0_col_1 /;"	d
__RW_MGR_ac_write_bank_1_col_0	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_1_col_0 /;"	d
__RW_MGR_ac_write_bank_1_col_0	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_1_col_0 /;"	d
__RW_MGR_ac_write_bank_1_col_1	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_bank_1_col_1 /;"	d
__RW_MGR_ac_write_bank_1_col_1	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_bank_1_col_1 /;"	d
__RW_MGR_ac_write_data	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_data /;"	d
__RW_MGR_ac_write_data	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_data /;"	d
__RW_MGR_ac_write_postdata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_postdata /;"	d
__RW_MGR_ac_write_postdata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_postdata /;"	d
__RW_MGR_ac_write_predata	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_write_predata /;"	d
__RW_MGR_ac_write_predata	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_write_predata /;"	d
__RW_MGR_ac_zqcl	hps_isw_handoff/lab3_hps_0/sequencer_auto.h	/^#define __RW_MGR_ac_zqcl /;"	d
__RW_MGR_ac_zqcl	lab3/synthesis/submodules/sequencer/sequencer_auto.pre.h	/^#define __RW_MGR_ac_zqcl /;"	d
abort_cal	hps_isw_handoff/lab3_hps_0/sequencer.c	/^volatile alt_u32 abort_cal = 0;$/;"	v
abort_cal	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^volatile alt_u32 abort_cal = 0;$/;"	v
ac_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [AC_CLK_WIDTH-1:0] ac_clk;$/;"	n
ac_rom_init	hps_isw_handoff/lab3_hps_0/sequencer_auto_ac_init.c	/^const alt_u32 ac_rom_init[36] = $/;"	v
ac_rom_init	lab3/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c	/^const alt_u32 ac_rom_init[36] = $/;"	v
ac_rom_init_size	hps_isw_handoff/lab3_hps_0/sequencer_auto_ac_init.c	/^const alt_u32 ac_rom_init_size = 36;$/;"	v
ac_rom_init_size	lab3/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c	/^const alt_u32 ac_rom_init_size = 36;$/;"	v
aclr	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            aclr;$/;"	p
active_groups	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 active_groups;$/;"	m	struct:debug_summary_report_struct
active_groups	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 active_groups;$/;"	m	struct:debug_summary_report_struct
active_groups_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 active_groups_ptr;$/;"	m	struct:emif_toolkit_debug_data
active_groups_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 active_groups_ptr;$/;"	m	struct:emif_toolkit_debug_data
active_ranks	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 active_ranks;$/;"	m	struct:debug_summary_report_struct
active_ranks	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 active_ranks;$/;"	m	struct:debug_summary_report_struct
active_ranks_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 active_ranks_ptr;$/;"	m	struct:emif_toolkit_debug_data
active_ranks_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 active_ranks_ptr;$/;"	m	struct:emif_toolkit_debug_data
active_word	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	printf_read_buffer_t active_word;$/;"	m	struct:debug_printf_output
active_word	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	printf_read_buffer_t active_word;$/;"	m	struct:debug_printf_output
adc_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire adc_clk;$/;"	n
adc_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^output adc_clk;$/;"	p
adc_clk_cps	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire adc_clk_cps;$/;"	n
adc_clk_cps	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^output adc_clk_cps;$/;"	p
addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^		wire addr_cmd_clk;$/;"	n
addr_router_001_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] addr_router_001_src_channel;                                                                   \/\/ addr_router_001:src_channel -> cmd_xbar_demux_001:sink_channel$/;"	n
addr_router_001_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] addr_router_001_src_data;                                                                      \/\/ addr_router_001:src_data -> cmd_xbar_demux_001:sink_data$/;"	n
addr_router_001_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_001_src_endofpacket;                                                               \/\/ addr_router_001:src_endofpacket -> cmd_xbar_demux_001:sink_endofpacket$/;"	n
addr_router_001_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_001_src_ready;                                                                     \/\/ cmd_xbar_demux_001:sink_ready -> addr_router_001:src_ready$/;"	n
addr_router_001_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_001_src_startofpacket;                                                             \/\/ addr_router_001:src_startofpacket -> cmd_xbar_demux_001:sink_startofpacket$/;"	n
addr_router_001_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_001_src_valid;                                                                     \/\/ addr_router_001:src_valid -> cmd_xbar_demux_001:sink_valid$/;"	n
addr_router_002_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] addr_router_002_src_channel;                                                                   \/\/ addr_router_002:src_channel -> cmd_xbar_demux_002:sink_channel$/;"	n
addr_router_002_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] addr_router_002_src_data;                                                                      \/\/ addr_router_002:src_data -> cmd_xbar_demux_002:sink_data$/;"	n
addr_router_002_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_002_src_endofpacket;                                                               \/\/ addr_router_002:src_endofpacket -> cmd_xbar_demux_002:sink_endofpacket$/;"	n
addr_router_002_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_002_src_ready;                                                                     \/\/ cmd_xbar_demux_002:sink_ready -> addr_router_002:src_ready$/;"	n
addr_router_002_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_002_src_startofpacket;                                                             \/\/ addr_router_002:src_startofpacket -> cmd_xbar_demux_002:sink_startofpacket$/;"	n
addr_router_002_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_002_src_valid;                                                                     \/\/ addr_router_002:src_valid -> cmd_xbar_demux_002:sink_valid$/;"	n
addr_router_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] addr_router_src_channel;                                                                       \/\/ addr_router:src_channel -> cmd_xbar_demux:sink_channel$/;"	n
addr_router_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] addr_router_src_data;                                                                          \/\/ addr_router:src_data -> cmd_xbar_demux:sink_data$/;"	n
addr_router_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_src_endofpacket;                                                                   \/\/ addr_router:src_endofpacket -> cmd_xbar_demux:sink_endofpacket$/;"	n
addr_router_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_src_ready;                                                                         \/\/ cmd_xbar_demux:sink_ready -> addr_router:src_ready$/;"	n
addr_router_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_src_startofpacket;                                                                 \/\/ addr_router:src_startofpacket -> cmd_xbar_demux:sink_startofpacket$/;"	n
addr_router_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          addr_router_src_valid;                                                                         \/\/ addr_router:src_valid -> cmd_xbar_demux:sink_valid$/;"	n
afi_addr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  [19:0]  afi_addr;$/;"	p
afi_ba	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [2:0]  afi_ba;$/;"	p
afi_cal_fail	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output                                afi_cal_fail;       \/\/ calibration failure$/;"	p
afi_cal_success	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output                                afi_cal_success;    \/\/ calibration success$/;"	p
afi_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [0:0]  afi_cas_n;$/;"	p
afi_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [1:0]  afi_cke;$/;"	p
afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire afi_clk;$/;"	n
afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^output afi_clk;$/;"	p
afi_clk_reg	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	reg afi_clk_reg \/* synthesis dont_merge syn_noprune syn_preserve = 1 *\/;$/;"	r
afi_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [1:0]  afi_cs_n;$/;"	p
afi_dm	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [9:0]  afi_dm;             \/\/ write data mask$/;"	p
afi_dqs_burst	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [4:0]  afi_dqs_burst;$/;"	p
afi_half_clk_reg	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	reg afi_half_clk_reg \/* synthesis dont_merge syn_noprune syn_preserve = 1 *\/;$/;"	r
afi_mem_clk_disable	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [0:0]  afi_mem_clk_disable;$/;"	p
afi_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [1:0]  afi_odt;$/;"	p
afi_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [0:0]  afi_ras_n;$/;"	p
afi_rdata	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output [79:0]  afi_rdata;              \/\/ read data                $/;"	p
afi_rdata_en	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [4:0]  afi_rdata_en;       \/\/ read enable, used to maintain the read latency calibrated by PHY$/;"	p
afi_rdata_en_full	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [4:0]  afi_rdata_en_full;  \/\/ read enable full burst, used to create DQS enable$/;"	p
afi_rdata_valid	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [0:0]  afi_rdata_valid;    \/\/ read data valid$/;"	p
afi_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output	afi_reset_n;		\/\/ Asynchronously asserted and synchronously de-asserted on afi_clk domain$/;"	p
afi_rlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [4:0]  afi_rlat;$/;"	p
afi_rst_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [0:0]  afi_rst_n;$/;"	p
afi_wdata	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  [79:0]  afi_wdata;              \/\/ write data$/;"	p
afi_wdata_valid	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [4:0]  afi_wdata_valid;    	\/\/ write data valid, used to maintain write latency required by protocol spec$/;"	p
afi_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [0:0]  afi_we_n;$/;"	p
afi_wlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [3:0]  afi_wlat;$/;"	p
almost_empty_threshold	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [23:0]   almost_empty_threshold;$/;"	r
almost_full_threshold	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [23:0]   almost_full_threshold;$/;"	r
alt_16	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef signed short alt_16;$/;"	t
alt_16	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef signed short alt_16;$/;"	t
alt_32	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef signed long alt_32;$/;"	t
alt_32	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef signed long alt_32;$/;"	t
alt_64	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef long long alt_64;$/;"	t
alt_64	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef long long alt_64;$/;"	t
alt_8	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef signed char  alt_8;$/;"	t
alt_8	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef signed char  alt_8;$/;"	t
alt_u16	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef unsigned short alt_u16;$/;"	t
alt_u16	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef unsigned short alt_u16;$/;"	t
alt_u32	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef unsigned long alt_u32;$/;"	t
alt_u32	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef unsigned long alt_u32;$/;"	t
alt_u64	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef unsigned long long alt_u64;$/;"	t
alt_u64	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef unsigned long long alt_u64;$/;"	t
alt_u8	hps_isw_handoff/lab3_hps_0/alt_types.h	/^typedef unsigned char  alt_u8;$/;"	t
alt_u8	lab3/synthesis/submodules/sequencer/alt_types.pre.h	/^typedef unsigned char  alt_u8;$/;"	t
altera_avalon_packets_to_master	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module altera_avalon_packets_to_master ($/;"	m
altera_avalon_sc_fifo	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^module altera_avalon_sc_fifo$/;"	m
altera_avalon_st_bytes_to_packets	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^module altera_avalon_st_bytes_to_packets$/;"	m
altera_avalon_st_clock_crosser	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^module altera_avalon_st_clock_crosser($/;"	m
altera_avalon_st_idle_inserter	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^module altera_avalon_st_idle_inserter ($/;"	m
altera_avalon_st_idle_remover	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^module altera_avalon_st_idle_remover ($/;"	m
altera_avalon_st_jtag_interface	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^module altera_avalon_st_jtag_interface ($/;"	m
altera_avalon_st_packets_to_bytes	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^module altera_avalon_st_packets_to_bytes$/;"	m
altera_avalon_st_pipeline_base	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^module altera_avalon_st_pipeline_base ($/;"	m
altera_jtag_control_signal_crosser	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^module altera_jtag_control_signal_crosser ($/;"	m
altera_jtag_dc_streaming	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^module altera_jtag_dc_streaming ($/;"	m
altera_jtag_sld_node	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^module altera_jtag_sld_node ($/;"	m
altera_jtag_src_crosser	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^module altera_jtag_src_crosser ($/;"	m
altera_jtag_streaming	lab3/synthesis/submodules/altera_jtag_streaming.v	/^module altera_jtag_streaming ($/;"	m
altera_mem_if_hhp_qseq_synth_top	lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v	/^module altera_mem_if_hhp_qseq_synth_top $/;"	m
altera_pli_streaming	lab3/synthesis/submodules/altera_pli_streaming.v	/^module altera_pli_streaming ($/;"	m
altera_reset_controller	lab3/synthesis/submodules/altera_reset_controller.v	/^module altera_reset_controller$/;"	m
altera_reset_synchronizer	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^module altera_reset_synchronizer$/;"	m
altera_reset_synchronizer_int_chain_out	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    reg altera_reset_synchronizer_int_chain_out;$/;"	r
async_control_signal	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input  async_control_signal;$/;"	p
avalonmm_read_slave_read	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            avalonmm_read_slave_read;$/;"	p
avalonmm_read_slave_readdata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output  [ 35: 0] avalonmm_read_slave_readdata;$/;"	p
avalonmm_read_slave_readdata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire    [ 35: 0] avalonmm_read_slave_readdata;$/;"	n
avalonmm_read_slave_waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output           avalonmm_read_slave_waitrequest;$/;"	p
avalonmm_read_slave_waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             avalonmm_read_slave_waitrequest;$/;"	n
avalonmm_write_slave_waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output           avalonmm_write_slave_waitrequest;$/;"	p
avalonmm_write_slave_waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             avalonmm_write_slave_waitrequest;$/;"	n
avalonmm_write_slave_write	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            avalonmm_write_slave_write;$/;"	p
avalonmm_write_slave_writedata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input   [ 35: 0] avalonmm_write_slave_writedata;$/;"	p
avl_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [15:0]  avl_address; \/\/MarkW TODO: the sequencer only uses 13 bits$/;"	p
avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input avl_clk;$/;"	p
avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire avl_clk;$/;"	n
avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^output avl_clk;$/;"	p
avl_clk_reg	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	reg avl_clk_reg \/* synthesis dont_merge syn_noprune syn_preserve = 1 *\/;$/;"	r
avl_read	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input           avl_read;$/;"	p
avl_readdata	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [31:0]  avl_readdata;$/;"	p
avl_waitrequest	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output          avl_waitrequest;$/;"	p
avl_write	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input           avl_write;$/;"	p
avl_writedata	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [31:0]  avl_writedata;$/;"	p
b2p_adapter_out_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] b2p_adapter_out_data;                       \/\/ b2p_adapter:out_data -> transacto:in_data$/;"	n
b2p_adapter_out_endofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_adapter_out_endofpacket;                \/\/ b2p_adapter:out_endofpacket -> transacto:in_endofpacket$/;"	n
b2p_adapter_out_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_adapter_out_ready;                      \/\/ transacto:in_ready -> b2p_adapter:out_ready$/;"	n
b2p_adapter_out_startofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_adapter_out_startofpacket;              \/\/ b2p_adapter:out_startofpacket -> transacto:in_startofpacket$/;"	n
b2p_adapter_out_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_adapter_out_valid;                      \/\/ b2p_adapter:out_valid -> transacto:in_valid$/;"	n
b2p_out_packets_stream_channel	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] b2p_out_packets_stream_channel;             \/\/ b2p:out_channel -> b2p_adapter:in_channel$/;"	n
b2p_out_packets_stream_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] b2p_out_packets_stream_data;                \/\/ b2p:out_data -> b2p_adapter:in_data$/;"	n
b2p_out_packets_stream_endofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_out_packets_stream_endofpacket;         \/\/ b2p:out_endofpacket -> b2p_adapter:in_endofpacket$/;"	n
b2p_out_packets_stream_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_out_packets_stream_ready;               \/\/ b2p_adapter:in_ready -> b2p:out_ready$/;"	n
b2p_out_packets_stream_startofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_out_packets_stream_startofpacket;       \/\/ b2p:out_startofpacket -> b2p_adapter:in_startofpacket$/;"	n
b2p_out_packets_stream_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        b2p_out_packets_stream_valid;               \/\/ b2p:out_valid -> b2p_adapter:in_valid$/;"	n
bfm_gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^} bfm_gbl;$/;"	v	typeref:struct:__anon2
bfm_gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^} bfm_gbl;$/;"	v	typeref:struct:__anon4
bfm_gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^} bfm_gbl;$/;"	v	typeref:struct:__anon6
bfm_gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^} bfm_gbl;$/;"	v	typeref:struct:__anon8
bfm_set_globals_from_config	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void bfm_set_globals_from_config()$/;"	f
bfm_set_globals_from_config	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void bfm_set_globals_from_config()$/;"	f
bfm_skip_guaranteed_write	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	int bfm_skip_guaranteed_write;$/;"	m	struct:__anon4	file:
bfm_skip_guaranteed_write	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	int bfm_skip_guaranteed_write;$/;"	m	struct:__anon8	file:
bidir_read_dq_input_data_out_high	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	[MEM_DQ_WIDTH-1:0] bidir_read_dq_input_data_out_high;$/;"	n
bidir_read_dq_input_data_out_low	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	[MEM_DQ_WIDTH-1:0] bidir_read_dq_input_data_out_low;$/;"	n
bidir_read_dqs_bus_out	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	[MEM_READ_DQS_WIDTH-1:0] bidir_read_dqs_bus_out;$/;"	n
bit_chk	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 bit_chk;$/;"	m	struct:rw_manager_di_buffer
bit_chk	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 bit_chk;$/;"	m	struct:rw_manager_di_buffer
bit_index	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg [7:0] bit_index;$/;"	r
bit_received	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      reg bit_received;$/;"	r
bit_to_send	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      input bit_to_send;$/;"	p
burst_adapter_source0_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] burst_adapter_source0_channel;                                                                 \/\/ burst_adapter:source0_channel -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_channel$/;"	n
burst_adapter_source0_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [95:0] burst_adapter_source0_data;                                                                    \/\/ burst_adapter:source0_data -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_data$/;"	n
burst_adapter_source0_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          burst_adapter_source0_endofpacket;                                                             \/\/ burst_adapter:source0_endofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_endofpacket$/;"	n
burst_adapter_source0_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          burst_adapter_source0_ready;                                                                   \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_ready -> burst_adapter:source0_ready$/;"	n
burst_adapter_source0_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          burst_adapter_source0_startofpacket;                                                           \/\/ burst_adapter:source0_startofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_startofpacket$/;"	n
burst_adapter_source0_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          burst_adapter_source0_valid;                                                                   \/\/ burst_adapter:source0_valid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_valid$/;"	n
bypass_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 7:0] bypass_bit_counter             = 'b0;$/;"	r
byte_avail	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 1: 0]  current_byte, byte_avail;$/;"	r
byte_end	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg [ 1: 0]     current_byte, byte_end;$/;"	r
byte_to_send	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      input [7:0] byte_to_send;$/;"	p
bytestream_end	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire bytestream_end;$/;"	n
c0_afi_afi_addr	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [19:0] c0_afi_afi_addr;                            \/\/ c0:afi_addr -> p0:afi_addr$/;"	n
c0_afi_afi_ba	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [2:0] c0_afi_afi_ba;                              \/\/ c0:afi_ba -> p0:afi_ba$/;"	n
c0_afi_afi_cas_n	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] c0_afi_afi_cas_n;                           \/\/ c0:afi_cas_n -> p0:afi_cas_n$/;"	n
c0_afi_afi_cke	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [1:0] c0_afi_afi_cke;                             \/\/ c0:afi_cke -> p0:afi_cke$/;"	n
c0_afi_afi_cs_n	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [1:0] c0_afi_afi_cs_n;                            \/\/ c0:afi_cs_n -> p0:afi_cs_n$/;"	n
c0_afi_afi_dm	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [9:0] c0_afi_afi_dm;                              \/\/ c0:afi_dm -> p0:afi_dm$/;"	n
c0_afi_afi_dqs_burst	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [4:0] c0_afi_afi_dqs_burst;                       \/\/ c0:afi_dqs_burst -> p0:afi_dqs_burst$/;"	n
c0_afi_afi_mem_clk_disable	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] c0_afi_afi_mem_clk_disable;                 \/\/ c0:afi_mem_clk_disable -> p0:afi_mem_clk_disable$/;"	n
c0_afi_afi_odt	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [1:0] c0_afi_afi_odt;                             \/\/ c0:afi_odt -> p0:afi_odt$/;"	n
c0_afi_afi_ras_n	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] c0_afi_afi_ras_n;                           \/\/ c0:afi_ras_n -> p0:afi_ras_n$/;"	n
c0_afi_afi_rdata_en	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [4:0] c0_afi_afi_rdata_en;                        \/\/ c0:afi_rdata_en -> p0:afi_rdata_en$/;"	n
c0_afi_afi_rdata_en_full	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [4:0] c0_afi_afi_rdata_en_full;                   \/\/ c0:afi_rdata_en_full -> p0:afi_rdata_en_full$/;"	n
c0_afi_afi_rst_n	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] c0_afi_afi_rst_n;                           \/\/ c0:afi_rst_n -> p0:afi_rst_n$/;"	n
c0_afi_afi_wdata	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [79:0] c0_afi_afi_wdata;                           \/\/ c0:afi_wdata -> p0:afi_wdata$/;"	n
c0_afi_afi_wdata_valid	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [4:0] c0_afi_afi_wdata_valid;                     \/\/ c0:afi_wdata_valid -> p0:afi_wdata_valid$/;"	n
c0_afi_afi_we_n	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] c0_afi_afi_we_n;                            \/\/ c0:afi_we_n -> p0:afi_we_n$/;"	n
c0_hard_phy_cfg_cfg_addlat	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_addlat;                 \/\/ c0:cfg_addlat -> p0:cfg_addlat$/;"	n
c0_hard_phy_cfg_cfg_bankaddrwidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_bankaddrwidth;          \/\/ c0:cfg_bankaddrwidth -> p0:cfg_bankaddrwidth$/;"	n
c0_hard_phy_cfg_cfg_caswrlat	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_caswrlat;               \/\/ c0:cfg_caswrlat -> p0:cfg_caswrlat$/;"	n
c0_hard_phy_cfg_cfg_coladdrwidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_coladdrwidth;           \/\/ c0:cfg_coladdrwidth -> p0:cfg_coladdrwidth$/;"	n
c0_hard_phy_cfg_cfg_csaddrwidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_csaddrwidth;            \/\/ c0:cfg_csaddrwidth -> p0:cfg_csaddrwidth$/;"	n
c0_hard_phy_cfg_cfg_devicewidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_devicewidth;            \/\/ c0:cfg_devicewidth -> p0:cfg_devicewidth$/;"	n
c0_hard_phy_cfg_cfg_dramconfig	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [23:0] c0_hard_phy_cfg_cfg_dramconfig;             \/\/ c0:cfg_dramconfig -> p0:cfg_dramconfig$/;"	n
c0_hard_phy_cfg_cfg_interfacewidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_interfacewidth;         \/\/ c0:cfg_interfacewidth -> p0:cfg_interfacewidth$/;"	n
c0_hard_phy_cfg_cfg_rowaddrwidth	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_rowaddrwidth;           \/\/ c0:cfg_rowaddrwidth -> p0:cfg_rowaddrwidth$/;"	n
c0_hard_phy_cfg_cfg_tcl	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_tcl;                    \/\/ c0:cfg_tcl -> p0:cfg_tcl$/;"	n
c0_hard_phy_cfg_cfg_tmrd	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_tmrd;                   \/\/ c0:cfg_tmrd -> p0:cfg_tmrd$/;"	n
c0_hard_phy_cfg_cfg_trefi	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [15:0] c0_hard_phy_cfg_cfg_trefi;                  \/\/ c0:cfg_trefi -> p0:cfg_trefi$/;"	n
c0_hard_phy_cfg_cfg_trfc	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_trfc;                   \/\/ c0:cfg_trfc -> p0:cfg_trfc$/;"	n
c0_hard_phy_cfg_cfg_twr	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [7:0] c0_hard_phy_cfg_cfg_twr;                    \/\/ c0:cfg_twr -> p0:cfg_twr$/;"	n
cal_dm_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dq_margins_t cal_dm_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_cal_report_struct
cal_dm_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dq_margins_t cal_dm_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_cal_report_struct
cal_dm_settings	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_dm_settings_t cal_dm_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_cal_report_struct
cal_dm_settings	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_dm_settings_t cal_dm_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_cal_report_struct
cal_dq_in_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dq_margins_t cal_dq_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dq_in_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dq_margins_t cal_dq_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dq_out_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dq_margins_t cal_dq_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dq_out_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dq_margins_t cal_dq_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dq_settings	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_dq_settings_t cal_dq_settings[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dq_settings	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_dq_settings_t cal_dq_settings[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_in_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dqs_in_margins_t cal_dqs_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_in_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dqs_in_margins_t cal_dqs_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_in_settings	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_dqs_in_settings_t cal_dqs_in_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_in_settings	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_dqs_in_settings_t cal_dqs_in_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_out_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dqs_out_margins_t cal_dqs_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_out_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dqs_out_margins_t cal_dqs_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_out_settings	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_dqs_out_settings_t cal_dqs_out_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqs_out_settings	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_dqs_out_settings_t cal_dqs_out_settings[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqsen_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_observed_dqsen_margins_t cal_dqsen_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_dqsen_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_observed_dqsen_margins_t cal_dqsen_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_read_latency	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 cal_read_latency;$/;"	m	struct:debug_summary_report_struct
cal_read_latency	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 cal_read_latency;$/;"	m	struct:debug_summary_report_struct
cal_report	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_report_t cal_report;$/;"	m	struct:debug_data_struct
cal_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_report_t cal_report;$/;"	m	struct:debug_data_struct
cal_report_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 cal_report_ptr;$/;"	m	struct:debug_data_struct
cal_report_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 cal_report_ptr;$/;"	m	struct:debug_data_struct
cal_status_per_group	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_cal_status_per_group_t cal_status_per_group[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_status_per_group	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_cal_status_per_group_t cal_status_per_group[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:debug_cal_report_struct
cal_write_latency	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 cal_write_latency;$/;"	m	struct:debug_summary_report_struct
cal_write_latency	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 cal_write_latency;$/;"	m	struct:debug_summary_report_struct
capture_strobe_out	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^output capture_strobe_out;$/;"	p
capture_strobe_tracking	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_READ_DQS_WIDTH - 1:0] capture_strobe_tracking;$/;"	p
capture_strobe_tracking	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output   [MEM_READ_DQS_WIDTH-1:0]  capture_strobe_tracking;$/;"	p
capture_strobe_tracking	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^output capture_strobe_tracking;$/;"	p
cdr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg cdr;$/;"	r
cdr	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire cdr;$/;"	n
cfg_addlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_addlat;$/;"	p
cfg_bankaddrwidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_bankaddrwidth;$/;"	p
cfg_caswrlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_caswrlat;$/;"	p
cfg_coladdrwidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_coladdrwidth;$/;"	p
cfg_csaddrwidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_csaddrwidth;$/;"	p
cfg_devicewidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_devicewidth;$/;"	p
cfg_dramconfig	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [23:0]  cfg_dramconfig;$/;"	p
cfg_interfacewidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_interfacewidth;$/;"	p
cfg_rowaddrwidth	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_rowaddrwidth;$/;"	p
cfg_tcl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_tcl;$/;"	p
cfg_tmrd	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_tmrd;$/;"	p
cfg_trefi	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [15:0]  cfg_trefi;$/;"	p
cfg_trfc	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_trfc;$/;"	p
cfg_twr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  cfg_twr;$/;"	p
channel_changed	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   wire   channel_changed;$/;"	n
channel_char	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire escape_char, sop_char, eop_char, channel_char, varchannelesc_char;$/;"	n
channel_count	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  [4:0] channel_count;$/;"	r
channel_escaped	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_channel_char, channel_escaped, sent_channel;$/;"	r
channel_needs_esc	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg     channel_needs_esc;$/;"	r
check_test_mem	hps_isw_handoff/lab3_hps_0/sequencer.c	/^int check_test_mem(int start)$/;"	f
check_test_mem	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^int check_test_mem(int start)$/;"	f
clear_states	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task clear_states;$/;"	t
clear_states_async	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task clear_states_async;$/;"	t
clk	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              clk,$/;"	p
clk	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       clk,$/;"	p
clk	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      input              clk,$/;"	p
clk	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      input              clk,$/;"	p
clk	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   input        clk;$/;"	p
clk	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       clk;$/;"	n
clk	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   input clk;$/;"	p
clk	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input        clk;$/;"	p
clk	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input  clk;$/;"	p
clk	lab3/synthesis/submodules/altera_pli_streaming.v	/^    input clk;$/;"	p
clk	lab3/synthesis/submodules/altera_reset_controller.v	/^    input  clk,$/;"	p
clk	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^input	clk;$/;"	p
clk	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              clk,$/;"	p
clk	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              clk,$/;"	p
clk	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      input              clk,$/;"	p
clk_fr	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	input [WIDTH-1:0] clk_fr;$/;"	p
clk_hr	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	input [WIDTH-1:0] clk_hr;$/;"	p
clock	Fifo.v	/^	input	  clock;$/;"	p
clock	Fifo_bb.v	/^	input	  clock;$/;"	p
clock	RAM.v	/^	input	  clock;$/;"	p
clock	RAM.v	/^	tri1	  clock;$/;"	n
clock	RAM_bb.v	/^	input	  clock;$/;"	p
clock	RAM_bb.v	/^	tri1	  clock;$/;"	n
clock	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            clock;$/;"	p
clock	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             clock;$/;"	n
clock	verilator/Fifo.v	/^	input	  clock;$/;"	p
clock	verilator/Fifo_bb.v	/^	input	  clock;$/;"	p
clock_sense_reset_n_sync	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire clock_sense_reset_n_sync;$/;"	n
clock_sensor	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg clock_sensor         = 'b0;$/;"	r
clock_sensor_sync	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire clock_sensor_sync;$/;"	n
clock_to_sample	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    input clock_to_sample;$/;"	p
clock_to_sample_div2	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg clock_to_sample_div2 = 'b0;$/;"	r
clock_to_sample_div2_sync	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire clock_to_sample_div2_sync;$/;"	n
cmd_xbar_demux_001_src0_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] cmd_xbar_demux_001_src0_channel;                                                               \/\/ cmd_xbar_demux_001:src0_channel -> cmd_xbar_mux:sink1_channel$/;"	n
cmd_xbar_demux_001_src0_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] cmd_xbar_demux_001_src0_data;                                                                  \/\/ cmd_xbar_demux_001:src0_data -> cmd_xbar_mux:sink1_data$/;"	n
cmd_xbar_demux_001_src0_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_001_src0_endofpacket;                                                           \/\/ cmd_xbar_demux_001:src0_endofpacket -> cmd_xbar_mux:sink1_endofpacket$/;"	n
cmd_xbar_demux_001_src0_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_001_src0_ready;                                                                 \/\/ cmd_xbar_mux:sink1_ready -> cmd_xbar_demux_001:src0_ready$/;"	n
cmd_xbar_demux_001_src0_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_001_src0_startofpacket;                                                         \/\/ cmd_xbar_demux_001:src0_startofpacket -> cmd_xbar_mux:sink1_startofpacket$/;"	n
cmd_xbar_demux_001_src0_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_001_src0_valid;                                                                 \/\/ cmd_xbar_demux_001:src0_valid -> cmd_xbar_mux:sink1_valid$/;"	n
cmd_xbar_demux_002_src0_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] cmd_xbar_demux_002_src0_channel;                                                               \/\/ cmd_xbar_demux_002:src0_channel -> cmd_xbar_mux:sink2_channel$/;"	n
cmd_xbar_demux_002_src0_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] cmd_xbar_demux_002_src0_data;                                                                  \/\/ cmd_xbar_demux_002:src0_data -> cmd_xbar_mux:sink2_data$/;"	n
cmd_xbar_demux_002_src0_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_002_src0_endofpacket;                                                           \/\/ cmd_xbar_demux_002:src0_endofpacket -> cmd_xbar_mux:sink2_endofpacket$/;"	n
cmd_xbar_demux_002_src0_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_002_src0_ready;                                                                 \/\/ cmd_xbar_mux:sink2_ready -> cmd_xbar_demux_002:src0_ready$/;"	n
cmd_xbar_demux_002_src0_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_002_src0_startofpacket;                                                         \/\/ cmd_xbar_demux_002:src0_startofpacket -> cmd_xbar_mux:sink2_startofpacket$/;"	n
cmd_xbar_demux_002_src0_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_002_src0_valid;                                                                 \/\/ cmd_xbar_demux_002:src0_valid -> cmd_xbar_mux:sink2_valid$/;"	n
cmd_xbar_demux_src0_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] cmd_xbar_demux_src0_channel;                                                                   \/\/ cmd_xbar_demux:src0_channel -> cmd_xbar_mux:sink0_channel$/;"	n
cmd_xbar_demux_src0_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] cmd_xbar_demux_src0_data;                                                                      \/\/ cmd_xbar_demux:src0_data -> cmd_xbar_mux:sink0_data$/;"	n
cmd_xbar_demux_src0_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_src0_endofpacket;                                                               \/\/ cmd_xbar_demux:src0_endofpacket -> cmd_xbar_mux:sink0_endofpacket$/;"	n
cmd_xbar_demux_src0_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_src0_ready;                                                                     \/\/ cmd_xbar_mux:sink0_ready -> cmd_xbar_demux:src0_ready$/;"	n
cmd_xbar_demux_src0_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_src0_startofpacket;                                                             \/\/ cmd_xbar_demux:src0_startofpacket -> cmd_xbar_mux:sink0_startofpacket$/;"	n
cmd_xbar_demux_src0_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_demux_src0_valid;                                                                     \/\/ cmd_xbar_demux:src0_valid -> cmd_xbar_mux:sink0_valid$/;"	n
cmd_xbar_mux_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] cmd_xbar_mux_src_channel;                                                                      \/\/ cmd_xbar_mux:src_channel -> width_adapter_001:in_channel$/;"	n
cmd_xbar_mux_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] cmd_xbar_mux_src_data;                                                                         \/\/ cmd_xbar_mux:src_data -> width_adapter_001:in_data$/;"	n
cmd_xbar_mux_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_mux_src_endofpacket;                                                                  \/\/ cmd_xbar_mux:src_endofpacket -> width_adapter_001:in_endofpacket$/;"	n
cmd_xbar_mux_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_mux_src_ready;                                                                        \/\/ width_adapter_001:in_ready -> cmd_xbar_mux:src_ready$/;"	n
cmd_xbar_mux_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_mux_src_startofpacket;                                                                \/\/ cmd_xbar_mux:src_startofpacket -> width_adapter_001:in_startofpacket$/;"	n
cmd_xbar_mux_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          cmd_xbar_mux_src_valid;                                                                        \/\/ cmd_xbar_mux:src_valid -> width_adapter_001:in_valid$/;"	n
command	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 7: 0]  command;$/;"	r
command_parameters	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 command_parameters[COMMAND_PARAM_WORDS];$/;"	m	struct:debug_data_struct
command_parameters	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 command_parameters[COMMAND_PARAM_WORDS];$/;"	m	struct:debug_data_struct
command_status	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 command_status;$/;"	m	struct:debug_data_struct
command_status	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 command_status;$/;"	m	struct:debug_data_struct
computed_dtap_per_ptap	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 computed_dtap_per_ptap;$/;"	m	struct:debug_summary_report_struct
computed_dtap_per_ptap	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 computed_dtap_per_ptap;$/;"	m	struct:debug_summary_report_struct
config_clk_reg	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	reg config_clk_reg \/* synthesis dont_merge syn_noprune syn_preserve = 1 *\/;$/;"	r
config_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input config_clock_in;$/;"	p
config_data_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input config_data_in;$/;"	p
config_dqs_ena	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input config_dqs_ena;$/;"	p
config_dqs_io_ena	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input config_dqs_io_ena;$/;"	p
config_extra_io_ena	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [1-1:0] config_extra_io_ena;$/;"	p
config_io_ena	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [8-1:0] config_io_ena;$/;"	p
config_update	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input config_update;$/;"	p
core_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	core_clk = pll_afi_clk;$/;"	n
core_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input core_clock_in;$/;"	p
count	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 count;$/;"	m	struct:debug_printf_output
count	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 count;$/;"	m	struct:debug_printf_output
counter	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 15: 0] counter;$/;"	r
csr_address	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [(USE_STORE_FORWARD ? 2 : 1) : 0]   csr_address,$/;"	p
csr_read	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       csr_read,$/;"	p
ctl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output	ctl_clk;$/;"	p
ctl_reset_export_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output	ctl_reset_export_n;		\/\/ Asynchronously asserted and synchronously de-asserted on ctl_clk domain$/;"	p
ctl_reset_export_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output  ctl_reset_export_n;$/;"	p
ctl_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output	ctl_reset_n;		\/\/ Asynchronously asserted and synchronously de-asserted on ctl_clk domain$/;"	p
ctl_reset_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	ctl_reset_n;$/;"	p
cur_samples	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 cur_samples;$/;"	m	struct:rw_manager_di_report
cur_samples	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 cur_samples;$/;"	m	struct:rw_manager_di_report
curr_packet_len_less_one	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^            reg [ADDR_WIDTH : 0] curr_packet_len_less_one;$/;"	r
curr_read_lat	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 curr_read_lat;$/;"	m	struct:gbl_type
curr_read_lat	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 curr_read_lat;$/;"	m	struct:gbl_type
curr_shadow_reg	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 curr_shadow_reg = 0;$/;"	v
curr_shadow_reg	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 curr_shadow_reg = 0;$/;"	v
curr_sop_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0]   curr_sop_ptr;$/;"	n
curr_write_lat	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 curr_write_lat;$/;"	m	struct:gbl_type
curr_write_lat	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 curr_write_lat;$/;"	m	struct:gbl_type
current_byte	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 1: 0]  current_byte, byte_avail;$/;"	r
current_byte	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 1: 0]  current_byte; \/\/, result_byte;$/;"	r
current_byte	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg [ 1: 0]     current_byte, byte_end;$/;"	r
cut_through_threshold	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [23:0]   cut_through_threshold;$/;"	r
d	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 d;$/;"	m	struct:__anon1	file:
d	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 d;$/;"	m	struct:__anon3	file:
d	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 d;$/;"	m	struct:rw_manager_di_buffer
d	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 d;$/;"	m	struct:__anon5	file:
d	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 d;$/;"	m	struct:__anon7	file:
d	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 d;$/;"	m	struct:rw_manager_di_buffer
data	Fifo.v	/^	input	[7:0]  data;$/;"	p
data	Fifo_bb.v	/^	input	[7:0]  data;$/;"	p
data	RAM.v	/^	input	[7:0]  data;$/;"	p
data	RAM_bb.v	/^	input	[7:0]  data;$/;"	p
data	greybox_tmp/greybox_tmp/mg8t9.v	/^	input   [1:0]  data;$/;"	p
data	greybox_tmp/greybox_tmp/mgft9.v	/^	input   [15:0]  data;$/;"	p
data	greybox_tmp/greybox_tmp/mgit9.v	/^	input   [31:0]  data;$/;"	p
data	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input   [ 35: 0] data;$/;"	p
data	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire    [ 35: 0] data;$/;"	n
data	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mg8t9.v	/^	input   [1:0]  data;$/;"	p
data	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgbt9.v	/^	input   [3:0]  data;$/;"	p
data	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgdt9.v	/^	input   [4:0]  data;$/;"	p
data	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mggt9.v	/^	input   [7:0]  data;$/;"	p
data	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgit9.v	/^	input   [31:0]  data;$/;"	p
data	verilator/Fifo.v	/^	input	[7:0]  data;$/;"	p
data	verilator/Fifo_bb.v	/^	input	[7:0]  data;$/;"	p
data0	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   reg [DATA_WIDTH-1:0]    data0;$/;"	r
data0x	megamux.v	/^	input	[7:0]  data0x;$/;"	p
data0x	megamux_bb.v	/^	input	[7:0]  data0x;$/;"	p
data1	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   reg [DATA_WIDTH-1:0]    data1;$/;"	r
data1x	megamux.v	/^	input	[7:0]  data1x;$/;"	p
data1x	megamux_bb.v	/^	input	[7:0]  data1x;$/;"	p
data2x	megamux.v	/^	input	[7:0]  data2x;$/;"	p
data2x	megamux_bb.v	/^	input	[7:0]  data2x;$/;"	p
data3x	megamux.v	/^	input	[7:0]  data3x;$/;"	p
data3x	megamux_bb.v	/^	input	[7:0]  data3x;$/;"	p
data_available	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire data_available;$/;"	n
data_out	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire [7:0] data_out;$/;"	n
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:debug_cal_report_struct
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:debug_data_struct
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:debug_margin_report_struct
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:debug_printf_output
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:debug_summary_report_struct
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:emif_toolkit_debug_data
data_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 data_size;$/;"	m	struct:rw_manager_di_report
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:debug_cal_report_struct
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:debug_data_struct
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:debug_margin_report_struct
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:debug_printf_output
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:debug_summary_report_struct
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:emif_toolkit_debug_data
data_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 data_size;$/;"	m	struct:rw_manager_di_report
datain	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	input   [0:0]  datain;$/;"	p
datain	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	input [DATA_IN_WIDTH-1:0] datain;$/;"	p
dataout	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	output   [0:0]  dataout;$/;"	p
dataout	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	output [DATA_OUT_WIDTH-1:0] dataout;$/;"	p
dataout_b	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	output   [0:0]  dataout_b;$/;"	p
ddio_phy_dqdin	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output [179 : 0] ddio_phy_dqdin;$/;"	p
ddio_phy_dqdin	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire  [179:0]  ddio_phy_dqdin;$/;"	n
ddio_phy_dqslogic_rdatavalid	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output [4 : 0] ddio_phy_dqslogic_rdatavalid;$/;"	p
ddio_phy_dqslogic_rdatavalid	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [4:0]  ddio_phy_dqslogic_rdatavalid;$/;"	n
ddr3_mirror_mrs_cmd	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 ddr3_mirror_mrs_cmd(alt_u32 bit_vector) {$/;"	f
ddr3_mirror_mrs_cmd	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 ddr3_mirror_mrs_cmd(alt_u32 bit_vector) {$/;"	f
debug_cal_dm_settings_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_dm_settings_struct {$/;"	s
debug_cal_dm_settings_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_dm_settings_struct {$/;"	s
debug_cal_dm_settings_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_dm_settings_t;$/;"	t	typeref:struct:debug_cal_dm_settings_struct
debug_cal_dm_settings_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_dm_settings_t;$/;"	t	typeref:struct:debug_cal_dm_settings_struct
debug_cal_dq_settings_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_dq_settings_struct {$/;"	s
debug_cal_dq_settings_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_dq_settings_struct {$/;"	s
debug_cal_dq_settings_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_dq_settings_t;$/;"	t	typeref:struct:debug_cal_dq_settings_struct
debug_cal_dq_settings_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_dq_settings_t;$/;"	t	typeref:struct:debug_cal_dq_settings_struct
debug_cal_dqs_in_settings_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_dqs_in_settings_struct {$/;"	s
debug_cal_dqs_in_settings_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_dqs_in_settings_struct {$/;"	s
debug_cal_dqs_in_settings_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_dqs_in_settings_t;$/;"	t	typeref:struct:debug_cal_dqs_in_settings_struct
debug_cal_dqs_in_settings_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_dqs_in_settings_t;$/;"	t	typeref:struct:debug_cal_dqs_in_settings_struct
debug_cal_dqs_out_settings_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_dqs_out_settings_struct {$/;"	s
debug_cal_dqs_out_settings_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_dqs_out_settings_struct {$/;"	s
debug_cal_dqs_out_settings_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_dqs_out_settings_t;$/;"	t	typeref:struct:debug_cal_dqs_out_settings_struct
debug_cal_dqs_out_settings_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_dqs_out_settings_t;$/;"	t	typeref:struct:debug_cal_dqs_out_settings_struct
debug_cal_observed_dq_margins_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_observed_dq_margins_struct {$/;"	s
debug_cal_observed_dq_margins_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_observed_dq_margins_struct {$/;"	s
debug_cal_observed_dq_margins_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_observed_dq_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dq_margins_struct
debug_cal_observed_dq_margins_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_observed_dq_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dq_margins_struct
debug_cal_observed_dqs_in_margins_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_observed_dqs_in_margins_struct {$/;"	s
debug_cal_observed_dqs_in_margins_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_observed_dqs_in_margins_struct {$/;"	s
debug_cal_observed_dqs_in_margins_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_observed_dqs_in_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqs_in_margins_struct
debug_cal_observed_dqs_in_margins_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_observed_dqs_in_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqs_in_margins_struct
debug_cal_observed_dqs_out_margins_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_observed_dqs_out_margins_struct {$/;"	s
debug_cal_observed_dqs_out_margins_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_observed_dqs_out_margins_struct {$/;"	s
debug_cal_observed_dqs_out_margins_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_observed_dqs_out_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqs_out_margins_struct
debug_cal_observed_dqs_out_margins_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_observed_dqs_out_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqs_out_margins_struct
debug_cal_observed_dqsen_margins_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_observed_dqsen_margins_struct {$/;"	s
debug_cal_observed_dqsen_margins_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_observed_dqsen_margins_struct {$/;"	s
debug_cal_observed_dqsen_margins_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_observed_dqsen_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqsen_margins_struct
debug_cal_observed_dqsen_margins_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_observed_dqsen_margins_t;$/;"	t	typeref:struct:debug_cal_observed_dqsen_margins_struct
debug_cal_report	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile debug_cal_report_t *debug_cal_report;$/;"	v
debug_cal_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile debug_cal_report_t *debug_cal_report;$/;"	v
debug_cal_report_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_report_struct {$/;"	s
debug_cal_report_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_report_struct {$/;"	s
debug_cal_report_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_report_t;$/;"	t	typeref:struct:debug_cal_report_struct
debug_cal_report_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_report_t;$/;"	t	typeref:struct:debug_cal_report_struct
debug_cal_status_per_group_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_cal_status_per_group_struct {$/;"	s
debug_cal_status_per_group_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_cal_status_per_group_struct {$/;"	s
debug_cal_status_per_group_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_cal_status_per_group_t;$/;"	t	typeref:struct:debug_cal_status_per_group_struct
debug_cal_status_per_group_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_cal_status_per_group_t;$/;"	t	typeref:struct:debug_cal_status_per_group_struct
debug_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile debug_data_t *debug_data;$/;"	v
debug_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile debug_data_t *debug_data;$/;"	v
debug_data_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_data_struct {$/;"	s
debug_data_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_data_struct {$/;"	s
debug_data_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_data_t;$/;"	t	typeref:struct:debug_data_struct
debug_data_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_data_t;$/;"	t	typeref:struct:debug_data_struct
debug_emif_toolkit_debug_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile emif_toolkit_debug_data_t *debug_emif_toolkit_debug_data;$/;"	v
debug_emif_toolkit_debug_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile emif_toolkit_debug_data_t *debug_emif_toolkit_debug_data;$/;"	v
debug_margin_min_max_margins_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_margin_min_max_margins_struct {$/;"	s
debug_margin_min_max_margins_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_margin_min_max_margins_struct {$/;"	s
debug_margin_min_max_margins_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_margin_min_max_margins_t;$/;"	t	typeref:struct:debug_margin_min_max_margins_struct
debug_margin_min_max_margins_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_margin_min_max_margins_t;$/;"	t	typeref:struct:debug_margin_min_max_margins_struct
debug_margin_report	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile debug_margin_report_t *debug_margin_report;$/;"	v
debug_margin_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile debug_margin_report_t *debug_margin_report;$/;"	v
debug_margin_report_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_margin_report_struct {$/;"	s
debug_margin_report_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_margin_report_struct {$/;"	s
debug_margin_report_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_margin_report_t;$/;"	t	typeref:struct:debug_margin_report_struct
debug_margin_report_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_margin_report_t;$/;"	t	typeref:struct:debug_margin_report_struct
debug_printf_output	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile debug_printf_output_t *debug_printf_output;$/;"	v
debug_printf_output	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_printf_output {$/;"	s
debug_printf_output	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile debug_printf_output_t *debug_printf_output;$/;"	v
debug_printf_output	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_printf_output {$/;"	s
debug_printf_output_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_printf_output_t;$/;"	t	typeref:struct:debug_printf_output
debug_printf_output_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_printf_output_t;$/;"	t	typeref:struct:debug_printf_output
debug_reset	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       debug_reset;$/;"	p
debug_reset	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       debug_reset;$/;"	p
debug_summary_report	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^volatile debug_summary_report_t *debug_summary_report;$/;"	v
debug_summary_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^volatile debug_summary_report_t *debug_summary_report;$/;"	v
debug_summary_report_struct	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct debug_summary_report_struct {$/;"	s
debug_summary_report_struct	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct debug_summary_report_struct {$/;"	s
debug_summary_report_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} debug_summary_report_t;$/;"	t	typeref:struct:debug_summary_report_struct
debug_summary_report_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} debug_summary_report_t;$/;"	t	typeref:struct:debug_summary_report_struct
decode_header_1	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg decode_header_1 = 'b0;$/;"	r
decode_header_2	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg decode_header_2 = 'b0;$/;"	r
decoded_read_data_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [18:0] decoded_read_data_length;$/;"	n
decoded_scan_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [18:0] decoded_scan_length;$/;"	n
decoded_write_data_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [18:0] decoded_write_data_length;$/;"	n
decrement_dqs_en_phase	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void decrement_dqs_en_phase (alt_u32 group) {$/;"	f
decrement_dqs_en_phase	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void decrement_dqs_en_phase (alt_u32 group) {$/;"	f
delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 delay;$/;"	m	struct:rw_manager_di_buffer
delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 delay;$/;"	m	struct:rw_manager_di_buffer
delay_begin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 delay_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
delay_begin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 delay_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
delay_end	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 delay_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
delay_end	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 delay_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
delay_for_n_mem_clocks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void delay_for_n_mem_clocks(const alt_u32 clocks)$/;"	f	file:
delay_for_n_mem_clocks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void delay_for_n_mem_clocks(const alt_u32 clocks)$/;"	f	file:
delay_for_n_ns	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void delay_for_n_ns(const alt_u32 nanoseconds)$/;"	f	file:
delay_for_n_ns	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void delay_for_n_ns(const alt_u32 nanoseconds)$/;"	f	file:
depth32	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^        wire [31:0] depth32;$/;"	n
di_buf_gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u8 di_buf_gbl[DI_BUFFER_DEBUG_SIZE*4] = {0};$/;"	v
di_buf_gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u8 di_buf_gbl[DI_BUFFER_DEBUG_SIZE*4] = {0};$/;"	v
di_buffer	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	rw_manager_di_buffer_t di_buffer[NUM_DI_SAMPLE];$/;"	m	struct:rw_manager_di_report
di_buffer	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	rw_manager_di_buffer_t di_buffer[NUM_DI_SAMPLE];$/;"	m	struct:rw_manager_di_report
di_buffer_0a	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_0a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_0a	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_0a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_0b	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_0b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_0b	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_0b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_1a	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_1a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_1a	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_1a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_1b	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_1b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_1b	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_1b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_2a	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_2a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_2a	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_2a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_2b	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_2b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_2b	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_2b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_3a	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_3a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_3a	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_3a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_3b	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_3b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_3b	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_3b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_4a	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_4a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_4a	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_4a;$/;"	m	struct:rw_manager_di_buffer
di_buffer_4b	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_buffer_4b;$/;"	m	struct:rw_manager_di_buffer
di_buffer_4b	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_buffer_4b;$/;"	m	struct:rw_manager_di_buffer
di_report	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	rw_manager_di_report_t di_report;$/;"	m	struct:debug_data_struct
di_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	rw_manager_di_report_t di_report;$/;"	m	struct:debug_data_struct
di_report_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 di_report_ptr;$/;"	m	struct:debug_data_struct
di_report_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 di_report_ptr;$/;"	m	struct:debug_data_struct
dll_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  dll_clk;$/;"	p
dll_delayctrl_in	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input 	[DLL_WIDTH-1:0] dll_delayctrl_in;$/;"	p
dll_delayctrl_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [7-1:0] dll_delayctrl_in;$/;"	p
dll_dll_sharing_dll_delayctrl	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [6:0] dll_dll_sharing_dll_delayctrl;              \/\/ dll:dll_delayctrl -> p0:dll_delayctrl$/;"	n
dll_length	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dll_length;$/;"	m	struct:debug_summary_report_struct
dll_length	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dll_length;$/;"	m	struct:debug_summary_report_struct
dll_phy_delayctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input   [DLL_DELAY_CTRL_WIDTH-1:0]  dll_phy_delayctrl;$/;"	p
dll_phy_delayctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [DLL_DELAY_CTRL_WIDTH-1:0]  dll_phy_delayctrl;   \/\/ dll output used to control the input DQS phase shift$/;"	p
dll_phy_delayctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^input [DLL_DELAY_CTRL_WIDTH-1:0]  dll_phy_delayctrl;$/;"	p
dll_pll_locked	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output	dll_pll_locked;$/;"	p
dm_correct_mask	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	t_btfld dm_correct_mask;$/;"	m	struct:param_type
dm_correct_mask	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	t_btfld dm_correct_mask;$/;"	m	struct:param_type
dm_in_delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dm_in_delay;$/;"	m	struct:debug_cal_dm_settings_struct
dm_in_delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dm_in_delay;$/;"	m	struct:debug_cal_dm_settings_struct
dm_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dm_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon2	file:
dm_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dm_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon4	file:
dm_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dm_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon6	file:
dm_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dm_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon8	file:
dm_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 dm_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dm_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 dm_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dm_out_delay1	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dm_out_delay1;$/;"	m	struct:debug_cal_dm_settings_struct
dm_out_delay1	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dm_out_delay1;$/;"	m	struct:debug_cal_dm_settings_struct
dm_out_delay2	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dm_out_delay2;$/;"	m	struct:debug_cal_dm_settings_struct
dm_out_delay2	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dm_out_delay2;$/;"	m	struct:debug_cal_dm_settings_struct
dm_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dm_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon2	file:
dm_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dm_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon4	file:
dm_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dm_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon6	file:
dm_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dm_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_DM_PER_WRITE_GROUP];$/;"	m	struct:__anon8	file:
do_bringup_test	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void do_bringup_test ()$/;"	f
do_bringup_test	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void do_bringup_test ()$/;"	f
do_bringup_test_clear_di_buf	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void do_bringup_test_clear_di_buf (alt_u32 group)$/;"	f
do_bringup_test_clear_di_buf	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void do_bringup_test_clear_di_buf (alt_u32 group)$/;"	f
do_bringup_test_guaranteed_read	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void do_bringup_test_guaranteed_read (alt_u32 group)$/;"	f
do_bringup_test_guaranteed_read	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void do_bringup_test_guaranteed_read (alt_u32 group)$/;"	f
do_bringup_test_guaranteed_write	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void do_bringup_test_guaranteed_write (void)$/;"	f
do_bringup_test_guaranteed_write	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void do_bringup_test_guaranteed_write (void)$/;"	f
dq_in_delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dq_in_delay;$/;"	m	struct:debug_cal_dq_settings_struct
dq_in_delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dq_in_delay;$/;"	m	struct:debug_cal_dq_settings_struct
dq_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 dq_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dq_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 dq_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dq_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 dq_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dq_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 dq_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dq_out_delay1	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dq_out_delay1;$/;"	m	struct:debug_cal_dq_settings_struct
dq_out_delay1	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dq_out_delay1;$/;"	m	struct:debug_cal_dq_settings_struct
dq_out_delay2	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dq_out_delay2;$/;"	m	struct:debug_cal_dq_settings_struct
dq_out_delay2	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dq_out_delay2;$/;"	m	struct:debug_cal_dq_settings_struct
dq_read_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_read_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon2	file:
dq_read_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_read_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon4	file:
dq_read_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_read_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon6	file:
dq_read_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_read_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon8	file:
dq_read_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_read_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon2	file:
dq_read_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_read_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon4	file:
dq_read_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_read_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon6	file:
dq_read_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_read_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon8	file:
dq_write_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_write_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon2	file:
dq_write_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_write_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_WRITE_DQS];$/;"	m	struct:__anon4	file:
dq_write_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_write_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon6	file:
dq_write_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_write_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_WRITE_DQS];$/;"	m	struct:__anon8	file:
dq_write_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_write_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon2	file:
dq_write_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_32 dq_write_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_WRITE_DQS];$/;"	m	struct:__anon4	file:
dq_write_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_write_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_READ_DQS];$/;"	m	struct:__anon6	file:
dq_write_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_32 dq_write_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_MEM_DQ_PER_WRITE_DQS];$/;"	m	struct:__anon8	file:
dqdqs_end	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqdqs_end;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqdqs_end	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqdqs_end;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqdqs_out_phase	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqdqs_out_phase;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqdqs_out_phase	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqdqs_out_phase;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqdqs_start	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqdqs_start;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqdqs_start	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqdqs_start;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqs_bus_in_delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_bus_in_delay;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_bus_in_delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_bus_in_delay;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_en_delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_en_delay;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_en_delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_en_delay;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_en_phase	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_en_phase;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_en_phase	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_en_phase;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dqs_enable_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_enable_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_enable_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_enable_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_left_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_enable_mid	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_mid[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_enable_mid	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_mid[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_enable_mid	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_mid[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_enable_mid	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_mid[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_enable_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_enable_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_enable_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_enable_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_enable_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_enable_right_edge[RW_MGR_MEM_IF_READ_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_io_in_delay	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_io_in_delay;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_io_in_delay	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_io_in_delay;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 dqs_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dqs_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 dqs_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqs_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 dqs_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dqs_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 dqs_margin;$/;"	m	struct:debug_cal_observed_dqs_out_margins_struct
dqs_out_delay1	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_out_delay1;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_out_delay1	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_out_delay1;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_out_delay2	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_out_delay2;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_out_delay2	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_out_delay2;$/;"	m	struct:debug_cal_dqs_out_settings_struct
dqs_pos_t	hps_isw_handoff/lab3_hps_0/sequencer.c	/^} dqs_pos_t;$/;"	t	typeref:struct:__anon1	file:
dqs_pos_t	hps_isw_handoff/lab3_hps_0/sequencer.c	/^} dqs_pos_t;$/;"	t	typeref:struct:__anon3	file:
dqs_pos_t	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^} dqs_pos_t;$/;"	t	typeref:struct:__anon5	file:
dqs_pos_t	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^} dqs_pos_t;$/;"	t	typeref:struct:__anon7	file:
dqs_wlevel_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_wlevel_left_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_wlevel_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_wlevel_left_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_left_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_wlevel_mid	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_mid[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_wlevel_mid	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_mid[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_wlevel_mid	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_mid[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_wlevel_mid	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_mid[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_wlevel_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon2	file:
dqs_wlevel_right_edge	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t dqs_wlevel_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon4	file:
dqs_wlevel_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon6	file:
dqs_wlevel_right_edge	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t dqs_wlevel_right_edge[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon8	file:
dqs_write_width_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqs_write_width_ptr;$/;"	m	struct:emif_toolkit_debug_data
dqs_write_width_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqs_write_width_ptr;$/;"	m	struct:emif_toolkit_debug_data
dqsen_margin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dqsen_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dqsen_margin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dqsen_margin;$/;"	m	struct:debug_cal_observed_dqs_in_margins_struct
dr_control	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 8:0] dr_control  = 'b0;$/;"	r
dr_data_in	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 7:0] dr_data_in  = 'b0;$/;"	r
dr_data_out	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 7:0] dr_data_out = 'b0;$/;"	r
dr_debug	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 2:0] dr_debug    = 'b0;$/;"	r
dr_info	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [10:0] dr_info     = 'b0;$/;"	r
dr_loopback	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg        dr_loopback = 'b0;$/;"	r
dr_mgmt	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [MGMT_CHANNEL_WIDTH+2:0] dr_mgmt = 'b0;$/;"	r
drop_on_error	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          drop_on_error;$/;"	n
drop_on_error_en	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           drop_on_error_en;$/;"	r
dtaps_per_ptap	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 dtaps_per_ptap;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dtaps_per_ptap	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 dtaps_per_ptap;$/;"	m	struct:debug_cal_dqs_in_settings_struct
dyn_calib_steps	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u16 dyn_calib_steps = 0;$/;"	v
dyn_calib_steps	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u16 dyn_calib_steps = 0;$/;"	v
e1dr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg e1dr;$/;"	r
edge_detector_register	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg  edge_detector_register;$/;"	r
emif_toolkit_debug_data	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	emif_toolkit_debug_data_t emif_toolkit_debug_data;$/;"	m	struct:debug_data_struct
emif_toolkit_debug_data	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct emif_toolkit_debug_data {$/;"	s
emif_toolkit_debug_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	emif_toolkit_debug_data_t emif_toolkit_debug_data;$/;"	m	struct:debug_data_struct
emif_toolkit_debug_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct emif_toolkit_debug_data {$/;"	s
emif_toolkit_debug_data_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 emif_toolkit_debug_data_ptr;$/;"	m	struct:debug_data_struct
emif_toolkit_debug_data_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 emif_toolkit_debug_data_ptr;$/;"	m	struct:debug_data_struct
emif_toolkit_debug_data_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} emif_toolkit_debug_data_t;$/;"	t	typeref:struct:emif_toolkit_debug_data
emif_toolkit_debug_data_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} emif_toolkit_debug_data_t;$/;"	t	typeref:struct:emif_toolkit_debug_data
empty	Fifo.v	/^	output	  empty;$/;"	p
empty	Fifo.v	/^	wire  empty = sub_wire1;$/;"	n
empty	Fifo_bb.v	/^	output	  empty;$/;"	p
empty	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output           empty;$/;"	p
empty	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             empty;$/;"	n
empty	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg empty;$/;"	r
empty	verilator/Fifo.v	/^	output	  empty;$/;"	p
empty	verilator/Fifo.v	/^	wire  empty = sub_wire1;$/;"	n
empty	verilator/Fifo_bb.v	/^	output	  empty;$/;"	p
enable	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   wire enable;$/;"	n
enable	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg             enable, sent_all;$/;"	r
enter_cdr_state	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_cdr_state;$/;"	t
enter_control_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_control_mode;$/;"	t
enter_data_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_data_mode;$/;"	t
enter_debug_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_debug_mode;$/;"	t
enter_e1dr_state	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_e1dr_state;$/;"	t
enter_info_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_info_mode;$/;"	t
enter_loopback_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_loopback_mode;$/;"	t
enter_mgmt_mode	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_mgmt_mode;$/;"	t
enter_sdrs_state	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_sdrs_state;$/;"	t
enter_udr_state	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task enter_udr_state;$/;"	t
eop_char	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire escape_char, sop_char, eop_char, channel_char, varchannelesc_char;$/;"	n
err_report_internal_error	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void err_report_internal_error$/;"	f
err_report_internal_error	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void err_report_internal_error$/;"	f
error_group	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 error_group;$/;"	m	struct:gbl_type
error_group	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 error_group;$/;"	m	struct:debug_summary_report_struct
error_group	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 error_group;$/;"	m	struct:gbl_type
error_group	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 error_group;$/;"	m	struct:debug_summary_report_struct
error_in_pkt	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           error_in_pkt;$/;"	r
error_stage	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 error_stage;$/;"	m	struct:gbl_type
error_stage	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 error_stage;$/;"	m	struct:debug_cal_status_per_group_struct
error_stage	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 error_stage;$/;"	m	struct:debug_summary_report_struct
error_stage	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 error_stage;$/;"	m	struct:gbl_type
error_stage	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 error_stage;$/;"	m	struct:debug_cal_status_per_group_struct
error_stage	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 error_stage;$/;"	m	struct:debug_summary_report_struct
error_sub_stage	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 error_sub_stage;$/;"	m	struct:debug_cal_status_per_group_struct
error_sub_stage	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 error_sub_stage;$/;"	m	struct:debug_summary_report_struct
error_sub_stage	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 error_sub_stage;$/;"	m	struct:debug_cal_status_per_group_struct
error_sub_stage	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 error_sub_stage;$/;"	m	struct:debug_summary_report_struct
error_substage	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 error_substage;$/;"	m	struct:gbl_type
error_substage	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 error_substage;$/;"	m	struct:gbl_type
escape_char	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire escape_char, sop_char, eop_char, channel_char, varchannelesc_char;$/;"	n
escape_char	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^   wire escape_char, idle_char;$/;"	n
escape_char	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^   wire escape_char, idle_char;$/;"	n
extra_write_data_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2 * 2 * 1-1:0] extra_write_data_in;$/;"	p
extra_write_data_out	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^output [1-1:0] extra_write_data_out;$/;"	p
fifo_buffer	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module fifo_buffer ($/;"	m
fifo_buffer_scfifo_with_controls	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module fifo_buffer_scfifo_with_controls ($/;"	m
fifo_buffer_single_clock_fifo	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module fifo_buffer_single_clock_fifo ($/;"	m
fifo_data_buffer	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 31: 0] fifo_data_buffer;$/;"	r
fifo_data_buffer	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg [ 23:0]     fifo_data_buffer;$/;"	r
fifo_empty	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              fifo_empty $/;"	p
fifo_empty	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire          fifo_empty;$/;"	n
fifo_fill_level	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [ADDR_WIDTH : 0] fifo_fill_level;$/;"	r
fifo_fill_level_lt_cut_through_threshold	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           fifo_fill_level_lt_cut_through_threshold;$/;"	r
fifo_out_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] fifo_out_data;                              \/\/ fifo:out_data -> b2p:in_data$/;"	n
fifo_out_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        fifo_out_ready;                             \/\/ b2p:in_ready -> fifo:out_ready$/;"	n
fifo_out_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        fifo_out_valid;                             \/\/ fifo:out_valid -> b2p:in_valid$/;"	n
fifo_read	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire          fifo_read;$/;"	n
fifo_readdata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  [ 35: 0]    fifo_readdata,$/;"	p
fifo_readdata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire [ 35: 0] fifo_readdata;$/;"	n
fifo_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 fifo_size;$/;"	m	struct:debug_printf_output
fifo_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 fifo_size;$/;"	m	struct:debug_printf_output
fifo_sop	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           first_trans, last_trans, fifo_sop;$/;"	r
fifo_to_packet	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module fifo_to_packet ($/;"	m
fifo_too_small	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          fifo_too_small;$/;"	n
fifo_too_small_r	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           fifo_too_small_r;$/;"	r
fifo_write	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire          fifo_write;$/;"	n
fifo_write_waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire          fifo_write_waitrequest;$/;"	n
fifo_writedata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^    wire [ 35: 0] fifo_writedata;$/;"	n
fill_level	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [ADDR_WIDTH : 0] fill_level;$/;"	r
fini_outfile	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void fini_outfile(void)$/;"	f
fini_outfile	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void fini_outfile(void)$/;"	f
first_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           first_trans, last_trans, fifo_sop;$/;"	r
first_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           first_trans, last_trans;$/;"	r
first_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg             first_trans, last_trans;$/;"	r
flag_di_buffer_done	hps_isw_handoff/lab3_hps_0/sequencer.c	/^inline void flag_di_buffer_done()$/;"	f
flag_di_buffer_done	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^inline void flag_di_buffer_done()$/;"	f
flag_di_buffer_ready	hps_isw_handoff/lab3_hps_0/sequencer.c	/^inline void flag_di_buffer_ready()$/;"	f
flag_di_buffer_ready	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^inline void flag_di_buffer_ready()$/;"	f
flags	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 flags;$/;"	m	struct:rw_manager_di_report
flags	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 flags;$/;"	m	struct:rw_manager_di_report
fom_in	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 fom_in;$/;"	m	struct:gbl_type
fom_in	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 fom_in;$/;"	m	struct:debug_cal_status_per_group_struct
fom_in	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 fom_in;$/;"	m	struct:debug_summary_report_struct
fom_in	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 fom_in;$/;"	m	struct:gbl_type
fom_in	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 fom_in;$/;"	m	struct:debug_cal_status_per_group_struct
fom_in	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 fom_in;$/;"	m	struct:debug_summary_report_struct
fom_out	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 fom_out;$/;"	m	struct:gbl_type
fom_out	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 fom_out;$/;"	m	struct:debug_cal_status_per_group_struct
fom_out	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 fom_out;$/;"	m	struct:debug_summary_report_struct
fom_out	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 fom_out;$/;"	m	struct:gbl_type
fom_out	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 fom_out;$/;"	m	struct:debug_cal_status_per_group_struct
fom_out	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 fom_out;$/;"	m	struct:debug_summary_report_struct
fr_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input fr_clock_in;$/;"	p
fr_data_hi	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^		wire fr_data_hi;$/;"	n
fr_data_lo	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^		wire fr_data_lo;$/;"	n
full	Fifo.v	/^	output	  full;$/;"	p
full	Fifo.v	/^	wire  full = sub_wire2;$/;"	n
full	Fifo_bb.v	/^	output	  full;$/;"	p
full	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output           full;$/;"	p
full	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             full;$/;"	n
full	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg full;$/;"	r
full	verilator/Fifo.v	/^	output	  full;$/;"	p
full	verilator/Fifo.v	/^	wire  full = sub_wire2;$/;"	n
full	verilator/Fifo_bb.v	/^	output	  full;$/;"	p
full0	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   reg                     full0;$/;"	r
full1	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   reg                     full1;$/;"	r
gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^gbl_t *gbl = 0;$/;"	v
gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^gbl_t *gbl = 0;$/;"	v
gbl_t	hps_isw_handoff/lab3_hps_0/sequencer.h	/^} gbl_t;$/;"	t	typeref:struct:gbl_type
gbl_t	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^} gbl_t;$/;"	t	typeref:struct:gbl_type
gbl_type	hps_isw_handoff/lab3_hps_0/sequencer.h	/^typedef struct gbl_type {$/;"	s
gbl_type	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^typedef struct gbl_type {$/;"	s
global_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input	global_reset_n;		\/\/ Resets (active-low) the whole system (all PHY logic + PLL)$/;"	p
global_reset_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	global_reset_n;$/;"	p
group_mask	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 group_mask[NUM_GROUP_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
group_mask	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 group_mask[NUM_GROUP_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
group_mask_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 group_mask_ptr;$/;"	m	struct:emif_toolkit_debug_data
group_mask_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 group_mask_ptr;$/;"	m	struct:emif_toolkit_debug_data
group_mask_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 group_mask_size;$/;"	m	struct:debug_summary_report_struct
group_mask_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 group_mask_size;$/;"	m	struct:debug_summary_report_struct
group_mask_size_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 group_mask_size_ptr;$/;"	m	struct:emif_toolkit_debug_data
group_mask_size_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 group_mask_size_ptr;$/;"	m	struct:emif_toolkit_debug_data
groups_attempted_calibration	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 groups_attempted_calibration[NUM_GROUP_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
groups_attempted_calibration	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 groups_attempted_calibration[NUM_GROUP_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
gwrite_pos	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t gwrite_pos[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon2	file:
gwrite_pos	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	dqs_pos_t gwrite_pos[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon4	file:
gwrite_pos	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t gwrite_pos[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon6	file:
gwrite_pos	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	dqs_pos_t gwrite_pos[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:__anon8	file:
halfratebypass	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^	input halfratebypass;$/;"	p
hc_initialize_rom_data	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void hc_initialize_rom_data(void)$/;"	f
hc_initialize_rom_data	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void hc_initialize_rom_data(void)$/;"	f
head	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 head;$/;"	m	struct:debug_printf_output
head	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 head;$/;"	m	struct:debug_printf_output
header_in	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [15:0] header_in  = 'b0;$/;"	r
header_in_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 3:0] header_in_bit_counter          = 'b0;$/;"	r
header_out_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 3:0] header_out_bit_counter         = 'b0;$/;"	r
hps_0_f2h_irq0_irq	lab3/synthesis/lab3.v	/^	wire  [31:0] hps_0_f2h_irq0_irq;                                    \/\/ irq_mapper:sender_irq -> hps_0:f2h_irq_p0$/;"	n
hps_0_f2h_irq1_irq	lab3/synthesis/lab3.v	/^	wire  [31:0] hps_0_f2h_irq1_irq;                                    \/\/ irq_mapper_001:sender_irq -> hps_0:f2h_irq_p1$/;"	n
hps_0_h2f_lw_axi_master_agent_read_cp_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] hps_0_h2f_lw_axi_master_agent_read_cp_data;                                                    \/\/ hps_0_h2f_lw_axi_master_agent:read_cp_data -> addr_router_001:sink_data$/;"	n
hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket;                                             \/\/ hps_0_h2f_lw_axi_master_agent:read_cp_endofpacket -> addr_router_001:sink_endofpacket$/;"	n
hps_0_h2f_lw_axi_master_agent_read_cp_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_read_cp_ready;                                                   \/\/ addr_router_001:sink_ready -> hps_0_h2f_lw_axi_master_agent:read_cp_ready$/;"	n
hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket;                                           \/\/ hps_0_h2f_lw_axi_master_agent:read_cp_startofpacket -> addr_router_001:sink_startofpacket$/;"	n
hps_0_h2f_lw_axi_master_agent_read_cp_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_read_cp_valid;                                                   \/\/ hps_0_h2f_lw_axi_master_agent:read_cp_valid -> addr_router_001:sink_valid$/;"	n
hps_0_h2f_lw_axi_master_agent_write_cp_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] hps_0_h2f_lw_axi_master_agent_write_cp_data;                                                   \/\/ hps_0_h2f_lw_axi_master_agent:write_cp_data -> addr_router:sink_data$/;"	n
hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket;                                            \/\/ hps_0_h2f_lw_axi_master_agent:write_cp_endofpacket -> addr_router:sink_endofpacket$/;"	n
hps_0_h2f_lw_axi_master_agent_write_cp_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_write_cp_ready;                                                  \/\/ addr_router:sink_ready -> hps_0_h2f_lw_axi_master_agent:write_cp_ready$/;"	n
hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket;                                          \/\/ hps_0_h2f_lw_axi_master_agent:write_cp_startofpacket -> addr_router:sink_startofpacket$/;"	n
hps_0_h2f_lw_axi_master_agent_write_cp_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          hps_0_h2f_lw_axi_master_agent_write_cp_valid;                                                  \/\/ hps_0_h2f_lw_axi_master_agent:write_cp_valid -> addr_router:sink_valid$/;"	n
hps_0_h2f_lw_axi_master_araddr	lab3/synthesis/lab3.v	/^	wire  [20:0] hps_0_h2f_lw_axi_master_araddr;                        \/\/ hps_0:h2f_lw_ARADDR -> mm_interconnect_0:hps_0_h2f_lw_axi_master_araddr$/;"	n
hps_0_h2f_lw_axi_master_arburst	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_arburst;                       \/\/ hps_0:h2f_lw_ARBURST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arburst$/;"	n
hps_0_h2f_lw_axi_master_arcache	lab3/synthesis/lab3.v	/^	wire   [3:0] hps_0_h2f_lw_axi_master_arcache;                       \/\/ hps_0:h2f_lw_ARCACHE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arcache$/;"	n
hps_0_h2f_lw_axi_master_arid	lab3/synthesis/lab3.v	/^	wire  [11:0] hps_0_h2f_lw_axi_master_arid;                          \/\/ hps_0:h2f_lw_ARID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arid$/;"	n
hps_0_h2f_lw_axi_master_arlen	lab3/synthesis/lab3.v	/^	wire   [3:0] hps_0_h2f_lw_axi_master_arlen;                         \/\/ hps_0:h2f_lw_ARLEN -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arlen$/;"	n
hps_0_h2f_lw_axi_master_arlock	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_arlock;                        \/\/ hps_0:h2f_lw_ARLOCK -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arlock$/;"	n
hps_0_h2f_lw_axi_master_arprot	lab3/synthesis/lab3.v	/^	wire   [2:0] hps_0_h2f_lw_axi_master_arprot;                        \/\/ hps_0:h2f_lw_ARPROT -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arprot$/;"	n
hps_0_h2f_lw_axi_master_arready	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_arready;                       \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_arready -> hps_0:h2f_lw_ARREADY$/;"	n
hps_0_h2f_lw_axi_master_arsize	lab3/synthesis/lab3.v	/^	wire   [2:0] hps_0_h2f_lw_axi_master_arsize;                        \/\/ hps_0:h2f_lw_ARSIZE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arsize$/;"	n
hps_0_h2f_lw_axi_master_arvalid	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_arvalid;                       \/\/ hps_0:h2f_lw_ARVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arvalid$/;"	n
hps_0_h2f_lw_axi_master_awaddr	lab3/synthesis/lab3.v	/^	wire  [20:0] hps_0_h2f_lw_axi_master_awaddr;                        \/\/ hps_0:h2f_lw_AWADDR -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awaddr$/;"	n
hps_0_h2f_lw_axi_master_awburst	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_awburst;                       \/\/ hps_0:h2f_lw_AWBURST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awburst$/;"	n
hps_0_h2f_lw_axi_master_awcache	lab3/synthesis/lab3.v	/^	wire   [3:0] hps_0_h2f_lw_axi_master_awcache;                       \/\/ hps_0:h2f_lw_AWCACHE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awcache$/;"	n
hps_0_h2f_lw_axi_master_awid	lab3/synthesis/lab3.v	/^	wire  [11:0] hps_0_h2f_lw_axi_master_awid;                          \/\/ hps_0:h2f_lw_AWID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awid$/;"	n
hps_0_h2f_lw_axi_master_awlen	lab3/synthesis/lab3.v	/^	wire   [3:0] hps_0_h2f_lw_axi_master_awlen;                         \/\/ hps_0:h2f_lw_AWLEN -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awlen$/;"	n
hps_0_h2f_lw_axi_master_awlock	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_awlock;                        \/\/ hps_0:h2f_lw_AWLOCK -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awlock$/;"	n
hps_0_h2f_lw_axi_master_awprot	lab3/synthesis/lab3.v	/^	wire   [2:0] hps_0_h2f_lw_axi_master_awprot;                        \/\/ hps_0:h2f_lw_AWPROT -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awprot$/;"	n
hps_0_h2f_lw_axi_master_awready	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_awready;                       \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_awready -> hps_0:h2f_lw_AWREADY$/;"	n
hps_0_h2f_lw_axi_master_awsize	lab3/synthesis/lab3.v	/^	wire   [2:0] hps_0_h2f_lw_axi_master_awsize;                        \/\/ hps_0:h2f_lw_AWSIZE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awsize$/;"	n
hps_0_h2f_lw_axi_master_awvalid	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_awvalid;                       \/\/ hps_0:h2f_lw_AWVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awvalid$/;"	n
hps_0_h2f_lw_axi_master_bid	lab3/synthesis/lab3.v	/^	wire  [11:0] hps_0_h2f_lw_axi_master_bid;                           \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_bid -> hps_0:h2f_lw_BID$/;"	n
hps_0_h2f_lw_axi_master_bready	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_bready;                        \/\/ hps_0:h2f_lw_BREADY -> mm_interconnect_0:hps_0_h2f_lw_axi_master_bready$/;"	n
hps_0_h2f_lw_axi_master_bresp	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_bresp;                         \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_bresp -> hps_0:h2f_lw_BRESP$/;"	n
hps_0_h2f_lw_axi_master_bvalid	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_bvalid;                        \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_bvalid -> hps_0:h2f_lw_BVALID$/;"	n
hps_0_h2f_lw_axi_master_rdata	lab3/synthesis/lab3.v	/^	wire  [31:0] hps_0_h2f_lw_axi_master_rdata;                         \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_rdata -> hps_0:h2f_lw_RDATA$/;"	n
hps_0_h2f_lw_axi_master_rid	lab3/synthesis/lab3.v	/^	wire  [11:0] hps_0_h2f_lw_axi_master_rid;                           \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_rid -> hps_0:h2f_lw_RID$/;"	n
hps_0_h2f_lw_axi_master_rlast	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_rlast;                         \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_rlast -> hps_0:h2f_lw_RLAST$/;"	n
hps_0_h2f_lw_axi_master_rready	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_rready;                        \/\/ hps_0:h2f_lw_RREADY -> mm_interconnect_0:hps_0_h2f_lw_axi_master_rready$/;"	n
hps_0_h2f_lw_axi_master_rresp	lab3/synthesis/lab3.v	/^	wire   [1:0] hps_0_h2f_lw_axi_master_rresp;                         \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_rresp -> hps_0:h2f_lw_RRESP$/;"	n
hps_0_h2f_lw_axi_master_rvalid	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_rvalid;                        \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_rvalid -> hps_0:h2f_lw_RVALID$/;"	n
hps_0_h2f_lw_axi_master_wdata	lab3/synthesis/lab3.v	/^	wire  [31:0] hps_0_h2f_lw_axi_master_wdata;                         \/\/ hps_0:h2f_lw_WDATA -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wdata$/;"	n
hps_0_h2f_lw_axi_master_wid	lab3/synthesis/lab3.v	/^	wire  [11:0] hps_0_h2f_lw_axi_master_wid;                           \/\/ hps_0:h2f_lw_WID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wid$/;"	n
hps_0_h2f_lw_axi_master_wlast	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_wlast;                         \/\/ hps_0:h2f_lw_WLAST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wlast$/;"	n
hps_0_h2f_lw_axi_master_wready	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_wready;                        \/\/ mm_interconnect_0:hps_0_h2f_lw_axi_master_wready -> hps_0:h2f_lw_WREADY$/;"	n
hps_0_h2f_lw_axi_master_wstrb	lab3/synthesis/lab3.v	/^	wire   [3:0] hps_0_h2f_lw_axi_master_wstrb;                         \/\/ hps_0:h2f_lw_WSTRB -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wstrb$/;"	n
hps_0_h2f_lw_axi_master_wvalid	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_lw_axi_master_wvalid;                        \/\/ hps_0:h2f_lw_WVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wvalid$/;"	n
hps_0_h2f_reset_reset	lab3/synthesis/lab3.v	/^	wire         hps_0_h2f_reset_reset;                                 \/\/ hps_0:h2f_rst_n -> rst_controller_001:reset_in0$/;"	n
hps_fpga_reset_n	SoCKit_top.v	/^   reg 						      hps_fpga_reset_n = 0;$/;"	r
hps_reset_counter	SoCKit_top.v	/^   reg [19:0] 					      hps_reset_counter = 20'h0;$/;"	r
hps_sdram	lab3/synthesis/submodules/hps_sdram.v	/^module hps_sdram ($/;"	m
hps_sdram_p0_acv_hard_addr_cmd_pads	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^module hps_sdram_p0_acv_hard_addr_cmd_pads($/;"	m
hps_sdram_p0_acv_hard_io_pads	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^module hps_sdram_p0_acv_hard_io_pads($/;"	m
hps_sdram_p0_acv_hard_memphy	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^module hps_sdram_p0_acv_hard_memphy ($/;"	m
hps_sdram_p0_acv_ldc	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^module hps_sdram_p0_acv_ldc$/;"	m
hps_sdram_p0_altdqdqs	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^module hps_sdram_p0_altdqdqs ($/;"	m
hps_sdram_p0_are_entity_names_on	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_are_entity_names_on { } {$/;"	p
hps_sdram_p0_check_hybrid_interface	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_check_hybrid_interface { inst pins_array_name mem_if_memtype } {$/;"	p
hps_sdram_p0_clock_pair_generator	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^module  hps_sdram_p0_clock_pair_generator$/;"	m
hps_sdram_p0_dump_all_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_dump_all_pins { ddr_db_par } {$/;"	p
hps_sdram_p0_dump_static_pin_map	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_dump_static_pin_map { ddr_db_par filename } {$/;"	p
hps_sdram_p0_find_all_keepers	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_find_all_keepers { mystring } {$/;"	p
hps_sdram_p0_find_all_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_find_all_pins { mystring } {$/;"	p
hps_sdram_p0_format_3dp	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_format_3dp { x } {$/;"	p
hps_sdram_p0_generic_ddio	lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v	/^module hps_sdram_p0_generic_ddio($/;"	m
hps_sdram_p0_get_aiot_attr	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_aiot_attr {pinname attr} {$/;"	p
hps_sdram_p0_get_all_instances_div_names	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_all_instances_div_names { ddr_db_par } {$/;"	p
hps_sdram_p0_get_all_instances_dqs_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_all_instances_dqs_pins { ddr_db_par } {$/;"	p
hps_sdram_p0_get_clk_phase_select_clock	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clk_phase_select_clock { dest_id_list node_type clock_id_name search_depth} {$/;"	p
hps_sdram_p0_get_clkbuf_clock	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clkbuf_clock { dest_id_list node_type clock_id_name search_depth} {$/;"	p
hps_sdram_p0_get_clock_name_from_pin_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clock_name_from_pin_name { pin_name } {$/;"	p
hps_sdram_p0_get_clock_name_from_pin_name_pre_vseries	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clock_name_from_pin_name_pre_vseries {pin_name suffix} {$/;"	p
hps_sdram_p0_get_clock_name_from_pin_name_vseries	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clock_name_from_pin_name_vseries {pin_name suffix} {$/;"	p
hps_sdram_p0_get_clock_to_pin_name_mapping	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_clock_to_pin_name_mapping {} {$/;"	p
hps_sdram_p0_get_colours	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_colours { x y } {$/;"	p
hps_sdram_p0_get_core_full_instance_list	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_core_full_instance_list {corename} {$/;"	p
hps_sdram_p0_get_core_instance_list	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_core_instance_list {corename} {$/;"	p
hps_sdram_p0_get_ddr_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_ddr_pins { instname allpins } {$/;"	p
hps_sdram_p0_get_deskew_freq_range	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_deskew_freq_range {timing_params period} {$/;"	p
hps_sdram_p0_get_dqs_period	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_dqs_period { dqs_pins } {$/;"	p
hps_sdram_p0_get_dqs_phase	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_dqs_phase { dqs_pins } {$/;"	p
hps_sdram_p0_get_fall_aiot_delay	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_fall_aiot_delay {pinname} {$/;"	p
hps_sdram_p0_get_fitter_report_pin_info	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_fitter_report_pin_info {target_pin info_type preferred_report_id {found_report_id_name ""}} {$/;"	p
hps_sdram_p0_get_fitter_report_pin_info_from_report	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_fitter_report_pin_info_from_report {target_pin info_type pin_report_id} {$/;"	p
hps_sdram_p0_get_fitter_report_pin_io_type_info	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_fitter_report_pin_io_type_info {target_pin} {$/;"	p
hps_sdram_p0_get_input_clk_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_input_clk_id { pll_output_node_id } {$/;"	p
hps_sdram_p0_get_io_interface_type	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_io_interface_type {pin_list} {$/;"	p
hps_sdram_p0_get_io_standard	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_io_standard {target_pin} {$/;"	p
hps_sdram_p0_get_max_clock_path_delay_through_clock_node	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_max_clock_path_delay_through_clock_node {from through to} {$/;"	p
hps_sdram_p0_get_min_aiot_delay	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_min_aiot_delay {pinname} {$/;"	p
hps_sdram_p0_get_min_clock_path_delay_through_clock_node	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_min_clock_path_delay_through_clock_node {from through to} {$/;"	p
hps_sdram_p0_get_model_corner	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_model_corner {} {$/;"	p
hps_sdram_p0_get_names_in_collection	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_names_in_collection { col } {$/;"	p
hps_sdram_p0_get_operating_conditions_number	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_operating_conditions_number {} {$/;"	p
hps_sdram_p0_get_or_add_clock_pre_vseries	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_or_add_clock_pre_vseries {args} {$/;"	p
hps_sdram_p0_get_or_add_clock_vseries	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_or_add_clock_vseries {args} {$/;"	p
hps_sdram_p0_get_or_add_clock_vseries_from_virtual_refclk	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_or_add_clock_vseries_from_virtual_refclk {args} {$/;"	p
hps_sdram_p0_get_output_clock_clk_phase_select_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_output_clock_clk_phase_select_id { ddio_output_pin_list pin_type msg_list_name {max_search_depth 20} } {$/;"	p
hps_sdram_p0_get_output_clock_clkbuf_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_output_clock_clkbuf_id { ddio_output_pin_list pin_type msg_list_name {max_search_depth 20} } {$/;"	p
hps_sdram_p0_get_output_clock_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_output_clock_id { ddio_output_pin_list pin_type msg_list_name {max_search_depth 20} } {$/;"	p
hps_sdram_p0_get_output_clock_id2	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_output_clock_id2 { ddio_output_pin_list pin_type msg_list_name {max_search_depth 20} } {$/;"	p
hps_sdram_p0_get_pll_clock	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_pll_clock { dest_id_list node_type clock_id_name search_depth} {$/;"	p
hps_sdram_p0_get_pll_clock_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_pll_clock_name { clock_id } {$/;"	p
hps_sdram_p0_get_pll_clock_name_for_acf	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_pll_clock_name_for_acf { clock_id pll_output_wire_name } {$/;"	p
hps_sdram_p0_get_pll_phase_shift	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_pll_phase_shift {output_counter_name} {$/;"	p
hps_sdram_p0_get_report_column	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_report_column { report_id str} {$/;"	p
hps_sdram_p0_get_rise_aiot_delay	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_rise_aiot_delay {pinname} {$/;"	p
hps_sdram_p0_get_rzq_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_rzq_pins { instname all_rzq_pins } {$/;"	p
hps_sdram_p0_get_source_clock_pin_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_source_clock_pin_name {node_name} {$/;"	p
hps_sdram_p0_get_tccs	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_tccs { mem_if_memtype dqs_list period args} {$/;"	p
hps_sdram_p0_get_timequest_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_timequest_name {hier_name} {$/;"	p
hps_sdram_p0_get_tsw	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_get_tsw { mem_if_memtype dqs_list period args} {$/;"	p
hps_sdram_p0_index_in_collection	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_index_in_collection { col j } {$/;"	p
hps_sdram_p0_initialize_ddr_db	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_initialize_ddr_db { ddr_db_par } {$/;"	p
hps_sdram_p0_is_node_type_clk_phase_select	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_is_node_type_clk_phase_select { node_id } {$/;"	p
hps_sdram_p0_is_node_type_clkbuf	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_is_node_type_clkbuf { node_id } {$/;"	p
hps_sdram_p0_is_node_type_pin	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_is_node_type_pin { node_id } {$/;"	p
hps_sdram_p0_is_node_type_pll_clk	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_is_node_type_pll_clk { node_id } {$/;"	p
hps_sdram_p0_is_node_type_pll_inclk	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_is_node_type_pll_inclk { node_id } {$/;"	p
hps_sdram_p0_iss_probe	lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v	/^module hps_sdram_p0_iss_probe ($/;"	m
hps_sdram_p0_max_in_collection	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_max_in_collection { col attribute } {$/;"	p
hps_sdram_p0_max_in_collection_from_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_max_in_collection_from_name { col attribute name } {$/;"	p
hps_sdram_p0_max_in_collection_from_name2	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_max_in_collection_from_name2 { col attribute name } {$/;"	p
hps_sdram_p0_max_in_collection_to_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_max_in_collection_to_name { col attribute name } {$/;"	p
hps_sdram_p0_max_in_collection_to_name2	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_max_in_collection_to_name2 { col attribute name } {$/;"	p
hps_sdram_p0_min_in_collection	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_min_in_collection { col attribute } {$/;"	p
hps_sdram_p0_min_in_collection_from_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_min_in_collection_from_name { col attribute name } {$/;"	p
hps_sdram_p0_min_in_collection_from_name2	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_min_in_collection_from_name2 { col attribute name } {$/;"	p
hps_sdram_p0_min_in_collection_to_name	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_min_in_collection_to_name { col attribute name } {$/;"	p
hps_sdram_p0_min_in_collection_to_name2	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_min_in_collection_to_name2 { col attribute name } {$/;"	p
hps_sdram_p0_perform_ac_analyses	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_ac_analyses {opcs opcname inst scale_factors_name pin_array_name timing_parameters_array_name summary_name IP_name} {$/;"	p
hps_sdram_p0_perform_flexible_bus_turnaround_time_analysis	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_flexible_bus_turnaround_time_analysis {opcs opcname instname family period dll_length interface_type tJITper tJITdty tDCD pll_steps pin_array_name timing_parameters_array_name summary_name  MP_name IP_name SSN_name board_name ISI_parameters_name} {$/;"	p
hps_sdram_p0_perform_flexible_postamble_timing_analysis	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_flexible_postamble_timing_analysis {opcs opcname instname scale_factors_name family period dll_length interface_type tJITper tJITdty tDCD DQSpathjitter pin_array_name timing_parameters_array_name summary_name  MP_name IP_name SSN_name board_name ISI_parameters_name} {$/;"	p
hps_sdram_p0_perform_flexible_read_capture_timing_analysis	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_flexible_read_capture_timing_analysis {opcs opcname inst family scale_factors_name io_std interface_type max_package_skew dqs_phase period all_dq_pins pin_array_name timing_parameters_array_name summary_name MP_name IP_name board_name fpga_name} {$/;"	p
hps_sdram_p0_perform_flexible_write_launch_timing_analysis	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_flexible_write_launch_timing_analysis {opcs opcname inst family scale_factors_name interface_type max_package_skew dll_length period pin_array_name timing_parameters_array_name summary_name MP_name IP_name board_name} {$/;"	p
hps_sdram_p0_perform_phy_analyses	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_phy_analyses {opcs opcname inst inst_controller pin_array_name timing_parameters_array_name summary_name IP_name} {$/;"	p
hps_sdram_p0_perform_resync_timing_analysis	lab3/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl	/^proc hps_sdram_p0_perform_resync_timing_analysis {opcs opcname inst fbasename family scale_factors_name io_std interface_type period pin_array_name timing_parameters_array_name summary_name MP_name IP_name board_name fpga_name SSN_name} {$/;"	p
hps_sdram_p0_reset	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^module hps_sdram_p0_reset($/;"	m
hps_sdram_p0_reset_sync	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^module hps_sdram_p0_reset_sync($/;"	m
hps_sdram_p0_round_3dp	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_round_3dp { x } {$/;"	p
hps_sdram_p0_sort_proc	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_sort_proc {a b} {$/;"	p
hps_sdram_p0_static_map_expand_list	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_static_map_expand_list { FH listname pinname } {$/;"	p
hps_sdram_p0_static_map_expand_list_of_list	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_static_map_expand_list_of_list { FH listname pinname } {$/;"	p
hps_sdram_p0_static_map_expand_string	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_static_map_expand_string { FH stringname pinname } {$/;"	p
hps_sdram_p0_traverse_atom_path	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_atom_path {atom_id atom_oport_id path} {$/;"	p
hps_sdram_p0_traverse_fanin_up_to_depth	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_fanin_up_to_depth { node_id match_command edge_type results_array_name depth} {$/;"	p
hps_sdram_p0_traverse_to_clkbuf	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_clkbuf {pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_clock_phase_select	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_clock_phase_select {pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_ddio_out_pll_clock	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_ddio_out_pll_clock {pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_dll	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_dll {dqs_pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_dll_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_dll_id {dqs_pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_dqs_delaychain_id	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_dqs_delaychain_id {dqs_pin msg_list_name} {$/;"	p
hps_sdram_p0_traverse_to_leveling_delay_chain	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_traverse_to_leveling_delay_chain {pin msg_list_name} {$/;"	p
hps_sdram_p0_verify_ddr_pins	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_verify_ddr_pins { pins_par } {$/;"	p
hps_sdram_p0_verify_flexible_timing_assumptions	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_verify_flexible_timing_assumptions { inst pins_array_name mem_if_memtype } {$/;"	p
hps_sdram_p0_verify_high_performance_timing_assumptions	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc hps_sdram_p0_verify_high_performance_timing_assumptions { inst pins_array_name mem_if_memtype } {$/;"	p
hr_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	hr_clk = pll_avl_clk;$/;"	n
hr_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^output hr_clk;$/;"	p
hr_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input hr_clock_in;$/;"	p
hr_seq_clock	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire hr_seq_clock;$/;"	n
i	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^        reg[31:0] i;$/;"	r
i	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      integer i;$/;"	r
i	lab3/synthesis/submodules/altera_jtag_streaming.v	/^      integer i;$/;"	r
id_router_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] id_router_src_channel;                                                                         \/\/ id_router:src_channel -> width_adapter:in_channel$/;"	n
id_router_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [95:0] id_router_src_data;                                                                            \/\/ id_router:src_data -> width_adapter:in_data$/;"	n
id_router_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          id_router_src_endofpacket;                                                                     \/\/ id_router:src_endofpacket -> width_adapter:in_endofpacket$/;"	n
id_router_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          id_router_src_ready;                                                                           \/\/ width_adapter:in_ready -> id_router:src_ready$/;"	n
id_router_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          id_router_src_startofpacket;                                                                   \/\/ id_router:src_startofpacket -> width_adapter:in_startofpacket$/;"	n
id_router_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          id_router_src_valid;                                                                           \/\/ id_router:src_valid -> width_adapter:in_valid$/;"	n
idle_char	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^   wire escape_char, idle_char;$/;"	n
idle_char	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^   wire escape_char, idle_char;$/;"	n
idle_inserter_sink_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [7:0] idle_inserter_sink_data;$/;"	n
idle_inserter_sink_ready	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire       idle_inserter_sink_ready;$/;"	n
idle_inserter_sink_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire       idle_inserter_sink_valid;$/;"	n
idle_inserter_source_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [7:0] idle_inserter_source_data;$/;"	n
idle_inserter_source_ready	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg        idle_inserter_source_ready = 'b0;$/;"	r
idle_remover_sink_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg  [7:0] idle_remover_sink_data     = 'b0;$/;"	r
idle_remover_sink_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg        idle_remover_sink_valid    = 'b0;$/;"	r
idle_remover_source_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [7:0] idle_remover_source_data;$/;"	n
idle_remover_source_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire       idle_remover_source_valid;$/;"	n
in_channel	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0]  in_channel,$/;"	p
in_channel	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input      [CHANNEL_WIDTH-1: 0]  in_channel,$/;"	p
in_channel	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input      [ 7: 0] in_channel,$/;"	p
in_channel	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^   reg          in_channel = 0;$/;"	r
in_clk	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   in_clk;$/;"	p
in_data	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [DATA_WIDTH-1: 0]     in_data,$/;"	p
in_data	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input  [DATA_WIDTH-1:0] in_data;$/;"	p
in_data	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   input [DATA_WIDTH-1:0] in_data;$/;"	p
in_data_toggle	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  reg                     in_data_toggle;$/;"	r
in_data_toggle_returned	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    in_data_toggle_returned;$/;"	n
in_empty	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0]     in_empty,$/;"	p
in_endofpacket	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input              in_endofpacket,$/;"	p
in_endofpacket	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              in_endofpacket,$/;"	p
in_packet_signals	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [PKT_SIGNALS_WIDTH-1 : 0] in_packet_signals;$/;"	n
in_payload	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [PAYLOAD_WIDTH-1 : 0] in_payload;$/;"	n
in_payload	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^   reg  [ 7: 0] in_payload;$/;"	r
in_pkt_eop_arrive	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          in_pkt_eop_arrive;$/;"	n
in_pkt_error	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          in_pkt_error;$/;"	n
in_pkt_start	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          in_pkt_start;$/;"	n
in_ready	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  output                  in_ready;$/;"	p
in_ready	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   output in_ready;$/;"	p
in_ready	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^   reg          in_ready;$/;"	r
in_ready_0	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           in_ready_0;$/;"	r
in_reset	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   in_reset;$/;"	p
in_startofpacket	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              in_startofpacket,$/;"	p
in_startofpacket	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       in_startofpacket,$/;"	p
in_startofpacket	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              in_startofpacket,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   in_valid;$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   input  in_valid;$/;"	p
in_valid	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              in_valid,$/;"	p
in_valid	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      input              in_valid,$/;"	p
incremented_rd_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0] incremented_rd_ptr;$/;"	n
incremented_wr_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0] incremented_wr_ptr;$/;"	n
init_di_buffer	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void init_di_buffer(void)$/;"	f
init_di_buffer	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void init_di_buffer(void)$/;"	f
init_outfile	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void init_outfile(void)$/;"	f
init_outfile	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void init_outfile(void)$/;"	f
initialize	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void initialize(void)$/;"	f
initialize	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void initialize(void)$/;"	f
initialize_hps_controller	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void initialize_hps_controller(void)$/;"	f
initialize_hps_controller	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void initialize_hps_controller(void)$/;"	f
initialize_hps_phy	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void initialize_hps_phy(void)$/;"	f
initialize_hps_phy	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void initialize_hps_phy(void)$/;"	f
initialize_reg_file	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void initialize_reg_file(void)$/;"	f
initialize_reg_file	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void initialize_reg_file(void)$/;"	f
initialize_tracking	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void initialize_tracking(void)$/;"	f
initialize_tracking	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void initialize_tracking(void)$/;"	f
input	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              in_endofpacket,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              readdatavalid$/;"	p
input	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              readdatavalid,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input      [ 7: 0] in_data,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       csr_write,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       in_endofpacket,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       in_valid,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       out_ready,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input                       reset,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0]     in_error,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    input [31 : 0]              csr_writedata,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      input              reset_n,$/;"	c
input	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      input      [7: 0]  in_data$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      input      [7: 0]  in_data,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      input      [7: 0]  in_data,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input              in_startofpacket,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input              out_ready,$/;"	p
input	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input              reset_n,$/;"	c
input	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      input      [7: 0]  in_data,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in1,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in11,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in13,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in15,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in3,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in5,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in7,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in9,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in1,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in11,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in13,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in15,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in3,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in5,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in7,$/;"	p
input	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in9,$/;"	p
input	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    input   clk,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0.v	/^		input  wire        clk_reset_reset,      \/\/    clk_reset.reset$/;"	c
input	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              in_startofpacket,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              out_ready,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      input      [ 7: 0] in_data,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              in_endofpacket,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input      [ 7: 0] in_data,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      input              reset_n,$/;"	p
input	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      input      [ 7: 0] in_data,$/;"	p
inputdelaysetting	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [4:0] inputdelaysetting;$/;"	n
inst_rom_init	hps_isw_handoff/lab3_hps_0/sequencer_auto_inst_init.c	/^const alt_u32 inst_rom_init[126] = $/;"	v
inst_rom_init	lab3/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c	/^const alt_u32 inst_rom_init[126] = $/;"	v
inst_rom_init_size	hps_isw_handoff/lab3_hps_0/sequencer_auto_inst_init.c	/^const alt_u32 inst_rom_init_size = 126;$/;"	v
inst_rom_init_size	lab3/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c	/^const alt_u32 inst_rom_init_size = 126;$/;"	v
integer	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^        input integer val;$/;"	p
integer	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    function integer log2ceil;$/;"	f
integer	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    function integer flog2;$/;"	f
integer	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	input integer value;$/;"	p
integer	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^function integer ceil_log2;$/;"	f
internal_out_payload	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [PAYLOAD_WIDTH-1 : 0] internal_out_payload;$/;"	r
internal_out_ready	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire internal_out_ready;$/;"	n
internal_out_valid	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  internal_out_valid;$/;"	r
io_delay_per_opa_tap	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 io_delay_per_opa_tap;$/;"	m	struct:debug_summary_report_struct
io_delay_per_opa_tap	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 io_delay_per_opa_tap;$/;"	m	struct:debug_summary_report_struct
io_intaddrdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [63:0]  io_intaddrdout;$/;"	p
io_intaficalfail	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output          io_intaficalfail;  $/;"	p
io_intaficalsuccess	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output          io_intaficalsuccess;$/;"	p
io_intafirlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output   [4:0]  io_intafirlat;$/;"	p
io_intafiwlat	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output   [3:0]  io_intafiwlat;$/;"	p
io_intbadout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [11:0]  io_intbadout;$/;"	p
io_intcasndout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intcasndout;$/;"	p
io_intckdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intckdout;$/;"	p
io_intckedout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  io_intckedout;$/;"	p
io_intckndout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intckndout;$/;"	p
io_intcsndout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  io_intcsndout;$/;"	p
io_intdmdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [19:0]  io_intdmdout;$/;"	p
io_intdqdin	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output [179:0]  io_intdqdin;$/;"	p
io_intdqdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  [179:0]  io_intdqdout;$/;"	p
io_intdqoe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [89:0]  io_intdqoe;$/;"	p
io_intdqsbdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [19:0]  io_intdqsbdout;$/;"	p
io_intdqsboe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqsboe;$/;"	p
io_intdqsdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [19:0]  io_intdqsdout;$/;"	p
io_intdqslogicdqsena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqslogicdqsena;$/;"	p
io_intdqslogicfiforeset	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [4:0]  io_intdqslogicfiforeset;$/;"	p
io_intdqslogicincrdataen	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqslogicincrdataen;$/;"	p
io_intdqslogicincwrptr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqslogicincwrptr;$/;"	p
io_intdqslogicoct	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqslogicoct;$/;"	p
io_intdqslogicrdatavalid	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output   [4:0]  io_intdqslogicrdatavalid;$/;"	p
io_intdqslogicreadlatency	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [24:0]  io_intdqslogicreadlatency;$/;"	p
io_intdqsoe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [9:0]  io_intdqsoe;$/;"	p
io_intodtdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [7:0]  io_intodtdout;$/;"	p
io_intrasndout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intrasndout;$/;"	p
io_intresetndout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intresetndout;$/;"	p
io_intwendout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [3:0]  io_intwendout;$/;"	p
ir_in	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [IRWIDTH - 1 : 0] ir_in;$/;"	n
ir_out	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^input [IRWIDTH - 1:0] ir_out;$/;"	p
ir_out	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire [IRWIDTH - 1 : 0] ir_out;$/;"	n
is_write_group_enabled_for_dm	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline alt_u32 is_write_group_enabled_for_dm(alt_u32 write_group)$/;"	f	file:
is_write_group_enabled_for_dm	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline alt_u32 is_write_group_enabled_for_dm(alt_u32 write_group)$/;"	f	file:
jtag_clock	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire       jtag_clock;$/;"	n
jtag_clock_reset_n	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire       jtag_clock_reset_n; \/\/ system reset is synchronized with jtag_clock$/;"	n
jtag_phy_embedded_in_jtag_master_src_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] jtag_phy_embedded_in_jtag_master_src_data;  \/\/ jtag_phy_embedded_in_jtag_master:source_data -> timing_adt:in_data$/;"	n
jtag_phy_embedded_in_jtag_master_src_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        jtag_phy_embedded_in_jtag_master_src_valid; \/\/ jtag_phy_embedded_in_jtag_master:source_valid -> timing_adt:in_valid$/;"	n
jtag_resetrequest	lab3/synthesis/submodules/altera_pli_streaming.v	/^    wire jtag_resetrequest;$/;"	n
jtag_sink_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire [7:0] jtag_sink_data;$/;"	n
jtag_sink_ready	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire       jtag_sink_ready;$/;"	n
jtag_sink_ready	lab3/synthesis/submodules/altera_pli_streaming.v	/^    wire jtag_sink_ready;$/;"	n
jtag_sink_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire       jtag_sink_valid;$/;"	n
jtag_source_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire [7:0] jtag_source_data;$/;"	n
jtag_source_data	lab3/synthesis/submodules/altera_pli_streaming.v	/^    wire [7:0] jtag_source_data;$/;"	n
jtag_source_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire       jtag_source_valid;$/;"	n
jtag_source_valid	lab3/synthesis/submodules/altera_pli_streaming.v	/^    wire jtag_source_valid;$/;"	n
lab3	lab3/synthesis/lab3.v	/^module lab3 ($/;"	m
lab3_hps_0	lab3/synthesis/submodules/lab3_hps_0.v	/^module lab3_hps_0 #($/;"	m
lab3_hps_0_hps_io	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^module lab3_hps_0_hps_io ($/;"	m
lab3_master_0	lab3/synthesis/submodules/lab3_master_0.v	/^module lab3_master_0 #($/;"	m
lab3_master_0_b2p_adapter	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^module lab3_master_0_b2p_adapter ($/;"	m
lab3_master_0_p2b_adapter	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^module lab3_master_0_p2b_adapter ($/;"	m
lab3_master_0_timing_adt	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^module lab3_master_0_timing_adt ($/;"	m
lab3_mm_interconnect_0	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^module lab3_mm_interconnect_0 ($/;"	m
last_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           first_trans, last_trans, fifo_sop;$/;"	r
last_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg           first_trans, last_trans;$/;"	r
last_trans	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg             first_trans, last_trans;$/;"	r
left_edge	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 left_edge;$/;"	m	struct:debug_cal_observed_dq_margins_struct
left_edge	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 left_edge;$/;"	m	struct:debug_cal_observed_dq_margins_struct
leveled_dqs_clocks	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^		wire [3:0] leveled_dqs_clocks;$/;"	n
leveled_dqs_clocks	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire [3:0] leveled_dqs_clocks;$/;"	n
leveled_hr_clocks	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire [3:0] leveled_hr_clocks;$/;"	n
lfifo_margin	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	int lfifo_margin;$/;"	m	struct:__anon4	file:
lfifo_margin	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	int lfifo_margin;$/;"	m	struct:__anon8	file:
lfifo_rd_latency	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [4:0] lfifo_rd_latency;$/;"	p
lfifo_rdata_en	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] lfifo_rdata_en;$/;"	p
lfifo_rdata_en_full	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] lfifo_rdata_en_full;$/;"	p
lfifo_rdata_valid	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^output lfifo_rdata_valid;$/;"	p
lfifo_reset_n	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input lfifo_reset_n;$/;"	p
load_di_buf_gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void load_di_buf_gbl(void)$/;"	f
load_di_buf_gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void load_di_buf_gbl(void)$/;"	f
mBlue	SoCKit_top.v	/^   wire [9:0] 					      mBlue;$/;"	n
mGreen	SoCKit_top.v	/^   wire [9:0] 					      mGreen;$/;"	n
mRed	SoCKit_top.v	/^   wire [9:0] 					      mRed;$/;"	n
mVGA_ADDR	SoCKit_top.v	/^   wire [19:0] 					      mVGA_ADDR;$/;"	n
mVGA_B	SoCKit_top.v	/^   wire [9:0] 					      mVGA_B;$/;"	n
mVGA_CLK	SoCKit_top.v	/^   wire 					      mVGA_CLK;$/;"	n
mVGA_G	SoCKit_top.v	/^   wire [9:0] 					      mVGA_G;$/;"	n
mVGA_R	SoCKit_top.v	/^   wire [9:0] 					      mVGA_R;$/;"	n
main	counter.cpp	/^int main(int argc, char** argv)$/;"	f
main	verilator/buffercounter.cpp	/^int main(int argc, char** argv)$/;"	f
main	verilator/counter.cpp	/^int main(int argc, char** argv)$/;"	f
main	verilator/counter_tb.cpp	/^int main(int argc, char **argv, char **env) {$/;"	f
main	verilator/schedulercounter.cpp	/^int main(int argc, char** argv)$/;"	f
main	verilator/test.cpp	/^int main(int argc, char **argv, char **env) {$/;"	f
main	verilator/vgacounter.cpp	/^int main(int argc, char** argv)$/;"	f
margin_dm_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_margin_min_max_margins_t margin_dm_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_margin_report_struct
margin_dm_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_margin_min_max_margins_t margin_dm_margins[NUM_SHADOW_REGS][RW_MGR_MEM_IF_WRITE_DQS_WIDTH][RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP];$/;"	m	struct:debug_margin_report_struct
margin_dq_in_left_delay_chain_len	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 margin_dq_in_left_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_in_left_delay_chain_len	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 margin_dq_in_left_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_in_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_margin_min_max_margins_t margin_dq_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_margin_report_struct
margin_dq_in_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_margin_min_max_margins_t margin_dq_in_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_margin_report_struct
margin_dq_in_right_delay_chain_len	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 margin_dq_in_right_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_in_right_delay_chain_len	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 margin_dq_in_right_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_out_left_delay_chain_len	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 margin_dq_out_left_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_out_left_delay_chain_len	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 margin_dq_out_left_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_out_margins	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_margin_min_max_margins_t margin_dq_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_margin_report_struct
margin_dq_out_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_margin_min_max_margins_t margin_dq_out_margins[NUM_SHADOW_REGS][RW_MGR_MEM_DATA_WIDTH];$/;"	m	struct:debug_margin_report_struct
margin_dq_out_right_delay_chain_len	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 margin_dq_out_right_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_dq_out_right_delay_chain_len	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 margin_dq_out_right_delay_chain_len;$/;"	m	struct:debug_summary_report_struct
margin_report	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_margin_report_t margin_report;$/;"	m	struct:debug_data_struct
margin_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_margin_report_t margin_report;$/;"	m	struct:debug_data_struct
margin_report_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 margin_report_ptr;$/;"	m	struct:debug_data_struct
margin_report_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 margin_report_ptr;$/;"	m	struct:debug_data_struct
master_0_master_address	lab3/synthesis/lab3.v	/^	wire  [31:0] master_0_master_address;                               \/\/ master_0:master_address -> mm_interconnect_0:master_0_master_address$/;"	n
master_0_master_byteenable	lab3/synthesis/lab3.v	/^	wire   [3:0] master_0_master_byteenable;                            \/\/ master_0:master_byteenable -> mm_interconnect_0:master_0_master_byteenable$/;"	n
master_0_master_read	lab3/synthesis/lab3.v	/^	wire         master_0_master_read;                                  \/\/ master_0:master_read -> mm_interconnect_0:master_0_master_read$/;"	n
master_0_master_readdata	lab3/synthesis/lab3.v	/^	wire  [31:0] master_0_master_readdata;                              \/\/ mm_interconnect_0:master_0_master_readdata -> master_0:master_readdata$/;"	n
master_0_master_readdatavalid	lab3/synthesis/lab3.v	/^	wire         master_0_master_readdatavalid;                         \/\/ mm_interconnect_0:master_0_master_readdatavalid -> master_0:master_readdatavalid$/;"	n
master_0_master_translator_avalon_universal_master_0_address	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [31:0] master_0_master_translator_avalon_universal_master_0_address;                                  \/\/ master_0_master_translator:uav_address -> master_0_master_translator_avalon_universal_master_0_agent:av_address$/;"	n
master_0_master_translator_avalon_universal_master_0_agent_cp_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] master_0_master_translator_avalon_universal_master_0_agent_cp_data;                            \/\/ master_0_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router_002:sink_data$/;"	n
master_0_master_translator_avalon_universal_master_0_agent_cp_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                     \/\/ master_0_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_002:sink_endofpacket$/;"	n
master_0_master_translator_avalon_universal_master_0_agent_cp_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_agent_cp_ready;                           \/\/ addr_router_002:sink_ready -> master_0_master_translator_avalon_universal_master_0_agent:cp_ready$/;"	n
master_0_master_translator_avalon_universal_master_0_agent_cp_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                   \/\/ master_0_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_002:sink_startofpacket$/;"	n
master_0_master_translator_avalon_universal_master_0_agent_cp_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_agent_cp_valid;                           \/\/ master_0_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_002:sink_valid$/;"	n
master_0_master_translator_avalon_universal_master_0_burstcount	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] master_0_master_translator_avalon_universal_master_0_burstcount;                               \/\/ master_0_master_translator:uav_burstcount -> master_0_master_translator_avalon_universal_master_0_agent:av_burstcount$/;"	n
master_0_master_translator_avalon_universal_master_0_byteenable	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [3:0] master_0_master_translator_avalon_universal_master_0_byteenable;                               \/\/ master_0_master_translator:uav_byteenable -> master_0_master_translator_avalon_universal_master_0_agent:av_byteenable$/;"	n
master_0_master_translator_avalon_universal_master_0_debugaccess	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_debugaccess;                              \/\/ master_0_master_translator:uav_debugaccess -> master_0_master_translator_avalon_universal_master_0_agent:av_debugaccess$/;"	n
master_0_master_translator_avalon_universal_master_0_lock	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_lock;                                     \/\/ master_0_master_translator:uav_lock -> master_0_master_translator_avalon_universal_master_0_agent:av_lock$/;"	n
master_0_master_translator_avalon_universal_master_0_read	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_read;                                     \/\/ master_0_master_translator:uav_read -> master_0_master_translator_avalon_universal_master_0_agent:av_read$/;"	n
master_0_master_translator_avalon_universal_master_0_readdata	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [31:0] master_0_master_translator_avalon_universal_master_0_readdata;                                 \/\/ master_0_master_translator_avalon_universal_master_0_agent:av_readdata -> master_0_master_translator:uav_readdata$/;"	n
master_0_master_translator_avalon_universal_master_0_readdatavalid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_readdatavalid;                            \/\/ master_0_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> master_0_master_translator:uav_readdatavalid$/;"	n
master_0_master_translator_avalon_universal_master_0_waitrequest	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_waitrequest;                              \/\/ master_0_master_translator_avalon_universal_master_0_agent:av_waitrequest -> master_0_master_translator:uav_waitrequest$/;"	n
master_0_master_translator_avalon_universal_master_0_write	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          master_0_master_translator_avalon_universal_master_0_write;                                    \/\/ master_0_master_translator:uav_write -> master_0_master_translator_avalon_universal_master_0_agent:av_write$/;"	n
master_0_master_translator_avalon_universal_master_0_writedata	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [31:0] master_0_master_translator_avalon_universal_master_0_writedata;                                \/\/ master_0_master_translator:uav_writedata -> master_0_master_translator_avalon_universal_master_0_agent:av_writedata$/;"	n
master_0_master_waitrequest	lab3/synthesis/lab3.v	/^	wire         master_0_master_waitrequest;                           \/\/ mm_interconnect_0:master_0_master_waitrequest -> master_0:master_waitrequest$/;"	n
master_0_master_write	lab3/synthesis/lab3.v	/^	wire         master_0_master_write;                                 \/\/ master_0:master_write -> mm_interconnect_0:master_0_master_write$/;"	n
master_0_master_writedata	lab3/synthesis/lab3.v	/^	wire  [31:0] master_0_master_writedata;                             \/\/ master_0:master_writedata -> mm_interconnect_0:master_0_master_writedata$/;"	n
master_lock	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 master_lock;$/;"	m	struct:debug_printf_output
master_lock	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 master_lock;$/;"	m	struct:debug_printf_output
max	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc max { a b } {$/;"	p
max_fifo_size	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [31:0]   max_fifo_size;$/;"	n
max_samples	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 max_samples;$/;"	m	struct:rw_manager_di_report
max_samples	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 max_samples;$/;"	m	struct:rw_manager_di_report
max_working_setting	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 max_working_setting;$/;"	m	struct:debug_margin_min_max_margins_struct
max_working_setting	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 max_working_setting;$/;"	m	struct:debug_margin_min_max_margins_struct
megamux	megamux.v	/^module megamux ($/;"	m
megamux	megamux_bb.v	/^module megamux ($/;"	m
mem	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg [PAYLOAD_WIDTH-1 : 0] mem [DEPTH-1 : 0];$/;"	r
mem_a	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_ADDRESS_WIDTH-1:0]      mem_a;$/;"	p
mem_address_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_address_width;$/;"	m	struct:debug_summary_report_struct
mem_address_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_address_width;$/;"	m	struct:debug_summary_report_struct
mem_ba	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_BANK_WIDTH-1:0]         mem_ba;$/;"	p
mem_bank_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_bank_width;$/;"	m	struct:debug_summary_report_struct
mem_bank_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_bank_width;$/;"	m	struct:debug_summary_report_struct
mem_calibrate	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 mem_calibrate (void)$/;"	f
mem_calibrate	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 mem_calibrate (void)$/;"	f
mem_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CONTROL_WIDTH-1:0]      mem_cas_n;$/;"	p
mem_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire	[MEM_CK_WIDTH-1:0] mem_ck;	$/;"	n
mem_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CK_WIDTH-1:0]           mem_ck;$/;"	p
mem_ck_hi	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire mem_ck_hi;$/;"	n
mem_ck_lo	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire mem_ck_lo;$/;"	n
mem_ck_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CK_WIDTH-1:0]           mem_ck_n;$/;"	p
mem_ck_source	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire    [MEM_CK_WIDTH-1:0] mem_ck_source;$/;"	n
mem_ck_temp	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^		wire mem_ck_temp;$/;"	n
mem_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CLK_EN_WIDTH-1:0]       mem_cke;$/;"	p
mem_cke_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_cke_width;$/;"	m	struct:debug_summary_report_struct
mem_cke_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_cke_width;$/;"	m	struct:debug_summary_report_struct
mem_config	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void mem_config (void)$/;"	f
mem_config	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void mem_config (void)$/;"	f
mem_control_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_control_width;$/;"	m	struct:debug_summary_report_struct
mem_control_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_control_width;$/;"	m	struct:debug_summary_report_struct
mem_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_IF_CS_WIDTH-1:0]  mem_cs_n;$/;"	p
mem_cs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_cs_width;$/;"	m	struct:debug_summary_report_struct
mem_cs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_cs_width;$/;"	m	struct:debug_summary_report_struct
mem_data_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_cal_report_struct
mem_data_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_margin_report_struct
mem_data_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_summary_report_struct
mem_data_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_cal_report_struct
mem_data_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_margin_report_struct
mem_data_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_data_width;$/;"	m	struct:debug_summary_report_struct
mem_dm	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_DM_WIDTH-1:0]           mem_dm;$/;"	p
mem_dm_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_dm_width;$/;"	m	struct:debug_cal_report_struct
mem_dm_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_dm_width;$/;"	m	struct:debug_summary_report_struct
mem_dm_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_dm_width;$/;"	m	struct:debug_cal_report_struct
mem_dm_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_dm_width;$/;"	m	struct:debug_summary_report_struct
mem_dq	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^inout   [MEM_DQ_WIDTH-1:0]           mem_dq;$/;"	p
mem_dq_per_read_dqs	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_dq_per_read_dqs;$/;"	m	struct:debug_summary_report_struct
mem_dq_per_read_dqs	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_dq_per_read_dqs;$/;"	m	struct:debug_summary_report_struct
mem_dqs	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^inout	[MEM_DQS_WIDTH-1:0]	mem_dqs;$/;"	p
mem_dqs	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^inout   [MEM_DQS_WIDTH-1:0]          mem_dqs;$/;"	p
mem_dqs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^inout	[MEM_DQS_WIDTH-1:0]	mem_dqs_n;$/;"	p
mem_dqs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^inout   [MEM_DQS_WIDTH-1:0]          mem_dqs_n;$/;"	p
mem_mmr_burst_len	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_mmr_burst_len;$/;"	m	struct:debug_summary_report_struct
mem_mmr_burst_len	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_mmr_burst_len;$/;"	m	struct:debug_summary_report_struct
mem_mmr_cas	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_mmr_cas;$/;"	m	struct:debug_summary_report_struct
mem_mmr_cas	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_mmr_cas;$/;"	m	struct:debug_summary_report_struct
mem_num_dm_per_write_group	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_num_dm_per_write_group;$/;"	m	struct:debug_cal_report_struct
mem_num_dm_per_write_group	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_num_dm_per_write_group;$/;"	m	struct:debug_summary_report_struct
mem_num_dm_per_write_group	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_num_dm_per_write_group;$/;"	m	struct:debug_cal_report_struct
mem_num_dm_per_write_group	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_num_dm_per_write_group;$/;"	m	struct:debug_summary_report_struct
mem_num_ranks	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_num_ranks;$/;"	m	struct:debug_summary_report_struct
mem_num_ranks	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_num_ranks;$/;"	m	struct:debug_summary_report_struct
mem_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_ODT_WIDTH-1:0]          mem_odt;$/;"	p
mem_odt_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_odt_width;$/;"	m	struct:debug_summary_report_struct
mem_odt_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_odt_width;$/;"	m	struct:debug_summary_report_struct
mem_phy_dq	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	[MEM_DQ_WIDTH-1:0] mem_phy_dq;$/;"	n
mem_precharge_and_activate	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void mem_precharge_and_activate (void) {}$/;"	f
mem_precharge_and_activate	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void mem_precharge_and_activate (void)$/;"	f
mem_precharge_and_activate	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void mem_precharge_and_activate (void) {}$/;"	f
mem_precharge_and_activate	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void mem_precharge_and_activate (void)$/;"	f
mem_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CONTROL_WIDTH-1:0]      mem_ras_n;$/;"	p
mem_rd_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0] mem_rd_ptr;$/;"	n
mem_read_dqs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_read_dqs_width;$/;"	m	struct:debug_cal_report_struct
mem_read_dqs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_read_dqs_width;$/;"	m	struct:debug_summary_report_struct
mem_read_dqs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_read_dqs_width;$/;"	m	struct:debug_cal_report_struct
mem_read_dqs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_read_dqs_width;$/;"	m	struct:debug_summary_report_struct
mem_refresh_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 mem_refresh_all_ranks (alt_u32 no_validate)$/;"	f
mem_refresh_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 mem_refresh_all_ranks (alt_u32 no_validate)$/;"	f
mem_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output                               mem_reset_n;$/;"	p
mem_skip_calibrate	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void mem_skip_calibrate (void)$/;"	f
mem_skip_calibrate	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void mem_skip_calibrate (void)$/;"	f
mem_used	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg [DEPTH-1      : 0]  mem_used;$/;"	r
mem_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  [MEM_CONTROL_WIDTH-1:0]      mem_we_n;$/;"	p
mem_write_dqs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_cal_report_struct
mem_write_dqs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_margin_report_struct
mem_write_dqs_width	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_summary_report_struct
mem_write_dqs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_cal_report_struct
mem_write_dqs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_margin_report_struct
mem_write_dqs_width	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 mem_write_dqs_width;$/;"	m	struct:debug_summary_report_struct
merged_reset	lab3/synthesis/submodules/altera_reset_controller.v	/^   wire merged_reset;$/;"	n
merged_reset_req_in	lab3/synthesis/submodules/altera_reset_controller.v	/^   wire merged_reset_req_in;$/;"	n
mg8t9	greybox_tmp/greybox_tmp/mg8t9.v	/^module  mg8t9$/;"	m
mg8t9	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mg8t9.v	/^module  mg8t9$/;"	m
mgbt9	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgbt9.v	/^module  mgbt9$/;"	m
mgdt9	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgdt9.v	/^module  mgdt9$/;"	m
mgft9	greybox_tmp/greybox_tmp/mgft9.v	/^module  mgft9$/;"	m
mggt9	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mggt9.v	/^module  mggt9$/;"	m
mgit9	greybox_tmp/greybox_tmp/mgit9.v	/^module  mgit9$/;"	m
mgit9	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgit9.v	/^module  mgit9$/;"	m
mgmt_channel	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output [(MGMT_CHANNEL_WIDTH>0?MGMT_CHANNEL_WIDTH:1)-1:0] mgmt_channel;$/;"	p
mgmt_channel	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output [(MGMT_CHANNEL_WIDTH>0?MGMT_CHANNEL_WIDTH:1)-1:0] mgmt_channel;$/;"	p
mgmt_data	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       mgmt_data;$/;"	p
mgmt_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       mgmt_data;$/;"	p
mgmt_out	lab3/synthesis/submodules/altera_jtag_streaming.v	/^        reg [MGMT_CHANNEL_WIDTH+2:0] mgmt_out = 'b0;$/;"	r
mgmt_toggle	lab3/synthesis/submodules/altera_jtag_streaming.v	/^        reg mgmt_toggle = 1'b0;$/;"	r
mgmt_toggle_prev	lab3/synthesis/submodules/altera_jtag_streaming.v	/^        reg mgmt_toggle_prev;$/;"	r
mgmt_toggle_sync	lab3/synthesis/submodules/altera_jtag_streaming.v	/^        wire mgmt_toggle_sync;$/;"	n
mgmt_valid	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       mgmt_valid;$/;"	p
mgmt_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       mgmt_valid;$/;"	p
min	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc min { a b } {$/;"	p
min_working_setting	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 min_working_setting;$/;"	m	struct:debug_margin_min_max_margins_struct
min_working_setting	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 min_working_setting;$/;"	m	struct:debug_margin_min_max_margins_struct
mm_interconnect_0_vga_led_0_avalon_slave_0_address	lab3/synthesis/lab3.v	/^	wire   [2:0] mm_interconnect_0_vga_led_0_avalon_slave_0_address;    \/\/ mm_interconnect_0:vga_led_0_avalon_slave_0_address -> vga_led_0:address$/;"	n
mm_interconnect_0_vga_led_0_avalon_slave_0_chipselect	lab3/synthesis/lab3.v	/^	wire         mm_interconnect_0_vga_led_0_avalon_slave_0_chipselect; \/\/ mm_interconnect_0:vga_led_0_avalon_slave_0_chipselect -> vga_led_0:chipselect$/;"	n
mm_interconnect_0_vga_led_0_avalon_slave_0_read	lab3/synthesis/lab3.v	/^	wire         mm_interconnect_0_vga_led_0_avalon_slave_0_read;       \/\/ mm_interconnect_0:vga_led_0_avalon_slave_0_read -> vga_led_0:read$/;"	n
mm_interconnect_0_vga_led_0_avalon_slave_0_readdata	lab3/synthesis/lab3.v	/^	wire   [7:0] mm_interconnect_0_vga_led_0_avalon_slave_0_readdata;   \/\/ vga_led_0:readdata -> mm_interconnect_0:vga_led_0_avalon_slave_0_readdata$/;"	n
mm_interconnect_0_vga_led_0_avalon_slave_0_write	lab3/synthesis/lab3.v	/^	wire         mm_interconnect_0_vga_led_0_avalon_slave_0_write;      \/\/ mm_interconnect_0:vga_led_0_avalon_slave_0_write -> vga_led_0:write$/;"	n
mm_interconnect_0_vga_led_0_avalon_slave_0_writedata	lab3/synthesis/lab3.v	/^	wire   [7:0] mm_interconnect_0_vga_led_0_avalon_slave_0_writedata;  \/\/ mm_interconnect_0:vga_led_0_avalon_slave_0_writedata -> vga_led_0:writedata$/;"	n
module_clk_0	lab3.html	/^  <a name="module_clk_0"> <\/a>$/;"	a
module_hps_0	lab3.html	/^  <a name="module_hps_0"> <\/a>$/;"	a
module_hps_0_L2	lab3.html	/^  <a name="module_hps_0_L2"> <\/a>$/;"	a
module_hps_0_arm_a9_0	lab3.html	/^  <a name="module_hps_0_arm_a9_0"> <\/a>$/;"	a
module_hps_0_arm_a9_1	lab3.html	/^  <a name="module_hps_0_arm_a9_1"> <\/a>$/;"	a
module_hps_0_arm_gic_0	lab3.html	/^  <a name="module_hps_0_arm_gic_0"> <\/a>$/;"	a
module_hps_0_axi_ocram	lab3.html	/^  <a name="module_hps_0_axi_ocram"> <\/a>$/;"	a
module_hps_0_bridges	lab3.html	/^  <a name="module_hps_0_bridges"> <\/a>$/;"	a
module_hps_0_clk_0	lab3.html	/^  <a name="module_hps_0_clk_0"> <\/a>$/;"	a
module_hps_0_clkmgr	lab3.html	/^  <a name="module_hps_0_clkmgr"> <\/a>$/;"	a
module_hps_0_dma	lab3.html	/^  <a name="module_hps_0_dma"> <\/a>$/;"	a
module_hps_0_fpga_interfaces	lab3.html	/^  <a name="module_hps_0_fpga_interfaces"> <\/a>$/;"	a
module_hps_0_fpgamgr	lab3.html	/^  <a name="module_hps_0_fpgamgr"> <\/a>$/;"	a
module_hps_0_gmac0	lab3.html	/^  <a name="module_hps_0_gmac0"> <\/a>$/;"	a
module_hps_0_gmac1	lab3.html	/^  <a name="module_hps_0_gmac1"> <\/a>$/;"	a
module_hps_0_gpio0	lab3.html	/^  <a name="module_hps_0_gpio0"> <\/a>$/;"	a
module_hps_0_gpio1	lab3.html	/^  <a name="module_hps_0_gpio1"> <\/a>$/;"	a
module_hps_0_gpio2	lab3.html	/^  <a name="module_hps_0_gpio2"> <\/a>$/;"	a
module_hps_0_hps_io	lab3.html	/^  <a name="module_hps_0_hps_io"> <\/a>$/;"	a
module_hps_0_i2c0	lab3.html	/^  <a name="module_hps_0_i2c0"> <\/a>$/;"	a
module_hps_0_i2c1	lab3.html	/^  <a name="module_hps_0_i2c1"> <\/a>$/;"	a
module_hps_0_i2c2	lab3.html	/^  <a name="module_hps_0_i2c2"> <\/a>$/;"	a
module_hps_0_i2c3	lab3.html	/^  <a name="module_hps_0_i2c3"> <\/a>$/;"	a
module_hps_0_nand0	lab3.html	/^  <a name="module_hps_0_nand0"> <\/a>$/;"	a
module_hps_0_qspi	lab3.html	/^  <a name="module_hps_0_qspi"> <\/a>$/;"	a
module_hps_0_rstmgr	lab3.html	/^  <a name="module_hps_0_rstmgr"> <\/a>$/;"	a
module_hps_0_sdmmc	lab3.html	/^  <a name="module_hps_0_sdmmc"> <\/a>$/;"	a
module_hps_0_spi0	lab3.html	/^  <a name="module_hps_0_spi0"> <\/a>$/;"	a
module_hps_0_spi1	lab3.html	/^  <a name="module_hps_0_spi1"> <\/a>$/;"	a
module_hps_0_sysmgr	lab3.html	/^  <a name="module_hps_0_sysmgr"> <\/a>$/;"	a
module_hps_0_timer	lab3.html	/^  <a name="module_hps_0_timer"> <\/a>$/;"	a
module_hps_0_timer0	lab3.html	/^  <a name="module_hps_0_timer0"> <\/a>$/;"	a
module_hps_0_timer1	lab3.html	/^  <a name="module_hps_0_timer1"> <\/a>$/;"	a
module_hps_0_timer2	lab3.html	/^  <a name="module_hps_0_timer2"> <\/a>$/;"	a
module_hps_0_timer3	lab3.html	/^  <a name="module_hps_0_timer3"> <\/a>$/;"	a
module_hps_0_uart0	lab3.html	/^  <a name="module_hps_0_uart0"> <\/a>$/;"	a
module_hps_0_uart1	lab3.html	/^  <a name="module_hps_0_uart1"> <\/a>$/;"	a
module_hps_0_usb0	lab3.html	/^  <a name="module_hps_0_usb0"> <\/a>$/;"	a
module_hps_0_usb1	lab3.html	/^  <a name="module_hps_0_usb1"> <\/a>$/;"	a
module_master_0	lab3.html	/^  <a name="module_master_0"> <\/a>$/;"	a
module_vga_led_0	lab3.html	/^  <a name="module_vga_led_0"> <\/a>$/;"	a
my_debug_data	hps_isw_handoff/lab3_hps_0/sequencer.c	/^debug_data_t my_debug_data;$/;"	v
my_debug_data	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^debug_data_t my_debug_data;$/;"	v
need_channel	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   wire need_sop, need_eop, need_esc, need_channel;$/;"	n
need_eop	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   wire need_sop, need_eop, need_esc, need_channel;$/;"	n
need_esc	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   wire need_sop, need_eop, need_esc, need_channel;$/;"	n
need_sop	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   wire need_sop, need_eop, need_esc, need_channel;$/;"	n
next_empty	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg next_empty;$/;"	r
next_full	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg next_full;$/;"	r
next_rd_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0] next_rd_ptr;$/;"	n
next_wr_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [ADDR_WIDTH-1 : 0] next_wr_ptr;$/;"	n
no_init	hps_isw_handoff/lab3_hps_0/sequencer.c	/^volatile alt_u32 no_init = 0;$/;"	v
no_init	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^volatile alt_u32 no_init = 0;$/;"	v
num_ranks_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 num_ranks_ptr;$/;"	m	struct:emif_toolkit_debug_data
num_ranks_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 num_ranks_ptr;$/;"	m	struct:emif_toolkit_debug_data
num_shadow_regs	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_cal_report_struct
num_shadow_regs	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_margin_report_struct
num_shadow_regs	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_summary_report_struct
num_shadow_regs	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_cal_report_struct
num_shadow_regs	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_margin_report_struct
num_shadow_regs	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 num_shadow_regs;$/;"	m	struct:debug_summary_report_struct
oct_ctl_rs_value	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input   [OCT_SERIES_TERM_CONTROL_WIDTH-1:0] oct_ctl_rs_value;$/;"	p
oct_ctl_rs_value	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [OCT_SERIES_TERM_CONTROL_WIDTH-1:0]    oct_ctl_rs_value;$/;"	p
oct_ctl_rt_value	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input   [OCT_PARALLEL_TERM_CONTROL_WIDTH-1:0] oct_ctl_rt_value;$/;"	p
oct_ctl_rt_value	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input   [OCT_PARALLEL_TERM_CONTROL_WIDTH-1:0]  oct_ctl_rt_value;$/;"	p
oct_ena_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] oct_ena_in;$/;"	p
oct_oct_sharing_parallelterminationcontrol	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [15:0] oct_oct_sharing_parallelterminationcontrol; \/\/ oct:parallelterminationcontrol -> p0:parallelterminationcontrol$/;"	n
oct_oct_sharing_seriesterminationcontrol	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [15:0] oct_oct_sharing_seriesterminationcontrol;   \/\/ oct:seriesterminationcontrol -> p0:seriesterminationcontrol$/;"	n
oct_out_delay1	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 oct_out_delay1;$/;"	m	struct:debug_cal_dqs_out_settings_struct
oct_out_delay1	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 oct_out_delay1;$/;"	m	struct:debug_cal_dqs_out_settings_struct
oct_out_delay2	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 oct_out_delay2;$/;"	m	struct:debug_cal_dqs_out_settings_struct
oct_out_delay2	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 oct_out_delay2;$/;"	m	struct:debug_cal_dqs_out_settings_struct
oe_w	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]  oe_w;$/;"	n
offset	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 7:0] offset     = 'b0;$/;"	r
ok_to_forward	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          ok_to_forward;$/;"	n
out_channel	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0] out_channel,$/;"	p
out_channel	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^   reg          out_channel;$/;"	r
out_clk	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   out_clk;$/;"	p
out_data	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output [DATA_WIDTH-1 : 0]   out_data,$/;"	p
out_data	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  output [DATA_WIDTH-1:0] out_data;$/;"	p
out_data	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   output [DATA_WIDTH-1:0] out_data;$/;"	p
out_data_buffer	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  reg    [DATA_WIDTH-1:0] out_data_buffer;$/;"	r
out_data_taken	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    out_data_taken;$/;"	n
out_data_toggle	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    out_data_toggle;$/;"	n
out_data_toggle_flopped	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  reg                     out_data_toggle_flopped;$/;"	r
out_empty	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0]    out_empty,$/;"	p
out_packet_signals	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire [PKT_SIGNALS_WIDTH-1 : 0] out_packet_signals;$/;"	n
out_payload	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [PAYLOAD_WIDTH-1 : 0] out_payload;$/;"	r
out_payload	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^   reg  [ 7: 0] out_payload;$/;"	r
out_pkt_leave	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          out_pkt_leave;$/;"	n
out_pkt_sop_leave	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          out_pkt_sop_leave;$/;"	n
out_ready	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              out_ready,$/;"	p
out_ready	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      input              out_ready,$/;"	p
out_ready	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   out_ready;$/;"	p
out_ready	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      input              out_ready,$/;"	p
out_ready	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      input              out_ready,$/;"	p
out_ready	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   input                  out_ready;$/;"	p
out_ready	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      input              out_ready,$/;"	p
out_ready	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      input              out_ready$/;"	p
out_ready_internal	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    out_ready_internal;$/;"	n
out_reset	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  input                   out_reset;$/;"	p
out_startofpacket	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output                      out_startofpacket,$/;"	p
out_valid	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  output                  out_valid;$/;"	p
out_valid	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   output                 out_valid;$/;"	p
out_valid_internal	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    out_valid_internal;$/;"	n
outfp	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	FILE *outfp;$/;"	m	struct:__anon4	file:
outfp	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	FILE *outfp;$/;"	m	struct:__anon8	file:
output	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         fifo_read,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         out_valid,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         read,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output                      in_ready,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output                      out_endofpacket,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0]    out_error,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output reg                  out_valid,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg         out_valid,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      output reg         out_valid,$/;"	p
output	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      output reg         out_valid,$/;"	p
output	lab3/synthesis/submodules/altera_reset_controller.v	/^    output reg reset_out,$/;"	p
output	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg         out_valid,$/;"	p
output_strobe_ena	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] output_strobe_ena;$/;"	p
outputdelaysetting	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [4:0] outputdelaysetting;$/;"	n
outputenabledelaysetting	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [4:0] outputenabledelaysetting;$/;"	n
outputhalfratebypass	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire outputhalfratebypass;$/;"	n
p	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 p;$/;"	m	struct:__anon1	file:
p	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 p;$/;"	m	struct:__anon3	file:
p	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 p;$/;"	m	struct:rw_manager_di_buffer
p	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 p;$/;"	m	struct:__anon5	file:
p	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 p;$/;"	m	struct:__anon7	file:
p	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 p;$/;"	m	struct:rw_manager_di_buffer
p0_afi_afi_cal_fail	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_afi_afi_cal_fail;                        \/\/ p0:afi_cal_fail -> c0:afi_cal_fail$/;"	n
p0_afi_afi_cal_success	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_afi_afi_cal_success;                     \/\/ p0:afi_cal_success -> c0:afi_cal_success$/;"	n
p0_afi_afi_rdata	lab3/synthesis/submodules/hps_sdram.v	/^	wire  [79:0] p0_afi_afi_rdata;                           \/\/ p0:afi_rdata -> c0:afi_rdata$/;"	n
p0_afi_afi_rdata_valid	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [0:0] p0_afi_afi_rdata_valid;                     \/\/ p0:afi_rdata_valid -> c0:afi_rdata_valid$/;"	n
p0_afi_afi_rlat	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [4:0] p0_afi_afi_rlat;                            \/\/ p0:afi_rlat -> c0:afi_rlat$/;"	n
p0_afi_afi_wlat	lab3/synthesis/submodules/hps_sdram.v	/^	wire   [3:0] p0_afi_afi_wlat;                            \/\/ p0:afi_wlat -> c0:afi_wlat$/;"	n
p0_afi_reset_reset	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_afi_reset_reset;                         \/\/ p0:afi_reset_n -> c0:afi_reset_n$/;"	n
p0_ctl_clk_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_ctl_clk_clk;                             \/\/ p0:ctl_clk -> c0:ctl_clk$/;"	n
p0_ctl_reset_reset	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_ctl_reset_reset;                         \/\/ p0:ctl_reset_n -> c0:ctl_reset_n$/;"	n
p0_dll_clk_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_dll_clk_clk;                             \/\/ p0:dll_clk -> dll:clk$/;"	n
p0_dll_sharing_dll_pll_locked	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_dll_sharing_dll_pll_locked;              \/\/ p0:dll_pll_locked -> dll:dll_pll_locked$/;"	n
p0_io_int_io_intaficalfail	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_io_int_io_intaficalfail;                 \/\/ p0:io_intaficalfail -> c0:io_intaficalfail$/;"	n
p0_io_int_io_intaficalsuccess	lab3/synthesis/submodules/hps_sdram.v	/^	wire         p0_io_int_io_intaficalsuccess;              \/\/ p0:io_intaficalsuccess -> c0:io_intaficalsuccess$/;"	n
p2b_adapter_out_channel	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] p2b_adapter_out_channel;                    \/\/ p2b_adapter:out_channel -> p2b:in_channel$/;"	n
p2b_adapter_out_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] p2b_adapter_out_data;                       \/\/ p2b_adapter:out_data -> p2b:in_data$/;"	n
p2b_adapter_out_endofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_adapter_out_endofpacket;                \/\/ p2b_adapter:out_endofpacket -> p2b:in_endofpacket$/;"	n
p2b_adapter_out_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_adapter_out_ready;                      \/\/ p2b:in_ready -> p2b_adapter:out_ready$/;"	n
p2b_adapter_out_startofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_adapter_out_startofpacket;              \/\/ p2b_adapter:out_startofpacket -> p2b:in_startofpacket$/;"	n
p2b_adapter_out_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_adapter_out_valid;                      \/\/ p2b_adapter:out_valid -> p2b:in_valid$/;"	n
p2b_out_bytes_stream_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] p2b_out_bytes_stream_data;                  \/\/ p2b:out_data -> jtag_phy_embedded_in_jtag_master:sink_data$/;"	n
p2b_out_bytes_stream_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_out_bytes_stream_ready;                 \/\/ jtag_phy_embedded_in_jtag_master:sink_ready -> p2b:out_ready$/;"	n
p2b_out_bytes_stream_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        p2b_out_bytes_stream_valid;                 \/\/ p2b:out_valid -> jtag_phy_embedded_in_jtag_master:sink_valid$/;"	n
packets_to_fifo	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module packets_to_fifo ($/;"	m
packets_to_master	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^module packets_to_master ($/;"	m
padded_bit_byte_aligned	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire padded_bit_byte_aligned;$/;"	n
padded_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 8:0] padded_bit_counter             = 'b0;$/;"	r
parallelterminationcontrol_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input	[16-1:0] parallelterminationcontrol_in;$/;"	p
param	hps_isw_handoff/lab3_hps_0/sequencer.c	/^param_t *param = 0;$/;"	v
param	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^param_t *param = 0;$/;"	v
param_t	hps_isw_handoff/lab3_hps_0/sequencer.h	/^} param_t;$/;"	t	typeref:struct:param_type
param_t	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^} param_t;$/;"	t	typeref:struct:param_type
param_type	hps_isw_handoff/lab3_hps_0/sequencer.h	/^typedef struct param_type {$/;"	s
param_type	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^typedef struct param_type {$/;"	s
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter BITS_PER_SYMBOL   = 8,$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter CHANNEL_WIDTH     = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter EMPTY_WIDTH = log2ceil(SYMBOLS_PER_BEAT)$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_ALMOST_EMPTY_IF = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_MEMORY_BLOCKS = 1,$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_PACKETS       = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    parameter USE_STORE_FORWARD = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter ADAPT_RESET_REQUEST          = 0$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter MIN_RST_ASSERTION_TIME        = 11,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter OUTPUT_RESET_SYNC_EDGES       = "deassert",$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter RESET_REQUEST_PRESENT         = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN0 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN10 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN12 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN14 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN2 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN4 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN6 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_controller.v	/^    parameter USE_RESET_REQUEST_IN8 = 0,$/;"	c
parameter	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    parameter DEPTH       = 2$/;"	c
parameter	lab3/synthesis/submodules/lab3_hps_0.v	/^		parameter S2F_Width = 2$/;"	c
parameter	lab3/synthesis/submodules/lab3_master_0.v	/^		parameter PLI_PORT    = 50000,$/;"	c
phase_begin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 phase_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
phase_begin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 phase_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
phase_end	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 phase_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
phase_end	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 phase_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  phy_clk;$/;"	p
phy_clk_addr_cmd	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_addr_cmd;$/;"	n
phy_clk_addr_cmd_cps	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_addr_cmd_cps;$/;"	n
phy_clk_dq	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_dq;$/;"	n
phy_clk_dqs	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_dqs;$/;"	n
phy_clk_dqs_2x	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_dqs_2x;$/;"	n
phy_clk_hr	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^wire phy_clk_hr;$/;"	n
phy_clk_in	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^		wire [3:0] phy_clk_in;$/;"	n
phy_clk_out	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^		wire [3:0] phy_clk_out;$/;"	n
phy_ddio_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	[AFI_ADDRESS_WIDTH-1:0]	phy_ddio_address;$/;"	p
phy_ddio_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_ADDRESS_WIDTH-1:0]	phy_ddio_address;$/;"	p
phy_ddio_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire   [63:0]  phy_ddio_address;$/;"	n
phy_ddio_bank	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_BANK_WIDTH-1:0]    phy_ddio_bank;$/;"	p
phy_ddio_bank	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_BANK_WIDTH-1:0]    phy_ddio_bank;$/;"	p
phy_ddio_bank	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire   [11:0]  phy_ddio_bank;$/;"	n
phy_ddio_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CONTROL_WIDTH-1:0] phy_ddio_cas_n;$/;"	p
phy_ddio_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CONTROL_WIDTH-1:0] phy_ddio_cas_n;$/;"	p
phy_ddio_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_cas_n;$/;"	n
phy_ddio_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CONTROL_WIDTH-1:0] phy_ddio_ck;$/;"	p
phy_ddio_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CONTROL_WIDTH-1:0] phy_ddio_ck;$/;"	p
phy_ddio_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_ck; $/;"	n
phy_ddio_ck_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_ck_n; $/;"	n
phy_ddio_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CLK_EN_WIDTH-1:0] phy_ddio_cke;$/;"	p
phy_ddio_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CLK_EN_WIDTH-1:0] phy_ddio_cke;$/;"	p
phy_ddio_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [7:0]  phy_ddio_cke;$/;"	n
phy_ddio_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CHIP_SELECT_WIDTH-1:0] phy_ddio_cs_n;$/;"	p
phy_ddio_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CHIP_SELECT_WIDTH-1:0] phy_ddio_cs_n;$/;"	p
phy_ddio_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [7:0]  phy_ddio_cs_n;$/;"	n
phy_ddio_dmdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [24 : 0] phy_ddio_dmdout;$/;"	p
phy_ddio_dmdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire   [19:0]  phy_ddio_dmdout;  $/;"	n
phy_ddio_dqdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [179 : 0] phy_ddio_dqdout;$/;"	p
phy_ddio_dqdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire  [179:0]  phy_ddio_dqdout;$/;"	n
phy_ddio_dqoe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [89 : 0] phy_ddio_dqoe;$/;"	p
phy_ddio_dqoe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire   [89:0]  phy_ddio_dqoe;$/;"	n
phy_ddio_dqs_dout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [19:0]  phy_ddio_dqs_dout;$/;"	n
phy_ddio_dqs_oe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqs_oe;$/;"	p
phy_ddio_dqs_oe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqs_oe;$/;"	n
phy_ddio_dqsb_oe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqsb_oe; $/;"	p
phy_ddio_dqsb_oe	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqsb_oe;$/;"	n
phy_ddio_dqsdout	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [19 : 0] phy_ddio_dqsdout;$/;"	p
phy_ddio_dqslogic_aclr_fifoctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [4 : 0] phy_ddio_dqslogic_aclr_fifoctrl;$/;"	p
phy_ddio_dqslogic_aclr_fifoctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [4:0]  phy_ddio_dqslogic_aclr_fifoctrl;$/;"	n
phy_ddio_dqslogic_aclr_pstamble	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [4 : 0] phy_ddio_dqslogic_aclr_pstamble;$/;"	p
phy_ddio_dqslogic_aclr_pstamble	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [4:0]  phy_ddio_dqslogic_aclr_pstamble;$/;"	n
phy_ddio_dqslogic_dqsena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqslogic_dqsena; $/;"	p
phy_ddio_dqslogic_dqsena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqslogic_dqsena;$/;"	n
phy_ddio_dqslogic_fiforeset	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [4 : 0] phy_ddio_dqslogic_fiforeset;$/;"	p
phy_ddio_dqslogic_fiforeset	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [4:0]  phy_ddio_dqslogic_fiforeset;$/;"	n
phy_ddio_dqslogic_incrdataen	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqslogic_incrdataen; $/;"	p
phy_ddio_dqslogic_incrdataen	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqslogic_incrdataen;$/;"	n
phy_ddio_dqslogic_incwrptr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqslogic_incwrptr;$/;"	p
phy_ddio_dqslogic_incwrptr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqslogic_incwrptr;$/;"	n
phy_ddio_dqslogic_oct	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [9 : 0] phy_ddio_dqslogic_oct;$/;"	p
phy_ddio_dqslogic_oct	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [9:0]  phy_ddio_dqslogic_oct;$/;"	n
phy_ddio_dqslogic_readlatency	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [24 : 0] phy_ddio_dqslogic_readlatency;$/;"	p
phy_ddio_dqslogic_readlatency	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire   [24:0]  phy_ddio_dqslogic_readlatency;$/;"	n
phy_ddio_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_ODT_WIDTH-1:0] phy_ddio_odt;$/;"	p
phy_ddio_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_ODT_WIDTH-1:0] phy_ddio_odt;$/;"	p
phy_ddio_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [7:0]  phy_ddio_odt;$/;"	n
phy_ddio_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CONTROL_WIDTH-1:0] phy_ddio_ras_n;$/;"	p
phy_ddio_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CONTROL_WIDTH-1:0] phy_ddio_ras_n;$/;"	p
phy_ddio_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_ras_n;$/;"	n
phy_ddio_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CONTROL_WIDTH-1:0] phy_ddio_reset_n;$/;"	p
phy_ddio_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CONTROL_WIDTH-1:0] phy_ddio_reset_n;$/;"	p
phy_ddio_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_reset_n;$/;"	n
phy_ddio_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   [AFI_CONTROL_WIDTH-1:0] phy_ddio_we_n;$/;"	p
phy_ddio_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[AFI_CONTROL_WIDTH-1:0] phy_ddio_we_n;$/;"	p
phy_ddio_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire    [3:0]  phy_ddio_we_n;$/;"	n
phy_debug_mode_flags	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 phy_debug_mode_flags;$/;"	m	struct:gbl_type
phy_debug_mode_flags	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 phy_debug_mode_flags;$/;"	m	struct:gbl_type
phy_mem_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_ADDRESS_WIDTH-1:0] phy_mem_address;$/;"	p
phy_mem_address	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output  [MEM_ADDRESS_WIDTH-1:0]	phy_mem_address;$/;"	p
phy_mem_bank	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_BANK_WIDTH-1:0]    phy_mem_bank;$/;"	p
phy_mem_bank	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_BANK_WIDTH-1:0]	phy_mem_bank;$/;"	p
phy_mem_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CONTROL_WIDTH-1:0] phy_mem_cas_n;$/;"	p
phy_mem_cas_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CONTROL_WIDTH-1:0] phy_mem_cas_n;$/;"	p
phy_mem_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CK_WIDTH-1:0]	phy_mem_ck;$/;"	p
phy_mem_ck	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CK_WIDTH-1:0]	phy_mem_ck;$/;"	p
phy_mem_ck_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CK_WIDTH-1:0]	phy_mem_ck_n;$/;"	p
phy_mem_ck_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CK_WIDTH-1:0]	phy_mem_ck_n;$/;"	p
phy_mem_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CLK_EN_WIDTH-1:0] phy_mem_cke;$/;"	p
phy_mem_cke	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output  [MEM_CLK_EN_WIDTH-1:0]	phy_mem_cke;$/;"	p
phy_mem_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CHIP_SELECT_WIDTH-1:0] phy_mem_cs_n;$/;"	p
phy_mem_cs_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CHIP_SELECT_WIDTH-1:0]	phy_mem_cs_n;$/;"	p
phy_mem_dm	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_DM_WIDTH-1:0]	phy_mem_dm;$/;"	p
phy_mem_dq	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^inout	[MEM_DQ_WIDTH-1:0]	phy_mem_dq;$/;"	p
phy_mem_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_ODT_WIDTH-1:0] phy_mem_odt;$/;"	p
phy_mem_odt	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output  [MEM_ODT_WIDTH-1:0]	phy_mem_odt;$/;"	p
phy_mem_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CONTROL_WIDTH-1:0] phy_mem_ras_n;$/;"	p
phy_mem_ras_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CONTROL_WIDTH-1:0] phy_mem_ras_n;$/;"	p
phy_mem_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  phy_mem_reset_n;$/;"	p
phy_mem_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	phy_mem_reset_n;$/;"	p
phy_mem_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	output  [MEM_CONTROL_WIDTH-1:0] phy_mem_we_n;$/;"	p
phy_mem_we_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^output	[MEM_CONTROL_WIDTH-1:0]	phy_mem_we_n;$/;"	p
phy_reset_mem_stable_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^wire	phy_reset_mem_stable_n \/* synthesis keep = 1*\/;$/;"	n
phy_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  phy_reset_n;$/;"	p
phy_reset_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^wire	phy_reset_n \/* synthesis keep = 1 *\/;$/;"	n
pkt_cnt	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [15:0]   pkt_cnt;$/;"	r
pkt_cnt_eq_one	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           pkt_cnt_eq_one;$/;"	r
pkt_cnt_eq_zero	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           pkt_cnt_eq_zero;$/;"	r
pkt_has_started	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           pkt_has_started;$/;"	r
pkt_mode	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           pkt_mode;$/;"	r
pli_in_ready	lab3/synthesis/submodules/altera_pli_streaming.v	/^    reg pli_in_ready;$/;"	r
pli_out_data	lab3/synthesis/submodules/altera_pli_streaming.v	/^    reg [7 : 0] pli_out_data;$/;"	r
pli_out_valid	lab3/synthesis/submodules/altera_pli_streaming.v	/^    reg pli_out_valid;$/;"	r
pll_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input pll_addr_cmd_clk;$/;"	p
pll_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_addr_cmd_clk;  \/\/ clocks address\/command DDIO$/;"	p
pll_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	pll_addr_cmd_clk;$/;"	p
pll_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	pll_afi_clk;$/;"	p
pll_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	pll_afi_clk;$/;"	p
pll_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_afi_clk;       \/\/ clocks AFI interface logic$/;"	p
pll_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	pll_afi_clk;$/;"	p
pll_afi_clk_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_afi_clk_clk;                            \/\/ pll:afi_clk -> [c0:afi_clk, p0:afi_clk]$/;"	n
pll_afi_half_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_afi_half_clk;	\/\/ $/;"	p
pll_afi_half_clk_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_afi_half_clk_clk;                       \/\/ pll:afi_half_clk -> [c0:afi_half_clk, p0:afi_half_clk]$/;"	n
pll_afi_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input pll_afi_phy_clk;$/;"	p
pll_afi_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input pll_afi_phy_clk;$/;"	p
pll_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input pll_avl_clk;$/;"	p
pll_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_avl_clk;$/;"	p
pll_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	pll_avl_clk;$/;"	p
pll_avl_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   pll_avl_phy_clk;$/;"	p
pll_avl_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input pll_avl_phy_clk;$/;"	p
pll_avl_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input pll_avl_phy_clk;$/;"	p
pll_config_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_config_clk;$/;"	p
pll_dq_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^input pll_dq_clk;$/;"	p
pll_dqs_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^input pll_dqs_clk;$/;"	p
pll_dqs_ena_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	pll_dqs_ena_clk; $/;"	p
pll_dqs_ena_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_dqs_ena_clk;$/;"	p
pll_dqs_ena_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	pll_dqs_ena_clk;$/;"	p
pll_hr_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input   pll_hr_clk;$/;"	p
pll_hr_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v	/^input pll_hr_clk;$/;"	p
pll_locked	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input	pll_locked;			\/\/ Indicates that PLL is locked$/;"	p
pll_locked	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	pll_locked;$/;"	p
pll_mem_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	pll_mem_clk;$/;"	p
pll_mem_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	pll_mem_clk;$/;"	p
pll_mem_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_mem_clk;       \/\/ output clock to memory$/;"	p
pll_mem_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input pll_mem_phy_clk;$/;"	p
pll_mem_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input pll_mem_phy_clk;$/;"	p
pll_pll_sharing_afi_phy_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_afi_phy_clk;                \/\/ pll:afi_phy_clk -> p0:afi_phy_clk$/;"	n
pll_pll_sharing_pll_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_addr_cmd_clk;           \/\/ pll:pll_addr_cmd_clk -> p0:pll_addr_cmd_clk$/;"	n
pll_pll_sharing_pll_avl_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_avl_clk;                \/\/ pll:pll_avl_clk -> p0:pll_avl_clk$/;"	n
pll_pll_sharing_pll_avl_phy_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_avl_phy_clk;            \/\/ pll:pll_avl_phy_clk -> p0:pll_avl_phy_clk$/;"	n
pll_pll_sharing_pll_config_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_config_clk;             \/\/ pll:pll_config_clk -> p0:pll_config_clk$/;"	n
pll_pll_sharing_pll_locked	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_locked;                 \/\/ pll:pll_locked -> p0:pll_locked$/;"	n
pll_pll_sharing_pll_mem_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_mem_clk;                \/\/ pll:pll_mem_clk -> p0:pll_mem_clk$/;"	n
pll_pll_sharing_pll_mem_phy_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_mem_phy_clk;            \/\/ pll:pll_mem_phy_clk -> p0:pll_mem_phy_clk$/;"	n
pll_pll_sharing_pll_write_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_write_clk;              \/\/ pll:pll_write_clk -> p0:pll_write_clk$/;"	n
pll_pll_sharing_pll_write_clk_pre_phy_clk	lab3/synthesis/submodules/hps_sdram.v	/^	wire         pll_pll_sharing_pll_write_clk_pre_phy_clk;  \/\/ pll:pll_write_clk_pre_phy_clk -> p0:pll_write_clk_pre_phy_clk$/;"	n
pll_write_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	pll_write_clk;$/;"	p
pll_write_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	pll_write_clk;$/;"	p
pll_write_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  pll_write_clk;     \/\/ clocks write data DDIO$/;"	p
pll_write_clk_pre_phy_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input	pll_write_clk_pre_phy_clk;$/;"	p
poll_for_sample_check	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void poll_for_sample_check (void) $/;"	f
poll_for_sample_check	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void poll_for_sample_check (void) $/;"	f
post_sdc_message	lab3/synthesis/submodules/hps_sdram_p0_pin_map.tcl	/^proc post_sdc_message {msg_type msg} {$/;"	p
post_test_size_mem	hps_isw_handoff/lab3_hps_0/sequencer.c	/^unsigned int post_test_size_mem[PRE_POST_TEST_SIZE] = {10, 20, 30};$/;"	v
post_test_size_mem	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^unsigned int post_test_size_mem[PRE_POST_TEST_SIZE] = {10, 20, 30};$/;"	v
pre_test_size_mem	hps_isw_handoff/lab3_hps_0/sequencer.c	/^unsigned int pre_test_size_mem[PRE_POST_TEST_SIZE] = { 1, 2, 3};$/;"	v
pre_test_size_mem	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^unsigned int pre_test_size_mem[PRE_POST_TEST_SIZE] = { 1, 2, 3};$/;"	v
print_dm_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_dm_array(const char *label, alt_32 *dq)$/;"	f
print_dm_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_dm_array(const char *label, alt_32 *dq)$/;"	f
print_dqs_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_dqs_array(const char *label, alt_u32 *dqs)$/;"	f
print_dqs_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_dqs_array(const char *label, alt_u32 *dqs)$/;"	f
print_dqs_pos_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_dqs_pos_array(const char *fmt, dqs_pos_t *dqs, int has_v, int has_ps)$/;"	f
print_dqs_pos_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_dqs_pos_array(const char *fmt, dqs_pos_t *dqs, int has_v, int has_ps)$/;"	f
print_gbl	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_gbl(void)$/;"	f
print_gbl	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_gbl(void)$/;"	f
print_group_settings	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_group_settings(alt_u32 group, alt_u32 dq_begin)$/;"	f
print_group_settings	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_group_settings(alt_u32 group, alt_u32 dq_begin)$/;"	f
print_read_dq_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_read_dq_array(const char *label, alt_32 *dq)$/;"	f
print_read_dq_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_read_dq_array(const char *label, alt_32 *dq)$/;"	f
print_report	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_report(alt_u32 pass)$/;"	f
print_report	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_report(alt_u32 pass)$/;"	f
print_s32_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_s32_array(const char *label, alt_32 *val, alt_u32 size)$/;"	f
print_s32_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_s32_array(const char *label, alt_32 *val, alt_u32 size)$/;"	f
print_u32_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_u32_array(const char *label, alt_u32 *val, alt_u32 size)$/;"	f
print_u32_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_u32_array(const char *label, alt_u32 *val, alt_u32 size)$/;"	f
print_write_dq_array	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void print_write_dq_array(const char *label, alt_32 *dq)$/;"	f
print_write_dq_array	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void print_write_dq_array(const char *label, alt_32 *dq)$/;"	f
printf_output	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_printf_output_t printf_output;$/;"	m	struct:debug_data_struct
printf_output	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_printf_output_t printf_output;$/;"	m	struct:debug_data_struct
printf_output_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 printf_output_ptr;$/;"	m	struct:debug_data_struct
printf_output_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 printf_output_ptr;$/;"	m	struct:debug_data_struct
printf_read_buffer_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef alt_u32 printf_read_buffer_t[PRINTF_READ_BUFFER_SIZE];$/;"	t
printf_read_buffer_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef alt_u32 printf_read_buffer_t[PRINTF_READ_BUFFER_SIZE];$/;"	t
probe_input	lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v	/^input [WIDTH-1:0] probe_input;$/;"	p
protocol	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 protocol;$/;"	m	struct:debug_summary_report_struct
protocol	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 protocol;$/;"	m	struct:debug_summary_report_struct
ps	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 ps;$/;"	m	struct:__anon1	file:
ps	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 ps;$/;"	m	struct:__anon3	file:
ps	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 ps;$/;"	m	struct:__anon5	file:
ps	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 ps;$/;"	m	struct:__anon7	file:
q	Fifo.v	/^	output	[7:0]  q;$/;"	p
q	Fifo.v	/^	wire [7:0] q = sub_wire3[7:0];$/;"	n
q	Fifo_bb.v	/^	output	[7:0]  q;$/;"	p
q	RAM.v	/^	output	[7:0]  q;$/;"	p
q	RAM.v	/^	wire [7:0] q = sub_wire0[7:0];$/;"	n
q	RAM_bb.v	/^	output	[7:0]  q;$/;"	p
q	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  output  [ 35: 0] q;$/;"	p
q	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire    [ 35: 0] q;$/;"	n
q	verilator/Fifo.v	/^	output	[7:0]  q;$/;"	p
q	verilator/Fifo.v	/^	wire [7:0] q = sub_wire3[7:0];$/;"	n
q	verilator/Fifo_bb.v	/^	output	[7:0]  q;$/;"	p
r_early_rst	lab3/synthesis/submodules/altera_reset_controller.v	/^   reg                                          r_early_rst;$/;"	r
r_sync_rst	lab3/synthesis/submodules/altera_reset_controller.v	/^   reg                                          r_sync_rst;$/;"	r
r_sync_rst_chain	lab3/synthesis/submodules/altera_reset_controller.v	/^   reg [ASSERTION_CHAIN_LENGTH-1: 0]            r_sync_rst_chain;$/;"	r
rank_mask	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 rank_mask[NUM_RANK_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
rank_mask	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 rank_mask[NUM_RANK_MASK_WORDS];$/;"	m	struct:debug_summary_report_struct
rank_mask_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 rank_mask_ptr;$/;"	m	struct:emif_toolkit_debug_data
rank_mask_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 rank_mask_ptr;$/;"	m	struct:emif_toolkit_debug_data
rank_mask_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 rank_mask_size;$/;"	m	struct:debug_summary_report_struct
rank_mask_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 rank_mask_size;$/;"	m	struct:debug_summary_report_struct
rank_mask_size_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 rank_mask_size_ptr;$/;"	m	struct:emif_toolkit_debug_data
rank_mask_size_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 rank_mask_size_ptr;$/;"	m	struct:emif_toolkit_debug_data
rate	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 rate;$/;"	m	struct:debug_summary_report_struct
rate	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 rate;$/;"	m	struct:debug_summary_report_struct
rd_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg [ADDR_WIDTH-1 : 0]  rd_ptr;$/;"	r
rdaddress	RAM.v	/^	input	[13:0]  rdaddress;$/;"	p
rdaddress	RAM_bb.v	/^	input	[13:0]  rdaddress;$/;"	p
rden	RAM.v	/^	input	  rden;$/;"	p
rden	RAM.v	/^	tri1	  rden;$/;"	n
rden	RAM_bb.v	/^	input	  rden;$/;"	p
rden	RAM_bb.v	/^	tri1	  rden;$/;"	n
rdreq	Fifo.v	/^	input	  rdreq;$/;"	p
rdreq	Fifo_bb.v	/^	input	  rdreq;$/;"	p
rdreq	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            rdreq;$/;"	p
rdreq	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             rdreq;$/;"	n
rdreq	verilator/Fifo.v	/^	input	  rdreq;$/;"	p
rdreq	verilator/Fifo_bb.v	/^	input	  rdreq;$/;"	p
read	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire read;$/;"	n
read_bidir_dll_phy_delayctrl	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	[DLL_DELAY_CTRL_WIDTH-1:0] read_bidir_dll_phy_delayctrl;$/;"	n
read_buffer	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	printf_read_buffer_t read_buffer[PRINTF_READ_BUFFER_FIFO_WORDS];$/;"	m	struct:debug_printf_output
read_buffer	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	printf_read_buffer_t read_buffer[PRINTF_READ_BUFFER_FIFO_WORDS];$/;"	m	struct:debug_printf_output
read_capture_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	read_capture_clk;$/;"	n
read_capture_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	[MEM_READ_DQS_WIDTH-1:0] read_capture_clk;$/;"	p
read_correct_mask	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	t_btfld read_correct_mask;$/;"	m	struct:param_type
read_correct_mask	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	t_btfld read_correct_mask;$/;"	m	struct:param_type
read_correct_mask_vg	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	t_btfld read_correct_mask_vg;$/;"	m	struct:param_type
read_correct_mask_vg	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	t_btfld read_correct_mask_vg;$/;"	m	struct:param_type
read_data_all_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg read_data_all_valid  = 'b0;$/;"	r
read_data_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 2:0] read_data_bit_counter          = 'b0;$/;"	r
read_data_buffer	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 23: 0] read_data_buffer;$/;"	r
read_data_buffer	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 31: 0] read_data_buffer;$/;"	r
read_data_byte_aligned	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire read_data_byte_aligned;$/;"	n
read_data_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [2:0] read_data_length  = 'b0;$/;"	r
read_data_out	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^output [2 * 2 * 8-1:0] read_data_out;$/;"	p
read_data_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg read_data_valid      = 'b0;$/;"	r
read_samples	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void read_samples (void)$/;"	f
read_samples	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void read_samples (void)$/;"	f
read_state	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [1:0] read_state  = ST_HEADER;$/;"	r
read_write_data_io	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^inout [8-1:0] read_write_data_io;$/;"	p
readdata	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input      [31: 0] readdata,$/;"	p
ready	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^   reg  [ 0: 0] ready;$/;"	r
received_channel	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   reg  received_esc, received_channel, received_varchannel;$/;"	r
received_esc	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   reg  received_esc, received_channel, received_varchannel;$/;"	r
received_esc	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^   reg  received_esc;$/;"	r
received_esc	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^   reg  received_esc;$/;"	r
received_varchannel	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   reg  received_esc, received_channel, received_varchannel;$/;"	r
recon_VGA_B	SoCKit_top.v	/^   wire [9:0] 					      recon_VGA_B;$/;"	n
recon_VGA_G	SoCKit_top.v	/^   wire [9:0] 					      recon_VGA_G;$/;"	n
recon_VGA_R	SoCKit_top.v	/^   wire [9:0] 					      recon_VGA_R;$/;"	n
recover_mem_device_after_ck_dqs_violation	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void recover_mem_device_after_ck_dqs_violation(void)$/;"	f	file:
recover_mem_device_after_ck_dqs_violation	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void recover_mem_device_after_ck_dqs_violation(void)$/;"	f	file:
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         out_endofpacket,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         out_startofpacket,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg         write,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg        fifo_write,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg [ 35: 0] fifo_writedata,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg [ 3: 0] byteenable,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg [ 7: 0] out_data,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg [31: 0] address,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output reg [31: 0] writedata,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output reg [31 : 0]         csr_readdata,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg         out_endofpacket,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg         out_startofpacket,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg [7: 0]  out_data,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^      output reg [CHANNEL_WIDTH-1: 0]  out_channel,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v	/^      output reg [7: 0]  out_data$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_idle_remover.v	/^      output reg [7: 0]  out_data$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      output reg         out_valid,$/;"	p
reg	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^      output reg [7: 0]  out_data$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      output reg [7:0] byte_received;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^      output reg bit_received;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output reg [IRWIDTH - 1:0] ir_in;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output reg tdi = 1'b0;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output reg [(MGMT_CHANNEL_WIDTH>0?MGMT_CHANNEL_WIDTH:1)-1:0] mgmt_channel;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output reg mgmt_data;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output reg mgmt_valid;$/;"	p
reg	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output reg resetrequest = 1'b0;$/;"	p
reg	lab3/synthesis/submodules/altera_pli_streaming.v	/^    output reg [7 : 0] source_data;$/;"	p
reg	lab3/synthesis/submodules/altera_pli_streaming.v	/^    output reg resetrequest;$/;"	p
reg	lab3/synthesis/submodules/altera_pli_streaming.v	/^    output reg sink_ready;$/;"	p
reg	lab3/synthesis/submodules/altera_pli_streaming.v	/^    output reg source_valid;$/;"	p
reg	lab3/synthesis/submodules/altera_reset_controller.v	/^    output reg reset_req$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      output reg         out_endofpacket$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      output reg         out_startofpacket,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      output reg         out_valid,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v	/^      output reg [ 7: 0] out_data,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg         in_ready,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg         out_endofpacket,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg         out_startofpacket,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg [ 7: 0] out_channel$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v	/^      output reg [ 7: 0] out_data,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      output reg         out_valid,$/;"	p
reg	lab3/synthesis/submodules/lab3_master_0_timing_adt.v	/^      output reg [ 7: 0] out_data,$/;"	p
reg_file_set_group	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void reg_file_set_group(alt_u32 set_group)$/;"	f	file:
reg_file_set_group	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void reg_file_set_group(alt_u32 set_group)$/;"	f	file:
reg_file_set_stage	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void reg_file_set_stage(alt_u32 set_stage)$/;"	f	file:
reg_file_set_stage	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void reg_file_set_stage(alt_u32 set_stage)$/;"	f	file:
reg_file_set_sub_stage	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void reg_file_set_sub_stage(alt_u32 set_sub_stage)$/;"	f	file:
reg_file_set_sub_stage	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void reg_file_set_sub_stage(alt_u32 set_sub_stage)$/;"	f	file:
report_flags	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_cal_report_struct
report_flags	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_margin_report_struct
report_flags	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_summary_report_struct
report_flags	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_cal_report_struct
report_flags	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_margin_report_struct
report_flags	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 report_flags;$/;"	m	struct:debug_summary_report_struct
requested_command	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 requested_command;$/;"	m	struct:debug_data_struct
requested_command	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 requested_command;$/;"	m	struct:debug_data_struct
reset	lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v	/^   input reset;$/;"	p
reset_in	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    input   reset_in \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" *\/,$/;"	p
reset_in0	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in0,$/;"	p
reset_in10	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in10,$/;"	p
reset_in12	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in12,$/;"	p
reset_in14	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in14,$/;"	p
reset_in2	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in2,$/;"	p
reset_in4	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in4,$/;"	p
reset_in6	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in6,$/;"	p
reset_in8	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_in8,$/;"	p
reset_jtag_state	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task reset_jtag_state;$/;"	t
reset_n	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   input        reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input        reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input  reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    input  reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/altera_pli_streaming.v	/^    input reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	reset_n;$/;"	p
reset_n	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^input	reset_n;$/;"	p
reset_n_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	reset_n_addr_cmd_clk;$/;"	p
reset_n_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	reset_n_addr_cmd_clk;$/;"	n
reset_n_addr_cmd_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	reset_n_addr_cmd_clk;$/;"	p
reset_n_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	input	reset_n_afi_clk;$/;"	p
reset_n_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	reset_n_afi_clk;$/;"	p
reset_n_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	[NUM_AFI_RESET-1:0] reset_n_afi_clk;$/;"	n
reset_n_afi_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	[NUM_AFI_RESET-1:0] reset_n_afi_clk;$/;"	p
reset_n_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  reset_n_avl_clk; $/;"	p
reset_n_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	reset_n_avl_clk;$/;"	n
reset_n_avl_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	reset_n_avl_clk;$/;"	p
reset_n_core_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^wire	reset_n_core_clk = reset_n_afi_clk;$/;"	n
reset_n_core_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input reset_n_core_clock_in;$/;"	p
reset_n_read_capture	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^wire	[MEM_READ_DQS_WIDTH-1:0] reset_n_read_capture;$/;"	n
reset_n_read_capture_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	[MEM_READ_DQS_WIDTH-1:0] reset_n_read_capture_clk;$/;"	p
reset_n_resync_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	reset_n_resync_clk;$/;"	n
reset_n_resync_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	reset_n_resync_clk;$/;"	p
reset_n_scc_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^output  reset_n_scc_clk;$/;"	p
reset_n_scc_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	reset_n_scc_clk;$/;"	n
reset_n_scc_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	reset_n_scc_clk;$/;"	p
reset_n_seq_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^wire	reset_n_seq_clk;$/;"	n
reset_n_seq_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^output	reset_n_seq_clk;$/;"	p
reset_n_sync	lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v	/^output	[NUM_RESET_OUTPUT-1:0] reset_n_sync;$/;"	p
reset_out	lab3/synthesis/submodules/altera_reset_synchronizer.v	/^    output  reset_out$/;"	p
reset_out_pre	lab3/synthesis/submodules/altera_reset_controller.v	/^   wire reset_out_pre;$/;"	n
reset_out_pre2	lab3/synthesis/submodules/altera_reset_controller.v	/^        wire reset_out_pre2;$/;"	n
reset_req_in0	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in0,$/;"	p
reset_req_in10	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in10,$/;"	p
reset_req_in12	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in12,$/;"	p
reset_req_in14	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in14,$/;"	p
reset_req_in2	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in2,$/;"	p
reset_req_in4	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in4,$/;"	p
reset_req_in6	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in6,$/;"	p
reset_req_in8	lab3/synthesis/submodules/altera_reset_controller.v	/^    input reset_req_in8,$/;"	p
reset_req_pre	lab3/synthesis/submodules/altera_reset_controller.v	/^   wire reset_req_pre;$/;"	n
reset_to_sample	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    input reset_to_sample;$/;"	p
reset_to_sample_sync	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire reset_to_sample_sync;$/;"	n
resetrequest	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       resetrequest;$/;"	p
resetrequest	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       resetrequest; $/;"	n
resetrequest	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       resetrequest;$/;"	p
result	greybox_tmp/greybox_tmp/mg8t9.v	/^	output   [0:0]  result;$/;"	p
result	greybox_tmp/greybox_tmp/mgft9.v	/^	output   [7:0]  result;$/;"	p
result	greybox_tmp/greybox_tmp/mgit9.v	/^	output   [7:0]  result;$/;"	p
result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mg8t9.v	/^	output   [0:0]  result;$/;"	p
result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgbt9.v	/^	output   [0:0]  result;$/;"	p
result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgdt9.v	/^	output   [0:0]  result;$/;"	p
result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mggt9.v	/^	output   [0:0]  result;$/;"	p
result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgit9.v	/^	output   [7:0]  result;$/;"	p
result	megamux.v	/^	output	[7:0]  result;$/;"	p
result	megamux.v	/^	wire [7:0] result = sub_wire0[7:0];$/;"	n
result	megamux_bb.v	/^	output	[7:0]  result;$/;"	p
rfifo_clock_select	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [1:0] rfifo_clock_select;$/;"	n
rfifo_mode	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v	/^	wire [2:0] rfifo_mode;$/;"	n
rfifo_reset_n	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input rfifo_reset_n;$/;"	p
right_edge	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_32 right_edge;$/;"	m	struct:debug_cal_observed_dq_margins_struct
right_edge	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_32 right_edge;$/;"	m	struct:debug_cal_observed_dq_margins_struct
rsp_xbar_demux_src0_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_demux_src0_channel;                                                                   \/\/ rsp_xbar_demux:src0_channel -> rsp_xbar_mux:sink0_channel$/;"	n
rsp_xbar_demux_src0_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_demux_src0_data;                                                                      \/\/ rsp_xbar_demux:src0_data -> rsp_xbar_mux:sink0_data$/;"	n
rsp_xbar_demux_src0_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src0_endofpacket;                                                               \/\/ rsp_xbar_demux:src0_endofpacket -> rsp_xbar_mux:sink0_endofpacket$/;"	n
rsp_xbar_demux_src0_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src0_ready;                                                                     \/\/ rsp_xbar_mux:sink0_ready -> rsp_xbar_demux:src0_ready$/;"	n
rsp_xbar_demux_src0_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src0_startofpacket;                                                             \/\/ rsp_xbar_demux:src0_startofpacket -> rsp_xbar_mux:sink0_startofpacket$/;"	n
rsp_xbar_demux_src0_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src0_valid;                                                                     \/\/ rsp_xbar_demux:src0_valid -> rsp_xbar_mux:sink0_valid$/;"	n
rsp_xbar_demux_src1_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_demux_src1_channel;                                                                   \/\/ rsp_xbar_demux:src1_channel -> rsp_xbar_mux_001:sink0_channel$/;"	n
rsp_xbar_demux_src1_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_demux_src1_data;                                                                      \/\/ rsp_xbar_demux:src1_data -> rsp_xbar_mux_001:sink0_data$/;"	n
rsp_xbar_demux_src1_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src1_endofpacket;                                                               \/\/ rsp_xbar_demux:src1_endofpacket -> rsp_xbar_mux_001:sink0_endofpacket$/;"	n
rsp_xbar_demux_src1_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src1_ready;                                                                     \/\/ rsp_xbar_mux_001:sink0_ready -> rsp_xbar_demux:src1_ready$/;"	n
rsp_xbar_demux_src1_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src1_startofpacket;                                                             \/\/ rsp_xbar_demux:src1_startofpacket -> rsp_xbar_mux_001:sink0_startofpacket$/;"	n
rsp_xbar_demux_src1_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src1_valid;                                                                     \/\/ rsp_xbar_demux:src1_valid -> rsp_xbar_mux_001:sink0_valid$/;"	n
rsp_xbar_demux_src2_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_demux_src2_channel;                                                                   \/\/ rsp_xbar_demux:src2_channel -> rsp_xbar_mux_002:sink0_channel$/;"	n
rsp_xbar_demux_src2_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_demux_src2_data;                                                                      \/\/ rsp_xbar_demux:src2_data -> rsp_xbar_mux_002:sink0_data$/;"	n
rsp_xbar_demux_src2_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src2_endofpacket;                                                               \/\/ rsp_xbar_demux:src2_endofpacket -> rsp_xbar_mux_002:sink0_endofpacket$/;"	n
rsp_xbar_demux_src2_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src2_ready;                                                                     \/\/ rsp_xbar_mux_002:sink0_ready -> rsp_xbar_demux:src2_ready$/;"	n
rsp_xbar_demux_src2_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src2_startofpacket;                                                             \/\/ rsp_xbar_demux:src2_startofpacket -> rsp_xbar_mux_002:sink0_startofpacket$/;"	n
rsp_xbar_demux_src2_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_demux_src2_valid;                                                                     \/\/ rsp_xbar_demux:src2_valid -> rsp_xbar_mux_002:sink0_valid$/;"	n
rsp_xbar_mux_001_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_mux_001_src_channel;                                                                  \/\/ rsp_xbar_mux_001:src_channel -> hps_0_h2f_lw_axi_master_agent:read_rp_channel$/;"	n
rsp_xbar_mux_001_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_mux_001_src_data;                                                                     \/\/ rsp_xbar_mux_001:src_data -> hps_0_h2f_lw_axi_master_agent:read_rp_data$/;"	n
rsp_xbar_mux_001_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_001_src_endofpacket;                                                              \/\/ rsp_xbar_mux_001:src_endofpacket -> hps_0_h2f_lw_axi_master_agent:read_rp_endofpacket$/;"	n
rsp_xbar_mux_001_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_001_src_ready;                                                                    \/\/ hps_0_h2f_lw_axi_master_agent:read_rp_ready -> rsp_xbar_mux_001:src_ready$/;"	n
rsp_xbar_mux_001_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_001_src_startofpacket;                                                            \/\/ rsp_xbar_mux_001:src_startofpacket -> hps_0_h2f_lw_axi_master_agent:read_rp_startofpacket$/;"	n
rsp_xbar_mux_001_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_001_src_valid;                                                                    \/\/ rsp_xbar_mux_001:src_valid -> hps_0_h2f_lw_axi_master_agent:read_rp_valid$/;"	n
rsp_xbar_mux_002_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_mux_002_src_channel;                                                                  \/\/ rsp_xbar_mux_002:src_channel -> master_0_master_translator_avalon_universal_master_0_agent:rp_channel$/;"	n
rsp_xbar_mux_002_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_mux_002_src_data;                                                                     \/\/ rsp_xbar_mux_002:src_data -> master_0_master_translator_avalon_universal_master_0_agent:rp_data$/;"	n
rsp_xbar_mux_002_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_002_src_endofpacket;                                                              \/\/ rsp_xbar_mux_002:src_endofpacket -> master_0_master_translator_avalon_universal_master_0_agent:rp_endofpacket$/;"	n
rsp_xbar_mux_002_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_002_src_ready;                                                                    \/\/ master_0_master_translator_avalon_universal_master_0_agent:rp_ready -> rsp_xbar_mux_002:src_ready$/;"	n
rsp_xbar_mux_002_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_002_src_startofpacket;                                                            \/\/ rsp_xbar_mux_002:src_startofpacket -> master_0_master_translator_avalon_universal_master_0_agent:rp_startofpacket$/;"	n
rsp_xbar_mux_002_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_002_src_valid;                                                                    \/\/ rsp_xbar_mux_002:src_valid -> master_0_master_translator_avalon_universal_master_0_agent:rp_valid$/;"	n
rsp_xbar_mux_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] rsp_xbar_mux_src_channel;                                                                      \/\/ rsp_xbar_mux:src_channel -> hps_0_h2f_lw_axi_master_agent:write_rp_channel$/;"	n
rsp_xbar_mux_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] rsp_xbar_mux_src_data;                                                                         \/\/ rsp_xbar_mux:src_data -> hps_0_h2f_lw_axi_master_agent:write_rp_data$/;"	n
rsp_xbar_mux_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_src_endofpacket;                                                                  \/\/ rsp_xbar_mux:src_endofpacket -> hps_0_h2f_lw_axi_master_agent:write_rp_endofpacket$/;"	n
rsp_xbar_mux_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_src_ready;                                                                        \/\/ hps_0_h2f_lw_axi_master_agent:write_rp_ready -> rsp_xbar_mux:src_ready$/;"	n
rsp_xbar_mux_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_src_startofpacket;                                                                \/\/ rsp_xbar_mux:src_startofpacket -> hps_0_h2f_lw_axi_master_agent:write_rp_startofpacket$/;"	n
rsp_xbar_mux_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          rsp_xbar_mux_src_valid;                                                                        \/\/ rsp_xbar_mux:src_valid -> hps_0_h2f_lw_axi_master_agent:write_rp_valid$/;"	n
rst_controller_001_reset_out_reset	lab3/synthesis/lab3.v	/^	wire         rst_controller_001_reset_out_reset;                    \/\/ rst_controller_001:reset_out -> mm_interconnect_0:hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset$/;"	n
rst_controller_reset_out_reset	lab3/synthesis/lab3.v	/^	wire         rst_controller_reset_out_reset;                        \/\/ rst_controller:reset_out -> [mm_interconnect_0:master_0_clk_reset_reset_bridge_in_reset_reset, mm_interconnect_0:vga_led_0_reset_sink_reset_bridge_in_reset_reset, vga_led_0:reset]$/;"	n
rst_controller_reset_out_reset	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        rst_controller_reset_out_reset;             \/\/ rst_controller:reset_out -> [b2p:reset_n, b2p_adapter:reset_n, fifo:reset, jtag_phy_embedded_in_jtag_master:reset_n, p2b:reset_n, p2b_adapter:reset_n, timing_adt:reset_n, transacto:reset_n]$/;"	n
rtt_change_MRS1_MRS2_NOM_WR	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rtt_change_MRS1_MRS2_NOM_WR (alt_u32 prev_ac_mr , alt_u32 odt_ac_mr, alt_u32 mirr_on, alt_u32 mr_cmd ) {$/;"	f
rtt_change_MRS1_MRS2_NOM_WR	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rtt_change_MRS1_MRS2_NOM_WR (alt_u32 prev_ac_mr , alt_u32 odt_ac_mr, alt_u32 mirr_on, alt_u32 mr_cmd ) {$/;"	f
run_dm_margining	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void run_dm_margining (alt_u32 rank_bgn, alt_u32 write_group)$/;"	f
run_dm_margining	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void run_dm_margining (alt_u32 rank_bgn, alt_u32 write_group)$/;"	f
run_dq_margining	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void run_dq_margining (alt_u32 rank_bgn, alt_u32 write_group)$/;"	f
run_dq_margining	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void run_dq_margining (alt_u32 rank_bgn, alt_u32 write_group)$/;"	f
run_mem_calibrate	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 run_mem_calibrate(void) {$/;"	f
run_mem_calibrate	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 run_mem_calibrate(void) {$/;"	f
rw_manager_di_buffer	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct rw_manager_di_buffer {$/;"	s
rw_manager_di_buffer	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct rw_manager_di_buffer {$/;"	s
rw_manager_di_buffer_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} rw_manager_di_buffer_t;$/;"	t	typeref:struct:rw_manager_di_buffer
rw_manager_di_buffer_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} rw_manager_di_buffer_t;$/;"	t	typeref:struct:rw_manager_di_buffer
rw_manager_di_report	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^typedef struct rw_manager_di_report {$/;"	s
rw_manager_di_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^typedef struct rw_manager_di_report {$/;"	s
rw_manager_di_report_t	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^} rw_manager_di_report_t;$/;"	t	typeref:struct:rw_manager_di_report
rw_manager_di_report_t	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^} rw_manager_di_report_t;$/;"	t	typeref:struct:rw_manager_di_report
rw_mgr_decr_vfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_decr_vfifo(alt_u32 grp, alt_u32 *v) {$/;"	f
rw_mgr_decr_vfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_decr_vfifo(alt_u32 grp, alt_u32 *v) {$/;"	f
rw_mgr_incr_vfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_incr_vfifo(alt_u32 grp, alt_u32 *v) {$/;"	f
rw_mgr_incr_vfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_incr_vfifo(alt_u32 grp, alt_u32 *v) {$/;"	f
rw_mgr_incr_vfifo_all	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void rw_mgr_incr_vfifo_all(alt_u32 grp, alt_u32 *v) {$/;"	f	file:
rw_mgr_incr_vfifo_all	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void rw_mgr_incr_vfifo_all(alt_u32 grp, alt_u32 *v) {$/;"	f	file:
rw_mgr_lrdimm_rc_program	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static void rw_mgr_lrdimm_rc_program(alt_u32 fscw, alt_u32 rc_addr, alt_u32 rc_val)$/;"	f	file:
rw_mgr_lrdimm_rc_program	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static void rw_mgr_lrdimm_rc_program(alt_u32 fscw, alt_u32 rc_addr, alt_u32 rc_val)$/;"	f	file:
rw_mgr_mem_calibrate_eye_diag_aid	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_calibrate_eye_diag_aid (void)$/;"	f
rw_mgr_mem_calibrate_eye_diag_aid	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_calibrate_eye_diag_aid (void)$/;"	f
rw_mgr_mem_calibrate_full_test	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_full_test (alt_u32 min_correct, t_btfld *bit_chk, alt_u32 test_dm)$/;"	f
rw_mgr_mem_calibrate_full_test	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_full_test (alt_u32 min_correct, t_btfld *bit_chk, alt_u32 test_dm)$/;"	f
rw_mgr_mem_calibrate_lfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_lfifo (void)$/;"	f
rw_mgr_mem_calibrate_lfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_lfifo (void)$/;"	f
rw_mgr_mem_calibrate_read_load_patterns	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_calibrate_read_load_patterns (alt_u32 rank_bgn, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_load_patterns	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_calibrate_read_load_patterns (alt_u32 rank_bgn, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_load_patterns_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void rw_mgr_mem_calibrate_read_load_patterns_all_ranks (void)$/;"	f	file:
rw_mgr_mem_calibrate_read_load_patterns_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void rw_mgr_mem_calibrate_read_load_patterns_all_ranks (void)$/;"	f	file:
rw_mgr_mem_calibrate_read_test	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_read_test (alt_u32 rank_bgn, alt_u32 group, alt_u32 num_tries, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_groups, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_test	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_read_test (alt_u32 rank_bgn, alt_u32 group, alt_u32 num_tries, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_groups, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_test_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline alt_u32 rw_mgr_mem_calibrate_read_test_all_ranks (alt_u32 group, alt_u32 num_tries, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_groups)$/;"	f	file:
rw_mgr_mem_calibrate_read_test_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline alt_u32 rw_mgr_mem_calibrate_read_test_all_ranks (alt_u32 group, alt_u32 num_tries, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_groups)$/;"	f	file:
rw_mgr_mem_calibrate_read_test_patterns	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_read_test_patterns (alt_u32 rank_bgn, alt_u32 group, alt_u32 num_tries, t_btfld *bit_chk, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_test_patterns	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_read_test_patterns (alt_u32 rank_bgn, alt_u32 group, alt_u32 num_tries, t_btfld *bit_chk, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_read_test_patterns_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline alt_u32 rw_mgr_mem_calibrate_read_test_patterns_all_ranks (alt_u32 group, alt_u32 num_tries, t_btfld *bit_chk)$/;"	f	file:
rw_mgr_mem_calibrate_read_test_patterns_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline alt_u32 rw_mgr_mem_calibrate_read_test_patterns_all_ranks (alt_u32 group, alt_u32 num_tries, t_btfld *bit_chk)$/;"	f	file:
rw_mgr_mem_calibrate_vfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 grp, alt_u32 test_bgn2)$/;"	f
rw_mgr_mem_calibrate_vfifo	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 read_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 grp, alt_u32 test_bgn2)$/;"	f
rw_mgr_mem_calibrate_vfifo	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo (alt_u32 read_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo_center	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_center (alt_u32 rank_bgn, alt_u32 grp, alt_u32 test_bgn, alt_u32 use_read_test)$/;"	f
rw_mgr_mem_calibrate_vfifo_center	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_center (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 read_group, alt_u32 test_bgn, alt_u32 use_read_test, alt_u32 update_fom)$/;"	f
rw_mgr_mem_calibrate_vfifo_center	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_center (alt_u32 rank_bgn, alt_u32 grp, alt_u32 test_bgn, alt_u32 use_read_test)$/;"	f
rw_mgr_mem_calibrate_vfifo_center	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_center (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 read_group, alt_u32 test_bgn, alt_u32 use_read_test, alt_u32 update_fom)$/;"	f
rw_mgr_mem_calibrate_vfifo_end	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_end (alt_u32 read_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo_end	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_end (alt_u32 read_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase (alt_u32 grp)$/;"	f
rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase (alt_u32 grp)$/;"	f
rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline alt_u32 rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_in_delay (alt_u32 write_group, alt_u32 read_group, alt_u32 test_bgn)$/;"	f	file:
rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline alt_u32 rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_in_delay (alt_u32 write_group, alt_u32 read_group, alt_u32 test_bgn)$/;"	f	file:
rw_mgr_mem_calibrate_wlevel	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_wlevel (alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_wlevel	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_wlevel (alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_write_test	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_write_test (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 use_dm, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_write_test	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_write_test (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 use_dm, alt_u32 all_correct, t_btfld *bit_chk, alt_u32 all_ranks)$/;"	f
rw_mgr_mem_calibrate_write_test_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline alt_u32 rw_mgr_mem_calibrate_write_test_all_ranks (alt_u32 write_group, alt_u32 use_dm, alt_u32 all_correct, t_btfld *bit_chk)$/;"	f	file:
rw_mgr_mem_calibrate_write_test_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline alt_u32 rw_mgr_mem_calibrate_write_test_all_ranks (alt_u32 write_group, alt_u32 use_dm, alt_u32 all_correct, t_btfld *bit_chk)$/;"	f	file:
rw_mgr_mem_calibrate_write_test_issue	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_calibrate_write_test_issue (alt_u32 group, alt_u32 test_dm)$/;"	f
rw_mgr_mem_calibrate_write_test_issue	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_calibrate_write_test_issue (alt_u32 group, alt_u32 test_dm)$/;"	f
rw_mgr_mem_calibrate_writes	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_writes (alt_u32 rank_bgn, alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_writes	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_writes (alt_u32 rank_bgn, alt_u32 g, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_writes_center	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u32 rw_mgr_mem_calibrate_writes_center (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_calibrate_writes_center	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u32 rw_mgr_mem_calibrate_writes_center (alt_u32 rank_bgn, alt_u32 write_group, alt_u32 test_bgn)$/;"	f
rw_mgr_mem_dll_lock_wait	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_dll_lock_wait (void) { }$/;"	f
rw_mgr_mem_dll_lock_wait	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_dll_lock_wait (void)$/;"	f
rw_mgr_mem_dll_lock_wait	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_dll_lock_wait (void) { }$/;"	f
rw_mgr_mem_dll_lock_wait	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_dll_lock_wait (void)$/;"	f
rw_mgr_mem_handoff	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_handoff (void)$/;"	f
rw_mgr_mem_handoff	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_handoff (void)$/;"	f
rw_mgr_mem_initialize	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_initialize (void)$/;"	f
rw_mgr_mem_initialize	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_initialize (void)$/;"	f
rw_mgr_mem_initialize_no_init	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_mem_initialize_no_init (void)$/;"	f
rw_mgr_mem_initialize_no_init	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_mem_initialize_no_init (void)$/;"	f
rw_mgr_rdimm_initialize	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_rdimm_initialize(void) { }$/;"	f
rw_mgr_rdimm_initialize	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void rw_mgr_rdimm_initialize(void)$/;"	f
rw_mgr_rdimm_initialize	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_rdimm_initialize(void) { }$/;"	f
rw_mgr_rdimm_initialize	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void rw_mgr_rdimm_initialize(void)$/;"	f
rw_wl_nop_cycles	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 rw_wl_nop_cycles;$/;"	m	struct:gbl_type
rw_wl_nop_cycles	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 rw_wl_nop_cycles;$/;"	m	struct:gbl_type
rw_wl_nop_cycles_per_group	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 rw_wl_nop_cycles_per_group[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:gbl_type
rw_wl_nop_cycles_per_group	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 rw_wl_nop_cycles_per_group[RW_MGR_MEM_IF_WRITE_DQS_WIDTH];$/;"	m	struct:gbl_type
sample_count	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 sample_count;$/;"	m	struct:debug_cal_dqs_in_settings_struct
sample_count	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 sample_count;$/;"	m	struct:debug_cal_dqs_in_settings_struct
sample_di_data	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void sample_di_data(alt_u32 bit_chk, alt_u32 delay, alt_u32 d, alt_u32 v, alt_u32 p)$/;"	f
sample_di_data	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void sample_di_data(alt_u32 bit_chk, alt_u32 delay, alt_u32 d, alt_u32 v, alt_u32 p)$/;"	f
scan_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [9:0] scan_length       = 'b0;$/;"	r
scan_length_byte_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [18:0] scan_length_byte_counter       = 'b0;$/;"	r
scc_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	scc_clk;$/;"	p
scc_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	scc_clk;$/;"	p
scc_data	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	scc_data;$/;"	p
scc_data	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input                              scc_data;$/;"	p
scc_dm_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[MEM_DM_WIDTH - 1:0] scc_dm_ena; $/;"	p
scc_dm_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input          [MEM_DM_WIDTH-1:0]  scc_dm_ena;$/;"	p
scc_dq_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[MEM_DQ_WIDTH - 1:0] scc_dq_ena; $/;"	p
scc_dq_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input          [MEM_DQ_WIDTH-1:0]  scc_dq_ena;$/;"	p
scc_dqs_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[MEM_READ_DQS_WIDTH - 1:0] scc_dqs_ena; $/;"	p
scc_dqs_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [MEM_READ_DQS_WIDTH-1:0]  scc_dqs_ena;$/;"	p
scc_dqs_io_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	[MEM_READ_DQS_WIDTH - 1:0] scc_dqs_io_ena; $/;"	p
scc_dqs_io_ena	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input    [MEM_READ_DQS_WIDTH-1:0]  scc_dqs_io_ena;$/;"	p
scc_mgr_apply_group_all_out_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_all_out_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_all_out_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_add	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_all_out_delay_add (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_add	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_all_out_delay_add (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_add_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_all_out_delay_add_all_ranks (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_add_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_all_out_delay_add_all_ranks (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_all_out_delay_all_ranks (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_all_out_delay_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_all_out_delay_all_ranks (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_dm_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_dm_out1_delay (alt_u32 write_group, alt_u32 delay1)$/;"	f
scc_mgr_apply_group_dm_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_dm_out1_delay (alt_u32 write_group, alt_u32 delay1)$/;"	f
scc_mgr_apply_group_dq_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_dq_in_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_dq_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_dq_in_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay)$/;"	f
scc_mgr_apply_group_dq_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_dq_out1_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay1)$/;"	f
scc_mgr_apply_group_dq_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_dq_out1_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay1)$/;"	f
scc_mgr_apply_group_dq_out2_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_dq_out2_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay2)$/;"	f
scc_mgr_apply_group_dq_out2_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_dq_out2_delay (alt_u32 write_group, alt_u32 group_bgn, alt_u32 delay2)$/;"	f
scc_mgr_apply_group_dqs_io_and_oct_out1	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_apply_group_dqs_io_and_oct_out1 (alt_u32 write_group, alt_u32 delay)$/;"	f
scc_mgr_apply_group_dqs_io_and_oct_out1	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_apply_group_dqs_io_and_oct_out1 (alt_u32 write_group, alt_u32 delay)$/;"	f
scc_mgr_initialize	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_initialize(void)$/;"	f
scc_mgr_initialize	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_initialize(void)$/;"	f
scc_mgr_load_dm	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_load_dm (alt_u32 dm)$/;"	f
scc_mgr_load_dm	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_load_dm (alt_u32 dm)$/;"	f
scc_mgr_load_dq	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_load_dq (alt_u32 dq_in_group)$/;"	f
scc_mgr_load_dq	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_load_dq (alt_u32 dq_in_group)$/;"	f
scc_mgr_load_dqs	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_load_dqs (alt_u32 dqs)$/;"	f
scc_mgr_load_dqs	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_load_dqs (alt_u32 dqs)$/;"	f
scc_mgr_load_dqs_for_write_group	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_load_dqs_for_write_group (alt_u32 write_group)$/;"	f
scc_mgr_load_dqs_for_write_group	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_load_dqs_for_write_group (alt_u32 write_group)$/;"	f
scc_mgr_load_dqs_io	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_load_dqs_io (void)$/;"	f
scc_mgr_load_dqs_io	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_load_dqs_io (void)$/;"	f
scc_mgr_set_dm_bypass	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dm_bypass(alt_u32 write_group, alt_u32 dm, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dm_bypass	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dm_bypass(alt_u32 write_group, alt_u32 dm, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dm_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dm_in_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dm_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dm_in_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dm_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dm_out1_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dm_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dm_out1_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dm_out2_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dm_out2_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dm_out2_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dm_out2_delay(alt_u32 write_group, alt_u32 dm, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_bypass	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dq_bypass(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dq_bypass	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dq_bypass(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dq_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dq_in_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dq_in_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dq_out1_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dq_out1_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_out2_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dq_out2_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dq_out2_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dq_out2_delay(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqdqs_output_phase	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqdqs_output_phase(alt_u32 write_group, alt_u32 phase)$/;"	f	file:
scc_mgr_set_dqdqs_output_phase	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqdqs_output_phase(alt_u32 write_group, alt_u32 phase)$/;"	f	file:
scc_mgr_set_dqdqs_output_phase_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_set_dqdqs_output_phase_all_ranks (alt_u32 write_group, alt_u32 phase)$/;"	f
scc_mgr_set_dqdqs_output_phase_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_set_dqdqs_output_phase_all_ranks (alt_u32 write_group, alt_u32 phase)$/;"	f
scc_mgr_set_dqs_bus_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_bus_in_delay(alt_u32 read_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_bus_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_bus_in_delay(alt_u32 read_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_bypass	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_bypass(alt_u32 write_group, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dqs_bypass	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_bypass(alt_u32 write_group, alt_u32 bypass)$/;"	f	file:
scc_mgr_set_dqs_en_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_en_delay(alt_u32 read_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_en_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_en_delay(alt_u32 read_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_en_delay_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_set_dqs_en_delay_all_ranks (alt_u32 read_group, alt_u32 delay)$/;"	f
scc_mgr_set_dqs_en_delay_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_set_dqs_en_delay_all_ranks (alt_u32 read_group, alt_u32 delay)$/;"	f
scc_mgr_set_dqs_en_phase	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_en_phase(alt_u32 read_group, alt_u32 phase)$/;"	f	file:
scc_mgr_set_dqs_en_phase	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_en_phase(alt_u32 read_group, alt_u32 phase)$/;"	f	file:
scc_mgr_set_dqs_en_phase_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_set_dqs_en_phase_all_ranks (alt_u32 read_group, alt_u32 phase)$/;"	f
scc_mgr_set_dqs_en_phase_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_set_dqs_en_phase_all_ranks (alt_u32 read_group, alt_u32 phase)$/;"	f
scc_mgr_set_dqs_io_in_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_io_in_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_io_in_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_io_in_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_out1_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_out1_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_out2_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_dqs_out2_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_dqs_out2_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_dqs_out2_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_group_dqs_io_and_oct_out1_gradual	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_set_group_dqs_io_and_oct_out1_gradual (alt_u32 write_group, alt_u32 delay)$/;"	f
scc_mgr_set_group_dqs_io_and_oct_out1_gradual	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_set_group_dqs_io_and_oct_out1_gradual (alt_u32 write_group, alt_u32 delay)$/;"	f
scc_mgr_set_hhp_dqse_map	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_hhp_dqse_map(void)$/;"	f	file:
scc_mgr_set_hhp_dqse_map	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_hhp_dqse_map(void)$/;"	f	file:
scc_mgr_set_hhp_extras	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_hhp_extras(void)$/;"	f	file:
scc_mgr_set_hhp_extras	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_hhp_extras(void)$/;"	f	file:
scc_mgr_set_oct_out1_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static void scc_mgr_set_oct_out1_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_oct_out1_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static void scc_mgr_set_oct_out1_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_oct_out2_delay	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static void scc_mgr_set_oct_out2_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_oct_out2_delay	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static void scc_mgr_set_oct_out2_delay(alt_u32 write_group, alt_u32 delay)$/;"	f	file:
scc_mgr_set_rfifo_mode	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_set_rfifo_mode(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 mode)$/;"	f	file:
scc_mgr_set_rfifo_mode	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_set_rfifo_mode(alt_u32 write_group, alt_u32 dq_in_group, alt_u32 mode)$/;"	f	file:
scc_mgr_spread_out2_delay_all_ranks	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void scc_mgr_spread_out2_delay_all_ranks (alt_u32 write_group, alt_u32 test_bgn)$/;"	f	file:
scc_mgr_spread_out2_delay_all_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void scc_mgr_spread_out2_delay_all_ranks (alt_u32 write_group, alt_u32 test_bgn)$/;"	f	file:
scc_mgr_zero_all	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_zero_all (void)$/;"	f
scc_mgr_zero_all	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_zero_all (void)$/;"	f
scc_mgr_zero_group	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_mgr_zero_group (alt_u32 write_group, alt_u32 test_begin, alt_32 out_only)$/;"	f
scc_mgr_zero_group	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_mgr_zero_group (alt_u32 write_group, alt_u32 test_begin, alt_32 out_only)$/;"	f
scc_set_bypass_mode	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void scc_set_bypass_mode(alt_u32 write_group, alt_u32 mode)$/;"	f
scc_set_bypass_mode	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void scc_set_bypass_mode(alt_u32 write_group, alt_u32 mode)$/;"	f
scc_upd	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input	scc_upd;$/;"	p
scc_upd	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input                       [0:0]  scc_upd;$/;"	p
sdr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg sdr;$/;"	r
sdr	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire sdr;$/;"	n
sdrs	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg sdrs;$/;"	r
sel	greybox_tmp/greybox_tmp/mg8t9.v	/^	input   [0:0]  sel;$/;"	p
sel	greybox_tmp/greybox_tmp/mgft9.v	/^	input   [0:0]  sel;$/;"	p
sel	greybox_tmp/greybox_tmp/mgit9.v	/^	input   [1:0]  sel;$/;"	p
sel	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mg8t9.v	/^	input   [0:0]  sel;$/;"	p
sel	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgbt9.v	/^	input   [1:0]  sel;$/;"	p
sel	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgdt9.v	/^	input   [2:0]  sel;$/;"	p
sel	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mggt9.v	/^	input   [2:0]  sel;$/;"	p
sel	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgit9.v	/^	input   [1:0]  sel;$/;"	p
sel	megamux.v	/^	input	[1:0]  sel;$/;"	p
sel	megamux_bb.v	/^	input	[1:0]  sel;$/;"	p
select_curr_shadow_reg_using_rank	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static inline void select_curr_shadow_reg_using_rank(alt_u32 rank)$/;"	f	file:
select_curr_shadow_reg_using_rank	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static inline void select_curr_shadow_reg_using_rank(alt_u32 rank)$/;"	f	file:
select_shadow_regs_for_update	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void select_shadow_regs_for_update (alt_u32 rank, alt_u32 group, alt_u32 update_scan_chains)$/;"	f
select_shadow_regs_for_update	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void select_shadow_regs_for_update (alt_u32 rank, alt_u32 group, alt_u32 update_scan_chains)$/;"	f
sense_pos_edge	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input  sense_pos_edge;$/;"	p
sent_all	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg             enable, sent_all;$/;"	r
sent_channel	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_channel_char, channel_escaped, sent_channel;$/;"	r
sent_channel_char	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_channel_char, channel_escaped, sent_channel;$/;"	r
sent_eop	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_esc, sent_sop, sent_eop;$/;"	r
sent_esc	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_esc, sent_sop, sent_eop;$/;"	r
sent_sop	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  sent_esc, sent_sop, sent_eop;$/;"	r
seq_calib_init_reg	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^	reg [CALIB_REG_WIDTH-1:0] seq_calib_init_reg \/* synthesis syn_noprune syn_preserve = 1 *\/;$/;"	r
seq_clk	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input  seq_clk;$/;"	p
seq_clk	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	seq_clk;$/;"	p
seq_main	hps_isw_handoff/lab3_hps_0/sequencer.c	/^int seq_main(void)$/;"	f
seq_main	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^int seq_main(void)$/;"	f
seq_read_increment_vfifo_fr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [MEM_READ_DQS_WIDTH-1:0] seq_read_increment_vfifo_fr;$/;"	p
seq_read_increment_vfifo_hr	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [MEM_READ_DQS_WIDTH-1:0] seq_read_increment_vfifo_hr;$/;"	p
seq_read_latency_counter	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v	/^input [4:0] seq_read_latency_counter;$/;"	p
seq_reset_mem_stable	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	seq_reset_mem_stable;$/;"	p
sequencer_signature	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 sequencer_signature;$/;"	m	struct:debug_summary_report_struct
sequencer_signature	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 sequencer_signature;$/;"	m	struct:debug_summary_report_struct
seriesterminationcontrol_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input	[16-1:0] seriesterminationcontrol_in;$/;"	p
set_failing_group_stage	hps_isw_handoff/lab3_hps_0/sequencer.c	/^static void set_failing_group_stage(alt_u32 group, alt_u32 stage, alt_u32 substage)$/;"	f	file:
set_failing_group_stage	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^static void set_failing_group_stage(alt_u32 group, alt_u32 stage, alt_u32 substage)$/;"	f	file:
set_jump_as_return	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void set_jump_as_return(void)$/;"	f
set_jump_as_return	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void set_jump_as_return(void)$/;"	f
set_rank_and_odt_mask	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void set_rank_and_odt_mask(alt_u32 rank, alt_u32 odt_mode)$/;"	f
set_rank_and_odt_mask	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void set_rank_and_odt_mask(alt_u32 rank, alt_u32 odt_mode)$/;"	f
set_rank_and_odt_mask_for_ping_pong_atso	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void set_rank_and_odt_mask_for_ping_pong_atso(alt_u32 side, alt_u32 odt_mode)$/;"	f
set_rank_and_odt_mask_for_ping_pong_atso	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void set_rank_and_odt_mask_for_ping_pong_atso(alt_u32 side, alt_u32 odt_mode)$/;"	f
shift_one_bit	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task shift_one_bit;$/;"	t
shift_one_byte	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    task shift_one_byte;$/;"	t
simulation_clock	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg simulation_clock;$/;"	r
sink_clk	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input              sink_clk;$/;"	p
sink_data	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   input [7:0]  sink_data;$/;"	p
sink_data	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire [7:0] sink_data;$/;"	n
sink_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input [7:0]  sink_data;$/;"	p
sink_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input [WIDTH-1:0]  sink_data;$/;"	p
sink_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    input [7:0] sink_data;$/;"	p
sink_data	lab3/synthesis/submodules/altera_pli_streaming.v	/^    input [7 : 0] sink_data;$/;"	p
sink_data_buffer	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg [WIDTH-1:0]  sink_data_buffer;$/;"	r
sink_ready	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       sink_ready;$/;"	p
sink_ready	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       sink_ready;$/;"	n
sink_ready	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       sink_ready;$/;"	p
sink_ready	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output      sink_ready;$/;"	p
sink_reset_n	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input              sink_reset_n;$/;"	p
sink_valid	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   input        sink_valid;$/;"	p
sink_valid	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       sink_valid;$/;"	n
sink_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input              sink_valid;$/;"	p
sink_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input        sink_valid;$/;"	p
sink_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    input       sink_valid;$/;"	p
sink_valid	lab3/synthesis/submodules/altera_pli_streaming.v	/^    input sink_valid;$/;"	p
sink_valid_buffer	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg              sink_valid_buffer;$/;"	r
skip_delay_mask	hps_isw_handoff/lab3_hps_0/sequencer.c	/^alt_u16 skip_delay_mask = 0;	\/\/ mask off bits when skipping\/not-skipping$/;"	v
skip_delay_mask	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^alt_u16 skip_delay_mask = 0;	\/\/ mask off bits when skipping\/not-skipping$/;"	v
skip_groups	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 skip_groups;$/;"	m	struct:param_type
skip_groups	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 skip_groups;$/;"	m	struct:param_type
skip_ranks	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 skip_ranks[MAX_RANKS];$/;"	m	struct:param_type
skip_ranks	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 skip_ranks[MAX_RANKS];$/;"	m	struct:param_type
skip_shadow_regs	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	alt_u32 skip_shadow_regs[NUM_SHADOW_REGS];$/;"	m	struct:param_type
skip_shadow_regs	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	alt_u32 skip_shadow_regs[NUM_SHADOW_REGS];$/;"	m	struct:param_type
slave_lock	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 slave_lock;$/;"	m	struct:debug_printf_output
slave_lock	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 slave_lock;$/;"	m	struct:debug_printf_output
soft_reset_n	lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v	/^input	soft_reset_n;		\/\/ Resets (active-low) PHY logic only, PLL is NOT reset$/;"	p
soft_reset_n	lab3/synthesis/submodules/hps_sdram_p0_reset.v	/^input	soft_reset_n;$/;"	p
sop_char	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire escape_char, sop_char, eop_char, channel_char, varchannelesc_char;$/;"	n
sop_has_left_fifo	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg           sop_has_left_fifo;$/;"	r
sop_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg  [ADDR_WIDTH-1 : 0]   sop_ptr = 0;$/;"	r
source_data	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output [7:0] source_data;$/;"	p
source_data	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire [7:0] source_data;$/;"	n
source_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output [7:0] source_data;$/;"	p
source_data	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output [7:0] source_data;$/;"	p
source_ready	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   input        source_ready;$/;"	p
source_ready	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       source_ready;$/;"	n
source_ready	lab3/synthesis/submodules/altera_pli_streaming.v	/^    input source_ready;$/;"	p
source_valid	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   output       source_valid;$/;"	p
source_valid	lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v	/^   wire       source_valid;$/;"	n
source_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output       source_valid;$/;"	p
source_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output       source_valid;$/;"	p
src_clk	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input              src_clk;$/;"	p
src_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output [WIDTH-1:0] src_data;$/;"	p
src_data	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg [WIDTH-1:0]  src_data \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON ; SUPPRESS_DA_RULE_INTERNAL=R101 ; {-from \\"*\\"} CUT=ON " *\/;$/;"	r
src_reset_n	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   input              src_reset_n;$/;"	p
src_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output             src_valid;$/;"	p
src_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg              src_valid;$/;"	r
stage	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	const char *stage;$/;"	m	struct:__anon2	file:
stage	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	const char *stage;$/;"	m	struct:__anon4	file:
stage	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	const char *stage;$/;"	m	struct:__anon6	file:
stage	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	const char *stage;$/;"	m	struct:__anon8	file:
state	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 3: 0]  state;$/;"	r
state	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^reg [ 1: 0]     state;$/;"	r
status	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 status;$/;"	m	struct:debug_data_struct
status	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 status;$/;"	m	struct:debug_data_struct
stored_channel	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg  [CHANNEL_WIDTH:0] stored_channel;$/;"	r
stored_varchannel	lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v	/^   reg    [((CHN_EFFECTIVE\/7+1)*7)-1:0] stored_varchannel;$/;"	r
strobe_ena_hr_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input strobe_ena_hr_clock_in;$/;"	p
strobe_io	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^inout strobe_io;$/;"	p
strobe_n_io	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^inout strobe_n_io;$/;"	p
sub_wire0	Fifo.v	/^	wire [1:0] sub_wire0;$/;"	n
sub_wire0	RAM.v	/^	wire [7:0] sub_wire0;$/;"	n
sub_wire0	megamux.v	/^	wire [7:0] sub_wire0;$/;"	n
sub_wire0	verilator/Fifo.v	/^	wire [1:0] sub_wire0;$/;"	n
sub_wire1	Fifo.v	/^	wire  sub_wire1;$/;"	n
sub_wire1	megamux.v	/^	wire [31:0] sub_wire2 = {sub_wire5, sub_wire4, sub_wire3, sub_wire1};$/;"	n
sub_wire1	megamux.v	/^	wire [7:0] sub_wire1 = data0x[7:0];$/;"	n
sub_wire1	verilator/Fifo.v	/^	wire  sub_wire1;$/;"	n
sub_wire2	Fifo.v	/^	wire  sub_wire2;$/;"	n
sub_wire2	megamux.v	/^	wire [31:0] sub_wire2 = {sub_wire5, sub_wire4, sub_wire3, sub_wire1};$/;"	n
sub_wire2	verilator/Fifo.v	/^	wire  sub_wire2;$/;"	n
sub_wire3	Fifo.v	/^	wire [7:0] sub_wire3;$/;"	n
sub_wire3	megamux.v	/^	wire [31:0] sub_wire2 = {sub_wire5, sub_wire4, sub_wire3, sub_wire1};$/;"	n
sub_wire3	megamux.v	/^	wire [7:0] sub_wire3 = data1x[7:0];$/;"	n
sub_wire3	verilator/Fifo.v	/^	wire [7:0] sub_wire3;$/;"	n
sub_wire4	megamux.v	/^	wire [31:0] sub_wire2 = {sub_wire5, sub_wire4, sub_wire3, sub_wire1};$/;"	n
sub_wire4	megamux.v	/^	wire [7:0] sub_wire4 = data2x[7:0];$/;"	n
sub_wire5	megamux.v	/^	wire [7:0] sub_wire5 = data3x[7:0];$/;"	n
summary_report	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	debug_summary_report_t summary_report;$/;"	m	struct:debug_data_struct
summary_report	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	debug_summary_report_t summary_report;$/;"	m	struct:debug_data_struct
summary_report_ptr	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 summary_report_ptr;$/;"	m	struct:debug_data_struct
summary_report_ptr	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 summary_report_ptr;$/;"	m	struct:debug_data_struct
sync_control_signal	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   output sync_control_signal;$/;"	p
sync_control_signal	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   reg sync_control_signal;$/;"	r
synchronized_raw_signal	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire synchronized_raw_signal;$/;"	n
synchronized_valid	lab3/synthesis/submodules/altera_jtag_dc_streaming.v	/^   wire synchronized_valid;$/;"	n
t_btfld	hps_isw_handoff/lab3_hps_0/sequencer.h	/^typedef alt_u32 t_btfld;$/;"	t
t_btfld	hps_isw_handoff/lab3_hps_0/sequencer.h	/^typedef long long t_btfld;$/;"	t
t_btfld	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^typedef alt_u32 t_btfld;$/;"	t
t_btfld	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^typedef long long t_btfld;$/;"	t
take_in_data	lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v	/^  wire                    take_in_data;$/;"	n
tck	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output tck;$/;"	p
tck	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output tck;$/;"	p
tclrpt_clear_calibrated_groups_index	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_clear_calibrated_groups_index(void)$/;"	f
tclrpt_clear_calibrated_groups_index	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_clear_calibrated_groups_index(void)$/;"	f
tclrpt_dump_internal_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_dump_internal_data(void)$/;"	f
tclrpt_dump_internal_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_dump_internal_data(void)$/;"	f
tclrpt_get_protocol	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^alt_u32 tclrpt_get_protocol(void)$/;"	f
tclrpt_get_protocol	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^alt_u32 tclrpt_get_protocol(void)$/;"	f
tclrpt_get_rate	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^alt_u32 tclrpt_get_rate(void)$/;"	f
tclrpt_get_rate	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^alt_u32 tclrpt_get_rate(void)$/;"	f
tclrpt_initialize	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize (debug_data_t *debug_data_ptr)$/;"	f
tclrpt_initialize	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize (debug_data_t *debug_data_ptr)$/;"	f
tclrpt_initialize_calib_latency	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_calib_latency(void)$/;"	f
tclrpt_initialize_calib_latency	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_calib_latency(void)$/;"	f
tclrpt_initialize_calib_results	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_calib_results(void)$/;"	f
tclrpt_initialize_calib_results	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_calib_results(void)$/;"	f
tclrpt_initialize_calib_settings	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_calib_settings(void)$/;"	f
tclrpt_initialize_calib_settings	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_calib_settings(void)$/;"	f
tclrpt_initialize_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_data(void)$/;"	f
tclrpt_initialize_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_data(void)$/;"	f
tclrpt_initialize_debug_status	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_debug_status (void)$/;"	f
tclrpt_initialize_debug_status	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_debug_status (void)$/;"	f
tclrpt_initialize_emif_toolkit_debug_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_emif_toolkit_debug_data(void)$/;"	f
tclrpt_initialize_emif_toolkit_debug_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_emif_toolkit_debug_data(void)$/;"	f
tclrpt_initialize_margins	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_margins(void)$/;"	f
tclrpt_initialize_margins	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_margins(void)$/;"	f
tclrpt_initialize_printf_output	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_printf_output(void)$/;"	f
tclrpt_initialize_printf_output	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_printf_output(void)$/;"	f
tclrpt_initialize_rank_group_mask	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_initialize_rank_group_mask(void)$/;"	f
tclrpt_initialize_rank_group_mask	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_initialize_rank_group_mask(void)$/;"	f
tclrpt_loop	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_loop(void)$/;"	f
tclrpt_loop	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_loop(void)$/;"	f
tclrpt_mark_interface_as_illegal_command	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_mark_interface_as_illegal_command(void)$/;"	f
tclrpt_mark_interface_as_illegal_command	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_mark_interface_as_illegal_command(void)$/;"	f
tclrpt_mark_interface_as_ready	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_mark_interface_as_ready(void)$/;"	f
tclrpt_mark_interface_as_ready	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_mark_interface_as_ready(void)$/;"	f
tclrpt_mark_interface_as_response_ready	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_mark_interface_as_response_ready(void)$/;"	f
tclrpt_mark_interface_as_response_ready	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_mark_interface_as_response_ready(void)$/;"	f
tclrpt_populate_fake_margin_data	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_populate_fake_margin_data(void)$/;"	f
tclrpt_populate_fake_margin_data	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_populate_fake_margin_data(void)$/;"	f
tclrpt_set_group_as_calibration_attempted	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_set_group_as_calibration_attempted(alt_u32 write_group)$/;"	f
tclrpt_set_group_as_calibration_attempted	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_set_group_as_calibration_attempted(alt_u32 write_group)$/;"	f
tclrpt_update_rank_group_mask	hps_isw_handoff/lab3_hps_0/tclrpt.c	/^void tclrpt_update_rank_group_mask(void)$/;"	f
tclrpt_update_rank_group_mask	lab3/synthesis/submodules/sequencer/tclrpt.pre.c	/^void tclrpt_update_rank_group_mask(void)$/;"	f
tdi	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire tdi;$/;"	n
tdo	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^input tdo;$/;"	p
tdo	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg tdo = 0;$/;"	r
test_size_mem	hps_isw_handoff/lab3_hps_0/sequencer.c	/^unsigned int test_size_mem[TEST_SIZE\/sizeof(unsigned int)] = { 100, 200, 300 };$/;"	v
test_size_mem	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^unsigned int test_size_mem[TEST_SIZE\/sizeof(unsigned int)] = { 100, 200, 300 };$/;"	v
timing_adt_out_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] timing_adt_out_data;                        \/\/ timing_adt:out_data -> fifo:in_data$/;"	n
timing_adt_out_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        timing_adt_out_ready;                       \/\/ fifo:in_ready -> timing_adt:out_ready$/;"	n
timing_adt_out_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        timing_adt_out_valid;                       \/\/ timing_adt:out_valid -> fifo:in_valid$/;"	n
tracking_sample_check	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void tracking_sample_check (void) $/;"	f
tracking_sample_check	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void tracking_sample_check (void) $/;"	f
transacto_out_stream_data	lab3/synthesis/submodules/lab3_master_0.v	/^	wire  [7:0] transacto_out_stream_data;                  \/\/ transacto:out_data -> p2b_adapter:in_data$/;"	n
transacto_out_stream_endofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        transacto_out_stream_endofpacket;           \/\/ transacto:out_endofpacket -> p2b_adapter:in_endofpacket$/;"	n
transacto_out_stream_ready	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        transacto_out_stream_ready;                 \/\/ p2b_adapter:in_ready -> transacto:out_ready$/;"	n
transacto_out_stream_startofpacket	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        transacto_out_stream_startofpacket;         \/\/ transacto:out_startofpacket -> p2b_adapter:in_startofpacket$/;"	n
transacto_out_stream_valid	lab3/synthesis/submodules/lab3_master_0.v	/^	wire        transacto_out_stream_valid;                 \/\/ transacto:out_valid -> p2b_adapter:in_valid$/;"	n
trk_long_idle_updates	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	int trk_long_idle_updates;$/;"	m	struct:__anon4	file:
trk_long_idle_updates	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	int trk_long_idle_updates;$/;"	m	struct:__anon8	file:
trk_sample_count	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	int trk_sample_count;$/;"	m	struct:__anon4	file:
trk_sample_count	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	int trk_sample_count;$/;"	m	struct:__anon8	file:
udr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^    reg udr;$/;"	r
udr	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire udr;$/;"	n
unshifted_byteenable	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^   reg  [ 3: 0]  unshifted_byteenable;$/;"	r
usedw	Fifo.v	/^	output	[1:0]  usedw;$/;"	p
usedw	Fifo.v	/^	wire [1:0] usedw = sub_wire0[1:0];$/;"	n
usedw	Fifo_bb.v	/^	output	[1:0]  usedw;$/;"	p
usedw	verilator/Fifo.v	/^	output	[1:0]  usedw;$/;"	p
usedw	verilator/Fifo.v	/^	wire [1:0] usedw = sub_wire0[1:0];$/;"	n
usedw	verilator/Fifo_bb.v	/^	output	[1:0]  usedw;$/;"	p
user_init_cal_req	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void user_init_cal_req(void)$/;"	f
user_init_cal_req	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void user_init_cal_req(void)$/;"	f
v	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 v;$/;"	m	struct:__anon1	file:
v	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 v;$/;"	m	struct:__anon3	file:
v	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 v;$/;"	m	struct:rw_manager_di_buffer
v	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 v;$/;"	m	struct:__anon5	file:
v	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 v;$/;"	m	struct:__anon7	file:
v	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 v;$/;"	m	struct:rw_manager_di_buffer
valid_write_data_length_byte_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [18:0] valid_write_data_length_byte_counter  = 'b0;$/;"	r
varchannelesc_char	lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v	/^   wire escape_char, sop_char, eop_char, channel_char, varchannelesc_char;$/;"	n
vfifo_begin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 vfifo_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
vfifo_begin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 vfifo_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
vfifo_end	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 vfifo_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
vfifo_end	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 vfifo_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
vfifo_idx	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 vfifo_idx;$/;"	m	struct:__anon2	file:
vfifo_idx	hps_isw_handoff/lab3_hps_0/sequencer.c	/^	alt_u32 vfifo_idx;$/;"	m	struct:__anon4	file:
vfifo_idx	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 vfifo_idx;$/;"	m	struct:__anon6	file:
vfifo_idx	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^	alt_u32 vfifo_idx;$/;"	m	struct:__anon8	file:
vfifo_inc_wr_ptr	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] vfifo_inc_wr_ptr;$/;"	p
vfifo_qvld	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2-1:0] vfifo_qvld;$/;"	p
vfifo_reset_n	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input vfifo_reset_n;$/;"	p
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [31:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address;                 \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_address -> vga_led_0_avalon_slave_0_translator:uav_address$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [0:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount;              \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_burstcount -> vga_led_0_avalon_slave_0_translator:uav_burstcount$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [0:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable;              \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_byteenable -> vga_led_0_avalon_slave_0_translator:uav_byteenable$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> vga_led_0_avalon_slave_0_translator:uav_debugaccess$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock;                    \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_lock -> vga_led_0_avalon_slave_0_translator:uav_lock$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read;                    \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_read -> vga_led_0_avalon_slave_0_translator:uav_read$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [7:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata;                \/\/ vga_led_0_avalon_slave_0_translator:uav_readdata -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdata$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \/\/ vga_led_0_avalon_slave_0_translator:uav_readdatavalid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdatavalid$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \/\/ vga_led_0_avalon_slave_0_translator:uav_waitrequest -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_waitrequest$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write;                   \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_write -> vga_led_0_avalon_slave_0_translator:uav_write$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [7:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata;               \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_writedata -> vga_led_0_avalon_slave_0_translator:uav_writedata$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [9:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;        \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;       \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;       \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [9:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [96:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data;             \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_data -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready;            \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_ready$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid;            \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_valid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [95:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data;                    \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready;                   \/\/ id_router:sink_ready -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_ready$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid;                   \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [96:0] vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_data$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket$/;"	n
vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \/\/ vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_valid$/;"	n
virtual_state_cdr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_cdr;$/;"	p
virtual_state_cir	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_cir;$/;"	p
virtual_state_e1dr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_e1dr;$/;"	p
virtual_state_e2dr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_e2dr;$/;"	p
virtual_state_pdr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_pdr;$/;"	p
virtual_state_sdr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_sdr;$/;"	p
virtual_state_udr	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_udr;$/;"	p
virtual_state_uir	lab3/synthesis/submodules/altera_jtag_sld_node.v	/^output virtual_state_uir;$/;"	p
wait_di_buffer	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void wait_di_buffer(void)$/;"	f
wait_di_buffer	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void wait_di_buffer(void)$/;"	f
wait_for_pkt	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          wait_for_pkt;$/;"	n
wait_for_threshold	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire          wait_for_threshold;$/;"	n
wait_printf_queue	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void wait_printf_queue()$/;"	f
wait_printf_queue	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void wait_printf_queue()$/;"	f
waitrequest	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input              waitrequest,$/;"	p
width_adapter_001_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] width_adapter_001_src_channel;                                                                 \/\/ width_adapter_001:out_channel -> burst_adapter:sink0_channel$/;"	n
width_adapter_001_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire   [95:0] width_adapter_001_src_data;                                                                    \/\/ width_adapter_001:out_data -> burst_adapter:sink0_data$/;"	n
width_adapter_001_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_001_src_endofpacket;                                                             \/\/ width_adapter_001:out_endofpacket -> burst_adapter:sink0_endofpacket$/;"	n
width_adapter_001_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_001_src_ready;                                                                   \/\/ burst_adapter:sink0_ready -> width_adapter_001:out_ready$/;"	n
width_adapter_001_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_001_src_startofpacket;                                                           \/\/ width_adapter_001:out_startofpacket -> burst_adapter:sink0_startofpacket$/;"	n
width_adapter_001_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_001_src_valid;                                                                   \/\/ width_adapter_001:out_valid -> burst_adapter:sink0_valid$/;"	n
width_adapter_src_channel	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire    [2:0] width_adapter_src_channel;                                                                     \/\/ width_adapter:out_channel -> rsp_xbar_demux:sink_channel$/;"	n
width_adapter_src_data	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire  [122:0] width_adapter_src_data;                                                                        \/\/ width_adapter:out_data -> rsp_xbar_demux:sink_data$/;"	n
width_adapter_src_endofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_src_endofpacket;                                                                 \/\/ width_adapter:out_endofpacket -> rsp_xbar_demux:sink_endofpacket$/;"	n
width_adapter_src_ready	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_src_ready;                                                                       \/\/ rsp_xbar_demux:sink_ready -> width_adapter:out_ready$/;"	n
width_adapter_src_startofpacket	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_src_startofpacket;                                                               \/\/ width_adapter:out_startofpacket -> rsp_xbar_demux:sink_startofpacket$/;"	n
width_adapter_src_valid	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^	wire          width_adapter_src_valid;                                                                       \/\/ width_adapter:out_valid -> rsp_xbar_demux:sink_valid$/;"	n
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_emac1_inst_MDIO;         $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_gpio_inst_GPIO00;        $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_i2c1_inst_SCL;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_i2c1_inst_SDA;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_qspi_inst_IO0;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_qspi_inst_IO1;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_qspi_inst_IO2;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_qspi_inst_IO3;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_sdio_inst_CMD;           $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_sdio_inst_D0;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_sdio_inst_D1;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_sdio_inst_D2;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_sdio_inst_D3;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D0;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D1;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D2;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D3;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D4;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D5;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D6;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire 					      hps_io_hps_io_usb1_inst_D7;            $/;"	p
wire	SoCKit_top.v	/^   inout  wire [31:0] 				      memory_mem_dq;                         $/;"	p
wire	SoCKit_top.v	/^   inout  wire [3:0] 				      memory_mem_dqs;                        $/;"	p
wire	SoCKit_top.v	/^   inout  wire [3:0] 				      memory_mem_dqs_n;                      $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RXD0;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RXD1;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RXD2;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RXD3;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RX_CLK;       $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_emac1_inst_RX_CTL;       $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_spim0_inst_MISO;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_spim1_inst_MISO;         $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_uart0_inst_RX;           $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_usb1_inst_CLK;           $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_usb1_inst_DIR;           $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      hps_io_hps_io_usb1_inst_NXT;           $/;"	p
wire	SoCKit_top.v	/^   input  wire 					      memory_oct_rzqin;                      $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_MDC;          $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TXD0;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TXD1;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TXD2;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TXD3;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TX_CLK;       $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_emac1_inst_TX_CTL;       $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_qspi_inst_CLK;           $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_qspi_inst_SS0;           $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_sdio_inst_CLK;           $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim0_inst_CLK;          $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim0_inst_MOSI;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim0_inst_SS0;          $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim1_inst_CLK;          $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim1_inst_MOSI;         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_spim1_inst_SS0;          $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_uart0_inst_TX;           $/;"	p
wire	SoCKit_top.v	/^   output wire 					      hps_io_hps_io_usb1_inst_STP;           $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_cas_n;                      $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_ck;                         $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_ck_n;                       $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_cke;                        $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_cs_n;                       $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_odt;                        $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_ras_n;                      $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_reset_n;                    $/;"	p
wire	SoCKit_top.v	/^   output wire 					      memory_mem_we_n;                       $/;"	p
wire	SoCKit_top.v	/^   output wire [14:0] 				      memory_mem_a;                          $/;"	p
wire	SoCKit_top.v	/^   output wire [2:0] 				      memory_mem_ba;                         $/;"	p
wire	SoCKit_top.v	/^   output wire [3:0] 				      memory_mem_dm;                         $/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_emac1_inst_MDIO,   \/\/       .hps_io_emac1_inst_MDIO$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_i2c1_inst_SCL,     \/\/       .hps_io_i2c1_inst_SCL$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_i2c1_inst_SDA,     \/\/       .hps_io_i2c1_inst_SDA$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_qspi_inst_IO0,     \/\/       .hps_io_qspi_inst_IO0$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_qspi_inst_IO1,     \/\/       .hps_io_qspi_inst_IO1$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_qspi_inst_IO2,     \/\/       .hps_io_qspi_inst_IO2$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_qspi_inst_IO3,     \/\/       .hps_io_qspi_inst_IO3$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_sdio_inst_CMD,     \/\/       .hps_io_sdio_inst_CMD$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_sdio_inst_D0,      \/\/       .hps_io_sdio_inst_D0$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_sdio_inst_D1,      \/\/       .hps_io_sdio_inst_D1$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_sdio_inst_D2,      \/\/       .hps_io_sdio_inst_D2$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_sdio_inst_D3,      \/\/       .hps_io_sdio_inst_D3$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D0,      \/\/       .hps_io_usb1_inst_D0$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D1,      \/\/       .hps_io_usb1_inst_D1$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D2,      \/\/       .hps_io_usb1_inst_D2$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D3,      \/\/       .hps_io_usb1_inst_D3$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D4,      \/\/       .hps_io_usb1_inst_D4$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D5,      \/\/       .hps_io_usb1_inst_D5$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D6,      \/\/       .hps_io_usb1_inst_D6$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire        hps_io_hps_io_usb1_inst_D7,      \/\/       .hps_io_usb1_inst_D7$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire [31:0] memory_mem_dq,                   \/\/       .mem_dq$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire [3:0]  memory_mem_dqs,                  \/\/       .mem_dqs$/;"	p
wire	lab3/synthesis/lab3.v	/^		inout  wire [3:0]  memory_mem_dqs_n,                \/\/       .mem_dqs_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        clk_clk,                         \/\/    clk.clk$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RXD0,   \/\/       .hps_io_emac1_inst_RXD0$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RXD1,   \/\/       .hps_io_emac1_inst_RXD1$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RXD2,   \/\/       .hps_io_emac1_inst_RXD2$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RXD3,   \/\/       .hps_io_emac1_inst_RXD3$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RX_CLK, \/\/       .hps_io_emac1_inst_RX_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_emac1_inst_RX_CTL, \/\/       .hps_io_emac1_inst_RX_CTL$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_spim0_inst_MISO,   \/\/       .hps_io_spim0_inst_MISO$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_spim1_inst_MISO,   \/\/       .hps_io_spim1_inst_MISO$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_uart0_inst_RX,     \/\/       .hps_io_uart0_inst_RX$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_usb1_inst_CLK,     \/\/       .hps_io_usb1_inst_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_usb1_inst_DIR,     \/\/       .hps_io_usb1_inst_DIR$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        hps_io_hps_io_usb1_inst_NXT,     \/\/       .hps_io_usb1_inst_NXT$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        memory_oct_rzqin,                \/\/       .oct_rzqin$/;"	p
wire	lab3/synthesis/lab3.v	/^		input  wire        reset_reset_n,                   \/\/  reset.reset_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_MDC,    \/\/       .hps_io_emac1_inst_MDC$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TXD0,   \/\/       .hps_io_emac1_inst_TXD0$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TXD1,   \/\/       .hps_io_emac1_inst_TXD1$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TXD2,   \/\/       .hps_io_emac1_inst_TXD2$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TXD3,   \/\/       .hps_io_emac1_inst_TXD3$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TX_CLK, \/\/ hps_io.hps_io_emac1_inst_TX_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_emac1_inst_TX_CTL, \/\/       .hps_io_emac1_inst_TX_CTL$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_qspi_inst_CLK,     \/\/       .hps_io_qspi_inst_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_qspi_inst_SS0,     \/\/       .hps_io_qspi_inst_SS0$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_sdio_inst_CLK,     \/\/       .hps_io_sdio_inst_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim0_inst_CLK,    \/\/       .hps_io_spim0_inst_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim0_inst_MOSI,   \/\/       .hps_io_spim0_inst_MOSI$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim0_inst_SS0,    \/\/       .hps_io_spim0_inst_SS0$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim1_inst_CLK,    \/\/       .hps_io_spim1_inst_CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim1_inst_MOSI,   \/\/       .hps_io_spim1_inst_MOSI$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_spim1_inst_SS0,    \/\/       .hps_io_spim1_inst_SS0$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_uart0_inst_TX,     \/\/       .hps_io_uart0_inst_TX$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        hps_io_hps_io_usb1_inst_STP,     \/\/       .hps_io_usb1_inst_STP$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_cas_n,                \/\/       .mem_cas_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_ck,                   \/\/       .mem_ck$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_ck_n,                 \/\/       .mem_ck_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_cke,                  \/\/       .mem_cke$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_cs_n,                 \/\/       .mem_cs_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_odt,                  \/\/       .mem_odt$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_ras_n,                \/\/       .mem_ras_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_reset_n,              \/\/       .mem_reset_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        memory_mem_we_n,                 \/\/       .mem_we_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        vga_BLANK_n,                     \/\/       .BLANK_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        vga_CLK,                         \/\/       .CLK$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        vga_HS,                          \/\/       .HS$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        vga_SYNC_n                       \/\/       .SYNC_n$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire        vga_VS,                          \/\/       .VS$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [14:0] memory_mem_a,                    \/\/ memory.mem_a$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [2:0]  memory_mem_ba,                   \/\/       .mem_ba$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [3:0]  memory_mem_dm,                   \/\/       .mem_dm$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [7:0]  vga_B,                           \/\/       .B$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [7:0]  vga_G,                           \/\/       .G$/;"	p
wire	lab3/synthesis/lab3.v	/^		output wire [7:0]  vga_R,                           \/\/    vga.R$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         in_endofpacket,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         in_startofpacket,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         in_valid,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         out_ready,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         readdatavalid$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire         waitrequest,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire [ 7: 0] in_data,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input  wire [31: 0] readdata,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input wire             clk,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input wire             reset_n,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      input wire        fifo_write_waitrequest$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         in_ready,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         out_endofpacket,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         out_startofpacket,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         out_valid,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         read,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire         write,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire [ 3: 0] byteenable,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire [ 7: 0] out_data,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire [31: 0] address,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^      output wire [31: 0] writedata,$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output  wire                almost_empty_data$/;"	p
wire	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    output  wire                almost_full_data,$/;"	p
wire	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    output wire debug_reset;$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		inout  wire [31:0] mem_dq,         \/\/             .mem_dq$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		inout  wire [3:0]  mem_dqs,        \/\/             .mem_dqs$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		inout  wire [3:0]  mem_dqs_n,      \/\/             .mem_dqs_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		input  wire        global_reset_n, \/\/ global_reset.reset_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		input  wire        oct_rzqin       \/\/          oct.rzqin$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		input  wire        pll_ref_clk,    \/\/  pll_ref_clk.clk$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		input  wire        soft_reset_n,   \/\/   soft_reset.reset_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire        mem_reset_n,    \/\/             .mem_reset_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_cas_n,      \/\/             .mem_cas_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_ck,         \/\/             .mem_ck$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_ck_n,       \/\/             .mem_ck_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_cke,        \/\/             .mem_cke$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_cs_n,       \/\/             .mem_cs_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_odt,        \/\/             .mem_odt$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_ras_n,      \/\/             .mem_ras_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [0:0]  mem_we_n,       \/\/             .mem_we_n$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [14:0] mem_a,          \/\/       memory.mem_a$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [2:0]  mem_ba,         \/\/             .mem_ba$/;"	p
wire	lab3/synthesis/submodules/hps_sdram.v	/^		output wire [3:0]  mem_dm,         \/\/             .mem_dm$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_emac1_inst_MDIO,   \/\/                  .hps_io_emac1_inst_MDIO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_i2c1_inst_SCL      \/\/                  .hps_io_i2c1_inst_SCL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_i2c1_inst_SDA,     \/\/                  .hps_io_i2c1_inst_SDA$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_qspi_inst_IO0,     \/\/                  .hps_io_qspi_inst_IO0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_qspi_inst_IO1,     \/\/                  .hps_io_qspi_inst_IO1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_qspi_inst_IO2,     \/\/                  .hps_io_qspi_inst_IO2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_qspi_inst_IO3,     \/\/                  .hps_io_qspi_inst_IO3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_sdio_inst_CMD,     \/\/                  .hps_io_sdio_inst_CMD$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_sdio_inst_D0,      \/\/                  .hps_io_sdio_inst_D0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_sdio_inst_D1,      \/\/                  .hps_io_sdio_inst_D1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_sdio_inst_D2,      \/\/                  .hps_io_sdio_inst_D2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_sdio_inst_D3,      \/\/                  .hps_io_sdio_inst_D3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D0,      \/\/                  .hps_io_usb1_inst_D0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D1,      \/\/                  .hps_io_usb1_inst_D1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D2,      \/\/                  .hps_io_usb1_inst_D2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D3,      \/\/                  .hps_io_usb1_inst_D3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D4,      \/\/                  .hps_io_usb1_inst_D4$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D5,      \/\/                  .hps_io_usb1_inst_D5$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D6,      \/\/                  .hps_io_usb1_inst_D6$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire        hps_io_usb1_inst_D7,      \/\/                  .hps_io_usb1_inst_D7$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire [31:0] mem_dq,                   \/\/                  .mem_dq$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire [3:0]  mem_dqs,                  \/\/                  .mem_dqs$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		inout  wire [3:0]  mem_dqs_n,                \/\/                  .mem_dqs_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_ARVALID,              \/\/                  .arvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_AWVALID,              \/\/                  .awvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_BREADY,               \/\/                  .bready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_RREADY,               \/\/                  .rready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_WLAST,                \/\/                  .wlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_WVALID,               \/\/                  .wvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        f2h_axi_clk,              \/\/     f2h_axi_clock.clk$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_ARREADY,              \/\/                  .arready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_AWREADY,              \/\/                  .awready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_BVALID,               \/\/                  .bvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_RLAST,                \/\/                  .rlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_RVALID,               \/\/                  .rvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_WREADY,               \/\/                  .wready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_axi_clk,              \/\/     h2f_axi_clock.clk$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_ARREADY,           \/\/                  .arready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_AWREADY,           \/\/                  .awready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_BVALID,            \/\/                  .bvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_RLAST,             \/\/                  .rlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_RVALID,            \/\/                  .rvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_WREADY,            \/\/                  .wready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        h2f_lw_axi_clk,           \/\/  h2f_lw_axi_clock.clk$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RXD0,   \/\/                  .hps_io_emac1_inst_RXD0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RXD1,   \/\/                  .hps_io_emac1_inst_RXD1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RXD2,   \/\/                  .hps_io_emac1_inst_RXD2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RXD3,   \/\/                  .hps_io_emac1_inst_RXD3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RX_CLK, \/\/                  .hps_io_emac1_inst_RX_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_emac1_inst_RX_CTL, \/\/                  .hps_io_emac1_inst_RX_CTL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_spim0_inst_MISO,   \/\/                  .hps_io_spim0_inst_MISO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_spim1_inst_MISO,   \/\/                  .hps_io_spim1_inst_MISO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_uart0_inst_RX,     \/\/                  .hps_io_uart0_inst_RX$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_usb1_inst_CLK,     \/\/                  .hps_io_usb1_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_usb1_inst_DIR,     \/\/                  .hps_io_usb1_inst_DIR$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        hps_io_usb1_inst_NXT,     \/\/                  .hps_io_usb1_inst_NXT$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire        oct_rzqin,                \/\/                  .oct_rzqin$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [11:0] h2f_BID,                  \/\/                  .bid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [11:0] h2f_RID,                  \/\/                  .rid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [11:0] h2f_lw_BID,               \/\/                  .bid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [11:0] h2f_lw_RID,               \/\/                  .rid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  f2h_ARBURST,              \/\/                  .arburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  f2h_ARLOCK,               \/\/                  .arlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  f2h_AWBURST,              \/\/                  .awburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  f2h_AWLOCK,               \/\/                  .awlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  h2f_BRESP,                \/\/                  .bresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  h2f_RRESP,                \/\/                  .rresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  h2f_lw_BRESP,             \/\/                  .bresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [1:0]  h2f_lw_RRESP,             \/\/                  .rresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [2:0]  f2h_ARPROT,               \/\/                  .arprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [2:0]  f2h_ARSIZE,               \/\/                  .arsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [2:0]  f2h_AWPROT,               \/\/                  .awprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [2:0]  f2h_AWSIZE,               \/\/                  .awsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [31:0] f2h_ARADDR,               \/\/                  .araddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [31:0] f2h_AWADDR,               \/\/                  .awaddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [31:0] f2h_irq_p0,               \/\/          f2h_irq0.irq$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [31:0] f2h_irq_p1,               \/\/          f2h_irq1.irq$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [31:0] h2f_lw_RDATA,             \/\/                  .rdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [3:0]  f2h_ARCACHE,              \/\/                  .arcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [3:0]  f2h_ARLEN,                \/\/                  .arlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [3:0]  f2h_AWCACHE,              \/\/                  .awcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [3:0]  f2h_AWLEN,                \/\/                  .awlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [4:0]  f2h_ARUSER,               \/\/                  .aruser$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [4:0]  f2h_AWUSER,               \/\/                  .awuser$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [63:0] f2h_WDATA,                \/\/                  .wdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [63:0] h2f_RDATA,                \/\/                  .rdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [7:0]  f2h_ARID,                 \/\/                  .arid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [7:0]  f2h_AWID,                 \/\/     f2h_axi_slave.awid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [7:0]  f2h_WID,                  \/\/                  .wid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		input  wire [7:0]  f2h_WSTRB,                \/\/                  .wstrb$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_ARREADY,              \/\/                  .arready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_AWREADY,              \/\/                  .awready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_BVALID,               \/\/                  .bvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_RLAST,                \/\/                  .rlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_RVALID,               \/\/                  .rvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        f2h_WREADY,               \/\/                  .wready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_ARVALID,              \/\/                  .arvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_AWVALID,              \/\/                  .awvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_BREADY,               \/\/                  .bready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_RREADY,               \/\/                  .rready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_WLAST,                \/\/                  .wlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_WVALID,               \/\/                  .wvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_ARVALID,           \/\/                  .arvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_AWVALID,           \/\/                  .awvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_BREADY,            \/\/                  .bready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_RREADY,            \/\/                  .rready$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_WLAST,             \/\/                  .wlast$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_lw_WVALID,            \/\/                  .wvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        h2f_rst_n,                \/\/         h2f_reset.reset_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_MDC,    \/\/                  .hps_io_emac1_inst_MDC$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TXD0,   \/\/                  .hps_io_emac1_inst_TXD0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TXD1,   \/\/                  .hps_io_emac1_inst_TXD1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TXD2,   \/\/                  .hps_io_emac1_inst_TXD2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TXD3,   \/\/                  .hps_io_emac1_inst_TXD3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TX_CLK, \/\/            hps_io.hps_io_emac1_inst_TX_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_emac1_inst_TX_CTL, \/\/                  .hps_io_emac1_inst_TX_CTL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_qspi_inst_CLK,     \/\/                  .hps_io_qspi_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_qspi_inst_SS0,     \/\/                  .hps_io_qspi_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_sdio_inst_CLK,     \/\/                  .hps_io_sdio_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim0_inst_CLK,    \/\/                  .hps_io_spim0_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim0_inst_MOSI,   \/\/                  .hps_io_spim0_inst_MOSI$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim0_inst_SS0,    \/\/                  .hps_io_spim0_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim1_inst_CLK,    \/\/                  .hps_io_spim1_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim1_inst_MOSI,   \/\/                  .hps_io_spim1_inst_MOSI$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_spim1_inst_SS0,    \/\/                  .hps_io_spim1_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_uart0_inst_TX,     \/\/                  .hps_io_uart0_inst_TX$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        hps_io_usb1_inst_STP,     \/\/                  .hps_io_usb1_inst_STP$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_cas_n,                \/\/                  .mem_cas_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_ck,                   \/\/                  .mem_ck$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_ck_n,                 \/\/                  .mem_ck_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_cke,                  \/\/                  .mem_cke$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_cs_n,                 \/\/                  .mem_cs_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_odt,                  \/\/                  .mem_odt$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_ras_n,                \/\/                  .mem_ras_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_reset_n,              \/\/                  .mem_reset_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire        mem_we_n,                 \/\/                  .mem_we_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_ARID,                 \/\/                  .arid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_AWID,                 \/\/    h2f_axi_master.awid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_WID,                  \/\/                  .wid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_lw_ARID,              \/\/                  .arid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_lw_AWID,              \/\/ h2f_lw_axi_master.awid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [11:0] h2f_lw_WID,               \/\/                  .wid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [14:0] mem_a,                    \/\/            memory.mem_a$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  f2h_BRESP,                \/\/                  .bresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  f2h_RRESP,                \/\/                  .rresp$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_ARBURST,              \/\/                  .arburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_ARLOCK,               \/\/                  .arlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_AWBURST,              \/\/                  .awburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_AWLOCK,               \/\/                  .awlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_lw_ARBURST,           \/\/                  .arburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_lw_ARLOCK,            \/\/                  .arlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_lw_AWBURST,           \/\/                  .awburst$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [1:0]  h2f_lw_AWLOCK,            \/\/                  .awlock$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [20:0] h2f_lw_ARADDR,            \/\/                  .araddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [20:0] h2f_lw_AWADDR,            \/\/                  .awaddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [29:0] h2f_ARADDR,               \/\/                  .araddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [29:0] h2f_AWADDR,               \/\/                  .awaddr$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_ARPROT,               \/\/                  .arprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_ARSIZE,               \/\/                  .arsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_AWPROT,               \/\/                  .awprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_AWSIZE,               \/\/                  .awsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_lw_ARPROT,            \/\/                  .arprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_lw_ARSIZE,            \/\/                  .arsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_lw_AWPROT,            \/\/                  .awprot$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  h2f_lw_AWSIZE,            \/\/                  .awsize$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [2:0]  mem_ba,                   \/\/                  .mem_ba$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [31:0] h2f_lw_WDATA,             \/\/                  .wdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_ARCACHE,              \/\/                  .arcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_ARLEN,                \/\/                  .arlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_AWCACHE,              \/\/                  .awcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_AWLEN,                \/\/                  .awlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_lw_ARCACHE,           \/\/                  .arcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_lw_ARLEN,             \/\/                  .arlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_lw_AWCACHE,           \/\/                  .awcache$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_lw_AWLEN,             \/\/                  .awlen$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  h2f_lw_WSTRB,             \/\/                  .wstrb$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [3:0]  mem_dm,                   \/\/                  .mem_dm$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [63:0] f2h_RDATA,                \/\/                  .rdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [63:0] h2f_WDATA,                \/\/                  .wdata$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [7:0]  f2h_BID,                  \/\/                  .bid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [7:0]  f2h_RID,                  \/\/                  .rid$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0.v	/^		output wire [7:0]  h2f_WSTRB,                \/\/                  .wstrb$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_emac1_inst_MDIO,   \/\/       .hps_io_emac1_inst_MDIO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_i2c1_inst_SCL      \/\/       .hps_io_i2c1_inst_SCL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_i2c1_inst_SDA,     \/\/       .hps_io_i2c1_inst_SDA$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_qspi_inst_IO0,     \/\/       .hps_io_qspi_inst_IO0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_qspi_inst_IO1,     \/\/       .hps_io_qspi_inst_IO1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_qspi_inst_IO2,     \/\/       .hps_io_qspi_inst_IO2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_qspi_inst_IO3,     \/\/       .hps_io_qspi_inst_IO3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_sdio_inst_CMD,     \/\/       .hps_io_sdio_inst_CMD$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_sdio_inst_D0,      \/\/       .hps_io_sdio_inst_D0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_sdio_inst_D1,      \/\/       .hps_io_sdio_inst_D1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_sdio_inst_D2,      \/\/       .hps_io_sdio_inst_D2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_sdio_inst_D3,      \/\/       .hps_io_sdio_inst_D3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D0,      \/\/       .hps_io_usb1_inst_D0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D1,      \/\/       .hps_io_usb1_inst_D1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D2,      \/\/       .hps_io_usb1_inst_D2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D3,      \/\/       .hps_io_usb1_inst_D3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D4,      \/\/       .hps_io_usb1_inst_D4$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D5,      \/\/       .hps_io_usb1_inst_D5$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D6,      \/\/       .hps_io_usb1_inst_D6$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire        hps_io_usb1_inst_D7,      \/\/       .hps_io_usb1_inst_D7$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire [31:0] mem_dq,                   \/\/       .mem_dq$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire [3:0]  mem_dqs,                  \/\/       .mem_dqs$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		inout  wire [3:0]  mem_dqs_n,                \/\/       .mem_dqs_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RXD0,   \/\/       .hps_io_emac1_inst_RXD0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RXD1,   \/\/       .hps_io_emac1_inst_RXD1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RXD2,   \/\/       .hps_io_emac1_inst_RXD2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RXD3,   \/\/       .hps_io_emac1_inst_RXD3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RX_CLK, \/\/       .hps_io_emac1_inst_RX_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_emac1_inst_RX_CTL, \/\/       .hps_io_emac1_inst_RX_CTL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_spim0_inst_MISO,   \/\/       .hps_io_spim0_inst_MISO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_spim1_inst_MISO,   \/\/       .hps_io_spim1_inst_MISO$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_uart0_inst_RX,     \/\/       .hps_io_uart0_inst_RX$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_usb1_inst_CLK,     \/\/       .hps_io_usb1_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_usb1_inst_DIR,     \/\/       .hps_io_usb1_inst_DIR$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        hps_io_usb1_inst_NXT,     \/\/       .hps_io_usb1_inst_NXT$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		input  wire        oct_rzqin,                \/\/       .oct_rzqin$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_MDC,    \/\/       .hps_io_emac1_inst_MDC$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TXD0,   \/\/       .hps_io_emac1_inst_TXD0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TXD1,   \/\/       .hps_io_emac1_inst_TXD1$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TXD2,   \/\/       .hps_io_emac1_inst_TXD2$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TXD3,   \/\/       .hps_io_emac1_inst_TXD3$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TX_CLK, \/\/ hps_io.hps_io_emac1_inst_TX_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_emac1_inst_TX_CTL, \/\/       .hps_io_emac1_inst_TX_CTL$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_qspi_inst_CLK,     \/\/       .hps_io_qspi_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_qspi_inst_SS0,     \/\/       .hps_io_qspi_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_sdio_inst_CLK,     \/\/       .hps_io_sdio_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim0_inst_CLK,    \/\/       .hps_io_spim0_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim0_inst_MOSI,   \/\/       .hps_io_spim0_inst_MOSI$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim0_inst_SS0,    \/\/       .hps_io_spim0_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim1_inst_CLK,    \/\/       .hps_io_spim1_inst_CLK$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim1_inst_MOSI,   \/\/       .hps_io_spim1_inst_MOSI$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_spim1_inst_SS0,    \/\/       .hps_io_spim1_inst_SS0$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_uart0_inst_TX,     \/\/       .hps_io_uart0_inst_TX$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        hps_io_usb1_inst_STP,     \/\/       .hps_io_usb1_inst_STP$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_cas_n,                \/\/       .mem_cas_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_ck,                   \/\/       .mem_ck$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_ck_n,                 \/\/       .mem_ck_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_cke,                  \/\/       .mem_cke$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_cs_n,                 \/\/       .mem_cs_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_odt,                  \/\/       .mem_odt$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_ras_n,                \/\/       .mem_ras_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_reset_n,              \/\/       .mem_reset_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire        mem_we_n,                 \/\/       .mem_we_n$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire [14:0] mem_a,                    \/\/ memory.mem_a$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire [2:0]  mem_ba,                   \/\/       .mem_ba$/;"	p
wire	lab3/synthesis/submodules/lab3_hps_0_hps_io.v	/^		output wire [3:0]  mem_dm,                   \/\/       .mem_dm$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		input  wire        master_readdatavalid, \/\/             .readdatavalid$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		input  wire        master_waitrequest,   \/\/             .waitrequest$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		input  wire [31:0] master_readdata,      \/\/             .readdata$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire        master_read,          \/\/             .read$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire        master_reset_reset    \/\/ master_reset.reset$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire        master_write,         \/\/             .write$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire [31:0] master_address,       \/\/       master.address$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire [31:0] master_writedata,     \/\/             .writedata$/;"	p
wire	lab3/synthesis/submodules/lab3_master_0.v	/^		output wire [3:0]  master_byteenable,    \/\/             .byteenable$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        clk_0_clk_clk,                                                       \/\/                                                     clk_0_clk.clk$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \/\/ hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset.reset$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_arvalid,                                     \/\/                                                              .arvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_awvalid,                                     \/\/                                                              .awvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_bready,                                      \/\/                                                              .bready$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_rready,                                      \/\/                                                              .rready$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_wlast,                                       \/\/                                                              .wlast$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        hps_0_h2f_lw_axi_master_wvalid,                                      \/\/                                                              .wvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        master_0_clk_reset_reset_bridge_in_reset_reset,                      \/\/                      master_0_clk_reset_reset_bridge_in_reset.reset$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        master_0_master_read,                                                \/\/                                                              .read$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        master_0_master_write,                                               \/\/                                                              .write$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire        vga_led_0_reset_sink_reset_bridge_in_reset_reset,                    \/\/                    vga_led_0_reset_sink_reset_bridge_in_reset.reset$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [11:0] hps_0_h2f_lw_axi_master_arid,                                        \/\/                                                              .arid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [11:0] hps_0_h2f_lw_axi_master_awid,                                        \/\/                                       hps_0_h2f_lw_axi_master.awid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [11:0] hps_0_h2f_lw_axi_master_wid,                                         \/\/                                                              .wid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [1:0]  hps_0_h2f_lw_axi_master_arburst,                                     \/\/                                                              .arburst$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [1:0]  hps_0_h2f_lw_axi_master_arlock,                                      \/\/                                                              .arlock$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [1:0]  hps_0_h2f_lw_axi_master_awburst,                                     \/\/                                                              .awburst$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [1:0]  hps_0_h2f_lw_axi_master_awlock,                                      \/\/                                                              .awlock$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [20:0] hps_0_h2f_lw_axi_master_araddr,                                      \/\/                                                              .araddr$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [20:0] hps_0_h2f_lw_axi_master_awaddr,                                      \/\/                                                              .awaddr$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [2:0]  hps_0_h2f_lw_axi_master_arprot,                                      \/\/                                                              .arprot$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [2:0]  hps_0_h2f_lw_axi_master_arsize,                                      \/\/                                                              .arsize$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [2:0]  hps_0_h2f_lw_axi_master_awprot,                                      \/\/                                                              .awprot$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [2:0]  hps_0_h2f_lw_axi_master_awsize,                                      \/\/                                                              .awsize$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [31:0] hps_0_h2f_lw_axi_master_wdata,                                       \/\/                                                              .wdata$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [31:0] master_0_master_address,                                             \/\/                                               master_0_master.address$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [31:0] master_0_master_writedata,                                           \/\/                                                              .writedata$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  hps_0_h2f_lw_axi_master_arcache,                                     \/\/                                                              .arcache$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  hps_0_h2f_lw_axi_master_arlen,                                       \/\/                                                              .arlen$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  hps_0_h2f_lw_axi_master_awcache,                                     \/\/                                                              .awcache$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  hps_0_h2f_lw_axi_master_awlen,                                       \/\/                                                              .awlen$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  hps_0_h2f_lw_axi_master_wstrb,                                       \/\/                                                              .wstrb$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [3:0]  master_0_master_byteenable,                                          \/\/                                                              .byteenable$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		input  wire [7:0]  vga_led_0_avalon_slave_0_readdata,                                   \/\/                                                              .readdata$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_arready,                                     \/\/                                                              .arready$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_awready,                                     \/\/                                                              .awready$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_bvalid,                                      \/\/                                                              .bvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_rlast,                                       \/\/                                                              .rlast$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_rvalid,                                      \/\/                                                              .rvalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        hps_0_h2f_lw_axi_master_wready,                                      \/\/                                                              .wready$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        master_0_master_readdatavalid,                                       \/\/                                                              .readdatavalid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        master_0_master_waitrequest,                                         \/\/                                                              .waitrequest$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        vga_led_0_avalon_slave_0_chipselect                                  \/\/                                                              .chipselect$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        vga_led_0_avalon_slave_0_read,                                       \/\/                                                              .read$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire        vga_led_0_avalon_slave_0_write,                                      \/\/                                                              .write$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [11:0] hps_0_h2f_lw_axi_master_bid,                                         \/\/                                                              .bid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [11:0] hps_0_h2f_lw_axi_master_rid,                                         \/\/                                                              .rid$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [1:0]  hps_0_h2f_lw_axi_master_bresp,                                       \/\/                                                              .bresp$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [1:0]  hps_0_h2f_lw_axi_master_rresp,                                       \/\/                                                              .rresp$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [2:0]  vga_led_0_avalon_slave_0_address,                                    \/\/                                      vga_led_0_avalon_slave_0.address$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [31:0] hps_0_h2f_lw_axi_master_rdata,                                       \/\/                                                              .rdata$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [31:0] master_0_master_readdata,                                            \/\/                                                              .readdata$/;"	p
wire	lab3/synthesis/submodules/lab3_mm_interconnect_0.v	/^		output wire [7:0]  vga_led_0_avalon_slave_0_writedata,                                  \/\/                                                              .writedata$/;"	p
wire_mgl_prim1_result	greybox_tmp/greybox_tmp/mg8t9.v	/^	wire  [0:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	greybox_tmp/greybox_tmp/mgft9.v	/^	wire  [7:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	greybox_tmp/greybox_tmp/mgit9.v	/^	wire  [7:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mg8t9.v	/^	wire  [0:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgbt9.v	/^	wire  [0:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgdt9.v	/^	wire  [0:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mggt9.v	/^	wire  [0:0]   wire_mgl_prim1_result;$/;"	n
wire_mgl_prim1_result	lab3/synthesis/submodules/greybox_tmp/greybox_tmp/mgit9.v	/^	wire  [7:0]   wire_mgl_prim1_result;$/;"	n
wire_obuf_ba_o	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_obuf_ba_o;$/;"	n
wire_obuf_ba_oe	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_obuf_ba_oe;$/;"	n
wire_obufa_o	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_obufa_o;$/;"	n
wire_obufa_oe	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_obufa_oe;$/;"	n
wire_pseudo_diffa_o	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_pseudo_diffa_o;$/;"	n
wire_pseudo_diffa_obar	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_pseudo_diffa_obar;$/;"	n
wire_pseudo_diffa_oebout	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_pseudo_diffa_oebout;$/;"	n
wire_pseudo_diffa_oein	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_pseudo_diffa_oein;$/;"	n
wire_pseudo_diffa_oeout	lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v	/^	wire  [0:0]   wire_pseudo_diffa_oeout;$/;"	n
word_size	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 word_size;$/;"	m	struct:debug_printf_output
word_size	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 word_size;$/;"	m	struct:debug_printf_output
work_begin	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 work_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
work_begin	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 work_begin;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
work_end	hps_isw_handoff/lab3_hps_0/tclrpt.h	/^	alt_u32 work_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
work_end	lab3/synthesis/submodules/sequencer/tclrpt.pre.h	/^	alt_u32 work_end;$/;"	m	struct:debug_cal_observed_dqsen_margins_struct
wr_ptr	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    reg [ADDR_WIDTH-1 : 0]  wr_ptr;$/;"	r
wraddress	RAM.v	/^	input	[13:0]  wraddress;$/;"	p
wraddress	RAM_bb.v	/^	input	[13:0]  wraddress;$/;"	p
wrclock	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            wrclock;$/;"	p
wren	RAM.v	/^	input	  wren;$/;"	p
wren	RAM.v	/^	tri0	  wren;$/;"	n
wren	RAM_bb.v	/^	input	  wren;$/;"	p
wren	RAM_bb.v	/^	tri0	  wren;$/;"	n
write	lab3/synthesis/submodules/altera_avalon_sc_fifo.v	/^    wire write;$/;"	n
write_correct_mask	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	t_btfld write_correct_mask;$/;"	m	struct:param_type
write_correct_mask	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	t_btfld write_correct_mask;$/;"	m	struct:param_type
write_correct_mask_vg	hps_isw_handoff/lab3_hps_0/sequencer.h	/^	t_btfld write_correct_mask_vg;	$/;"	m	struct:param_type
write_correct_mask_vg	lab3/synthesis/submodules/sequencer/sequencer.pre.h	/^	t_btfld write_correct_mask_vg;	$/;"	m	struct:param_type
write_data_bit_counter	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [ 2:0] write_data_bit_counter         = 'b0;$/;"	r
write_data_byte_aligned	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    wire write_data_byte_aligned;$/;"	n
write_data_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2 * 2 * 8-1:0] write_data_in;$/;"	p
write_data_length	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [2:0] write_data_length = 'b0;$/;"	r
write_data_valid	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg write_data_valid     = 'b0;$/;"	r
write_oe_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [2*8-1:0] write_oe_in;$/;"	p
write_state	lab3/synthesis/submodules/altera_jtag_streaming.v	/^    reg [1:0] write_state = ST_BYPASS;$/;"	r
write_strobe	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input [3:0] write_strobe;$/;"	p
write_strobe_clock_in	lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v	/^input write_strobe_clock_in;$/;"	p
write_test_mem	hps_isw_handoff/lab3_hps_0/sequencer.c	/^void write_test_mem(void)$/;"	f
write_test_mem	lab3/synthesis/submodules/sequencer/sequencer.pre.c	/^void write_test_mem(void)$/;"	f
wrreq	Fifo.v	/^	input	  wrreq;$/;"	p
wrreq	Fifo_bb.v	/^	input	  wrreq;$/;"	p
wrreq	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  input            wrreq;$/;"	p
wrreq	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             wrreq;$/;"	n
wrreq	verilator/Fifo.v	/^	input	  wrreq;$/;"	p
wrreq	verilator/Fifo_bb.v	/^	input	  wrreq;$/;"	p
wrreq_valid	lab3/synthesis/submodules/altera_avalon_packets_to_master.v	/^  wire             wrreq_valid;$/;"	n
