#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 20:28:43 2023
# Process ID: 5912
# Current directory: D:/vivado/Team_50/Lab 9_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22604 D:\vivado\Team_50\Lab 9_8\Lab 9.xpr
# Log file: D:/vivado/Team_50/Lab 9_8/vivado.log
# Journal file: D:/vivado/Team_50/Lab 9_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/vivado/Team_50/Lab 9_8/Lab 9.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Projects/VivadoProjects/Lab 9_Team/Lab 9_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 884.598 ; gain = 100.281
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Sun Jun 11 20:29:11 2023] Launched impl_1...
Run output will be captured here: D:/vivado/Team_50/Lab 9_8/Lab 9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1730.422 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1730.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.309 ; gain = 908.668
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MicroProcessor_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MicroProcessor_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/ip/AddSubUnit/AddSubUnit_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnit_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity AddSubUnit_xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity AddSubUnit_xbip_dsp48_addsub_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity AddSubUnit_xbip_addsub_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity AddSubUnit_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity AddSubUnit_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity AddSubUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Mux_8_Way_Double.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_Way_Double
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_to_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Arithmatic_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmatic_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sim_1/new/MicroProcessor_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProcessor_Sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ecb831053f436698041211ea37f077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot MicroProcessor_Sim_behav xil_defaultlib.MicroProcessor_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_Double [mux_8_way_double_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_xbip_dsp48e1_wrapper_v3_0 [addsubunit_xbip_dsp48e1_wrapper_...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_xbip_dsp48_addsub_synth [addsubunit_xbip_dsp48_addsub_syn...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_xbip_dsp48_addsub_v3_0_5_viv [addsubunit_xbip_dsp48_addsub_v3_...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_xbip_addsub_v3_0_5_viv [addsubunit_xbip_addsub_v3_0_5_vi...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_c_addsub_v12_0_12_viv [addsubunit_c_addsub_v12_0_12_viv...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit_c_addsub_v12_0_12 [addsubunit_c_addsub_v12_0_12_def...]
Compiling architecture structure of entity xil_defaultlib.AddSubUnit [addsubunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Arithmatic_Unit [arithmatic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2_to_4 [mux_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2_to_3 [mux_2_to_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProcessor [microprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.microprocessor_sim
Built simulation snapshot MicroProcessor_Sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Team_50/Lab -notrace
couldn't read file "D:/vivado/Team_50/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 20:30:48 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MicroProcessor_Sim_behav -key {Behavioral:sim_1:Functional:MicroProcessor_Sim} -tclbatch {MicroProcessor_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MicroProcessor_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MicroProcessor_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.902 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/instruction_decoder_1/ins}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/slow_clock_1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/led_lut}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/program_counter_1}} 
save_wave_config {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}}
set_property xsim.view {{D:/vivado/Team_50/Lab 9_8/micro_p_sim_behav.wcfg} {D:/vivado/Team_50/Lab 9_8/micro_p_sim_behav1.wcfg} {D:/vivado/Team_50/Lab 9_8/micro_p_sim_behav.wcfg} {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MicroProcessor_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MicroProcessor_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ecb831053f436698041211ea37f077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot MicroProcessor_Sim_behav xil_defaultlib.MicroProcessor_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MicroProcessor_Sim_behav -key {Behavioral:sim_1:Functional:MicroProcessor_Sim} -tclbatch {MicroProcessor_Sim.tcl} -view {{D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}
source MicroProcessor_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MicroProcessor_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.137 ; gain = 0.000
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/slow_clock_1/Clk_out}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/incrementer_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/mux2to3_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/program_counter_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/rom_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/instruction_decoder_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/mux2to4_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/register_bank_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/mux_8_way_double_1}} 
current_wave_config {MicroProcessor_Sim_behav.wcfg}
MicroProcessor_Sim_behav.wcfg
add_wave {{/MicroProcessor_Sim/MicroProcessor_0/led_lut}} 
save_wave_config {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MicroProcessor_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MicroProcessor_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ecb831053f436698041211ea37f077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot MicroProcessor_Sim_behav xil_defaultlib.MicroProcessor_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Team_50/Lab 9_8/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MicroProcessor_Sim_behav -key {Behavioral:sim_1:Functional:MicroProcessor_Sim} -tclbatch {MicroProcessor_Sim.tcl} -view {{D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}
source MicroProcessor_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MicroProcessor_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.391 ; gain = 1.703
save_wave_config {D:/vivado/Team_50/Lab 9_8/MicroProcessor_Sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 21:34:53 2023...
