#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 12 23:12:25 2024
# Process ID         : 28236
# Current directory  : C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1
# Command line       : vivado.exe -log ov7670_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_top.tcl
# Log file           : C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/ov7670_top.vds
# Journal file       : C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1\vivado.jou
# Running On         : LAPTOP-D1MNH2FH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17002 MB
# Swap memory        : 7509 MB
# Total Virtual      : 24511 MB
# Available Virtual  : 4713 MB
#-----------------------------------------------------------
source ov7670_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/utils_1/imports/synth_1/ov7670_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/utils_1/imports/synth_1/ov7670_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ov7670_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.258 ; gain = 467.715
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'isPred', assumed default net type 'wire' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:98]
INFO: [Synth 8-6157] synthesizing module 'ov7670_top' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/.Xil/Vivado-28236-LAPTOP-D1MNH2FH/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/.Xil/Vivado-28236-LAPTOP-D1MNH2FH/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_div' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:63]
WARNING: [Synth 8-7023] instance 'clk_div' of module 'clk_wiz_0' has 5 connections declared, but only 4 given [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/debounce.v:6]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/debounce.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_config.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_config.v:110]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/sccb_sender.v:296]
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/sccb_sender.v:296]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/sccb_sender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/sccb_sender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_config.v:23]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:69]
INFO: [Synth 8-6157] synthesizing module 'DTC_model' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/DTC_model.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DTC_model' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/DTC_model.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcdto7seg' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:168]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7seg' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:168]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/.Xil/Vivado-28236-LAPTOP-D1MNH2FH/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/.Xil/Vivado-28236-LAPTOP-D1MNH2FH/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:107]
WARNING: [Synth 8-689] width (17) of port connection 'addrb' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/vga_disp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/vga_disp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_top' (0#1) [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:9]
WARNING: [Synth 8-3848] Net debug_led in module/entity ov7670_top does not have driver. [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:36]
WARNING: [Synth 8-3848] Net PRED in module/entity ov7670_top does not have driver. [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/ov7670_top.v:40]
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
WARNING: [Synth 8-7129] Port feature[143] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[142] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[141] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[136] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[135] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[134] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[133] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[132] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[131] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[120] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[119] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[109] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[108] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[107] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[97] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[96] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[95] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[85] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[84] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[83] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[72] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[71] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[60] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[59] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[50] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[49] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[48] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[47] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[36] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[35] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[25] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[24] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[23] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[14] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[13] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[12] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[11] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[10] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[9] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[8] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[7] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[6] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[5] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[4] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[3] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[2] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[1] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[0] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[11] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[10] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[9] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[8] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[7] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[6] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[5] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[4] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[3] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[2] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[1] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[0] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRED in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_predict in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_next in module ov7670_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.820 ; gain = 610.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.820 ; gain = 610.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.820 ; gain = 610.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1235.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_div'
Finished Parsing XDC File [c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_div'
Parsing XDC File [c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_frame_buffer'
Finished Parsing XDC File [c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_frame_buffer'
Parsing XDC File [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/constrs_1/new/Basys3_OV7670.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/constrs_1/new/Basys3_OV7670.xdc:108]
Finished Parsing XDC File [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/constrs_1/new/Basys3_OV7670.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/constrs_1/new/Basys3_OV7670.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov7670_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/constrs_1/new/Basys3_OV7670.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1247.730 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.730 ; gain = 622.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.730 ; gain = 622.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  c:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_frame_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.730 ; gain = 622.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'I2C_AV_Config'
INFO: [Synth 8-802] inferred FSM for state register 'class_state_reg' in module 'ov7670_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'one-hot' in module 'I2C_AV_Config'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/DTC_model.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              COLLECTING |                              001 |                               00
              PREDICTING |                              010 |                               01
                 WAITING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'class_state_reg' using encoding 'one-hot' in module 'ov7670_capture'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.730 ; gain = 622.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input  144 Bit        Muxes := 5     
	   3 Input  144 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 205   
	   4 Input    4 Bit        Muxes := 17    
	   3 Input    4 Bit        Muxes := 52    
	   5 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 159   
	   3 Input    3 Bit        Muxes := 38    
	   5 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 28    
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 1     
	  41 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 34    
	  59 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'd_latch_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.srcs/sources_1/new/camera_capture.v:81]
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
WARNING: [Synth 8-7129] Port feature[143] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[142] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port feature[141] in module DTC_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[11] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[10] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[9] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[8] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[7] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[6] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[5] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[4] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[3] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[2] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[1] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_led[0] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRED in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_predict in module ov7670_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_next in module ov7670_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1291.859 ; gain = 666.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config | LUT_DATA                          | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                           | 64x1          | LUT            | 
|ov7670_top               | IIC/sccb_sender/I2C_BIT           | 64x1          | LUT            | 
|ov7670_top               | IIC/OV7670_RGB565_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1406.336 ; gain = 780.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1426.461 ; gain = 800.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1437.270 ; gain = 811.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    27|
|5     |LUT1        |    11|
|6     |LUT2        |    51|
|7     |LUT3        |    74|
|8     |LUT4        |   175|
|9     |LUT5        |   318|
|10    |LUT6        |   385|
|11    |MUXF7       |    99|
|12    |MUXF8       |    11|
|13    |FDCE        |    33|
|14    |FDPE        |     9|
|15    |FDRE        |   294|
|16    |FDSE        |     1|
|17    |LDC         |     2|
|18    |LDP         |     2|
|19    |IBUF        |    12|
|20    |IOBUF       |     1|
|21    |OBUF        |    25|
|22    |OBUFT       |    13|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1629.578 ; gain = 992.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1629.578 ; gain = 1004.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1638.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

Synth Design complete | Checksum: 11a65f31
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1642.434 ; gain = 1207.840
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1642.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mu/Documents/CPE222/Final-Project-CPE222/OV7670-Basys3/camera-test.runs/synth_1/ov7670_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ov7670_top_utilization_synth.rpt -pb ov7670_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 23:13:25 2024...
