<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5A-25A" package="MBGA121N" speed="1" partNumber="GW5A-LV25MG121NC1/I0"/>
    <FileList>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/count.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/ctrl_lp4k.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/led_panel_4k.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/memory_V2.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/comp.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/lsr_led.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/mux_led.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/Mouse_to_screen.v" type="verilog"/>
        <File path="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/mult.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="enable_dsrm" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/impl/gwsynthesis/project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="vcc" value="0.9"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
