<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Genesys_DAC_PSI_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">Genesys_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">Genesys_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>DAC_PSI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 23:14:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:aad14a4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:aad14a4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Genesys_DAC_PSI_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 23:14:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:aad14a4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>DAC_PSI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 23:14:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a310eaa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Genesys_DAC_PSI_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 23:14:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a310eaa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 23:15:51 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:aad14a4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_dac</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/012b/hdl/DAC_PSI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Genesys_DAC_PSI_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/012b/hdl/DAC_PSI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Genesys_DAC_PSI_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Genesys_DAC_PSI_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_DAC_PSI_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_DAC_PSI_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_DAC_PSI_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_DAC_PSI_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Genesys_DAC_PSI_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>DAC_PSI_v1.0</xilinx:displayName>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c11ee2_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce8965f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d22f705_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680ffc84_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ca48e9_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b262ae_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a656a4_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cbfbb0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ebf364_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a001aaa_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca24d84_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec89dc3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b358c86_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0ca29e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10479bb7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381819fd_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfa68bc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecf5b7e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eaec71_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71558787_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e718da0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753cc26f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad7772_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7310eaac_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad36bde_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bbccf_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4c37ea_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bafadc5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6390cd0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa9865e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a25969d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e216a1_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8afdf9_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2e5a37_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1443f000_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244b2c09_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626dd7db_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444b629b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f38ddc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0cc88a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2592ca_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489f4e3d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aeb74f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa7a9ae_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145cd5e8_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2675fc17_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6714a1cd_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2100716a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a53f390_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522b54e9_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4d1d78_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672fb776_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a6e2d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e2f158_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab21d05_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c81b259_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d987a3d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f217bf_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481d2175_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d483293_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49abadf0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659cc8aa_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f8055_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730ed9fa_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd9747f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7df916_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ec1299_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373a93b4_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e97ba74_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f476018_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fb2d81_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e29e17_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b74af60_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce464ce_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712f3949_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bd4523_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fda1e93_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c47cc44_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21731392_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b32412_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a59148_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eee05bb_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c2b5ef_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff4c9f7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c6933c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56565370_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f21e1c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fd1484_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c58be7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54768304_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a410ca5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b65abfc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482ed951_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cb2944_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526f223c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524a9a4c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168c2aed_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59369be1_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9c2971_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37886ba3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecc2810_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a133dea_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c55853a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba5dde0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7918bdac_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8f9566_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5310937f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fbb105_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c473531_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96408e6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ff268a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c70b7b0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8376fc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408bd29a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701e1b97_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b431322_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7661330f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e902fc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba52c75_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bfadb3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8b1c3d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419e18dc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e753c26_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1122b9df_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1756422a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d53eb5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6880b8a5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce9996d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75127ed8_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713b2f78_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745e4eb0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3209f433_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96ef816_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23769e2d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2347e06b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c823807_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb1a88f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394dbc96_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a0a287_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25603d85_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3620410d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297804ee_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c2ac91_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5662db03_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cdf19a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2659cde4_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd975aa_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259b9b43_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d9de0e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebce2f1_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11761459_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f314c2_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d7c2c3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68550625_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e13c183_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3e7feb_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619ef45a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114c042c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480114df_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522b4dab_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187c788f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52652d8f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c404a8_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd0ddc6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b979ad_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60db0e51_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404cbeac_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a755982_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4078da_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@984460b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo/DAC_PSI_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="be002817"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e5c6c042"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a402b031"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
