{"vcs1":{"timestamp_begin":1727527467.634641969, "rt":2.41, "ut":0.85, "st":0.35}}
{"vcselab":{"timestamp_begin":1727527470.129788812, "rt":1.04, "ut":0.28, "st":0.06}}
{"link":{"timestamp_begin":1727527471.256865000, "rt":0.46, "ut":0.21, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727527467.071491963}
{"VCS_COMP_START_TIME": 1727527467.071491963}
{"VCS_COMP_END_TIME": 1727527482.997617863}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 354824}}
{"stitch_vcselab": {"peak_mem": 242132}}
