#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* err */
#define err__0__DM__MASK 0xE00u
#define err__0__DM__SHIFT 9u
#define err__0__DR CYREG_PRT3_DR
#define err__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define err__0__HSIOM_MASK 0x0000F000u
#define err__0__HSIOM_SHIFT 12u
#define err__0__INTCFG CYREG_PRT3_INTCFG
#define err__0__INTSTAT CYREG_PRT3_INTSTAT
#define err__0__MASK 0x08u
#define err__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define err__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define err__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define err__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define err__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define err__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define err__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define err__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define err__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define err__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define err__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define err__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define err__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define err__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define err__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define err__0__PC CYREG_PRT3_PC
#define err__0__PC2 CYREG_PRT3_PC2
#define err__0__PORT 3u
#define err__0__PS CYREG_PRT3_PS
#define err__0__SHIFT 3u
#define err__DR CYREG_PRT3_DR
#define err__INTCFG CYREG_PRT3_INTCFG
#define err__INTSTAT CYREG_PRT3_INTSTAT
#define err__MASK 0x08u
#define err__PA__CFG0 CYREG_UDB_PA3_CFG0
#define err__PA__CFG1 CYREG_UDB_PA3_CFG1
#define err__PA__CFG10 CYREG_UDB_PA3_CFG10
#define err__PA__CFG11 CYREG_UDB_PA3_CFG11
#define err__PA__CFG12 CYREG_UDB_PA3_CFG12
#define err__PA__CFG13 CYREG_UDB_PA3_CFG13
#define err__PA__CFG14 CYREG_UDB_PA3_CFG14
#define err__PA__CFG2 CYREG_UDB_PA3_CFG2
#define err__PA__CFG3 CYREG_UDB_PA3_CFG3
#define err__PA__CFG4 CYREG_UDB_PA3_CFG4
#define err__PA__CFG5 CYREG_UDB_PA3_CFG5
#define err__PA__CFG6 CYREG_UDB_PA3_CFG6
#define err__PA__CFG7 CYREG_UDB_PA3_CFG7
#define err__PA__CFG8 CYREG_UDB_PA3_CFG8
#define err__PA__CFG9 CYREG_UDB_PA3_CFG9
#define err__PC CYREG_PRT3_PC
#define err__PC2 CYREG_PRT3_PC2
#define err__PORT 3u
#define err__PS CYREG_PRT3_PS
#define err__SHIFT 3u

/* vin */
#define vin__0__DM__MASK 0x1C0u
#define vin__0__DM__SHIFT 6u
#define vin__0__DR CYREG_PRT3_DR
#define vin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define vin__0__HSIOM_MASK 0x00000F00u
#define vin__0__HSIOM_SHIFT 8u
#define vin__0__INTCFG CYREG_PRT3_INTCFG
#define vin__0__INTSTAT CYREG_PRT3_INTSTAT
#define vin__0__MASK 0x04u
#define vin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define vin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define vin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define vin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define vin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define vin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define vin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define vin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define vin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define vin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define vin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define vin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define vin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define vin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define vin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define vin__0__PC CYREG_PRT3_PC
#define vin__0__PC2 CYREG_PRT3_PC2
#define vin__0__PORT 3u
#define vin__0__PS CYREG_PRT3_PS
#define vin__0__SHIFT 2u
#define vin__DR CYREG_PRT3_DR
#define vin__INTCFG CYREG_PRT3_INTCFG
#define vin__INTSTAT CYREG_PRT3_INTSTAT
#define vin__MASK 0x04u
#define vin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define vin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define vin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define vin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define vin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define vin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define vin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define vin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define vin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define vin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define vin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define vin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define vin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define vin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define vin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define vin__PC CYREG_PRT3_PC
#define vin__PC2 CYREG_PRT3_PC2
#define vin__PORT 3u
#define vin__PS CYREG_PRT3_PS
#define vin__SHIFT 2u

/* VPWM_cy_m0s8_tcpwm_1 */
#define VPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define VPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define VPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define VPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define VPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define VPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define VPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define VPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define VPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define VPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define VPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define VPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define VPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define VPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define VPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* WPWM_cy_m0s8_tcpwm_1 */
#define WPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define WPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define WPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define WPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define WPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define WPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define WPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define WPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define WPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define WPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define WPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define WPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define WPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define WPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define WPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* vlow */
#define vlow__0__DM__MASK 0x38000u
#define vlow__0__DM__SHIFT 15u
#define vlow__0__DR CYREG_PRT2_DR
#define vlow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define vlow__0__HSIOM_MASK 0x00F00000u
#define vlow__0__HSIOM_SHIFT 20u
#define vlow__0__INTCFG CYREG_PRT2_INTCFG
#define vlow__0__INTSTAT CYREG_PRT2_INTSTAT
#define vlow__0__MASK 0x20u
#define vlow__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define vlow__0__OUT_SEL_SHIFT 10u
#define vlow__0__OUT_SEL_VAL 2u
#define vlow__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define vlow__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define vlow__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define vlow__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define vlow__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define vlow__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define vlow__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define vlow__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define vlow__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define vlow__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define vlow__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define vlow__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define vlow__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define vlow__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define vlow__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define vlow__0__PC CYREG_PRT2_PC
#define vlow__0__PC2 CYREG_PRT2_PC2
#define vlow__0__PORT 2u
#define vlow__0__PS CYREG_PRT2_PS
#define vlow__0__SHIFT 5u
#define vlow__DR CYREG_PRT2_DR
#define vlow__INTCFG CYREG_PRT2_INTCFG
#define vlow__INTSTAT CYREG_PRT2_INTSTAT
#define vlow__MASK 0x20u
#define vlow__PA__CFG0 CYREG_UDB_PA2_CFG0
#define vlow__PA__CFG1 CYREG_UDB_PA2_CFG1
#define vlow__PA__CFG10 CYREG_UDB_PA2_CFG10
#define vlow__PA__CFG11 CYREG_UDB_PA2_CFG11
#define vlow__PA__CFG12 CYREG_UDB_PA2_CFG12
#define vlow__PA__CFG13 CYREG_UDB_PA2_CFG13
#define vlow__PA__CFG14 CYREG_UDB_PA2_CFG14
#define vlow__PA__CFG2 CYREG_UDB_PA2_CFG2
#define vlow__PA__CFG3 CYREG_UDB_PA2_CFG3
#define vlow__PA__CFG4 CYREG_UDB_PA2_CFG4
#define vlow__PA__CFG5 CYREG_UDB_PA2_CFG5
#define vlow__PA__CFG6 CYREG_UDB_PA2_CFG6
#define vlow__PA__CFG7 CYREG_UDB_PA2_CFG7
#define vlow__PA__CFG8 CYREG_UDB_PA2_CFG8
#define vlow__PA__CFG9 CYREG_UDB_PA2_CFG9
#define vlow__PC CYREG_PRT2_PC
#define vlow__PC2 CYREG_PRT2_PC2
#define vlow__PORT 2u
#define vlow__PS CYREG_PRT2_PS
#define vlow__SHIFT 5u

/* wlow */
#define wlow__0__DM__MASK 0x38u
#define wlow__0__DM__SHIFT 3u
#define wlow__0__DR CYREG_PRT1_DR
#define wlow__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define wlow__0__HSIOM_MASK 0x000000F0u
#define wlow__0__HSIOM_SHIFT 4u
#define wlow__0__INTCFG CYREG_PRT1_INTCFG
#define wlow__0__INTSTAT CYREG_PRT1_INTSTAT
#define wlow__0__MASK 0x02u
#define wlow__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define wlow__0__OUT_SEL_SHIFT 2u
#define wlow__0__OUT_SEL_VAL 1u
#define wlow__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define wlow__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define wlow__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define wlow__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define wlow__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define wlow__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define wlow__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define wlow__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define wlow__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define wlow__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define wlow__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define wlow__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define wlow__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define wlow__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define wlow__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define wlow__0__PC CYREG_PRT1_PC
#define wlow__0__PC2 CYREG_PRT1_PC2
#define wlow__0__PORT 1u
#define wlow__0__PS CYREG_PRT1_PS
#define wlow__0__SHIFT 1u
#define wlow__DR CYREG_PRT1_DR
#define wlow__INTCFG CYREG_PRT1_INTCFG
#define wlow__INTSTAT CYREG_PRT1_INTSTAT
#define wlow__MASK 0x02u
#define wlow__PA__CFG0 CYREG_UDB_PA1_CFG0
#define wlow__PA__CFG1 CYREG_UDB_PA1_CFG1
#define wlow__PA__CFG10 CYREG_UDB_PA1_CFG10
#define wlow__PA__CFG11 CYREG_UDB_PA1_CFG11
#define wlow__PA__CFG12 CYREG_UDB_PA1_CFG12
#define wlow__PA__CFG13 CYREG_UDB_PA1_CFG13
#define wlow__PA__CFG14 CYREG_UDB_PA1_CFG14
#define wlow__PA__CFG2 CYREG_UDB_PA1_CFG2
#define wlow__PA__CFG3 CYREG_UDB_PA1_CFG3
#define wlow__PA__CFG4 CYREG_UDB_PA1_CFG4
#define wlow__PA__CFG5 CYREG_UDB_PA1_CFG5
#define wlow__PA__CFG6 CYREG_UDB_PA1_CFG6
#define wlow__PA__CFG7 CYREG_UDB_PA1_CFG7
#define wlow__PA__CFG8 CYREG_UDB_PA1_CFG8
#define wlow__PA__CFG9 CYREG_UDB_PA1_CFG9
#define wlow__PC CYREG_PRT1_PC
#define wlow__PC2 CYREG_PRT1_PC2
#define wlow__PORT 1u
#define wlow__PS CYREG_PRT1_PS
#define wlow__SHIFT 1u

/* vhigh */
#define vhigh__0__DM__MASK 0x7000u
#define vhigh__0__DM__SHIFT 12u
#define vhigh__0__DR CYREG_PRT2_DR
#define vhigh__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define vhigh__0__HSIOM_MASK 0x000F0000u
#define vhigh__0__HSIOM_SHIFT 16u
#define vhigh__0__INTCFG CYREG_PRT2_INTCFG
#define vhigh__0__INTSTAT CYREG_PRT2_INTSTAT
#define vhigh__0__MASK 0x10u
#define vhigh__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define vhigh__0__OUT_SEL_SHIFT 8u
#define vhigh__0__OUT_SEL_VAL 0u
#define vhigh__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define vhigh__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define vhigh__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define vhigh__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define vhigh__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define vhigh__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define vhigh__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define vhigh__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define vhigh__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define vhigh__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define vhigh__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define vhigh__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define vhigh__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define vhigh__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define vhigh__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define vhigh__0__PC CYREG_PRT2_PC
#define vhigh__0__PC2 CYREG_PRT2_PC2
#define vhigh__0__PORT 2u
#define vhigh__0__PS CYREG_PRT2_PS
#define vhigh__0__SHIFT 4u
#define vhigh__DR CYREG_PRT2_DR
#define vhigh__INTCFG CYREG_PRT2_INTCFG
#define vhigh__INTSTAT CYREG_PRT2_INTSTAT
#define vhigh__MASK 0x10u
#define vhigh__PA__CFG0 CYREG_UDB_PA2_CFG0
#define vhigh__PA__CFG1 CYREG_UDB_PA2_CFG1
#define vhigh__PA__CFG10 CYREG_UDB_PA2_CFG10
#define vhigh__PA__CFG11 CYREG_UDB_PA2_CFG11
#define vhigh__PA__CFG12 CYREG_UDB_PA2_CFG12
#define vhigh__PA__CFG13 CYREG_UDB_PA2_CFG13
#define vhigh__PA__CFG14 CYREG_UDB_PA2_CFG14
#define vhigh__PA__CFG2 CYREG_UDB_PA2_CFG2
#define vhigh__PA__CFG3 CYREG_UDB_PA2_CFG3
#define vhigh__PA__CFG4 CYREG_UDB_PA2_CFG4
#define vhigh__PA__CFG5 CYREG_UDB_PA2_CFG5
#define vhigh__PA__CFG6 CYREG_UDB_PA2_CFG6
#define vhigh__PA__CFG7 CYREG_UDB_PA2_CFG7
#define vhigh__PA__CFG8 CYREG_UDB_PA2_CFG8
#define vhigh__PA__CFG9 CYREG_UDB_PA2_CFG9
#define vhigh__PC CYREG_PRT2_PC
#define vhigh__PC2 CYREG_PRT2_PC2
#define vhigh__PORT 2u
#define vhigh__PS CYREG_PRT2_PS
#define vhigh__SHIFT 4u

/* whigh */
#define whigh__0__DM__MASK 0x07u
#define whigh__0__DM__SHIFT 0u
#define whigh__0__DR CYREG_PRT1_DR
#define whigh__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define whigh__0__HSIOM_MASK 0x0000000Fu
#define whigh__0__HSIOM_SHIFT 0u
#define whigh__0__INTCFG CYREG_PRT1_INTCFG
#define whigh__0__INTSTAT CYREG_PRT1_INTSTAT
#define whigh__0__MASK 0x01u
#define whigh__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define whigh__0__OUT_SEL_SHIFT 0u
#define whigh__0__OUT_SEL_VAL 0u
#define whigh__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define whigh__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define whigh__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define whigh__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define whigh__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define whigh__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define whigh__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define whigh__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define whigh__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define whigh__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define whigh__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define whigh__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define whigh__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define whigh__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define whigh__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define whigh__0__PC CYREG_PRT1_PC
#define whigh__0__PC2 CYREG_PRT1_PC2
#define whigh__0__PORT 1u
#define whigh__0__PS CYREG_PRT1_PS
#define whigh__0__SHIFT 0u
#define whigh__DR CYREG_PRT1_DR
#define whigh__INTCFG CYREG_PRT1_INTCFG
#define whigh__INTSTAT CYREG_PRT1_INTSTAT
#define whigh__MASK 0x01u
#define whigh__PA__CFG0 CYREG_UDB_PA1_CFG0
#define whigh__PA__CFG1 CYREG_UDB_PA1_CFG1
#define whigh__PA__CFG10 CYREG_UDB_PA1_CFG10
#define whigh__PA__CFG11 CYREG_UDB_PA1_CFG11
#define whigh__PA__CFG12 CYREG_UDB_PA1_CFG12
#define whigh__PA__CFG13 CYREG_UDB_PA1_CFG13
#define whigh__PA__CFG14 CYREG_UDB_PA1_CFG14
#define whigh__PA__CFG2 CYREG_UDB_PA1_CFG2
#define whigh__PA__CFG3 CYREG_UDB_PA1_CFG3
#define whigh__PA__CFG4 CYREG_UDB_PA1_CFG4
#define whigh__PA__CFG5 CYREG_UDB_PA1_CFG5
#define whigh__PA__CFG6 CYREG_UDB_PA1_CFG6
#define whigh__PA__CFG7 CYREG_UDB_PA1_CFG7
#define whigh__PA__CFG8 CYREG_UDB_PA1_CFG8
#define whigh__PA__CFG9 CYREG_UDB_PA1_CFG9
#define whigh__PC CYREG_PRT1_PC
#define whigh__PC2 CYREG_PRT1_PC2
#define whigh__PORT 1u
#define whigh__PS CYREG_PRT1_PS
#define whigh__SHIFT 0u

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_A00

/* Miscellaneous */
#define CY_PROJECT_NAME "test-code"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04A61193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 3.3
#define CYDEV_VDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
