<stg><name>Control</name>


<trans_list>

<trans id="1543" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="47" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="48" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="50" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="51" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="53" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="56" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="137" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="137" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="138" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="140" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="141" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="142" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="145" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="146" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:0  %eid_offset_acc_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_0_0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:1  %eid_offset_acc_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_1_0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:2  %eid_offset_acc_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_2_0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:3  %eid_offset_acc_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_3_0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:4  %eid_offset_acc_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_4_0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:5  %eid_offset_acc_5_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_5_0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:6  %eid_offset_acc_6_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_6_0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:7  %eid_offset_acc_7_0 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:8  %metadata_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %metadata_offset)

]]></Node>
<StgValue><ssdm name="metadata_offset_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:10  %metadata_offset1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %metadata_offset_read, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="metadata_offset1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="61">
<![CDATA[
tlp::ostream<unsigned int>::close.region:11  %empty = zext i61 %metadata_offset1 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:13  %metadata_addr = getelementptr i64* %metadata, i64 %empty

]]></Node>
<StgValue><ssdm name="metadata_addr"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:115  %num_edges_local_0 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:116  %num_edges_local_1 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:117  %num_edges_local_2 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:118  %num_edges_local_3 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:119  %num_edges_local_4 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:120  %num_edges_local_5 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:121  %num_edges_local_6 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:122  %num_edges_local_7 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_7"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:123  %num_updates_local = alloca [2048 x i32], align 16

]]></Node>
<StgValue><ssdm name="num_updates_local"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:124  %eid_offsets_0 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:125  %eid_offsets_1 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:126  %eid_offsets_2 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_2"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:127  %eid_offsets_3 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:128  %eid_offsets_4 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:129  %eid_offsets_5 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_5"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:130  %eid_offsets_6 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:131  %eid_offsets_7 = alloca [2048 x i32], align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_7"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:132  %pid_send = alloca [8 x i16], align 16

]]></Node>
<StgValue><ssdm name="pid_send"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="185" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="186" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="187" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="189" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:230  %metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)

]]></Node>
<StgValue><ssdm name="metadata_addr_6_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
tlp::ostream<unsigned int>::close.region:231  %metadata_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr)

]]></Node>
<StgValue><ssdm name="metadata_addr_read"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:232  %base_vid = trunc i64 %metadata_addr_read to i32

]]></Node>
<StgValue><ssdm name="base_vid"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="193" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:233  %metadata_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr)

]]></Node>
<StgValue><ssdm name="metadata_addr_read_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:234  %partition_size = trunc i64 %metadata_addr_read_1 to i32

]]></Node>
<StgValue><ssdm name="partition_size"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::ostream<unsigned int>::close.region:9  %num_partitions_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %num_partitions)

]]></Node>
<StgValue><ssdm name="num_partitions_read"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="62" op_0_bw="61">
<![CDATA[
tlp::ostream<unsigned int>::close.region:12  %p_cast = zext i61 %metadata_offset1 to i62

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region:14  call void (...)* @_ssdm_op_SpecBitsMap(i64* %metadata), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:15  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:16  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:17  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:18  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:19  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:20  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:21  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:22  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:23  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:24  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:25  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:26  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:27  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:28  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:29  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:30  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:31  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:32  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:33  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:34  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:35  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:36  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:37  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:38  call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:39  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:40  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:41  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:42  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:43  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:44  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:45  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:46  call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:47  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:48  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:49  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:50  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:51  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:52  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:53  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:54  call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:55  call void (...)* @_ssdm_op_SpecInterface(i65* %vertex_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:56  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_7), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:57  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_6), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:58  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_5), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:59  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_4), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:60  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_3), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:61  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_2), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:62  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_1), !map !148

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:63  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_0), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:64  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_7), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:65  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_6), !map !197

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:66  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_5), !map !228

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:67  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_4), !map !259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:68  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_3), !map !290

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:69  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_2), !map !321

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:70  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_1), !map !352

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:71  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_0), !map !383

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:72  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_7), !map !414

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:73  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_6), !map !424

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:74  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_5), !map !434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:75  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_4), !map !444

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:76  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_3), !map !454

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:77  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_2), !map !464

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:78  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_1), !map !474

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:79  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_0), !map !484

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:80  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_7), !map !494

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:81  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_6), !map !501

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:82  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_5), !map !508

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:83  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_4), !map !515

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:84  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_3), !map !522

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:85  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_2), !map !529

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:86  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_1), !map !536

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:87  call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_0), !map !543

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:88  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_7), !map !550

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:89  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_6), !map !557

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:90  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_5), !map !564

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:91  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_4), !map !571

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:92  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_3), !map !578

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:93  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_2), !map !585

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:94  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_1), !map !592

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:95  call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_0), !map !599

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:96  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_7), !map !606

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:97  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_6), !map !613

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:98  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_5), !map !620

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:99  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_4), !map !627

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:100  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_3), !map !634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:101  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_2), !map !641

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:102  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_1), !map !648

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:103  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_0), !map !655

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:104  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_7), !map !662

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:105  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_6), !map !672

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:106  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_5), !map !682

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:107  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_4), !map !692

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:108  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_3), !map !702

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:109  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_2), !map !712

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:110  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_1), !map !722

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
tlp::ostream<unsigned int>::close.region:111  call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_0), !map !732

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
tlp::ostream<unsigned int>::close.region:112  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_fifo_V), !map !742

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
tlp::ostream<unsigned int>::close.region:113  call void (...)* @_ssdm_op_SpecBitsMap(i16 %num_partitions), !map !752

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:114  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @Control_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:133  call void (...)* @_ssdm_op_SpecInterface(i64* %metadata, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [7 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln39"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:134  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:135  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:136  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:137  %rend58_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend58_0"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:138  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:139  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:140  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:141  %rend64_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend64_0"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:142  %rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:143  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:144  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:145  %rend70_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="rend70_0"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:146  %rbegin2_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_1"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:147  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:148  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:149  %rend58_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_1) nounwind

]]></Node>
<StgValue><ssdm name="rend58_1"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:150  %rbegin3_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_1"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:151  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:152  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:153  %rend64_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_1) nounwind

]]></Node>
<StgValue><ssdm name="rend64_1"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:154  %rbegin4_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_1"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:155  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:156  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:157  %rend70_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_1) nounwind

]]></Node>
<StgValue><ssdm name="rend70_1"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:158  %rbegin2_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_2"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:159  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:160  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:161  %rend58_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_2) nounwind

]]></Node>
<StgValue><ssdm name="rend58_2"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:162  %rbegin3_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_2"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:163  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:164  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:165  %rend64_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_2) nounwind

]]></Node>
<StgValue><ssdm name="rend64_2"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:166  %rbegin4_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_2"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:167  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:168  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:169  %rend70_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_2) nounwind

]]></Node>
<StgValue><ssdm name="rend70_2"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:170  %rbegin2_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_3"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:171  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:172  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:173  %rend58_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_3) nounwind

]]></Node>
<StgValue><ssdm name="rend58_3"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:174  %rbegin3_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_3"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:175  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:176  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:177  %rend64_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_3) nounwind

]]></Node>
<StgValue><ssdm name="rend64_3"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:178  %rbegin4_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_3"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:179  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:180  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:181  %rend70_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_3) nounwind

]]></Node>
<StgValue><ssdm name="rend70_3"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:182  %rbegin2_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_4"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:183  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:184  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:185  %rend58_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_4) nounwind

]]></Node>
<StgValue><ssdm name="rend58_4"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:186  %rbegin3_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_4"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:187  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:188  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:189  %rend64_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_4) nounwind

]]></Node>
<StgValue><ssdm name="rend64_4"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:190  %rbegin4_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_4"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:191  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:192  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:193  %rend70_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_4) nounwind

]]></Node>
<StgValue><ssdm name="rend70_4"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:194  %rbegin2_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_5"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:195  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:196  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:197  %rend58_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_5) nounwind

]]></Node>
<StgValue><ssdm name="rend58_5"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:198  %rbegin3_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_5"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:199  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:200  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:201  %rend64_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_5) nounwind

]]></Node>
<StgValue><ssdm name="rend64_5"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:202  %rbegin4_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_5"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:203  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:204  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:205  %rend70_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_5) nounwind

]]></Node>
<StgValue><ssdm name="rend70_5"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:206  %rbegin2_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_6"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:207  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:208  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:209  %rend58_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_6) nounwind

]]></Node>
<StgValue><ssdm name="rend58_6"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:210  %rbegin3_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_6"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:211  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:212  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:213  %rend64_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_6) nounwind

]]></Node>
<StgValue><ssdm name="rend64_6"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:214  %rbegin4_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_6"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:215  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:216  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:217  %rend70_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_6) nounwind

]]></Node>
<StgValue><ssdm name="rend70_6"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:218  %rbegin2_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2_7"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:219  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
tlp::ostream<unsigned int>::close.region:220  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:221  %rend58_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_7) nounwind

]]></Node>
<StgValue><ssdm name="rend58_7"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:222  %rbegin3_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_7"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:223  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
tlp::ostream<unsigned int>::close.region:224  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:225  %rend64_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_7) nounwind

]]></Node>
<StgValue><ssdm name="rend64_7"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:226  %rbegin4_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4_7"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:227  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211">
<![CDATA[
tlp::ostream<unsigned int>::close.region:228  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:229  %rend70_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_7) nounwind

]]></Node>
<StgValue><ssdm name="rend70_7"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<unsigned int>::close.region:235  %zext_ln57 = zext i16 %num_partitions_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="16">
<![CDATA[
tlp::ostream<unsigned int>::close.region:236  %zext_ln57_1 = zext i16 %num_partitions_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region:237  %total_num_vertices = mul i32 %zext_ln57, %partition_size

]]></Node>
<StgValue><ssdm name="total_num_vertices"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region:238  br label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst_ifconv:0  %phi_ln67 = phi i3 [ 0, %"tlp::ostream<unsigned int>::close.region" ], [ %add_ln67, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln67"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:1  %eid_offset_acc_0_0_load = load i32* %eid_offset_acc_0_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_0_0_load"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:2  %eid_offset_acc_1_0_load = load i32* %eid_offset_acc_1_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_1_0_load"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:3  %eid_offset_acc_2_0_load = load i32* %eid_offset_acc_2_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_2_0_load"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:4  %eid_offset_acc_3_0_load = load i32* %eid_offset_acc_3_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_3_0_load"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:5  %eid_offset_acc_4_0_load = load i32* %eid_offset_acc_4_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_4_0_load"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:6  %eid_offset_acc_5_0_load = load i32* %eid_offset_acc_5_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_5_0_load"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:7  %eid_offset_acc_6_0_load = load i32* %eid_offset_acc_6_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_6_0_load"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
meminst_ifconv:8  %eid_offset_acc_7_0_load = load i32* %eid_offset_acc_7_0

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_0_load"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:9  %add_ln67 = add i3 %phi_ln67, 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:10  %icmp_ln67_1 = icmp eq i3 %phi_ln67, -2

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:11  %select_ln67 = select i1 %icmp_ln67_1, i32 %eid_offset_acc_7_0_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:12  %icmp_ln67_2 = icmp eq i3 %phi_ln67, -3

]]></Node>
<StgValue><ssdm name="icmp_ln67_2"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:13  %select_ln67_1 = select i1 %icmp_ln67_2, i32 %eid_offset_acc_7_0_load, i32 %select_ln67

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:14  %icmp_ln67_3 = icmp eq i3 %phi_ln67, -4

]]></Node>
<StgValue><ssdm name="icmp_ln67_3"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:15  %select_ln67_2 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_1

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:16  %icmp_ln67_4 = icmp eq i3 %phi_ln67, 3

]]></Node>
<StgValue><ssdm name="icmp_ln67_4"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:17  %select_ln67_3 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_2

]]></Node>
<StgValue><ssdm name="select_ln67_3"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:18  %icmp_ln67_5 = icmp eq i3 %phi_ln67, 2

]]></Node>
<StgValue><ssdm name="icmp_ln67_5"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:19  %select_ln67_4 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_3

]]></Node>
<StgValue><ssdm name="select_ln67_4"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:20  %icmp_ln67_6 = icmp eq i3 %phi_ln67, 1

]]></Node>
<StgValue><ssdm name="icmp_ln67_6"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:21  %select_ln67_5 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_4

]]></Node>
<StgValue><ssdm name="select_ln67_5"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:22  %icmp_ln67_7 = icmp eq i3 %phi_ln67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_7"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:23  %select_ln67_6 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_5

]]></Node>
<StgValue><ssdm name="select_ln67_6"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:24  %select_ln67_7 = select i1 %icmp_ln67_1, i32 0, i32 %eid_offset_acc_6_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_7"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:25  %select_ln67_8 = select i1 %icmp_ln67_2, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_7

]]></Node>
<StgValue><ssdm name="select_ln67_8"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:26  %select_ln67_9 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_8

]]></Node>
<StgValue><ssdm name="select_ln67_9"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:27  %select_ln67_10 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_9

]]></Node>
<StgValue><ssdm name="select_ln67_10"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:28  %select_ln67_11 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_10

]]></Node>
<StgValue><ssdm name="select_ln67_11"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:29  %select_ln67_12 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_11

]]></Node>
<StgValue><ssdm name="select_ln67_12"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:30  %select_ln67_13 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_12

]]></Node>
<StgValue><ssdm name="select_ln67_13"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:31  %select_ln67_14 = select i1 %icmp_ln67_2, i32 0, i32 %eid_offset_acc_5_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_14"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:32  %select_ln67_15 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_14

]]></Node>
<StgValue><ssdm name="select_ln67_15"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:33  %select_ln67_16 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_15

]]></Node>
<StgValue><ssdm name="select_ln67_16"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:34  %select_ln67_17 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_16

]]></Node>
<StgValue><ssdm name="select_ln67_17"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:35  %select_ln67_18 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_17

]]></Node>
<StgValue><ssdm name="select_ln67_18"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:36  %select_ln67_19 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_18

]]></Node>
<StgValue><ssdm name="select_ln67_19"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:37  %select_ln67_20 = select i1 %icmp_ln67_3, i32 0, i32 %eid_offset_acc_4_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_20"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:38  %select_ln67_21 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_20

]]></Node>
<StgValue><ssdm name="select_ln67_21"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:39  %select_ln67_22 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_21

]]></Node>
<StgValue><ssdm name="select_ln67_22"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:40  %select_ln67_23 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_22

]]></Node>
<StgValue><ssdm name="select_ln67_23"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:41  %select_ln67_24 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_23

]]></Node>
<StgValue><ssdm name="select_ln67_24"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:42  %select_ln67_25 = select i1 %icmp_ln67_4, i32 0, i32 %eid_offset_acc_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_25"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:43  %select_ln67_26 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_25

]]></Node>
<StgValue><ssdm name="select_ln67_26"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:44  %select_ln67_27 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_26

]]></Node>
<StgValue><ssdm name="select_ln67_27"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:45  %select_ln67_28 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_27

]]></Node>
<StgValue><ssdm name="select_ln67_28"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:46  %select_ln67_29 = select i1 %icmp_ln67_5, i32 0, i32 %eid_offset_acc_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_29"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:47  %select_ln67_30 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_2_0_load, i32 %select_ln67_29

]]></Node>
<StgValue><ssdm name="select_ln67_30"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:48  %select_ln67_31 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_2_0_load, i32 %select_ln67_30

]]></Node>
<StgValue><ssdm name="select_ln67_31"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:49  %select_ln67_32 = select i1 %icmp_ln67_6, i32 0, i32 %eid_offset_acc_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_32"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:50  %select_ln67_33 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_1_0_load, i32 %select_ln67_32

]]></Node>
<StgValue><ssdm name="select_ln67_33"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:51  %select_ln67_34 = select i1 %icmp_ln67_7, i32 0, i32 %eid_offset_acc_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln67_34"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst_ifconv:52  %icmp_ln67 = icmp eq i3 %phi_ln67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst_ifconv:53  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_eid_offset_acc_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst_ifconv:54  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:55  store i32 %select_ln67_6, i32* %eid_offset_acc_7_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:56  store i32 %select_ln67_13, i32* %eid_offset_acc_6_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:57  store i32 %select_ln67_19, i32* %eid_offset_acc_5_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:58  store i32 %select_ln67_24, i32* %eid_offset_acc_4_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:59  store i32 %select_ln67_28, i32* %eid_offset_acc_3_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:60  store i32 %select_ln67_31, i32* %eid_offset_acc_2_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:61  store i32 %select_ln67_33, i32* %eid_offset_acc_1_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:62  store i32 %select_ln67_34, i32* %eid_offset_acc_0_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst_ifconv:63  br i1 %icmp_ln67, label %0, label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
:0  %eid_offset_acc_7 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
:1  %eid_offset_acc_7_1 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_1"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
:2  %eid_offset_acc_7_3 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_3"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
:3  %eid_offset_acc_7_4 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_4"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
:4  %eid_offset_acc_7_5 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_5"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
:5  %eid_offset_acc_7_6 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_6"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
:6  %eid_offset_acc_7_7 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_7"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
:7  %eid_offset_acc_7_2 = alloca i32

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_2"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:10  %add_ln75 = add i62 2, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 %select_ln67_6, i32* %eid_offset_acc_7_2

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %select_ln67_13, i32* %eid_offset_acc_7_7

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %select_ln67_19, i32* %eid_offset_acc_7_6

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %select_ln67_24, i32* %eid_offset_acc_7_5

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %select_ln67_28, i32* %eid_offset_acc_7_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %select_ln67_31, i32* %eid_offset_acc_7_3

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 %select_ln67_33, i32* %eid_offset_acc_7_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  store i32 %select_ln67_34, i32* %eid_offset_acc_7

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
:8  %shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %num_partitions_read, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="62">
<![CDATA[
:11  %zext_ln75 = zext i62 %add_ln75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %metadata_addr_1 = getelementptr inbounds i64* %metadata, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="metadata_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="19">
<![CDATA[
:13  %empty_125 = zext i19 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="485" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="486" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="487" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="488" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="489" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %shl_ln71 = shl i16 %num_partitions_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:14  %metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)

]]></Node>
<StgValue><ssdm name="metadata_addr_4_rd_req"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i16 [ 0, %0 ], [ %i, %load_config_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="16">
<![CDATA[
:1  %zext_ln71 = zext i16 %i_0 to i19

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %icmp_ln71 = icmp ult i19 %zext_ln71, %shl_ln

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 524280, i64 0)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i = add i16 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln71, label %load_config_begin, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
load_config_begin:11  %pid = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %i_0, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="pid"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="16">
<![CDATA[
load_config_begin:15  %trunc_ln76 = trunc i16 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
<literal name="trunc_ln76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:0  %eid_offset_acc_7_load = load i32* %eid_offset_acc_7

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_load"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:1  %eid_offset_acc_7_1_load = load i32* %eid_offset_acc_7_1

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_1_load"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:2  %eid_offset_acc_7_3_load = load i32* %eid_offset_acc_7_3

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_3_load"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:3  %eid_offset_acc_7_4_load = load i32* %eid_offset_acc_7_4

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_4_load"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:4  %eid_offset_acc_7_5_load = load i32* %eid_offset_acc_7_5

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_5_load"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:5  %eid_offset_acc_7_6_load = load i32* %eid_offset_acc_7_6

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_6_load"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:6  %eid_offset_acc_7_7_load = load i32* %eid_offset_acc_7_7

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_7_load"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:7  %eid_offset_acc_7_2_load = load i32* %eid_offset_acc_7_2

]]></Node>
<StgValue><ssdm name="eid_offset_acc_7_2_load"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
load_config_begin:12  %metadata_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr_1)

]]></Node>
<StgValue><ssdm name="metadata_addr_1_read"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="64">
<![CDATA[
load_config_begin:13  %num_edges_delta = trunc i64 %metadata_addr_1_read to i32

]]></Node>
<StgValue><ssdm name="num_edges_delta"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="13">
<![CDATA[
load_config_begin:14  %zext_ln76 = zext i13 %pid to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
load_config_begin:24  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %eid_offset_acc_7_load, i32 %eid_offset_acc_7_1_load, i32 %eid_offset_acc_7_3_load, i32 %eid_offset_acc_7_4_load, i32 %eid_offset_acc_7_5_load, i32 %eid_offset_acc_7_6_load, i32 %eid_offset_acc_7_7_load, i32 %eid_offset_acc_7_2_load, i3 %trunc_ln76)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:25  %eid_offsets_0_addr = getelementptr [2048 x i32]* %eid_offsets_0, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_0_addr"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:26  %eid_offsets_1_addr = getelementptr [2048 x i32]* %eid_offsets_1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_1_addr"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:27  %eid_offsets_2_addr = getelementptr [2048 x i32]* %eid_offsets_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_2_addr"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:28  %eid_offsets_3_addr = getelementptr [2048 x i32]* %eid_offsets_3, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_3_addr"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:29  %eid_offsets_4_addr = getelementptr [2048 x i32]* %eid_offsets_4, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_4_addr"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:30  %eid_offsets_5_addr = getelementptr [2048 x i32]* %eid_offsets_5, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_5_addr"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:31  %eid_offsets_6_addr = getelementptr [2048 x i32]* %eid_offsets_6, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_6_addr"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:32  %eid_offsets_7_addr = getelementptr [2048 x i32]* %eid_offsets_7, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="eid_offsets_7_addr"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
load_config_begin:33  switch i3 %trunc_ln76, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch6:1  store i32 %tmp_5, i32* %eid_offsets_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch5:1  store i32 %tmp_5, i32* %eid_offsets_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch4:1  store i32 %tmp_5, i32* %eid_offsets_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch3:1  store i32 %tmp_5, i32* %eid_offsets_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch2:1  store i32 %tmp_5, i32* %eid_offsets_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch1:1  store i32 %tmp_5, i32* %eid_offsets_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch0:1  store i32 %tmp_5, i32* %eid_offsets_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch7:1  store i32 %tmp_5, i32* %eid_offsets_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1  switch i3 %trunc_ln76, label %branch23 [
    i3 0, label %.load_config_end_crit_edge
    i3 1, label %branch17
    i3 2, label %branch18
    i3 3, label %branch19
    i3 -4, label %branch20
    i3 -3, label %branch21
    i3 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.load_config_end_crit_edge:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %load_config_end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load_config_begin:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_config_begin:9  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load_config_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:16  %num_edges_local_0_addr = getelementptr [2048 x i32]* %num_edges_local_0, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_0_addr"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:17  %num_edges_local_1_addr = getelementptr [2048 x i32]* %num_edges_local_1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_1_addr"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:18  %num_edges_local_2_addr = getelementptr [2048 x i32]* %num_edges_local_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_2_addr"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:19  %num_edges_local_3_addr = getelementptr [2048 x i32]* %num_edges_local_3, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_3_addr"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:20  %num_edges_local_4_addr = getelementptr [2048 x i32]* %num_edges_local_4, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_4_addr"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:21  %num_edges_local_5_addr = getelementptr [2048 x i32]* %num_edges_local_5, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_5_addr"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:22  %num_edges_local_6_addr = getelementptr [2048 x i32]* %num_edges_local_6, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_6_addr"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load_config_begin:23  %num_edges_local_7_addr = getelementptr [2048 x i32]* %num_edges_local_7, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="num_edges_local_7_addr"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch6:0  store i32 %num_edges_delta, i32* %num_edges_local_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch5:0  store i32 %num_edges_delta, i32* %num_edges_local_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch4:0  store i32 %num_edges_delta, i32* %num_edges_local_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch3:0  store i32 %num_edges_delta, i32* %num_edges_local_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch2:0  store i32 %num_edges_delta, i32* %num_edges_local_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch1:0  store i32 %num_edges_delta, i32* %num_edges_local_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch0:0  store i32 %num_edges_delta, i32* %num_edges_local_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch7:0  store i32 %num_edges_delta, i32* %num_edges_local_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %eid_offset_acc_0 = add i32 %tmp_5, %num_edges_delta

]]></Node>
<StgValue><ssdm name="eid_offset_acc_0"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch22:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_7

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch21:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_6

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch20:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_5

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch19:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch18:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_3

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch17:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.load_config_end_crit_edge:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch23:0  store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_2

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
load_config_end:0  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
load_config_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader9.preheader:0  %or_ln85 = or i16 %shl_ln71, 2

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="62" op_0_bw="16">
<![CDATA[
.preheader9.preheader:2  %zext_ln85_1 = zext i16 %or_ln85 to i62

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader9.preheader:3  %add_ln85 = add i62 %zext_ln85_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="62">
<![CDATA[
.preheader9.preheader:4  %zext_ln85_2 = zext i62 %add_ln85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader9.preheader:5  %metadata_addr_2 = getelementptr inbounds i64* %metadata, i64 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="metadata_addr_2"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="583" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="584" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="585" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="586" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="587" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="16">
<![CDATA[
.preheader9.preheader:1  %zext_ln85 = zext i16 %or_ln85 to i17

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader9.preheader:6  %metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)

]]></Node>
<StgValue><ssdm name="metadata_addr_5_rd_req"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:7  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader9:0  %pid_1 = phi i16 [ %pid_2, %"tlp::ostream<unsigned int>::write.region_end" ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="pid_1"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader9:1  %icmp_ln83 = icmp eq i16 %pid_1, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader9:2  %pid_2 = add i16 %pid_1, 1

]]></Node>
<StgValue><ssdm name="pid_2"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %icmp_ln83, label %"tlp::ostream<unsigned int>::close.region1", label %config_update_offsets_begin

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="595" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="1" op_6_bw="1">
<![CDATA[
config_update_offsets_begin:3  %update_offset = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr_2)

]]></Node>
<StgValue><ssdm name="update_offset"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="64">
<![CDATA[
config_update_offsets_begin:4  %tmp_val = trunc i64 %update_offset to i32

]]></Node>
<StgValue><ssdm name="tmp_val"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="597" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
config_update_offsets_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
config_update_offsets_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
config_update_offsets_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
config_update_offsets_begin:5  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
config_update_offsets_begin:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
config_update_offsets_begin:7  %tmp_3 = call i33 @_ssdm_op_BitConcatenate.i33.i1.i32(i1 false, i32 %tmp_val)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="16">
<![CDATA[
config_update_offsets_begin:8  %trunc_ln177 = trunc i16 %pid_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
config_update_offsets_begin:9  switch i3 %trunc_ln177, label %branch7263 [
    i3 0, label %branch0256
    i3 1, label %branch1257
    i3 2, label %branch2258
    i3 3, label %branch3259
    i3 -4, label %branch4260
    i3 -3, label %branch5261
    i3 -2, label %branch6262
  ]

]]></Node>
<StgValue><ssdm name="switch_ln144"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch6262:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch6262:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch5261:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch5261:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch4260:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch4260:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch3259:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch3259:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch2258:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch2258:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch1257:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch1257:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch0256:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch0256:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
branch7263:0  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch7263:1  br label %"tlp::ostream<unsigned int>::write.region_end"

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::write.region_end:0  %rend73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_write_OC_region_str, i32 %rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="rend73"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::write.region_end:1  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str7, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::write.region_end:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:0  %pid12_01 = alloca i16

]]></Node>
<StgValue><ssdm name="pid12_01"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:1  %num_updates_1_04 = alloca i32

]]></Node>
<StgValue><ssdm name="num_updates_1_04"/></StgValue>
</operation>

<operation id="626" st_id="33" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:34  %tmp_4 = uitofp i32 %total_num_vertices to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="627" st_id="34" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:34  %tmp_4 = uitofp i32 %total_num_vertices to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="628" st_id="35" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:34  %tmp_4 = uitofp i32 %total_num_vertices to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="629" st_id="36" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:34  %tmp_4 = uitofp i32 %total_num_vertices to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="630" st_id="37" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="631" st_id="38" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="632" st_id="39" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="633" st_id="40" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="634" st_id="41" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="635" st_id="42" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="636" st_id="43" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="637" st_id="44" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="638" st_id="45" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="639" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:2  %rbegin9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="640" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:4  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="642" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:5  %rend56_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9) nounwind

]]></Node>
<StgValue><ssdm name="rend56_0"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:6  %rbegin9_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_1"/></StgValue>
</operation>

<operation id="644" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="645" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:9  %rend56_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_1) nounwind

]]></Node>
<StgValue><ssdm name="rend56_1"/></StgValue>
</operation>

<operation id="647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:10  %rbegin9_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_2"/></StgValue>
</operation>

<operation id="648" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:11  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="649" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="650" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:13  %rend56_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_2) nounwind

]]></Node>
<StgValue><ssdm name="rend56_2"/></StgValue>
</operation>

<operation id="651" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:14  %rbegin9_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_3"/></StgValue>
</operation>

<operation id="652" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:15  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="653" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="654" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:17  %rend56_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_3) nounwind

]]></Node>
<StgValue><ssdm name="rend56_3"/></StgValue>
</operation>

<operation id="655" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:18  %rbegin9_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_4"/></StgValue>
</operation>

<operation id="656" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:19  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="657" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:20  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="658" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:21  %rend56_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_4) nounwind

]]></Node>
<StgValue><ssdm name="rend56_4"/></StgValue>
</operation>

<operation id="659" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:22  %rbegin9_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_5"/></StgValue>
</operation>

<operation id="660" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:23  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="661" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:24  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="662" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:25  %rend56_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_5) nounwind

]]></Node>
<StgValue><ssdm name="rend56_5"/></StgValue>
</operation>

<operation id="663" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:26  %rbegin9_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_6"/></StgValue>
</operation>

<operation id="664" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:27  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="665" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:28  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="666" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:29  %rend56_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_6) nounwind

]]></Node>
<StgValue><ssdm name="rend56_6"/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:30  %rbegin9_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_7"/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:31  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="669" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:32  call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 -4294967296)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="670" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:33  %rend56_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_7) nounwind

]]></Node>
<StgValue><ssdm name="rend56_7"/></StgValue>
</operation>

<operation id="671" st_id="46" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:35  %tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_val_init"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:36  %add_ln13 = add i16 %num_partitions_read, 7

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:37  %tmp_1 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %add_ln13, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="674" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:38  %and_ln = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:39  %pid_send_addr_1 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pid_send_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:40  %bitcast_ln186 = bitcast float %tmp_val_init to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln186"/></StgValue>
</operation>

<operation id="677" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:41  %pid_send_addr_2 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pid_send_addr_2"/></StgValue>
</operation>

<operation id="678" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:42  %pid_send_addr_3 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pid_send_addr_3"/></StgValue>
</operation>

<operation id="679" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:43  %pid_send_addr_4 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pid_send_addr_4"/></StgValue>
</operation>

<operation id="680" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:44  %pid_send_addr_5 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="pid_send_addr_5"/></StgValue>
</operation>

<operation id="681" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:45  %pid_send_addr_6 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="pid_send_addr_6"/></StgValue>
</operation>

<operation id="682" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:46  %pid_send_addr_7 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="pid_send_addr_7"/></StgValue>
</operation>

<operation id="683" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:47  %pid_send_addr_8 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="pid_send_addr_8"/></StgValue>
</operation>

<operation id="684" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::close.region1:48  br label %3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %iter_0 = phi i32 [ 0, %"tlp::ostream<unsigned int>::close.region1" ], [ %iter, %bulk_steps_end ]

]]></Node>
<StgValue><ssdm name="iter_0"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1  %all_done_0 = phi i1 [ false, %"tlp::ostream<unsigned int>::close.region1" ], [ %all_done_1, %bulk_steps_end ]

]]></Node>
<StgValue><ssdm name="all_done_0"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %iter = add nsw i32 %iter_0, 1

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %all_done_0, label %"tlp::ostream<bool>::close.region", label %bulk_steps_begin

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bulk_steps_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:2  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="693" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:4  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:5  %rend80_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="rend80_0"/></StgValue>
</operation>

<operation id="695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:6  %rbegin14_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_1"/></StgValue>
</operation>

<operation id="696" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="697" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:8  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="698" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:9  %rend80_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_1) nounwind

]]></Node>
<StgValue><ssdm name="rend80_1"/></StgValue>
</operation>

<operation id="699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:10  %rbegin14_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_2"/></StgValue>
</operation>

<operation id="700" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:11  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="701" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:12  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="702" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:13  %rend80_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_2) nounwind

]]></Node>
<StgValue><ssdm name="rend80_2"/></StgValue>
</operation>

<operation id="703" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:14  %rbegin14_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_3"/></StgValue>
</operation>

<operation id="704" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:15  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="705" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:16  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="706" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:17  %rend80_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_3) nounwind

]]></Node>
<StgValue><ssdm name="rend80_3"/></StgValue>
</operation>

<operation id="707" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:18  %rbegin14_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_4"/></StgValue>
</operation>

<operation id="708" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:19  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="709" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:20  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="710" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:21  %rend80_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_4) nounwind

]]></Node>
<StgValue><ssdm name="rend80_4"/></StgValue>
</operation>

<operation id="711" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:22  %rbegin14_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_5"/></StgValue>
</operation>

<operation id="712" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:23  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="713" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:24  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="714" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:25  %rend80_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_5) nounwind

]]></Node>
<StgValue><ssdm name="rend80_5"/></StgValue>
</operation>

<operation id="715" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:26  %rbegin14_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_6"/></StgValue>
</operation>

<operation id="716" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:27  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="717" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:28  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="718" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:29  %rend80_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_6) nounwind

]]></Node>
<StgValue><ssdm name="rend80_6"/></StgValue>
</operation>

<operation id="719" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bulk_steps_begin:30  %rbegin14_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14_7"/></StgValue>
</operation>

<operation id="720" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
bulk_steps_begin:31  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="721" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
bulk_steps_begin:32  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 0)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="722" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_begin:33  %rend80_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_7) nounwind

]]></Node>
<StgValue><ssdm name="rend80_7"/></StgValue>
</operation>

<operation id="723" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
bulk_steps_begin:34  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="724" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
tlp::ostream<bool>::close.region:65  %add_ln240 = add i17 %zext_ln57_1, %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="725" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="62" op_0_bw="17">
<![CDATA[
tlp::ostream<bool>::close.region:66  %zext_ln240 = zext i17 %add_ln240 to i62

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="726" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="all_done_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
tlp::ostream<bool>::close.region:67  %add_ln240_1 = add i62 %zext_ln240, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln240_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="727" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader7:0  %pid5_0 = phi i16 [ %pid_3, %"tlp::ostream<VertexReq>::write.region" ], [ 0, %bulk_steps_begin ]

]]></Node>
<StgValue><ssdm name="pid5_0"/></StgValue>
</operation>

<operation id="728" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:1  %vid_offset = phi i32 [ %add_ln114, %"tlp::ostream<VertexReq>::write.region" ], [ 0, %bulk_steps_begin ]

]]></Node>
<StgValue><ssdm name="vid_offset"/></StgValue>
</operation>

<operation id="729" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:2  %icmp_ln112 = icmp eq i16 %pid5_0, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="730" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:3  %pid_3 = add i16 %pid5_0, 1

]]></Node>
<StgValue><ssdm name="pid_3"/></StgValue>
</operation>

<operation id="731" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln112, label %"tlp::ostream<TaskReq>::write.region", label %"tlp::ostream<VertexReq>::write.region"

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="732" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<VertexReq>::write.region:7  %zext_ln129 = zext i16 %pid5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="733" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:8  %num_edges_local_0_addr_1 = getelementptr [2048 x i32]* %num_edges_local_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_0_addr_1"/></StgValue>
</operation>

<operation id="734" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:9  %num_edges_local_0_load = load i32* %num_edges_local_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_edges_local_0_load"/></StgValue>
</operation>

<operation id="735" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:10  %eid_offsets_0_addr_1 = getelementptr [2048 x i32]* %eid_offsets_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_0_addr_1"/></StgValue>
</operation>

<operation id="736" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:11  %eid_offsets_0_load = load i32* %eid_offsets_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="eid_offsets_0_load"/></StgValue>
</operation>

<operation id="737" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:17  %num_edges_local_1_addr_1 = getelementptr [2048 x i32]* %num_edges_local_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_1_addr_1"/></StgValue>
</operation>

<operation id="738" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:18  %num_edges_local_1_load = load i32* %num_edges_local_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_1_load"/></StgValue>
</operation>

<operation id="739" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:19  %eid_offsets_1_addr_1 = getelementptr [2048 x i32]* %eid_offsets_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_1_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:20  %eid_offsets_1_load = load i32* %eid_offsets_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_1_load"/></StgValue>
</operation>

<operation id="741" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:26  %num_edges_local_2_addr_1 = getelementptr [2048 x i32]* %num_edges_local_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_2_addr_1"/></StgValue>
</operation>

<operation id="742" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:27  %num_edges_local_2_load = load i32* %num_edges_local_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="num_edges_local_2_load"/></StgValue>
</operation>

<operation id="743" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:28  %eid_offsets_2_addr_1 = getelementptr [2048 x i32]* %eid_offsets_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_2_addr_1"/></StgValue>
</operation>

<operation id="744" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:29  %eid_offsets_2_load = load i32* %eid_offsets_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eid_offsets_2_load"/></StgValue>
</operation>

<operation id="745" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:35  %num_edges_local_3_addr_1 = getelementptr [2048 x i32]* %num_edges_local_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_3_addr_1"/></StgValue>
</operation>

<operation id="746" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:36  %num_edges_local_3_load = load i32* %num_edges_local_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_3_load"/></StgValue>
</operation>

<operation id="747" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:37  %eid_offsets_3_addr_1 = getelementptr [2048 x i32]* %eid_offsets_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_3_addr_1"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:38  %eid_offsets_3_load = load i32* %eid_offsets_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_3_load"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:44  %num_edges_local_4_addr_1 = getelementptr [2048 x i32]* %num_edges_local_4, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_4_addr_1"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:45  %num_edges_local_4_load = load i32* %num_edges_local_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_edges_local_4_load"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:46  %eid_offsets_4_addr_1 = getelementptr [2048 x i32]* %eid_offsets_4, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_4_addr_1"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:47  %eid_offsets_4_load = load i32* %eid_offsets_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="eid_offsets_4_load"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:53  %num_edges_local_5_addr_1 = getelementptr [2048 x i32]* %num_edges_local_5, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_5_addr_1"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:54  %num_edges_local_5_load = load i32* %num_edges_local_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_5_load"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:55  %eid_offsets_5_addr_1 = getelementptr [2048 x i32]* %eid_offsets_5, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_5_addr_1"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:56  %eid_offsets_5_load = load i32* %eid_offsets_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_5_load"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:62  %num_edges_local_6_addr_1 = getelementptr [2048 x i32]* %num_edges_local_6, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_6_addr_1"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:63  %num_edges_local_6_load = load i32* %num_edges_local_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="num_edges_local_6_load"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:64  %eid_offsets_6_addr_1 = getelementptr [2048 x i32]* %eid_offsets_6, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_6_addr_1"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:65  %eid_offsets_6_load = load i32* %eid_offsets_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eid_offsets_6_load"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:71  %num_edges_local_7_addr_1 = getelementptr [2048 x i32]* %num_edges_local_7, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="num_edges_local_7_addr_1"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:72  %num_edges_local_7_load = load i32* %num_edges_local_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_7_load"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<VertexReq>::write.region:73  %eid_offsets_7_addr_1 = getelementptr [2048 x i32]* %eid_offsets_7, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="eid_offsets_7_addr_1"/></StgValue>
</operation>

<operation id="764" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:74  %eid_offsets_7_load = load i32* %eid_offsets_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_7_load"/></StgValue>
</operation>

<operation id="765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="766" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="767" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:2  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="768" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:3  %rend87_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend87_0"/></StgValue>
</operation>

<operation id="769" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:4  %rbegin18_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_1"/></StgValue>
</operation>

<operation id="770" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="771" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:6  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="772" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:7  %rend87_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_1) nounwind

]]></Node>
<StgValue><ssdm name="rend87_1"/></StgValue>
</operation>

<operation id="773" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:8  %rbegin18_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_2"/></StgValue>
</operation>

<operation id="774" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="775" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:10  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="776" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:11  %rend87_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_2) nounwind

]]></Node>
<StgValue><ssdm name="rend87_2"/></StgValue>
</operation>

<operation id="777" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:12  %rbegin18_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_3"/></StgValue>
</operation>

<operation id="778" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="779" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:14  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="780" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:15  %rend87_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_3) nounwind

]]></Node>
<StgValue><ssdm name="rend87_3"/></StgValue>
</operation>

<operation id="781" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:16  %rbegin18_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_4"/></StgValue>
</operation>

<operation id="782" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:17  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="783" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:18  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="784" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:19  %rend87_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_4) nounwind

]]></Node>
<StgValue><ssdm name="rend87_4"/></StgValue>
</operation>

<operation id="785" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:20  %rbegin18_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_5"/></StgValue>
</operation>

<operation id="786" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:21  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="787" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:22  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="788" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:23  %rend87_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_5) nounwind

]]></Node>
<StgValue><ssdm name="rend87_5"/></StgValue>
</operation>

<operation id="789" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:24  %rbegin18_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_6"/></StgValue>
</operation>

<operation id="790" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:25  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="791" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:26  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="792" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:27  %rend87_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_6) nounwind

]]></Node>
<StgValue><ssdm name="rend87_6"/></StgValue>
</operation>

<operation id="793" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:28  %rbegin18_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18_7"/></StgValue>
</operation>

<operation id="794" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="795" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:30  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 822752278660603021077484591278675252491367932816789931674304512)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:31  %rend87_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_7) nounwind

]]></Node>
<StgValue><ssdm name="rend87_7"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:32  %rbegin10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:33  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="799" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:34  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="800" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:35  %rend76_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin10) nounwind

]]></Node>
<StgValue><ssdm name="rend76_0"/></StgValue>
</operation>

<operation id="801" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:36  %rbegin24_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_1"/></StgValue>
</operation>

<operation id="802" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:37  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="803" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:38  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="804" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:39  %rend76_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_1) nounwind

]]></Node>
<StgValue><ssdm name="rend76_1"/></StgValue>
</operation>

<operation id="805" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:40  %rbegin24_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_2"/></StgValue>
</operation>

<operation id="806" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:41  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="807" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:42  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="808" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:43  %rend76_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_2) nounwind

]]></Node>
<StgValue><ssdm name="rend76_2"/></StgValue>
</operation>

<operation id="809" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:44  %rbegin24_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_3"/></StgValue>
</operation>

<operation id="810" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:45  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="811" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:46  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="812" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:47  %rend76_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_3) nounwind

]]></Node>
<StgValue><ssdm name="rend76_3"/></StgValue>
</operation>

<operation id="813" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:48  %rbegin24_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_4"/></StgValue>
</operation>

<operation id="814" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:49  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="815" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:50  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="816" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:51  %rend76_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_4) nounwind

]]></Node>
<StgValue><ssdm name="rend76_4"/></StgValue>
</operation>

<operation id="817" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:52  %rbegin24_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_5"/></StgValue>
</operation>

<operation id="818" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:53  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="819" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:54  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="820" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:55  %rend76_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_5) nounwind

]]></Node>
<StgValue><ssdm name="rend76_5"/></StgValue>
</operation>

<operation id="821" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:56  %rbegin24_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_6"/></StgValue>
</operation>

<operation id="822" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:57  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="823" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:58  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="824" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:59  %rend76_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_6) nounwind

]]></Node>
<StgValue><ssdm name="rend76_6"/></StgValue>
</operation>

<operation id="825" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:60  %rbegin24_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin24_7"/></StgValue>
</operation>

<operation id="826" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:61  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="827" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:62  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="828" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::write.region:63  %rend76_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_7) nounwind

]]></Node>
<StgValue><ssdm name="rend76_7"/></StgValue>
</operation>

<operation id="829" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::write.region:64  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="830" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:1  %add_ln114 = add i32 %vid_offset, %partition_size

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="831" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:2  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="832" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="833" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:4  %tmp_6_2 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32(i1 false, i32 %partition_size, i32 %vid_offset)

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="834" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="65">
<![CDATA[
tlp::ostream<VertexReq>::write.region:5  call void @_ssdm_op_Write.ap_fifo.volatile.i65P(i65* %vertex_req_q_fifo_V, i65 %tmp_6_2)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="835" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:6  %rend84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="836" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:9  %num_edges_local_0_load = load i32* %num_edges_local_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_edges_local_0_load"/></StgValue>
</operation>

<operation id="837" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:11  %eid_offsets_0_load = load i32* %eid_offsets_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="eid_offsets_0_load"/></StgValue>
</operation>

<operation id="838" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:12  %rbegin11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="839" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="840" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:14  %tmp_7 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_0_load, i32 %vid_offset, i32 %num_edges_local_0_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="841" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:15  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 %tmp_7)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="842" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:16  %rend92_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin11) nounwind

]]></Node>
<StgValue><ssdm name="rend92_0"/></StgValue>
</operation>

<operation id="843" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:18  %num_edges_local_1_load = load i32* %num_edges_local_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_1_load"/></StgValue>
</operation>

<operation id="844" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:20  %eid_offsets_1_load = load i32* %eid_offsets_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_1_load"/></StgValue>
</operation>

<operation id="845" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:21  %rbegin21_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_1"/></StgValue>
</operation>

<operation id="846" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:22  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="847" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:23  %tmp_7_1 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_1_load, i32 %vid_offset, i32 %num_edges_local_1_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="848" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:24  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 %tmp_7_1)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="849" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:25  %rend92_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_1) nounwind

]]></Node>
<StgValue><ssdm name="rend92_1"/></StgValue>
</operation>

<operation id="850" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:27  %num_edges_local_2_load = load i32* %num_edges_local_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="num_edges_local_2_load"/></StgValue>
</operation>

<operation id="851" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:29  %eid_offsets_2_load = load i32* %eid_offsets_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eid_offsets_2_load"/></StgValue>
</operation>

<operation id="852" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:30  %rbegin21_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_2"/></StgValue>
</operation>

<operation id="853" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:31  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="854" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:32  %tmp_7_2 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_2_load, i32 %vid_offset, i32 %num_edges_local_2_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="855" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:33  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 %tmp_7_2)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="856" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:34  %rend92_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_2) nounwind

]]></Node>
<StgValue><ssdm name="rend92_2"/></StgValue>
</operation>

<operation id="857" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:36  %num_edges_local_3_load = load i32* %num_edges_local_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_3_load"/></StgValue>
</operation>

<operation id="858" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:38  %eid_offsets_3_load = load i32* %eid_offsets_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_3_load"/></StgValue>
</operation>

<operation id="859" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:39  %rbegin21_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_3"/></StgValue>
</operation>

<operation id="860" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:40  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="861" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:41  %tmp_7_3 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_3_load, i32 %vid_offset, i32 %num_edges_local_3_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="862" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:42  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 %tmp_7_3)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="863" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:43  %rend92_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_3) nounwind

]]></Node>
<StgValue><ssdm name="rend92_3"/></StgValue>
</operation>

<operation id="864" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:45  %num_edges_local_4_load = load i32* %num_edges_local_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_edges_local_4_load"/></StgValue>
</operation>

<operation id="865" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:47  %eid_offsets_4_load = load i32* %eid_offsets_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="eid_offsets_4_load"/></StgValue>
</operation>

<operation id="866" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:48  %rbegin21_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_4"/></StgValue>
</operation>

<operation id="867" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:49  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="868" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:50  %tmp_7_4 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_4_load, i32 %vid_offset, i32 %num_edges_local_4_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="869" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:51  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 %tmp_7_4)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="870" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:52  %rend92_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_4) nounwind

]]></Node>
<StgValue><ssdm name="rend92_4"/></StgValue>
</operation>

<operation id="871" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:54  %num_edges_local_5_load = load i32* %num_edges_local_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_5_load"/></StgValue>
</operation>

<operation id="872" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:56  %eid_offsets_5_load = load i32* %eid_offsets_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_5_load"/></StgValue>
</operation>

<operation id="873" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:57  %rbegin21_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_5"/></StgValue>
</operation>

<operation id="874" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:58  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="875" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:59  %tmp_7_5 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_5_load, i32 %vid_offset, i32 %num_edges_local_5_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="876" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:60  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 %tmp_7_5)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="877" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:61  %rend92_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_5) nounwind

]]></Node>
<StgValue><ssdm name="rend92_5"/></StgValue>
</operation>

<operation id="878" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:63  %num_edges_local_6_load = load i32* %num_edges_local_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="num_edges_local_6_load"/></StgValue>
</operation>

<operation id="879" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:65  %eid_offsets_6_load = load i32* %eid_offsets_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eid_offsets_6_load"/></StgValue>
</operation>

<operation id="880" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:66  %rbegin21_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_6"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:67  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:68  %tmp_7_6 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_6_load, i32 %vid_offset, i32 %num_edges_local_6_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:69  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 %tmp_7_6)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="884" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:70  %rend92_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_6) nounwind

]]></Node>
<StgValue><ssdm name="rend92_6"/></StgValue>
</operation>

<operation id="885" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:72  %num_edges_local_7_load = load i32* %num_edges_local_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="num_edges_local_7_load"/></StgValue>
</operation>

<operation id="886" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<VertexReq>::write.region:74  %eid_offsets_7_load = load i32* %eid_offsets_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eid_offsets_7_load"/></StgValue>
</operation>

<operation id="887" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:75  %rbegin21_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_7"/></StgValue>
</operation>

<operation id="888" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:76  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="889" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="211" op_0_bw="211" op_1_bw="34" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="17">
<![CDATA[
tlp::ostream<VertexReq>::write.region:77  %tmp_7_7 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_7_load, i32 %vid_offset, i32 %num_edges_local_7_load, i32 %partition_size, i32 %base_vid, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="890" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:78  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 %tmp_7_7)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="891" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:79  %rend92_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_7) nounwind

]]></Node>
<StgValue><ssdm name="rend92_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="892" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="893" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:80  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln134"/></StgValue>
</operation>

<operation id="894" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:81  %rbegin12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="895" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:82  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="896" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:83  %empty_129 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="897" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:84  %rend104_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin12) nounwind

]]></Node>
<StgValue><ssdm name="rend104_0"/></StgValue>
</operation>

<operation id="898" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:85  %rbegin26_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_1"/></StgValue>
</operation>

<operation id="899" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:86  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="900" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:87  %empty_130 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="901" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:88  %rend104_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_1) nounwind

]]></Node>
<StgValue><ssdm name="rend104_1"/></StgValue>
</operation>

<operation id="902" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:89  %rbegin26_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_2"/></StgValue>
</operation>

<operation id="903" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:90  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="904" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:91  %empty_131 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_2)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="905" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:92  %rend104_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_2) nounwind

]]></Node>
<StgValue><ssdm name="rend104_2"/></StgValue>
</operation>

<operation id="906" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:93  %rbegin26_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_3"/></StgValue>
</operation>

<operation id="907" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:94  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="908" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:95  %empty_132 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_3)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="909" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:96  %rend104_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_3) nounwind

]]></Node>
<StgValue><ssdm name="rend104_3"/></StgValue>
</operation>

<operation id="910" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:97  %rbegin26_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_4"/></StgValue>
</operation>

<operation id="911" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:98  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="912" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:99  %empty_133 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_4)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="913" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:100  %rend104_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_4) nounwind

]]></Node>
<StgValue><ssdm name="rend104_4"/></StgValue>
</operation>

<operation id="914" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:101  %rbegin26_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_5"/></StgValue>
</operation>

<operation id="915" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:102  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="916" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:103  %empty_134 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_5)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="917" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:104  %rend104_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_5) nounwind

]]></Node>
<StgValue><ssdm name="rend104_5"/></StgValue>
</operation>

<operation id="918" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:105  %rbegin26_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_6"/></StgValue>
</operation>

<operation id="919" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:106  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="920" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:107  %empty_135 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_6)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="921" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:108  %rend104_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_6) nounwind

]]></Node>
<StgValue><ssdm name="rend104_6"/></StgValue>
</operation>

<operation id="922" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:109  %rbegin26_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin26_7"/></StgValue>
</operation>

<operation id="923" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:110  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="924" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:111  %empty_136 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_7)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="925" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<VertexReq>::write.region:112  %rend104_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_7) nounwind

]]></Node>
<StgValue><ssdm name="rend104_7"/></StgValue>
</operation>

<operation id="926" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<VertexReq>::write.region:113  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="927" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader6:0  %pid11_0 = phi i16 [ %pid_4, %reset_num_updates ], [ 0, %"tlp::ostream<TaskReq>::write.region" ]

]]></Node>
<StgValue><ssdm name="pid11_0"/></StgValue>
</operation>

<operation id="928" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:1  %icmp_ln162 = icmp eq i16 %pid11_0, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="929" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:2  %pid_4 = add i16 %pid11_0, 1

]]></Node>
<StgValue><ssdm name="pid_4"/></StgValue>
</operation>

<operation id="930" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %icmp_ln162, label %.preheader5.preheader, label %reset_num_updates

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="931" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
reset_num_updates:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="932" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
reset_num_updates:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="933" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
reset_num_updates:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="934" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="16">
<![CDATA[
reset_num_updates:3  %zext_ln164 = zext i16 %pid11_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="935" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
reset_num_updates:4  %num_updates_local_addr = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="num_updates_local_addr"/></StgValue>
</operation>

<operation id="936" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
reset_num_updates:5  store i32 0, i32* %num_updates_local_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="937" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
reset_num_updates:6  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str22, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="938" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
reset_num_updates:7  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="939" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="940" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader5:0  %pid_recv_0 = phi i16 [ %pid_recv_2_7, %collect_num_updates_end ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="pid_recv_0"/></StgValue>
</operation>

<operation id="941" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:1  %icmp_ln168 = icmp ult i16 %pid_recv_0, %and_ln

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="942" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:2  br i1 %icmp_ln168, label %collect_num_updates_begin, label %.preheader4.0

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="943" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16">
<![CDATA[
collect_num_updates_begin:0  %pid12_01_load = load i16* %pid12_01

]]></Node>
<StgValue><ssdm name="pid12_01_load"/></StgValue>
</operation>

<operation id="944" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32">
<![CDATA[
collect_num_updates_begin:1  %num_updates_1_04_load = load i32* %num_updates_1_04

]]></Node>
<StgValue><ssdm name="num_updates_1_04_load"/></StgValue>
</operation>

<operation id="945" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
collect_num_updates_begin:2  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="946" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
collect_num_updates_begin:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="947" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
collect_num_updates_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln169"/></StgValue>
</operation>

<operation id="948" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
collect_num_updates_begin:5  %rbegin13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="949" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
collect_num_updates_begin:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="950" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
collect_num_updates_begin:7  %num_updates_q_fifo_V_0_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_0_read"/></StgValue>
</operation>

<operation id="951" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="50">
<![CDATA[
collect_num_updates_begin:8  %p_vld = extractvalue { i1, i49 } %num_updates_q_fifo_V_0_read, 0

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="952" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="49" op_0_bw="50">
<![CDATA[
collect_num_updates_begin:9  %tmp_11 = extractvalue { i1, i49 } %num_updates_q_fifo_V_0_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="953" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
collect_num_updates_begin:10  %elem_val_payload_new = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new"/></StgValue>
</operation>

<operation id="954" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
collect_num_updates_begin:11  %rend106_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin13) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_0"/></StgValue>
</operation>

<operation id="955" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="49">
<![CDATA[
collect_num_updates_begin:12  %trunc_ln179 = trunc i49 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179"/></StgValue>
</operation>

<operation id="956" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
collect_num_updates_begin:13  %shl_ln1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="957" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
collect_num_updates_begin:14  %add_ln180 = add i16 1, %pid_recv_0

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="958" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
collect_num_updates_begin:15  %select_ln165 = select i1 %p_vld, i32 %elem_val_payload_new, i32 %num_updates_1_04_load

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="959" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
collect_num_updates_begin:16  %select_ln165_1 = select i1 %p_vld, i16 %add_ln180, i16 %pid_recv_0

]]></Node>
<StgValue><ssdm name="select_ln165_1"/></StgValue>
</operation>

<operation id="960" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
collect_num_updates_begin:17  %select_ln165_2 = select i1 %p_vld, i16 %shl_ln1, i16 %pid12_01_load

]]></Node>
<StgValue><ssdm name="select_ln165_2"/></StgValue>
</operation>

<operation id="961" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
collect_num_updates_begin:18  br i1 %p_vld, label %._crit_edge.1, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="962" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:0  %rbegin31_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_1"/></StgValue>
</operation>

<operation id="963" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="964" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:2  %num_updates_q_fifo_V_1_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_1_read"/></StgValue>
</operation>

<operation id="965" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:3  %p_vld1 = extractvalue { i1, i49 } %num_updates_q_fifo_V_1_read, 0

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="966" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:4  %tmp_11_1 = extractvalue { i1, i49 } %num_updates_q_fifo_V_1_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="967" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:5  %elem_val_payload_new37_1 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_1"/></StgValue>
</operation>

<operation id="968" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:6  %rend106_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_1) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_1"/></StgValue>
</operation>

<operation id="969" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region:7  br i1 %p_vld1, label %.critedge.1, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="970" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="13" op_0_bw="49">
<![CDATA[
.critedge.1:0  %trunc_ln179_1 = trunc i49 %tmp_11_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_1"/></StgValue>
</operation>

<operation id="971" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.1:1  %shl_ln179_1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_1"/></StgValue>
</operation>

<operation id="972" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.1:2  %or_ln179 = or i16 %shl_ln179_1, 1

]]></Node>
<StgValue><ssdm name="or_ln179"/></StgValue>
</operation>

<operation id="973" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.1:3  %add_ln180_1 = add i16 1, %select_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="974" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="p_vld" val="0"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
.critedge.1:4  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="975" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.1:2  %done_1_1 = phi i1 [ %p_vld, %collect_num_updates_begin ], [ true, %.critedge.1 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="done_1_1"/></StgValue>
</operation>

<operation id="976" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:0  %rbegin31_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_2"/></StgValue>
</operation>

<operation id="977" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="978" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:2  %num_updates_q_fifo_V_2_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_2)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_2_read"/></StgValue>
</operation>

<operation id="979" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:3  %p_vld2 = extractvalue { i1, i49 } %num_updates_q_fifo_V_2_read, 0

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="980" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:4  %tmp_11_2 = extractvalue { i1, i49 } %num_updates_q_fifo_V_2_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="981" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:5  %elem_val_payload_new37_2 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_2"/></StgValue>
</operation>

<operation id="982" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:6  %rend106_c_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_2) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_2"/></StgValue>
</operation>

<operation id="983" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="13" op_0_bw="49">
<![CDATA[
.critedge.2:0  %trunc_ln179_2 = trunc i49 %tmp_11_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="984" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.1:0  %num_updates_1_3_1 = phi i32 [ %select_ln165, %collect_num_updates_begin ], [ %elem_val_payload_new37_1, %.critedge.1 ], [ %select_ln165, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_1"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.1:1  %pid_recv_2_1 = phi i16 [ %select_ln165_1, %collect_num_updates_begin ], [ %add_ln180_1, %.critedge.1 ], [ %select_ln165_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_1"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.1:3  %pid12_3_1 = phi i16 [ %select_ln165_2, %collect_num_updates_begin ], [ %or_ln179, %.critedge.1 ], [ %select_ln165_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="pid12_3_1"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %done_1_1, label %._crit_edge.2, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1:7  br i1 %p_vld2, label %.critedge.2, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.2:1  %shl_ln179_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_2"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.2:2  %or_ln179_1 = or i16 %shl_ln179_2, 2

]]></Node>
<StgValue><ssdm name="or_ln179_1"/></StgValue>
</operation>

<operation id="991" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.2:3  %add_ln180_2 = add i16 1, %pid_recv_2_1

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="992" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_1" val="0"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
.critedge.2:4  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="993" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.2:0  %num_updates_1_3_2 = phi i32 [ %num_updates_1_3_1, %._crit_edge.1 ], [ %elem_val_payload_new37_2, %.critedge.2 ], [ %num_updates_1_3_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_2"/></StgValue>
</operation>

<operation id="994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.2:1  %pid_recv_2_2 = phi i16 [ %pid_recv_2_1, %._crit_edge.1 ], [ %add_ln180_2, %.critedge.2 ], [ %pid_recv_2_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_2"/></StgValue>
</operation>

<operation id="995" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.2:2  %done_1_2 = phi i1 [ %done_1_1, %._crit_edge.1 ], [ true, %.critedge.2 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="done_1_2"/></StgValue>
</operation>

<operation id="996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.2:3  %pid12_3_2 = phi i16 [ %pid12_3_1, %._crit_edge.1 ], [ %or_ln179_1, %.critedge.2 ], [ %pid12_3_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]

]]></Node>
<StgValue><ssdm name="pid12_3_2"/></StgValue>
</operation>

<operation id="997" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %done_1_2, label %._crit_edge.3, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="998" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:0  %rbegin31_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_3"/></StgValue>
</operation>

<operation id="999" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1000" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:2  %num_updates_q_fifo_V_3_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_3)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_3_read"/></StgValue>
</operation>

<operation id="1001" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:3  %p_vld3 = extractvalue { i1, i49 } %num_updates_q_fifo_V_3_read, 0

]]></Node>
<StgValue><ssdm name="p_vld3"/></StgValue>
</operation>

<operation id="1002" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:4  %tmp_11_3 = extractvalue { i1, i49 } %num_updates_q_fifo_V_3_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="1003" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:5  %elem_val_payload_new37_3 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_3"/></StgValue>
</operation>

<operation id="1004" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:6  %rend106_c_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_3) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_3"/></StgValue>
</operation>

<operation id="1005" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2:7  br i1 %p_vld3, label %.critedge.3, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="1006" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="49">
<![CDATA[
.critedge.3:0  %trunc_ln179_3 = trunc i49 %tmp_11_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_3"/></StgValue>
</operation>

<operation id="1007" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.3:1  %shl_ln179_3 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_3"/></StgValue>
</operation>

<operation id="1008" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.3:2  %or_ln179_2 = or i16 %shl_ln179_3, 3

]]></Node>
<StgValue><ssdm name="or_ln179_2"/></StgValue>
</operation>

<operation id="1009" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.3:3  %add_ln180_3 = add i16 1, %pid_recv_2_2

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="1010" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_2" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
.critedge.3:4  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="1011" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.3:0  %num_updates_1_3_3 = phi i32 [ %num_updates_1_3_2, %._crit_edge.2 ], [ %elem_val_payload_new37_3, %.critedge.3 ], [ %num_updates_1_3_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_3"/></StgValue>
</operation>

<operation id="1012" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.3:1  %pid_recv_2_3 = phi i16 [ %pid_recv_2_2, %._crit_edge.2 ], [ %add_ln180_3, %.critedge.3 ], [ %pid_recv_2_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_3"/></StgValue>
</operation>

<operation id="1013" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.3:2  %done_1_3 = phi i1 [ %done_1_2, %._crit_edge.2 ], [ true, %.critedge.3 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="done_1_3"/></StgValue>
</operation>

<operation id="1014" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.3:3  %pid12_3_3 = phi i16 [ %pid12_3_2, %._crit_edge.2 ], [ %or_ln179_2, %.critedge.3 ], [ %pid12_3_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]

]]></Node>
<StgValue><ssdm name="pid12_3_3"/></StgValue>
</operation>

<operation id="1015" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:4  br i1 %done_1_3, label %._crit_edge.4, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="1016" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:0  %rbegin31_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_4"/></StgValue>
</operation>

<operation id="1017" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1018" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:2  %num_updates_q_fifo_V_4_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_4)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_4_read"/></StgValue>
</operation>

<operation id="1019" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:3  %p_vld4 = extractvalue { i1, i49 } %num_updates_q_fifo_V_4_read, 0

]]></Node>
<StgValue><ssdm name="p_vld4"/></StgValue>
</operation>

<operation id="1020" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:4  %tmp_11_4 = extractvalue { i1, i49 } %num_updates_q_fifo_V_4_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="1021" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:5  %elem_val_payload_new37_4 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_4"/></StgValue>
</operation>

<operation id="1022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:6  %rend106_c_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_4) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_4"/></StgValue>
</operation>

<operation id="1023" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3:7  br i1 %p_vld4, label %.critedge.4, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="1024" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="13" op_0_bw="49">
<![CDATA[
.critedge.4:0  %trunc_ln179_4 = trunc i49 %tmp_11_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_4"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.4:1  %shl_ln179_4 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_4"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.4:2  %or_ln179_3 = or i16 %shl_ln179_4, 4

]]></Node>
<StgValue><ssdm name="or_ln179_3"/></StgValue>
</operation>

<operation id="1027" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.4:3  %add_ln180_4 = add i16 1, %pid_recv_2_3

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="1028" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_3" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
.critedge.4:4  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="1029" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.4:0  %num_updates_1_3_4 = phi i32 [ %num_updates_1_3_3, %._crit_edge.3 ], [ %elem_val_payload_new37_4, %.critedge.4 ], [ %num_updates_1_3_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_4"/></StgValue>
</operation>

<operation id="1030" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.4:1  %pid_recv_2_4 = phi i16 [ %pid_recv_2_3, %._crit_edge.3 ], [ %add_ln180_4, %.critedge.4 ], [ %pid_recv_2_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_4"/></StgValue>
</operation>

<operation id="1031" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.4:2  %done_1_4 = phi i1 [ %done_1_3, %._crit_edge.3 ], [ true, %.critedge.4 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]

]]></Node>
<StgValue><ssdm name="done_1_4"/></StgValue>
</operation>

<operation id="1032" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.4:3  %pid12_3_4 = phi i16 [ %pid12_3_3, %._crit_edge.3 ], [ %or_ln179_3, %.critedge.4 ], [ %pid12_3_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]

]]></Node>
<StgValue><ssdm name="pid12_3_4"/></StgValue>
</operation>

<operation id="1033" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:4  br i1 %done_1_4, label %._crit_edge.5, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="1034" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:0  %rbegin31_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_5"/></StgValue>
</operation>

<operation id="1035" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1036" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:2  %num_updates_q_fifo_V_5_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_5)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_5_read"/></StgValue>
</operation>

<operation id="1037" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:3  %p_vld5 = extractvalue { i1, i49 } %num_updates_q_fifo_V_5_read, 0

]]></Node>
<StgValue><ssdm name="p_vld5"/></StgValue>
</operation>

<operation id="1038" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:4  %tmp_11_5 = extractvalue { i1, i49 } %num_updates_q_fifo_V_5_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="1039" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:5  %elem_val_payload_new37_5 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_5"/></StgValue>
</operation>

<operation id="1040" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:6  %rend106_c_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_5) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_5"/></StgValue>
</operation>

<operation id="1041" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4:7  br i1 %p_vld5, label %.critedge.5, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="1042" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="13" op_0_bw="49">
<![CDATA[
.critedge.5:0  %trunc_ln179_5 = trunc i49 %tmp_11_5 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_5"/></StgValue>
</operation>

<operation id="1043" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.5:1  %shl_ln179_5 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_5"/></StgValue>
</operation>

<operation id="1044" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.5:2  %or_ln179_4 = or i16 %shl_ln179_5, 5

]]></Node>
<StgValue><ssdm name="or_ln179_4"/></StgValue>
</operation>

<operation id="1045" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.5:3  %add_ln180_5 = add i16 1, %pid_recv_2_4

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="1046" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_4" val="0"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
.critedge.5:4  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="1047" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.5:0  %num_updates_1_3_5 = phi i32 [ %num_updates_1_3_4, %._crit_edge.4 ], [ %elem_val_payload_new37_5, %.critedge.5 ], [ %num_updates_1_3_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_5"/></StgValue>
</operation>

<operation id="1048" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.5:1  %pid_recv_2_5 = phi i16 [ %pid_recv_2_4, %._crit_edge.4 ], [ %add_ln180_5, %.critedge.5 ], [ %pid_recv_2_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_5"/></StgValue>
</operation>

<operation id="1049" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.5:2  %done_1_5 = phi i1 [ %done_1_4, %._crit_edge.4 ], [ true, %.critedge.5 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]

]]></Node>
<StgValue><ssdm name="done_1_5"/></StgValue>
</operation>

<operation id="1050" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.5:3  %pid12_3_5 = phi i16 [ %pid12_3_4, %._crit_edge.4 ], [ %or_ln179_4, %.critedge.5 ], [ %pid12_3_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]

]]></Node>
<StgValue><ssdm name="pid12_3_5"/></StgValue>
</operation>

<operation id="1051" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:4  br i1 %done_1_5, label %._crit_edge.6, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="1052" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:0  %rbegin31_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_6"/></StgValue>
</operation>

<operation id="1053" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1054" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:2  %num_updates_q_fifo_V_6_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_6)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_6_read"/></StgValue>
</operation>

<operation id="1055" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:3  %p_vld6 = extractvalue { i1, i49 } %num_updates_q_fifo_V_6_read, 0

]]></Node>
<StgValue><ssdm name="p_vld6"/></StgValue>
</operation>

<operation id="1056" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:4  %tmp_11_6 = extractvalue { i1, i49 } %num_updates_q_fifo_V_6_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="1057" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:5  %elem_val_payload_new37_6 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_6"/></StgValue>
</operation>

<operation id="1058" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:6  %rend106_c_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_6) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_6"/></StgValue>
</operation>

<operation id="1059" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5:7  br i1 %p_vld6, label %.critedge.6, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="1060" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="13" op_0_bw="49">
<![CDATA[
.critedge.6:0  %trunc_ln179_6 = trunc i49 %tmp_11_6 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_6"/></StgValue>
</operation>

<operation id="1061" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.6:1  %shl_ln179_6 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_6"/></StgValue>
</operation>

<operation id="1062" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.6:2  %or_ln179_5 = or i16 %shl_ln179_6, 6

]]></Node>
<StgValue><ssdm name="or_ln179_5"/></StgValue>
</operation>

<operation id="1063" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.6:3  %add_ln180_6 = add i16 1, %pid_recv_2_5

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="1064" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_5" val="0"/>
<literal name="p_vld6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
.critedge.6:4  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="1065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.6:0  %num_updates_1_3_6 = phi i32 [ %num_updates_1_3_5, %._crit_edge.5 ], [ %elem_val_payload_new37_6, %.critedge.6 ], [ %num_updates_1_3_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_6"/></StgValue>
</operation>

<operation id="1066" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.6:1  %pid_recv_2_6 = phi i16 [ %pid_recv_2_5, %._crit_edge.5 ], [ %add_ln180_6, %.critedge.6 ], [ %pid_recv_2_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_6"/></StgValue>
</operation>

<operation id="1067" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.6:2  %done_1_6 = phi i1 [ %done_1_5, %._crit_edge.5 ], [ true, %.critedge.6 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]

]]></Node>
<StgValue><ssdm name="done_1_6"/></StgValue>
</operation>

<operation id="1068" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.6:3  %pid12_3_6 = phi i16 [ %pid12_3_5, %._crit_edge.5 ], [ %or_ln179_5, %.critedge.6 ], [ %pid12_3_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]

]]></Node>
<StgValue><ssdm name="pid12_3_6"/></StgValue>
</operation>

<operation id="1069" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:4  br i1 %done_1_6, label %._crit_edge.7, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="1070" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:0  %rbegin31_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin31_7"/></StgValue>
</operation>

<operation id="1071" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1072" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="50" op_0_bw="50" op_1_bw="49">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:2  %num_updates_q_fifo_V_7_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_7)

]]></Node>
<StgValue><ssdm name="num_updates_q_fifo_V_7_read"/></StgValue>
</operation>

<operation id="1073" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:3  %p_vld7 = extractvalue { i1, i49 } %num_updates_q_fifo_V_7_read, 0

]]></Node>
<StgValue><ssdm name="p_vld7"/></StgValue>
</operation>

<operation id="1074" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="49" op_0_bw="50">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:4  %tmp_11_7 = extractvalue { i1, i49 } %num_updates_q_fifo_V_7_read, 1

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="1075" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:5  %elem_val_payload_new37_7 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="elem_val_payload_new37_7"/></StgValue>
</operation>

<operation id="1076" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:6  %rend106_c_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_7) nounwind

]]></Node>
<StgValue><ssdm name="rend106_c_7"/></StgValue>
</operation>

<operation id="1077" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6:7  br i1 %p_vld7, label %.critedge.7, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="1078" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="13" op_0_bw="49">
<![CDATA[
.critedge.7:0  %trunc_ln179_7 = trunc i49 %tmp_11_7 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln179_7"/></StgValue>
</operation>

<operation id="1079" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.critedge.7:1  %shl_ln179_7 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_7"/></StgValue>
</operation>

<operation id="1080" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.7:2  %or_ln179_6 = or i16 %shl_ln179_7, 7

]]></Node>
<StgValue><ssdm name="or_ln179_6"/></StgValue>
</operation>

<operation id="1081" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.7:3  %add_ln180_7 = add i16 1, %pid_recv_2_6

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="1082" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="done_1_6" val="0"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
.critedge.7:4  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="1083" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.7:0  %num_updates_1_3_7 = phi i32 [ %num_updates_1_3_6, %._crit_edge.6 ], [ %elem_val_payload_new37_7, %.critedge.7 ], [ %num_updates_1_3_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]

]]></Node>
<StgValue><ssdm name="num_updates_1_3_7"/></StgValue>
</operation>

<operation id="1084" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.7:1  %pid_recv_2_7 = phi i16 [ %pid_recv_2_6, %._crit_edge.6 ], [ %add_ln180_7, %.critedge.7 ], [ %pid_recv_2_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]

]]></Node>
<StgValue><ssdm name="pid_recv_2_7"/></StgValue>
</operation>

<operation id="1085" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge.7:3  %pid12_3_7 = phi i16 [ %pid12_3_6, %._crit_edge.6 ], [ %or_ln179_6, %.critedge.7 ], [ %pid12_3_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]

]]></Node>
<StgValue><ssdm name="pid12_3_7"/></StgValue>
</operation>

<operation id="1086" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
collect_num_updates_end:0  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str23, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1087" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
collect_num_updates_end:1  store i32 %num_updates_1_3_7, i32* %num_updates_1_04

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="1088" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
collect_num_updates_end:2  store i16 %pid12_3_7, i16* %pid12_01

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="1089" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0">
<![CDATA[
collect_num_updates_end:3  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1090" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge.7:2  %done_1_7 = phi i1 [ %done_1_6, %._crit_edge.6 ], [ true, %.critedge.7 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]

]]></Node>
<StgValue><ssdm name="done_1_7"/></StgValue>
</operation>

<operation id="1091" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7:4  %icmp_ln183 = icmp ult i16 %pid12_3_7, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="1092" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:5  %and_ln183 = and i1 %done_1_7, %icmp_ln183

]]></Node>
<StgValue><ssdm name="and_ln183"/></StgValue>
</operation>

<operation id="1093" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:6  br i1 %and_ln183, label %4, label %collect_num_updates_end

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="1094" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln185 = zext i16 %pid12_3_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="1095" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %num_updates_local_addr_2 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_2"/></StgValue>
</operation>

<operation id="1096" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
:2  %num_updates_local_load = load i32* %num_updates_local_addr_2, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1097" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
:2  %num_updates_local_load = load i32* %num_updates_local_addr_2, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load"/></StgValue>
</operation>

<operation id="1098" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln185 = add i32 %num_updates_local_load, %num_updates_1_3_7

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="1099" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
:4  store i32 %add_ln185, i32* %num_updates_local_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1100" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %collect_num_updates_end

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1101" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader4.0:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1102" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1103" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1104" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1105" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1107" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1108" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1109" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1110" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1111" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1112" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:11  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1113" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1114" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:13  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1115" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:14  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1116" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:15  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1117" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:16  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1118" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:17  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1119" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:18  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1120" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:19  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1121" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:20  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1122" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:21  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1123" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:22  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1124" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:23  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1125" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:24  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1126" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:25  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1127" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1128" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:27  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1129" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:28  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1130" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:29  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1131" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:30  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1132" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:31  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1133" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:32  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1134" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:33  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1135" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:34  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1136" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:35  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1137" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:36  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1138" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:37  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1139" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:38  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1140" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:39  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1141" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:40  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1142" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:41  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1143" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:42  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1144" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:43  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1145" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:44  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1146" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:45  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1147" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:46  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1148" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:47  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1149" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:48  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1150" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:49  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1151" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:50  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1152" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:51  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1153" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:52  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1154" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:53  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1155" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:54  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1156" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:55  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1157" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:56  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1158" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:57  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1159" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:58  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1160" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:59  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1161" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:60  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1162" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:61  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1163" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:62  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1164" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:63  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1165" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:64  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1166" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:65  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1167" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:66  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1168" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:67  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1169" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:68  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1170" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:69  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1171" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:70  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1172" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:71  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1173" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:72  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1174" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:73  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1175" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:74  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1176" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:75  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1177" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:76  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1178" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:77  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1179" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:78  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1180" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader4.0:79  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln191"/></StgValue>
</operation>

<operation id="1181" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.0:80  br label %meminst16

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1182" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst16:0  %phi_ln197 = phi i3 [ %add_ln197, %meminst16 ], [ 0, %.preheader4.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln197"/></StgValue>
</operation>

<operation id="1183" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst16:1  %add_ln197 = add i3 %phi_ln197, 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="1184" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="3">
<![CDATA[
meminst16:2  %zext_ln197 = zext i3 %phi_ln197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="1185" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst16:3  %pid_send_addr = getelementptr [8 x i16]* %pid_send, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="pid_send_addr"/></StgValue>
</operation>

<operation id="1186" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst16:4  store i16 0, i16* %pid_send_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1187" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst16:5  %icmp_ln197 = icmp eq i3 %phi_ln197, -1

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="1188" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst16:6  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_pid_send_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1189" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst16:7  %empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="1190" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst16:8  br i1 %icmp_ln197, label %.preheader129.preheader, label %meminst16

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="1191" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.preheader:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1192" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader129:0  %all_done_1 = phi i1 [ %and_ln165_8, %"tlp::istream<TaskResp>::try_read.region" ], [ true, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="all_done_1"/></StgValue>
</operation>

<operation id="1193" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader129:1  %pid_recv14_0 = phi i16 [ %select_ln165_10, %"tlp::istream<TaskResp>::try_read.region" ], [ 0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="pid_recv14_0"/></StgValue>
</operation>

<operation id="1194" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader129:2  %icmp_ln197_1 = icmp ult i16 %pid_recv14_0, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln197_1"/></StgValue>
</operation>

<operation id="1195" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:3  br i1 %icmp_ln197_1, label %gather_begin, label %bulk_steps_end

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="1196" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="3">
<![CDATA[
gather_begin:3  %pid_send_load = load i16* %pid_send_addr_1, align 16

]]></Node>
<StgValue><ssdm name="pid_send_load"/></StgValue>
</operation>

<operation id="1197" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.0:0  %pid_send_load_1 = load i16* %pid_send_addr_2, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1198" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
gather_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="1199" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
gather_begin:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1200" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
gather_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="1201" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="3">
<![CDATA[
gather_begin:3  %pid_send_load = load i16* %pid_send_addr_1, align 16

]]></Node>
<StgValue><ssdm name="pid_send_load"/></StgValue>
</operation>

<operation id="1202" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="13" op_0_bw="16">
<![CDATA[
gather_begin:4  %trunc_ln202 = trunc i16 %pid_send_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="1203" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
gather_begin:5  %shl_ln202 = shl i16 %pid_send_load, 3

]]></Node>
<StgValue><ssdm name="shl_ln202"/></StgValue>
</operation>

<operation id="1204" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
gather_begin:6  %icmp_ln203 = icmp ult i16 %shl_ln202, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="1205" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gather_begin:7  br i1 %icmp_ln203, label %"tlp::ostream<TaskReq>::try_write.region", label %._crit_edge13.0

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1206" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:0  %zext_ln212 = zext i16 %shl_ln202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="1207" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:1  %num_updates_local_addr_1 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_1"/></StgValue>
</operation>

<operation id="1208" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:2  %num_updates_local_load_1 = load i32* %num_updates_local_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_updates_local_load_1"/></StgValue>
</operation>

<operation id="1209" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:3  %zext_ln212_1 = zext i16 %shl_ln202 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="1210" st_id="139" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:4  %mul_ln212 = mul i32 %partition_size, %zext_ln212_1

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>

<operation id="1211" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.0:0  %pid_send_load_1 = load i16* %pid_send_addr_2, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_1"/></StgValue>
</operation>

<operation id="1212" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.0:1  %shl_ln202_1 = shl i16 %pid_send_load_1, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_1"/></StgValue>
</operation>

<operation id="1213" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.0:2  %or_ln202 = or i16 %shl_ln202_1, 1

]]></Node>
<StgValue><ssdm name="or_ln202"/></StgValue>
</operation>

<operation id="1214" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.0:3  %icmp_ln203_1 = icmp ult i16 %or_ln202, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="1215" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.0:4  br i1 %icmp_ln203_1, label %"tlp::ostream<TaskReq>::try_write.region1", label %._crit_edge13.1

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1216" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:0  %zext_ln212_8 = zext i16 %or_ln202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_8"/></StgValue>
</operation>

<operation id="1217" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:1  %num_updates_local_addr_3 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_8

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_3"/></StgValue>
</operation>

<operation id="1218" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:2  %num_updates_local_load_2 = load i32* %num_updates_local_addr_3, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_2"/></StgValue>
</operation>

<operation id="1219" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:3  %zext_ln212_9 = zext i16 %or_ln202 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_9"/></StgValue>
</operation>

<operation id="1220" st_id="139" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:4  %mul_ln212_1 = mul i32 %partition_size, %zext_ln212_9

]]></Node>
<StgValue><ssdm name="mul_ln212_1"/></StgValue>
</operation>

<operation id="1221" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.1:0  %pid_send_load_2 = load i16* %pid_send_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pid_send_load_2"/></StgValue>
</operation>

<operation id="1222" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.2:0  %pid_send_load_3 = load i16* %pid_send_addr_4, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1223" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:2  %num_updates_local_load_1 = load i32* %num_updates_local_addr_1, align 16

]]></Node>
<StgValue><ssdm name="num_updates_local_load_1"/></StgValue>
</operation>

<operation id="1224" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:5  %rbegin14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="1225" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1226" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="13" op_9_bw="4">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:7  %tmp_12 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i13.i4(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212, i32 %num_updates_local_load_1, i32 %partition_size, i32 %base_vid, i13 %trunc_ln202, i4 1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1227" st_id="140" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:8  %full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 %tmp_12)

]]></Node>
<StgValue><ssdm name="full_n"/></StgValue>
</operation>

<operation id="1228" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:9  %rend111_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin14) nounwind

]]></Node>
<StgValue><ssdm name="rend111_0"/></StgValue>
</operation>

<operation id="1229" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region:10  br i1 %full_n, label %5, label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1230" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:2  %num_updates_local_load_2 = load i32* %num_updates_local_addr_3, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_2"/></StgValue>
</operation>

<operation id="1231" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:5  %rbegin33_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_1"/></StgValue>
</operation>

<operation id="1232" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1233" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:7  %tmp_12_1 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_1, i32 %num_updates_local_load_2, i32 %partition_size, i32 %base_vid, i16 %or_ln202, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="1234" st_id="140" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:8  %full_n230_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 %tmp_12_1)

]]></Node>
<StgValue><ssdm name="full_n230_1"/></StgValue>
</operation>

<operation id="1235" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:9  %rend111_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_1) nounwind

]]></Node>
<StgValue><ssdm name="rend111_1"/></StgValue>
</operation>

<operation id="1236" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region1:10  br i1 %full_n230_1, label %6, label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1237" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.1:0  %pid_send_load_2 = load i16* %pid_send_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pid_send_load_2"/></StgValue>
</operation>

<operation id="1238" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.1:1  %shl_ln202_2 = shl i16 %pid_send_load_2, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_2"/></StgValue>
</operation>

<operation id="1239" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.1:2  %or_ln202_1 = or i16 %shl_ln202_2, 2

]]></Node>
<StgValue><ssdm name="or_ln202_1"/></StgValue>
</operation>

<operation id="1240" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.1:3  %icmp_ln203_2 = icmp ult i16 %or_ln202_1, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="1241" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.1:4  br i1 %icmp_ln203_2, label %"tlp::ostream<TaskReq>::try_write.region2", label %._crit_edge13.2

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1242" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:0  %zext_ln212_2 = zext i16 %or_ln202_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="1243" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:1  %num_updates_local_addr_4 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_2

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_4"/></StgValue>
</operation>

<operation id="1244" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:2  %num_updates_local_load_3 = load i32* %num_updates_local_addr_4, align 8

]]></Node>
<StgValue><ssdm name="num_updates_local_load_3"/></StgValue>
</operation>

<operation id="1245" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:3  %zext_ln212_10 = zext i16 %or_ln202_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_10"/></StgValue>
</operation>

<operation id="1246" st_id="140" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:4  %mul_ln212_2 = mul i32 %partition_size, %zext_ln212_10

]]></Node>
<StgValue><ssdm name="mul_ln212_2"/></StgValue>
</operation>

<operation id="1247" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.2:0  %pid_send_load_3 = load i16* %pid_send_addr_4, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_3"/></StgValue>
</operation>

<operation id="1248" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.2:1  %shl_ln202_3 = shl i16 %pid_send_load_3, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_3"/></StgValue>
</operation>

<operation id="1249" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.2:2  %or_ln202_2 = or i16 %shl_ln202_3, 3

]]></Node>
<StgValue><ssdm name="or_ln202_2"/></StgValue>
</operation>

<operation id="1250" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.2:3  %icmp_ln203_3 = icmp ult i16 %or_ln202_2, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="1251" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.2:4  br i1 %icmp_ln203_3, label %"tlp::ostream<TaskReq>::try_write.region3", label %._crit_edge13.3

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1252" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:0  %zext_ln212_3 = zext i16 %or_ln202_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_3"/></StgValue>
</operation>

<operation id="1253" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:1  %num_updates_local_addr_5 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_3

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_5"/></StgValue>
</operation>

<operation id="1254" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:2  %num_updates_local_load_4 = load i32* %num_updates_local_addr_5, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_4"/></StgValue>
</operation>

<operation id="1255" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:3  %zext_ln212_11 = zext i16 %or_ln202_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_11"/></StgValue>
</operation>

<operation id="1256" st_id="140" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:4  %mul_ln212_3 = mul i32 %partition_size, %zext_ln212_11

]]></Node>
<StgValue><ssdm name="mul_ln212_3"/></StgValue>
</operation>

<operation id="1257" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.3:0  %pid_send_load_4 = load i16* %pid_send_addr_5, align 8

]]></Node>
<StgValue><ssdm name="pid_send_load_4"/></StgValue>
</operation>

<operation id="1258" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.4:0  %pid_send_load_5 = load i16* %pid_send_addr_6, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1259" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="full_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213 = add i16 %pid_send_load, 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="1260" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="full_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213, i16* %pid_send_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1261" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="full_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1262" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.0:0  br label %._crit_edge13.0

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1263" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
<literal name="full_n230_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_1 = add i16 %pid_send_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="1264" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
<literal name="full_n230_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_1, i16* %pid_send_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1265" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
<literal name="full_n230_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1266" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.1:0  br label %._crit_edge13.1

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1267" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:2  %num_updates_local_load_5 = load i32* %num_updates_local_addr_6, align 16

]]></Node>
<StgValue><ssdm name="num_updates_local_load_5"/></StgValue>
</operation>

<operation id="1268" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:5  %rbegin33_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_4"/></StgValue>
</operation>

<operation id="1269" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1270" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:7  %tmp_12_4 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_4, i32 %num_updates_local_load_5, i32 %partition_size, i32 %base_vid, i16 %or_ln202_3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="1271" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:8  %full_n230_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 %tmp_12_4)

]]></Node>
<StgValue><ssdm name="full_n230_4"/></StgValue>
</operation>

<operation id="1272" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:9  %rend111_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_4) nounwind

]]></Node>
<StgValue><ssdm name="rend111_4"/></StgValue>
</operation>

<operation id="1273" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:10  br i1 %full_n230_4, label %9, label %._crit_edge14.4

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1274" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:2  %num_updates_local_load_6 = load i32* %num_updates_local_addr_7, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_6"/></StgValue>
</operation>

<operation id="1275" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:5  %rbegin33_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_5"/></StgValue>
</operation>

<operation id="1276" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1277" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:7  %tmp_12_5 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_5, i32 %num_updates_local_load_6, i32 %partition_size, i32 %base_vid, i16 %or_ln202_4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="1278" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:8  %full_n230_5 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 %tmp_12_5)

]]></Node>
<StgValue><ssdm name="full_n230_5"/></StgValue>
</operation>

<operation id="1279" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:9  %rend111_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_5) nounwind

]]></Node>
<StgValue><ssdm name="rend111_5"/></StgValue>
</operation>

<operation id="1280" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:10  br i1 %full_n230_5, label %10, label %._crit_edge14.5

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1281" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.5:0  %pid_send_load_6 = load i16* %pid_send_addr_7, align 4

]]></Node>
<StgValue><ssdm name="pid_send_load_6"/></StgValue>
</operation>

<operation id="1282" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.5:1  %shl_ln202_6 = shl i16 %pid_send_load_6, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_6"/></StgValue>
</operation>

<operation id="1283" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.5:2  %or_ln202_5 = or i16 %shl_ln202_6, 6

]]></Node>
<StgValue><ssdm name="or_ln202_5"/></StgValue>
</operation>

<operation id="1284" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.5:3  %icmp_ln203_6 = icmp ult i16 %or_ln202_5, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="1285" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.5:4  br i1 %icmp_ln203_6, label %"tlp::ostream<TaskReq>::try_write.region6", label %._crit_edge13.6

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1286" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:0  %zext_ln212_6 = zext i16 %or_ln202_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_6"/></StgValue>
</operation>

<operation id="1287" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:1  %num_updates_local_addr_8 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_6

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_8"/></StgValue>
</operation>

<operation id="1288" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:2  %num_updates_local_load_7 = load i32* %num_updates_local_addr_8, align 8

]]></Node>
<StgValue><ssdm name="num_updates_local_load_7"/></StgValue>
</operation>

<operation id="1289" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:3  %zext_ln212_14 = zext i16 %or_ln202_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_14"/></StgValue>
</operation>

<operation id="1290" st_id="141" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:4  %mul_ln212_6 = mul i32 %partition_size, %zext_ln212_14

]]></Node>
<StgValue><ssdm name="mul_ln212_6"/></StgValue>
</operation>

<operation id="1291" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.6:0  %pid_send_load_7 = load i16* %pid_send_addr_8, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_7"/></StgValue>
</operation>

<operation id="1292" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.6:1  %shl_ln202_7 = shl i16 %pid_send_load_7, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_7"/></StgValue>
</operation>

<operation id="1293" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.6:2  %or_ln202_6 = or i16 %shl_ln202_7, 7

]]></Node>
<StgValue><ssdm name="or_ln202_6"/></StgValue>
</operation>

<operation id="1294" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.6:3  %icmp_ln203_7 = icmp ult i16 %or_ln202_6, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="1295" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.6:4  br i1 %icmp_ln203_7, label %"tlp::ostream<TaskReq>::try_write.region7", label %"tlp::istream<TaskResp>::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1296" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:0  %zext_ln212_7 = zext i16 %or_ln202_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_7"/></StgValue>
</operation>

<operation id="1297" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:1  %num_updates_local_addr_9 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_7

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_9"/></StgValue>
</operation>

<operation id="1298" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:2  %num_updates_local_load_8 = load i32* %num_updates_local_addr_9, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_8"/></StgValue>
</operation>

<operation id="1299" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:3  %zext_ln212_15 = zext i16 %or_ln202_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_15"/></StgValue>
</operation>

<operation id="1300" st_id="141" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:4  %mul_ln212_7 = mul i32 %partition_size, %zext_ln212_15

]]></Node>
<StgValue><ssdm name="mul_ln212_7"/></StgValue>
</operation>

<operation id="1301" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:0  %rbegin15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="1302" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1303" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:2  %task_resp_q_fifo_V_0_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_0_read"/></StgValue>
</operation>

<operation id="1304" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:3  %p_vld8 = extractvalue { i1, i2 } %task_resp_q_fifo_V_0_read, 0

]]></Node>
<StgValue><ssdm name="p_vld8"/></StgValue>
</operation>

<operation id="1305" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:4  %tmp_13 = extractvalue { i1, i2 } %task_resp_q_fifo_V_0_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1306" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:5  %trunc_ln166 = trunc i2 %tmp_13 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="1307" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:6  %rend123_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin15) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_0"/></StgValue>
</operation>

<operation id="1308" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:7  %add_ln224 = add i16 1, %pid_recv14_0

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="1309" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:8  %and_ln165 = and i1 %p_vld8, %trunc_ln166

]]></Node>
<StgValue><ssdm name="and_ln165"/></StgValue>
</operation>

<operation id="1310" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:9  %select_ln165_3 = select i1 %p_vld8, i16 %add_ln224, i16 %pid_recv14_0

]]></Node>
<StgValue><ssdm name="select_ln165_3"/></StgValue>
</operation>

<operation id="1311" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:10  %rbegin34_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_1"/></StgValue>
</operation>

<operation id="1312" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:11  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1313" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:12  %task_resp_q_fifo_V_1_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_1_read"/></StgValue>
</operation>

<operation id="1314" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:13  %p_vld9 = extractvalue { i1, i2 } %task_resp_q_fifo_V_1_read, 0

]]></Node>
<StgValue><ssdm name="p_vld9"/></StgValue>
</operation>

<operation id="1315" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:14  %tmp_13_1 = extractvalue { i1, i2 } %task_resp_q_fifo_V_1_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="1316" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:15  %trunc_ln166_1 = trunc i2 %tmp_13_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="1317" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:16  %rend123_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_1) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_1"/></StgValue>
</operation>

<operation id="1318" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:17  %add_ln224_1 = add i16 1, %select_ln165_3

]]></Node>
<StgValue><ssdm name="add_ln224_1"/></StgValue>
</operation>

<operation id="1319" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:18  %and_ln165_1 = and i1 %p_vld9, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="and_ln165_1"/></StgValue>
</operation>

<operation id="1320" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:19  %select_ln165_4 = select i1 %p_vld9, i16 %add_ln224_1, i16 %select_ln165_3

]]></Node>
<StgValue><ssdm name="select_ln165_4"/></StgValue>
</operation>

<operation id="1321" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:20  %rbegin34_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_2"/></StgValue>
</operation>

<operation id="1322" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:21  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1323" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:22  %task_resp_q_fifo_V_2_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_2)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_2_read"/></StgValue>
</operation>

<operation id="1324" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:23  %p_vld10 = extractvalue { i1, i2 } %task_resp_q_fifo_V_2_read, 0

]]></Node>
<StgValue><ssdm name="p_vld10"/></StgValue>
</operation>

<operation id="1325" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:24  %tmp_13_2 = extractvalue { i1, i2 } %task_resp_q_fifo_V_2_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="1326" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:25  %trunc_ln166_2 = trunc i2 %tmp_13_2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="1327" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:26  %rend123_c_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_2) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_2"/></StgValue>
</operation>

<operation id="1328" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:27  %add_ln224_2 = add i16 1, %select_ln165_4

]]></Node>
<StgValue><ssdm name="add_ln224_2"/></StgValue>
</operation>

<operation id="1329" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:28  %and_ln165_2 = and i1 %p_vld10, %trunc_ln166_2

]]></Node>
<StgValue><ssdm name="and_ln165_2"/></StgValue>
</operation>

<operation id="1330" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:29  %select_ln165_5 = select i1 %p_vld10, i16 %add_ln224_2, i16 %select_ln165_4

]]></Node>
<StgValue><ssdm name="select_ln165_5"/></StgValue>
</operation>

<operation id="1331" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:30  %rbegin34_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_3"/></StgValue>
</operation>

<operation id="1332" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:31  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1333" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:32  %task_resp_q_fifo_V_3_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_3)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_3_read"/></StgValue>
</operation>

<operation id="1334" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:33  %p_vld11 = extractvalue { i1, i2 } %task_resp_q_fifo_V_3_read, 0

]]></Node>
<StgValue><ssdm name="p_vld11"/></StgValue>
</operation>

<operation id="1335" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:34  %tmp_13_3 = extractvalue { i1, i2 } %task_resp_q_fifo_V_3_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="1336" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:35  %trunc_ln166_3 = trunc i2 %tmp_13_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_3"/></StgValue>
</operation>

<operation id="1337" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:36  %rend123_c_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_3) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_3"/></StgValue>
</operation>

<operation id="1338" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:38  %and_ln165_3 = and i1 %p_vld11, %trunc_ln166_3

]]></Node>
<StgValue><ssdm name="and_ln165_3"/></StgValue>
</operation>

<operation id="1339" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:79  %or_ln165 = or i1 %and_ln165, %and_ln165_1

]]></Node>
<StgValue><ssdm name="or_ln165"/></StgValue>
</operation>

<operation id="1340" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:80  %or_ln165_1 = or i1 %and_ln165_2, %and_ln165_3

]]></Node>
<StgValue><ssdm name="or_ln165_1"/></StgValue>
</operation>

<operation id="1341" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:81  %or_ln165_2 = or i1 %or_ln165_1, %or_ln165

]]></Node>
<StgValue><ssdm name="or_ln165_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1342" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:2  %num_updates_local_load_3 = load i32* %num_updates_local_addr_4, align 8

]]></Node>
<StgValue><ssdm name="num_updates_local_load_3"/></StgValue>
</operation>

<operation id="1343" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:5  %rbegin33_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_2"/></StgValue>
</operation>

<operation id="1344" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1345" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:7  %tmp_12_2 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_2, i32 %num_updates_local_load_3, i32 %partition_size, i32 %base_vid, i16 %or_ln202_1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="1346" st_id="142" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:8  %full_n230_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 %tmp_12_2)

]]></Node>
<StgValue><ssdm name="full_n230_2"/></StgValue>
</operation>

<operation id="1347" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:9  %rend111_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_2) nounwind

]]></Node>
<StgValue><ssdm name="rend111_2"/></StgValue>
</operation>

<operation id="1348" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region2:10  br i1 %full_n230_2, label %7, label %._crit_edge14.2

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1349" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:2  %num_updates_local_load_4 = load i32* %num_updates_local_addr_5, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_4"/></StgValue>
</operation>

<operation id="1350" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:5  %rbegin33_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_3"/></StgValue>
</operation>

<operation id="1351" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1352" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:7  %tmp_12_3 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_3, i32 %num_updates_local_load_4, i32 %partition_size, i32 %base_vid, i16 %or_ln202_2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="1353" st_id="142" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:8  %full_n230_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 %tmp_12_3)

]]></Node>
<StgValue><ssdm name="full_n230_3"/></StgValue>
</operation>

<operation id="1354" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:9  %rend111_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_3) nounwind

]]></Node>
<StgValue><ssdm name="rend111_3"/></StgValue>
</operation>

<operation id="1355" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region3:10  br i1 %full_n230_3, label %8, label %._crit_edge14.3

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1356" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.3:0  %pid_send_load_4 = load i16* %pid_send_addr_5, align 8

]]></Node>
<StgValue><ssdm name="pid_send_load_4"/></StgValue>
</operation>

<operation id="1357" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.3:1  %shl_ln202_4 = shl i16 %pid_send_load_4, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_4"/></StgValue>
</operation>

<operation id="1358" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.3:2  %or_ln202_3 = or i16 %shl_ln202_4, 4

]]></Node>
<StgValue><ssdm name="or_ln202_3"/></StgValue>
</operation>

<operation id="1359" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.3:3  %icmp_ln203_4 = icmp ult i16 %or_ln202_3, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="1360" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.3:4  br i1 %icmp_ln203_4, label %"tlp::ostream<TaskReq>::try_write.region4", label %._crit_edge13.4

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1361" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:0  %zext_ln212_4 = zext i16 %or_ln202_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_4"/></StgValue>
</operation>

<operation id="1362" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:1  %num_updates_local_addr_6 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_4

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_6"/></StgValue>
</operation>

<operation id="1363" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:2  %num_updates_local_load_5 = load i32* %num_updates_local_addr_6, align 16

]]></Node>
<StgValue><ssdm name="num_updates_local_load_5"/></StgValue>
</operation>

<operation id="1364" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:3  %zext_ln212_12 = zext i16 %or_ln202_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_12"/></StgValue>
</operation>

<operation id="1365" st_id="142" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region4:4  %mul_ln212_4 = mul i32 %partition_size, %zext_ln212_12

]]></Node>
<StgValue><ssdm name="mul_ln212_4"/></StgValue>
</operation>

<operation id="1366" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.4:0  %pid_send_load_5 = load i16* %pid_send_addr_6, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_5"/></StgValue>
</operation>

<operation id="1367" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.4:1  %shl_ln202_5 = shl i16 %pid_send_load_5, 3

]]></Node>
<StgValue><ssdm name="shl_ln202_5"/></StgValue>
</operation>

<operation id="1368" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.4:2  %or_ln202_4 = or i16 %shl_ln202_5, 5

]]></Node>
<StgValue><ssdm name="or_ln202_4"/></StgValue>
</operation>

<operation id="1369" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13.4:3  %icmp_ln203_5 = icmp ult i16 %or_ln202_4, %num_partitions_read

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="1370" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.4:4  br i1 %icmp_ln203_5, label %"tlp::ostream<TaskReq>::try_write.region5", label %._crit_edge13.5

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="1371" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:0  %zext_ln212_5 = zext i16 %or_ln202_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_5"/></StgValue>
</operation>

<operation id="1372" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:1  %num_updates_local_addr_7 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_5

]]></Node>
<StgValue><ssdm name="num_updates_local_addr_7"/></StgValue>
</operation>

<operation id="1373" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:2  %num_updates_local_load_6 = load i32* %num_updates_local_addr_7, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_6"/></StgValue>
</operation>

<operation id="1374" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="16">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:3  %zext_ln212_13 = zext i16 %or_ln202_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln212_13"/></StgValue>
</operation>

<operation id="1375" st_id="142" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region5:4  %mul_ln212_5 = mul i32 %partition_size, %zext_ln212_13

]]></Node>
<StgValue><ssdm name="mul_ln212_5"/></StgValue>
</operation>

<operation id="1376" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.5:0  %pid_send_load_6 = load i16* %pid_send_addr_7, align 4

]]></Node>
<StgValue><ssdm name="pid_send_load_6"/></StgValue>
</operation>

<operation id="1377" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge13.6:0  %pid_send_load_7 = load i16* %pid_send_addr_8, align 2

]]></Node>
<StgValue><ssdm name="pid_send_load_7"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1378" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
<literal name="full_n230_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_2 = add i16 %pid_send_load_2, 1

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="1379" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
<literal name="full_n230_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_2, i16* %pid_send_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1380" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
<literal name="full_n230_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.2

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1381" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.2:0  br label %._crit_edge13.2

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1382" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
<literal name="full_n230_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_3 = add i16 %pid_send_load_3, 1

]]></Node>
<StgValue><ssdm name="add_ln213_3"/></StgValue>
</operation>

<operation id="1383" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
<literal name="full_n230_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_3, i16* %pid_send_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1384" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
<literal name="full_n230_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.3

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1385" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.3:0  br label %._crit_edge13.3

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1386" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:2  %num_updates_local_load_7 = load i32* %num_updates_local_addr_8, align 8

]]></Node>
<StgValue><ssdm name="num_updates_local_load_7"/></StgValue>
</operation>

<operation id="1387" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:5  %rbegin33_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_6"/></StgValue>
</operation>

<operation id="1388" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1389" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:7  %tmp_12_6 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_6, i32 %num_updates_local_load_7, i32 %partition_size, i32 %base_vid, i16 %or_ln202_5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="1390" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:8  %full_n230_6 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 %tmp_12_6)

]]></Node>
<StgValue><ssdm name="full_n230_6"/></StgValue>
</operation>

<operation id="1391" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:9  %rend111_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_6) nounwind

]]></Node>
<StgValue><ssdm name="rend111_6"/></StgValue>
</operation>

<operation id="1392" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region6:10  br i1 %full_n230_6, label %11, label %._crit_edge14.6

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1393" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:2  %num_updates_local_load_8 = load i32* %num_updates_local_addr_9, align 4

]]></Node>
<StgValue><ssdm name="num_updates_local_load_8"/></StgValue>
</operation>

<operation id="1394" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:5  %rbegin33_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin33_7"/></StgValue>
</operation>

<operation id="1395" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="1396" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="211" op_0_bw="211" op_1_bw="2" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="1">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:7  %tmp_12_7 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_7, i32 %num_updates_local_load_8, i32 %partition_size, i32 %base_vid, i16 %or_ln202_6, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1397" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="211" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:8  %full_n230_7 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 %tmp_12_7)

]]></Node>
<StgValue><ssdm name="full_n230_7"/></StgValue>
</operation>

<operation id="1398" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:9  %rend111_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_7) nounwind

]]></Node>
<StgValue><ssdm name="rend111_7"/></StgValue>
</operation>

<operation id="1399" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskReq>::try_write.region7:10  br i1 %full_n230_7, label %12, label %._crit_edge14.7

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1400" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="p_vld11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:37  %add_ln224_3 = add i16 1, %select_ln165_5

]]></Node>
<StgValue><ssdm name="add_ln224_3"/></StgValue>
</operation>

<operation id="1401" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:39  %select_ln165_6 = select i1 %p_vld11, i16 %add_ln224_3, i16 %select_ln165_5

]]></Node>
<StgValue><ssdm name="select_ln165_6"/></StgValue>
</operation>

<operation id="1402" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:40  %rbegin34_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_4"/></StgValue>
</operation>

<operation id="1403" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:41  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1404" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:42  %task_resp_q_fifo_V_4_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_4)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_4_read"/></StgValue>
</operation>

<operation id="1405" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:43  %p_vld12 = extractvalue { i1, i2 } %task_resp_q_fifo_V_4_read, 0

]]></Node>
<StgValue><ssdm name="p_vld12"/></StgValue>
</operation>

<operation id="1406" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:44  %tmp_13_4 = extractvalue { i1, i2 } %task_resp_q_fifo_V_4_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="1407" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:45  %trunc_ln166_4 = trunc i2 %tmp_13_4 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_4"/></StgValue>
</operation>

<operation id="1408" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:46  %rend123_c_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_4) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_4"/></StgValue>
</operation>

<operation id="1409" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:47  %add_ln224_4 = add i16 1, %select_ln165_6

]]></Node>
<StgValue><ssdm name="add_ln224_4"/></StgValue>
</operation>

<operation id="1410" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:48  %and_ln165_4 = and i1 %p_vld12, %trunc_ln166_4

]]></Node>
<StgValue><ssdm name="and_ln165_4"/></StgValue>
</operation>

<operation id="1411" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:49  %select_ln165_7 = select i1 %p_vld12, i16 %add_ln224_4, i16 %select_ln165_6

]]></Node>
<StgValue><ssdm name="select_ln165_7"/></StgValue>
</operation>

<operation id="1412" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:50  %rbegin34_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_5"/></StgValue>
</operation>

<operation id="1413" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:51  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1414" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:52  %task_resp_q_fifo_V_5_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_5)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_5_read"/></StgValue>
</operation>

<operation id="1415" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:53  %p_vld13 = extractvalue { i1, i2 } %task_resp_q_fifo_V_5_read, 0

]]></Node>
<StgValue><ssdm name="p_vld13"/></StgValue>
</operation>

<operation id="1416" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:54  %tmp_13_5 = extractvalue { i1, i2 } %task_resp_q_fifo_V_5_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="1417" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:55  %trunc_ln166_5 = trunc i2 %tmp_13_5 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_5"/></StgValue>
</operation>

<operation id="1418" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:56  %rend123_c_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_5) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_5"/></StgValue>
</operation>

<operation id="1419" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:57  %add_ln224_5 = add i16 1, %select_ln165_7

]]></Node>
<StgValue><ssdm name="add_ln224_5"/></StgValue>
</operation>

<operation id="1420" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:58  %and_ln165_5 = and i1 %p_vld13, %trunc_ln166_5

]]></Node>
<StgValue><ssdm name="and_ln165_5"/></StgValue>
</operation>

<operation id="1421" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:59  %select_ln165_8 = select i1 %p_vld13, i16 %add_ln224_5, i16 %select_ln165_7

]]></Node>
<StgValue><ssdm name="select_ln165_8"/></StgValue>
</operation>

<operation id="1422" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:60  %rbegin34_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_6"/></StgValue>
</operation>

<operation id="1423" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:61  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1424" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:62  %task_resp_q_fifo_V_6_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_6)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_6_read"/></StgValue>
</operation>

<operation id="1425" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:63  %p_vld14 = extractvalue { i1, i2 } %task_resp_q_fifo_V_6_read, 0

]]></Node>
<StgValue><ssdm name="p_vld14"/></StgValue>
</operation>

<operation id="1426" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:64  %tmp_13_6 = extractvalue { i1, i2 } %task_resp_q_fifo_V_6_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1427" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:65  %trunc_ln166_6 = trunc i2 %tmp_13_6 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_6"/></StgValue>
</operation>

<operation id="1428" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:66  %rend123_c_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_6) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_6"/></StgValue>
</operation>

<operation id="1429" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:67  %add_ln224_6 = add i16 1, %select_ln165_8

]]></Node>
<StgValue><ssdm name="add_ln224_6"/></StgValue>
</operation>

<operation id="1430" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:68  %and_ln165_6 = and i1 %p_vld14, %trunc_ln166_6

]]></Node>
<StgValue><ssdm name="and_ln165_6"/></StgValue>
</operation>

<operation id="1431" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:69  %select_ln165_9 = select i1 %p_vld14, i16 %add_ln224_6, i16 %select_ln165_8

]]></Node>
<StgValue><ssdm name="select_ln165_9"/></StgValue>
</operation>

<operation id="1432" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:70  %rbegin34_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin34_7"/></StgValue>
</operation>

<operation id="1433" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:71  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="1434" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:72  %task_resp_q_fifo_V_7_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_7)

]]></Node>
<StgValue><ssdm name="task_resp_q_fifo_V_7_read"/></StgValue>
</operation>

<operation id="1435" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:73  %p_vld15 = extractvalue { i1, i2 } %task_resp_q_fifo_V_7_read, 0

]]></Node>
<StgValue><ssdm name="p_vld15"/></StgValue>
</operation>

<operation id="1436" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="2" op_0_bw="3">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:74  %tmp_13_7 = extractvalue { i1, i2 } %task_resp_q_fifo_V_7_read, 1

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="1437" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="2">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:75  %trunc_ln166_7 = trunc i2 %tmp_13_7 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln166_7"/></StgValue>
</operation>

<operation id="1438" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:76  %rend123_c_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_7) nounwind

]]></Node>
<StgValue><ssdm name="rend123_c_7"/></StgValue>
</operation>

<operation id="1439" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:78  %and_ln165_7 = and i1 %p_vld15, %trunc_ln166_7

]]></Node>
<StgValue><ssdm name="and_ln165_7"/></StgValue>
</operation>

<operation id="1440" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:82  %or_ln165_3 = or i1 %and_ln165_4, %and_ln165_5

]]></Node>
<StgValue><ssdm name="or_ln165_3"/></StgValue>
</operation>

<operation id="1441" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:83  %or_ln165_4 = or i1 %and_ln165_6, %and_ln165_7

]]></Node>
<StgValue><ssdm name="or_ln165_4"/></StgValue>
</operation>

<operation id="1442" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:84  %or_ln165_5 = or i1 %or_ln165_4, %or_ln165_3

]]></Node>
<StgValue><ssdm name="or_ln165_5"/></StgValue>
</operation>

<operation id="1443" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:85  %or_ln165_6 = or i1 %or_ln165_5, %or_ln165_2

]]></Node>
<StgValue><ssdm name="or_ln165_6"/></StgValue>
</operation>

<operation id="1444" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:86  %xor_ln165 = xor i1 %or_ln165_6, true

]]></Node>
<StgValue><ssdm name="xor_ln165"/></StgValue>
</operation>

<operation id="1445" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:87  %and_ln165_8 = and i1 %all_done_1, %xor_ln165

]]></Node>
<StgValue><ssdm name="and_ln165_8"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1446" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
<literal name="full_n230_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_4 = add i16 %pid_send_load_4, 1

]]></Node>
<StgValue><ssdm name="add_ln213_4"/></StgValue>
</operation>

<operation id="1447" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
<literal name="full_n230_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_4, i16* %pid_send_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1448" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
<literal name="full_n230_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.4

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1449" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.4:0  br label %._crit_edge13.4

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1450" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
<literal name="full_n230_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_5 = add i16 %pid_send_load_5, 1

]]></Node>
<StgValue><ssdm name="add_ln213_5"/></StgValue>
</operation>

<operation id="1451" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
<literal name="full_n230_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_5, i16* %pid_send_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1452" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
<literal name="full_n230_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.5

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1453" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.5:0  br label %._crit_edge13.5

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1454" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="p_vld15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:77  %add_ln224_7 = add i16 1, %select_ln165_9

]]></Node>
<StgValue><ssdm name="add_ln224_7"/></StgValue>
</operation>

<operation id="1455" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:88  %select_ln165_10 = select i1 %p_vld15, i16 %add_ln224_7, i16 %select_ln165_9

]]></Node>
<StgValue><ssdm name="select_ln165_10"/></StgValue>
</operation>

<operation id="1456" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:89  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str28, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1457" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<TaskResp>::try_read.region:90  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1458" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
<literal name="full_n230_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_6 = add i16 %pid_send_load_6, 1

]]></Node>
<StgValue><ssdm name="add_ln213_6"/></StgValue>
</operation>

<operation id="1459" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
<literal name="full_n230_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_6, i16* %pid_send_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1460" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
<literal name="full_n230_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.6

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1461" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.6:0  br label %._crit_edge13.6

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="1462" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
<literal name="full_n230_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln213_7 = add i16 %pid_send_load_7, 1

]]></Node>
<StgValue><ssdm name="add_ln213_7"/></StgValue>
</operation>

<operation id="1463" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
<literal name="full_n230_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:1  store i16 %add_ln213_7, i16* %pid_send_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="1464" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
<literal name="full_n230_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14.7

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1465" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197_1" val="1"/>
<literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.7:0  br label %"tlp::istream<TaskResp>::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1466" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bulk_steps_end:0  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1467" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
bulk_steps_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1468" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="62">
<![CDATA[
tlp::ostream<bool>::close.region:68  %zext_ln240_1 = zext i62 %add_ln240_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln240_1"/></StgValue>
</operation>

<operation id="1469" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
tlp::ostream<bool>::close.region:69  %metadata_addr_3 = getelementptr inbounds i64* %metadata, i64 %zext_ln240_1

]]></Node>
<StgValue><ssdm name="metadata_addr_3"/></StgValue>
</operation>

<operation id="1470" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:70  %metadata_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %metadata_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_req"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1471" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:0  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="1472" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1473" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:2  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1474" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:3  %rend61_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend61_0"/></StgValue>
</operation>

<operation id="1475" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:4  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="1476" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1477" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:6  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1478" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:7  %rend67_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend67_0"/></StgValue>
</operation>

<operation id="1479" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:8  %rbegin11_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_1"/></StgValue>
</operation>

<operation id="1480" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1481" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:10  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1482" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:11  %rend61_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_1) nounwind

]]></Node>
<StgValue><ssdm name="rend61_1"/></StgValue>
</operation>

<operation id="1483" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:12  %rbegin12_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_1"/></StgValue>
</operation>

<operation id="1484" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1485" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:14  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1486" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:15  %rend67_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_1) nounwind

]]></Node>
<StgValue><ssdm name="rend67_1"/></StgValue>
</operation>

<operation id="1487" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:16  %rbegin11_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_2"/></StgValue>
</operation>

<operation id="1488" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:17  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1489" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:18  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1490" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:19  %rend61_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_2) nounwind

]]></Node>
<StgValue><ssdm name="rend61_2"/></StgValue>
</operation>

<operation id="1491" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:20  %rbegin12_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_2"/></StgValue>
</operation>

<operation id="1492" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:21  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1493" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:22  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1494" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:23  %rend67_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_2) nounwind

]]></Node>
<StgValue><ssdm name="rend67_2"/></StgValue>
</operation>

<operation id="1495" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:24  %rbegin11_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_3"/></StgValue>
</operation>

<operation id="1496" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:25  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1497" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:26  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1498" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:27  %rend61_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_3) nounwind

]]></Node>
<StgValue><ssdm name="rend61_3"/></StgValue>
</operation>

<operation id="1499" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:28  %rbegin12_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_3"/></StgValue>
</operation>

<operation id="1500" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1501" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:30  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1502" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:31  %rend67_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_3) nounwind

]]></Node>
<StgValue><ssdm name="rend67_3"/></StgValue>
</operation>

<operation id="1503" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:32  %rbegin11_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_4"/></StgValue>
</operation>

<operation id="1504" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:33  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1505" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:34  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1506" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:35  %rend61_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_4) nounwind

]]></Node>
<StgValue><ssdm name="rend61_4"/></StgValue>
</operation>

<operation id="1507" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:36  %rbegin12_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_4"/></StgValue>
</operation>

<operation id="1508" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:37  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1509" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:38  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1510" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:39  %rend67_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_4) nounwind

]]></Node>
<StgValue><ssdm name="rend67_4"/></StgValue>
</operation>

<operation id="1511" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:40  %rbegin11_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_5"/></StgValue>
</operation>

<operation id="1512" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:41  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1513" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:42  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1514" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:43  %rend61_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_5) nounwind

]]></Node>
<StgValue><ssdm name="rend61_5"/></StgValue>
</operation>

<operation id="1515" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:44  %rbegin12_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_5"/></StgValue>
</operation>

<operation id="1516" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:45  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1517" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:46  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1518" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:47  %rend67_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_5) nounwind

]]></Node>
<StgValue><ssdm name="rend67_5"/></StgValue>
</operation>

<operation id="1519" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:48  %rbegin11_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_6"/></StgValue>
</operation>

<operation id="1520" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:49  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1521" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:50  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1522" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:51  %rend61_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_6) nounwind

]]></Node>
<StgValue><ssdm name="rend61_6"/></StgValue>
</operation>

<operation id="1523" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:52  %rbegin12_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_6"/></StgValue>
</operation>

<operation id="1524" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:53  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1525" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:54  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1526" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:55  %rend67_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_6) nounwind

]]></Node>
<StgValue><ssdm name="rend67_6"/></StgValue>
</operation>

<operation id="1527" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:56  %rbegin11_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11_7"/></StgValue>
</operation>

<operation id="1528" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:57  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1529" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:58  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 -2)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1530" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:59  %rend61_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_7) nounwind

]]></Node>
<StgValue><ssdm name="rend61_7"/></StgValue>
</operation>

<operation id="1531" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:60  %rbegin12_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_7"/></StgValue>
</operation>

<operation id="1532" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:61  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="1533" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="211" op_3_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:62  call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 -1645504557321206042154969182557350504982735865633579863348609024)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="1534" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:63  %rend67_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_7) nounwind

]]></Node>
<StgValue><ssdm name="rend67_7"/></StgValue>
</operation>

<operation id="1535" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="32">
<![CDATA[
tlp::ostream<bool>::close.region:64  %sext_ln240 = sext i32 %iter_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="1536" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="1">
<![CDATA[
tlp::ostream<bool>::close.region:71  call void @_ssdm_op_Write.m_axi.i64P(i64* %metadata_addr_3, i64 %sext_ln240, i8 -1)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1537" st_id="149" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:72  %metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1538" st_id="150" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:72  %metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1539" st_id="151" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:72  %metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1540" st_id="152" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:72  %metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1541" st_id="153" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:72  %metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)

]]></Node>
<StgValue><ssdm name="metadata_addr_3_resp"/></StgValue>
</operation>

<operation id="1542" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0">
<![CDATA[
tlp::ostream<bool>::close.region:73  ret void

]]></Node>
<StgValue><ssdm name="ret_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
