<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 127 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v</a>
time_elapsed: 0.096s
ram usage: 11016 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v</a>
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-130" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:130</a>:19: Implicit conversion of real to integer
                  ... Use &#34;/* verilator lint_off REALCVT */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-131" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:131</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-132" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:132</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-133" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:133</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-134" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:134</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-135" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:135</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-136" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:136</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-138" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:138</a>:19: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-139" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:139</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-140" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:140</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-141" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:141</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-142" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:142</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-143" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:143</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-144" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:144</a>:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-146" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:146</a>:19: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-147" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:147</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-148" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:148</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-149" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:149</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-150" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:150</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-151" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:151</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-152" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:152</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-154" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:154</a>:19: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-155" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:155</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-156" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:156</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-157" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:157</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-158" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:158</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-159" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:159</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-160" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:160</a>:17: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                    : ... In instance implicit_cast
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-175" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:175</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                                     : ... In instance implicit_cast
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmpm5aa_orb/vbuild&#39;
Vtop.mk:13: warning: NUL character seen; rest of line ignored
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o vmain.o ../vmain.cpp
make[1]: ccache: Command not found
Vtop.mk:59: recipe for target &#39;vmain.o&#39; failed
make[1]: *** [vmain.o] Error 127
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o verilated.o /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:213: recipe for target &#39;verilated.o&#39; failed
make[1]: *** [verilated.o] Error 127
/home/kbuilder/miniconda/envs/sv-test-env/bin/perl /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp &gt; Vtop__ALLfast.cpp
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o Vtop__ALLfast.o Vtop__ALLfast.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:206: recipe for target &#39;Vtop__ALLfast.o&#39; failed
make[1]: *** [Vtop__ALLfast.o] Error 127
/home/kbuilder/miniconda/envs/sv-test-env/bin/perl /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop__Syms.cpp &gt; Vtop__ALLslow.cpp
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o Vtop__ALLslow.o Vtop__ALLslow.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:209: recipe for target &#39;Vtop__ALLslow.o&#39; failed
make[1]: *** [Vtop__ALLslow.o] Error 127
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmpm5aa_orb/vbuild&#39;
+ ./vbuild/vmain
scr.sh: 4: scr.sh: ./vbuild/vmain: not found

</pre>
</body>