$date
	Tue Apr 08 13:35:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ e $end
$var wire 1 % f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10000
1!
1%
1"
#30000
0!
0%
0"
#40000
1!
1%
1"
#60000
0!
0%
0"
