Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 00:46:48 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_68_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.033ns (29.951%)  route 2.416ns (70.049%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 6.463 - 4.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.921ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.836ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=56750, routed)       2.040     2.991    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X135Y447       FDCE                                         r  Delay1No23_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y447       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.070 r  Delay1No23_instance/Y_reg[19]/Q
                         net (fo=4, routed)           1.029     4.099    Delay1No22_instance/Y_reg[33]_0[19]
    SLICE_X143Y368       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     4.197 r  Delay1No22_instance/geqOp_carry__0_i_15__4/O
                         net (fo=1, routed)           0.009     4.206    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X143Y368       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.392 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.418    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y369       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.470 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.324     4.794    Delay1No22_instance/CO[0]
    SLICE_X144Y369       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.829 r  Delay1No22_instance/shiftedFracY_d1[49]_i_8__4/O
                         net (fo=2, routed)           0.120     4.949    Delay1No22_instance/shiftedFracY_d1[49]_i_8__4_n_0
    SLICE_X145Y369       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.101 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.098     5.199    Delay1No22_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X145Y369       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.297 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.355     5.652    Delay1No23_instance/shiftVal__5[0]
    SLICE_X142Y364       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.740 r  Delay1No23_instance/shiftedFracY_d1[8]_i_2__4/O
                         net (fo=4, routed)           0.281     6.021    Delay1No23_instance/Sum10_5_impl_instance/level2[9]
    SLICE_X145Y363       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     6.144 r  Delay1No23_instance/shiftedFracY_d1[8]_i_1__4/O
                         net (fo=2, routed)           0.102     6.246    Delay1No22_instance/Y_reg[26]_0[2]
    SLICE_X145Y365       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.368 r  Delay1No22_instance/shiftedFracY_d1[24]_i_1__4/O
                         net (fo=1, routed)           0.072     6.440    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X145Y365       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=56750, routed)       1.803     6.463    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLICE_X145Y365       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.384     6.847    
                         clock uncertainty           -0.035     6.812    
    SLICE_X145Y365       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.837    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  0.397    




