INFO-FLOW: Workspace /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1 opened at Thu Nov 14 17:05:30 EST 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.23 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_test.cpp 
Execute       is_xip /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_test.cpp 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/firmware/myproject.cpp 
Execute       is_xip /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/firmware/myproject.cpp 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.66 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.86 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.64 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.94 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.28 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.98 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.38 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:292:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:297:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:303:1
WARNING: [HLS 214-167] There are a total of 5 such instances of non-canonical statements in the dataflow region: firmware/nnet_utils/nnet_multiheadattention.h:270:5
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.61 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 2.67 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.5 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.37 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.92 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 692 ; free virtual = 27068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 692 ; free virtual = 27068
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.89 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>::dense' into 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:206).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:205).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' into 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>::dense' into 'nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:235).
Command           transform done; 1.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 694 ; free virtual = 27107
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:201) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
Command           transform done; 0.71 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 678 ; free virtual = 27093
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274).
INFO: [XFORM 203-1101] Packing variable 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'datav_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:119) into a 66-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272).
INFO: [XFORM 203-1101] Packing variable 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) into a 66-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273).
INFO: [XFORM 203-1101] Packing variable 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'datak_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:64) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dataq_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:64) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_k_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:194) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_q_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:195) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_v_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:196) into a 66-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:162:44).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:37:52).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:37:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:14:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:54:48).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' (firmware/nnet_utils/nnet_activation.h:299:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' (firmware/nnet_utils/nnet_multiheadattention.h:40:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:245:52).
INFO: [HLS 200-489] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:128) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:131) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:144) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:149) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:152) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:77) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:89) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:94) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:97) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (firmware/nnet_utils/nnet_multiheadattention.h:104) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:293) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:298) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:304) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:315) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:321) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:228) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_multiheadattention.h:230) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:237) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:331) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:351) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:40) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:247) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:248) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'input_1.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_2.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) .
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_mul.V' (firmware/nnet_utils/nnet_multiheadattention.h:275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'query_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'key_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat_res_con.V' (firmware/nnet_utils/nnet_multiheadattention.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_out.V' (firmware/nnet_utils/nnet_multiheadattention.h:221) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'attention_output_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_cache.V' (firmware/nnet_utils/nnet_activation.h:321) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_q.V' (firmware/nnet_utils/nnet_multiheadattention.h:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_v.V' (firmware/nnet_utils/nnet_multiheadattention.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_q.V' (firmware/nnet_utils/nnet_multiheadattention.h:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_v.V' (firmware/nnet_utils/nnet_multiheadattention.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Qi.V' (firmware/nnet_utils/nnet_multiheadattention.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Product.V' (firmware/nnet_utils/nnet_multiheadattention.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_smout'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'krow.V' (firmware/nnet_utils/nnet_multiheadattention.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Qi.V' (firmware/nnet_utils/nnet_multiheadattention.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Product.V' (firmware/nnet_utils/nnet_multiheadattention.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_smout'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'krow.V' (firmware/nnet_utils/nnet_multiheadattention.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dataV.V' (firmware/nnet_utils/nnet_multiheadattention.h:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'QKi.V' (firmware/nnet_utils/nnet_multiheadattention.h:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dataV.V' (firmware/nnet_utils/nnet_multiheadattention.h:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'QKi.V' (firmware/nnet_utils/nnet_multiheadattention.h:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_mul.V' (firmware/nnet_utils/nnet_multiheadattention.h:275) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.0' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.0' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>', detected/extracted 12 process function(s): 
	 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.entry333'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>166'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>167'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>168'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>169'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>170'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>171'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>172'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>173'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175'
	 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
Command           transform done; 101.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:298:28) to (firmware/nnet_utils/nnet_activation.h:354:1) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:14:1)...8 expression(s) balanced.
Command           transform done; 106.89 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 1129 ; free virtual = 26527
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' to 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' (firmware/nnet_utils/nnet_activation.h:299:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' to 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' (firmware/nnet_utils/nnet_multiheadattention.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.entry333' to 'multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333' (firmware/nnet_utils/nnet_multiheadattention.h:285:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:257)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>173' to 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173' (firmware/nnet_utils/nnet_mult.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>172' to 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172' (firmware/nnet_utils/nnet_mult.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175' to 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174' to 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>171' to 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171' (firmware/nnet_utils/nnet_multiheadattention.h:201:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>170' to 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170' (firmware/nnet_utils/nnet_multiheadattention.h:201:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:215)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>169' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>168' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>167' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>166' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-713] Function 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (firmware/nnet_utils/nnet_multiheadattention.h:285:1), pipe: (firmware/myproject.cpp:17:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Command           transform done; 102.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:39 ; elapsed = 00:05:40 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 776 ; free virtual = 26353
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 314.5 sec.
Command       elaborate done; 331.72 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333' to 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         preproc_iomode -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         preproc_iomode -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         preproc_iomode -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Configuring Module : multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 ...
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         apply_spec_resource_limit multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
INFO-FLOW: Configuring Module : read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         apply_spec_resource_limit read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
INFO-FLOW: Configuring Module : softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         apply_spec_resource_limit softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
INFO-FLOW: Configuring Module : dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Preprocessing Module: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 ...
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         cdfg_preprocess -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
INFO-FLOW: Preprocessing Module: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         cdfg_preprocess -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
INFO-FLOW: Preprocessing Module: softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         cdfg_preprocess -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         schedule -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 340.47 seconds; current allocated memory: 611.770 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.verbose.sched.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.sched.adb -f 
INFO-FLOW: Finish scheduling multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333.
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         bind -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
BIND OPTION: model=multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 611.866 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.verbose.bind.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.bind.adb -f 
INFO-FLOW: Finish binding multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 612.469 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
BIND OPTION: model=data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 613.294 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 613.901 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
BIND OPTION: model=data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 614.725 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 615.288 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
BIND OPTION: model=data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 616.112 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 616.675 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
BIND OPTION: model=data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 617.502 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         schedule -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 617.540 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.sched.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         bind -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
BIND OPTION: model=read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 617.624 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.bind.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 618.047 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.sched.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
BIND OPTION: model=dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 618.438 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.bind.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 619.728 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.verbose.sched.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.sched.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
BIND OPTION: model=lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 621.503 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.verbose.bind.rpt 
Command         syn_report done; 0.72 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.bind.adb -f 
Command         db_write done; 0.58 sec.
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 622.847 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.verbose.sched.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.sched.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
BIND OPTION: model=lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 624.583 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.verbose.bind.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         schedule -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 626.639 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.61 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.sched.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish scheduling softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         bind -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
BIND OPTION: model=softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 629.186 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.bind.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish binding softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.67 sec.
INFO: [HLS 200-111]  Elapsed time: 7.91 seconds; current allocated memory: 645.119 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.verbose.sched.rpt 
Command         syn_report done; 4.62 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.sched.adb -f 
Command         db_write done; 3.79 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
BIND OPTION: model=matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.17 sec.
INFO: [HLS 200-111]  Elapsed time: 18.58 seconds; current allocated memory: 667.915 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.verbose.bind.rpt 
Command         syn_report done; 14.27 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.bind.adb -f 
Command         db_write done; 5.42 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.4 sec.
INFO: [HLS 200-111]  Elapsed time: 27.1 seconds; current allocated memory: 690.508 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.verbose.sched.rpt 
Command         syn_report done; 5.24 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.sched.adb -f 
Command         db_write done; 5.93 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
BIND OPTION: model=matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.14 sec.
INFO: [HLS 200-111]  Elapsed time: 21.31 seconds; current allocated memory: 713.270 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.verbose.bind.rpt 
Command         syn_report done; 12.51 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.bind.adb -f 
Command         db_write done; 4.26 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.41 sec.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 731.275 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.verbose.sched.rpt 
Command         syn_report done; 4.45 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.sched.adb -f 
Command         db_write done; 3.2 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
BIND OPTION: model=matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.41 sec.
INFO: [HLS 200-111]  Elapsed time: 12.06 seconds; current allocated memory: 743.450 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.verbose.bind.rpt 
Command         syn_report done; 5.09 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.bind.adb -f 
Command         db_write done; 2.28 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.44 sec.
INFO: [HLS 200-111]  Elapsed time: 12.82 seconds; current allocated memory: 756.100 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.verbose.sched.rpt 
Command         syn_report done; 2.69 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.sched.adb -f 
Command         db_write done; 2.3 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
BIND OPTION: model=matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.33 sec.
INFO: [HLS 200-111]  Elapsed time: 9.32 seconds; current allocated memory: 768.277 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.verbose.bind.rpt 
Command         syn_report done; 5.07 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.bind.adb -f 
Command         db_write done; 2.29 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.45 seconds; current allocated memory: 770.411 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 770.780 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.verbose.bind.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 771.607 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
BIND OPTION: model=dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.1157ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret117', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) to 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' (5.12 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 772.379 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 774.447 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.64 sec.
INFO-FLOW: Finish scheduling multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
BIND OPTION: model=multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 43.7 sec.
INFO: [HLS 200-111]  Elapsed time: 45.16 seconds; current allocated memory: 818.761 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Command         syn_report done; 20.59 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.95 sec.
INFO-FLOW: Finish binding multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.57 seconds; current allocated memory: 836.736 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.64 sec.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 843.012 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 20.1 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' is 5127 from HDL expression: (~((real_start == 1'b0) | (data_vk_V_out2_full_n == 1'b0) | (data_vk_V_out_full_n == 1'b0) | (data_q_V_out1_full_n == 1'b0) | (data_q_V_out_full_n == 1'b0) | (data_vk_V_ap_vld == 1'b0) | (data_q_V_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333'.
INFO: [HLS 200-111]  Elapsed time: 20.21 seconds; current allocated memory: 860.997 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333 
Execute         gen_rtl multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333 
Execute         syn_report -csynth -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333_csynth.rpt 
Execute         syn_report -rtlxml -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333_csynth.xml 
Execute         syn_report -verbosereport -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.verbose.rpt 
Execute         db_write -model multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.adb 
Execute         gen_tb_info multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 862.697 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_csynth.rpt 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_csynth.xml 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 867.056 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_csynth.rpt 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_csynth.xml 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 871.330 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_csynth.rpt 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_csynth.xml 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 875.619 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_csynth.rpt 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_csynth.xml 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 878.766 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/read_stream_array_ap_fixed_16_6_5_3_0_4_s -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         syn_report -csynth -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.rpt 
Execute         syn_report -rtlxml -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.xml 
Execute         syn_report -verbosereport -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.rpt 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.adb 
Execute         gen_tb_info read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 879.648 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weight3_V311' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weight3_V321' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weight3_V331' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 883.224 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_csynth.rpt 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_csynth.xml 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.verbose.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.adb 
Command         db_write done; 0.82 sec.
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weight3_V312' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weight3_V322' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weight3_V332' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 890.852 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_csynth.rpt 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_csynth.xml 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.verbose.rpt 
Command         syn_report done; 0.85 sec.
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.adb 
Command         db_write done; 0.94 sec.
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 900.971 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         syn_report -csynth -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.rpt 
Command         syn_report done; 1.3 sec.
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.adb 
Command         db_write done; 0.89 sec.
Execute         gen_tb_info softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_21ns_16s_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172'.
Command         create_rtl_model done; 13.11 sec.
INFO: [HLS 200-111]  Elapsed time: 15.74 seconds; current allocated memory: 1.277 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_csynth.rpt 
Command         syn_report done; 1.69 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_csynth.xml 
Command         syn_report done; 0.83 sec.
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.verbose.rpt 
Command         syn_report done; 12.63 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.adb 
Command         db_write done; 6.57 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_21ns_16s_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173'.
Command         create_rtl_model done; 13.79 sec.
INFO: [HLS 200-111]  Elapsed time: 36.34 seconds; current allocated memory: 1.739 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_csynth.rpt 
Command         syn_report done; 1.68 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_csynth.xml 
Command         syn_report done; 0.84 sec.
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.verbose.rpt 
Command         syn_report done; 12.86 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.adb 
Command         db_write done; 8.19 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' is 40920 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 24.74 seconds; current allocated memory: 1.831 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174_csynth.rpt 
Command         syn_report done; 1.66 sec.
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174_csynth.xml 
Command         syn_report done; 0.82 sec.
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.verbose.rpt 
Command         syn_report done; 7.23 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.adb 
Command         db_write done; 7.65 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' is 40920 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 1.903 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175_csynth.rpt 
Command         syn_report done; 2.1 sec.
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175_csynth.xml 
Command         syn_report done; 0.91 sec.
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.verbose.rpt 
Command         syn_report done; 6.63 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.adb 
Command         db_write done; 7.31 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 17.53 seconds; current allocated memory: 1.955 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.adb 
Command         db_write done; 3.66 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.958 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 4.6 sec.
Execute         gen_tb_info dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_U0' to 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_U0' to 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 20.51 sec.
INFO: [HLS 200-111]  Elapsed time: 25.69 seconds; current allocated memory: 2.022 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Command         syn_report done; 3.54 sec.
Execute         syn_report -rtlxml -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Command         syn_report done; 1.71 sec.
Execute         syn_report -verbosereport -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Command         syn_report done; 23.96 sec.
Execute         db_write -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 6.37 sec.
Execute         gen_tb_info multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 36.28 seconds; current allocated memory: 2.071 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/systemc/myproject -synmodules multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 20.91 sec.
Execute         db_write -model myproject -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 3.9 sec.
Execute         gen_tb_info myproject -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 9.97 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173 {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175} dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Handling components in module [multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
INFO-FLOW: Handling components in module [read_stream_array_ap_fixed_16_6_5_3_0_4_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi
INFO-FLOW: Found component lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j.
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j
INFO-FLOW: Handling components in module [softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO-FLOW: Found component softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1.
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1
INFO-FLOW: Found component softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2.
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_21ns_16s_37_1_1.
INFO-FLOW: Append model myproject_mul_mul_21ns_16s_37_1_1
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component fifo_w1280_d2_A.
INFO-FLOW: Append model fifo_w1280_d2_A
INFO-FLOW: Found component fifo_w1280_d2_A.
INFO-FLOW: Append model fifo_w1280_d2_A
INFO-FLOW: Found component fifo_w1280_d2_A.
INFO-FLOW: Append model fifo_w1280_d2_A
INFO-FLOW: Found component fifo_w1280_d2_A.
INFO-FLOW: Append model fifo_w1280_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w66_d20_A.
INFO-FLOW: Append model fifo_w66_d20_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component fifo_w33_d2_A.
INFO-FLOW: Append model fifo_w33_d2_A
INFO-FLOW: Found component start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0.
INFO-FLOW: Append model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0
INFO-FLOW: Found component start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0.
INFO-FLOW: Append model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0
INFO-FLOW: Found component start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0.
INFO-FLOW: Append model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0
INFO-FLOW: Found component start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0.
INFO-FLOW: Append model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0
INFO-FLOW: Found component start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi.
INFO-FLOW: Append model start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi
INFO-FLOW: Found component start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs.
INFO-FLOW: Append model start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs
INFO-FLOW: Found component start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0.
INFO-FLOW: Append model start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0
INFO-FLOW: Found component start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0.
INFO-FLOW: Append model start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0
INFO-FLOW: Found component start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169
INFO-FLOW: Append model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0
INFO-FLOW: Append model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_42_16_1_1 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2 myproject_mul_mul_21ns_16s_37_1_1 fifo_w1280_d2_A fifo_w1280_d2_A fifo_w1280_d2_A fifo_w1280_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w66_d20_A fifo_w66_d20_A fifo_w66_d20_A fifo_w66_d20_A fifo_w66_d20_A fifo_w66_d20_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A fifo_w33_d2_A start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0 start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0 start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0 start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0 start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0 start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0 start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169 read_stream_array_ap_fixed_16_6_5_3_0_4_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175 dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s myproject
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2
INFO-FLOW: To file: write model myproject_mul_mul_21ns_16s_37_1_1
INFO-FLOW: To file: write model fifo_w1280_d2_A
INFO-FLOW: To file: write model fifo_w1280_d2_A
INFO-FLOW: To file: write model fifo_w1280_d2_A
INFO-FLOW: To file: write model fifo_w1280_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w66_d20_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model fifo_w33_d2_A
INFO-FLOW: To file: write model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0
INFO-FLOW: To file: write model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0
INFO-FLOW: To file: write model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0
INFO-FLOW: To file: write model start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0
INFO-FLOW: To file: write model start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi
INFO-FLOW: To file: write model start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs
INFO-FLOW: To file: write model start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0
INFO-FLOW: To file: write model start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0
INFO-FLOW: To file: write model start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169
INFO-FLOW: To file: write model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0
INFO-FLOW: To file: write model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 195.48 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.45 sec.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.72 sec.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1_rom' using block ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2_rom' using auto ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 1.32 sec.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_q_V_c_U(fifo_w1280_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_q_V_c104_U(fifo_w1280_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_vk_V_c_U(fifo_w1280_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_vk_V_c105_U(fifo_w1280_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_0_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_1_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_2_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_3_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_4_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_5_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_6_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_7_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_8_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_9_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_10_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_11_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_12_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_13_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_14_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_15_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_16_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_17_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_18_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_19_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_0_0_V_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_0_1_V_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_0_V_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_1_V_V_U(fifo_w33_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi_U(start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs_U(start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0_U(start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0_U(start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
Command         ap_source done; 31.75 sec.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.77 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=166
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=82
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=867 #gSsdmPorts=166
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:16 ; elapsed = 00:14:13 . Memory (MB): peak = 3059.047 ; gain = 2656.605 ; free physical = 374 ; free virtual = 24027
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 513.39 sec.
Command     csynth_design done; 845.12 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_test.cpp 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/firmware/myproject.cpp 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_test.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.05 sec.
Execute       tidy_31 xilinx-tb31-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.7 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/firmware/myproject.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.49 sec.
Execute       tidy_31 xilinx-tb31-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.41 sec.
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.05 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 83.56 sec.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
Command     ap_source done; error code: 1; 50.54 sec.
Command   ap_source done; error code: 1; 987.36 sec.
Execute   cleanup_all 
Command   cleanup_all done; 1.42 sec.
