###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       396008   # Number of WRITE/WRITEP commands
num_reads_done                 =       922183   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       688918   # Number of read row buffer hits
num_read_cmds                  =       922174   # Number of READ/READP commands
num_writes_done                =       396008   # Number of read requests issued
num_write_row_hits             =       335180   # Number of write row buffer hits
num_act_cmds                   =       295628   # Number of ACT commands
num_pre_cmds                   =       295597   # Number of PRE commands
num_ondemand_pres              =       271079   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9565244   # Cyles of rank active rank.0
rank_active_cycles.1           =      9373957   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       434756   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       626043   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1253400   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17720   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3288   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2700   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3712   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4490   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7067   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1648   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          700   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          781   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22685   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          108   # Write cmd latency (cycles)
write_latency[20-39]           =         1045   # Write cmd latency (cycles)
write_latency[40-59]           =         1603   # Write cmd latency (cycles)
write_latency[60-79]           =         2777   # Write cmd latency (cycles)
write_latency[80-99]           =         4810   # Write cmd latency (cycles)
write_latency[100-119]         =         6781   # Write cmd latency (cycles)
write_latency[120-139]         =         9063   # Write cmd latency (cycles)
write_latency[140-159]         =        12015   # Write cmd latency (cycles)
write_latency[160-179]         =        14676   # Write cmd latency (cycles)
write_latency[180-199]         =        17072   # Write cmd latency (cycles)
write_latency[200-]            =       326058   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       279320   # Read request latency (cycles)
read_latency[40-59]            =        98904   # Read request latency (cycles)
read_latency[60-79]            =       130696   # Read request latency (cycles)
read_latency[80-99]            =        58583   # Read request latency (cycles)
read_latency[100-119]          =        46466   # Read request latency (cycles)
read_latency[120-139]          =        38691   # Read request latency (cycles)
read_latency[140-159]          =        26959   # Read request latency (cycles)
read_latency[160-179]          =        21237   # Read request latency (cycles)
read_latency[180-199]          =        17697   # Read request latency (cycles)
read_latency[200-]             =       203621   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.97687e+09   # Write energy
read_energy                    =  3.71821e+09   # Read energy
act_energy                     =  8.08838e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08683e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.00501e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96871e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84935e+09   # Active standby energy rank.1
average_read_latency           =      160.568   # Average read request latency (cycles)
average_interarrival           =        7.586   # Average request interarrival latency (cycles)
total_energy                   =  1.95358e+10   # Total energy (pJ)
average_power                  =      1953.58   # Average power (mW)
average_bandwidth              =      11.2486   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       421453   # Number of WRITE/WRITEP commands
num_reads_done                 =       953051   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       694452   # Number of read row buffer hits
num_read_cmds                  =       953047   # Number of READ/READP commands
num_writes_done                =       421459   # Number of read requests issued
num_write_row_hits             =       349351   # Number of write row buffer hits
num_act_cmds                   =       332645   # Number of ACT commands
num_pre_cmds                   =       332618   # Number of PRE commands
num_ondemand_pres              =       308525   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9475918   # Cyles of rank active rank.0
rank_active_cycles.1           =      9427537   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       524082   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       572463   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1311683   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16009   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3237   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2741   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3657   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4463   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7019   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1619   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          710   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          768   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22604   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          152   # Write cmd latency (cycles)
write_latency[20-39]           =         1450   # Write cmd latency (cycles)
write_latency[40-59]           =         1846   # Write cmd latency (cycles)
write_latency[60-79]           =         2907   # Write cmd latency (cycles)
write_latency[80-99]           =         4855   # Write cmd latency (cycles)
write_latency[100-119]         =         6712   # Write cmd latency (cycles)
write_latency[120-139]         =         9055   # Write cmd latency (cycles)
write_latency[140-159]         =        11941   # Write cmd latency (cycles)
write_latency[160-179]         =        14531   # Write cmd latency (cycles)
write_latency[180-199]         =        17447   # Write cmd latency (cycles)
write_latency[200-]            =       350557   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       261634   # Read request latency (cycles)
read_latency[40-59]            =        95890   # Read request latency (cycles)
read_latency[60-79]            =       134165   # Read request latency (cycles)
read_latency[80-99]            =        61398   # Read request latency (cycles)
read_latency[100-119]          =        49210   # Read request latency (cycles)
read_latency[120-139]          =        41479   # Read request latency (cycles)
read_latency[140-159]          =        29122   # Read request latency (cycles)
read_latency[160-179]          =        23637   # Read request latency (cycles)
read_latency[180-199]          =        19584   # Read request latency (cycles)
read_latency[200-]             =       236928   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.10389e+09   # Write energy
read_energy                    =  3.84269e+09   # Read energy
act_energy                     =  9.10117e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51559e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.74782e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91297e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88278e+09   # Active standby energy rank.1
average_read_latency           =      186.827   # Average read request latency (cycles)
average_interarrival           =      7.27517   # Average request interarrival latency (cycles)
total_energy                   =  1.98834e+10   # Total energy (pJ)
average_power                  =      1988.34   # Average power (mW)
average_bandwidth              =      11.7292   # Average bandwidth
