(set-info :smt-lib-version 2.6)
(set-logic QF_IDL)
(set-info :source |The Averest Framework (http://www.averest.org)|)
(set-info :category "industrial")
(set-info :status sat)
(declare-fun cvclZero () Int)
(declare-fun F0 () Int)
(declare-fun F2 () Int)
(declare-fun F4 () Int)
(declare-fun F6 () Int)
(declare-fun F8 () Int)
(declare-fun F14 () Int)
(declare-fun F16 () Int)
(declare-fun F18 () Int)
(declare-fun F20 () Int)
(declare-fun F22 () Int)
(declare-fun P10 () Bool)
(declare-fun P12 () Bool)
(declare-fun P24 () Bool)
(declare-fun P26 () Bool)
(declare-fun P28 () Bool)
(assert (let ((?v_0 (not P10)) (?v_3 (and P10 P24))) (let ((?v_8 (and ?v_0 ?v_3)) (?v_2 (and P10 P26))) (let ((?v_1 (and ?v_8 ?v_2)) (?v_10 (and P10 ?v_3))) (let ((?v_4 (and ?v_2 ?v_10)) (?v_6 (not ?v_3))) (let ((?v_13 (and ?v_0 ?v_6))) (let ((?v_5 (and ?v_2 ?v_13)) (?v_15 (and P10 ?v_6))) (let ((?v_7 (and ?v_2 ?v_15)) (?v_11 (not ?v_2))) (let ((?v_9 (and ?v_8 ?v_11)) (?v_12 (and ?v_10 ?v_11)) (?v_14 (and ?v_13 ?v_11)) (?v_16 (and ?v_15 ?v_11)) (?v_26 (= (- F2 F0) 0)) (?v_25 (= (- F22 F14) 0)) (?v_23 (= (- F4 F0) 0)) (?v_24 (= (- F22 F16) 0)) (?v_21 (= (- F6 F0) 0)) (?v_22 (= (- F22 F18) 0)) (?v_20 (= (- F8 F0) 0)) (?v_19 (= (- F22 F20) 0))) (let ((?v_17 (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (and ?v_26 (and ?v_0 ?v_1)) (and (= (- F22 F2) 0) (and P10 ?v_1))) (and (= (- F14 F0) 0) (and ?v_0 ?v_4))) (and ?v_25 (and P10 ?v_4))) (and ?v_23 (and ?v_0 ?v_5))) (and (= (- F22 F4) 0) (and P10 ?v_5))) (and (= (- F16 F0) 0) (and ?v_0 ?v_7))) (and ?v_24 (and P10 ?v_7))) (and ?v_21 (and ?v_0 ?v_9))) (and (= (- F22 F6) 0) (and P10 ?v_9))) (and (= (- F18 F0) 0) (and ?v_0 ?v_12))) (and ?v_22 (and P10 ?v_12))) (and (and ?v_0 ?v_14) ?v_20)) (and (and P10 ?v_14) (= (- F22 F8) 0))) (and (and ?v_0 ?v_16) (= (- F20 F0) 0))) (and (and P10 ?v_16) ?v_19)))) (let ((?v_18 (not (and (not (and P10 P28)) ?v_17)))) (and (and (and (and (and (= (- cvclZero F22) 0) (and (= (- cvclZero F20) 0) (and (= (- cvclZero F18) 0) (and (and (= (- cvclZero F14) 0) (and ?v_0 (not P12))) (= (- cvclZero F16) 0))))) (not P24)) (not P26)) (not P28)) (and (not (or ?v_17 (not (or (and ?v_0 ?v_18) (and P12 ?v_18))))) (or (or (and P10 ?v_19) (and ?v_0 ?v_20)) (or (or (and ?v_0 ?v_21) (and P10 ?v_22)) (or (or (and ?v_0 ?v_23) (and P10 ?v_24)) (or (and P10 ?v_25) (and ?v_0 ?v_26))))))))))))))))))
(check-sat)
(exit)
