;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <1
	SUB @-127, 100
	SUB @-127, 100
	SUB @10, 280
	SUB @127, 106
	ADD 0, @20
	ADD #270, <1
	ADD 0, @20
	SUB -207, <-120
	ADD 100, 9
	SLT 20, @12
	SLT 20, @12
	ADD #270, <1
	SLT 20, @12
	SUB @121, 103
	SLT @0, 2
	ADD #270, <1
	MOV -1, <-20
	DAT <270, #1
	ADD #270, <1
	ADD #270, <1
	ADD 0, 21
	ADD 0, 21
	SUB @121, 106
	SUB @121, 106
	MOV 20, @12
	DAT #100, #9
	ADD #270, <1
	ADD #270, @1
	ADD 0, 21
	SLT @130, 9
	SLT 20, @12
	SLT @0, 2
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	MOV -11, <-20
	MOV -11, <-20
	JMP 3, 10
	JMP 3, 10
	SPL 0, <-461
	SPL 0, <-461
	JMP 3, 10
