-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--M1_q[0] is ar:f10|q[0]
--operation mode is normal

M1_q[0]_lut_out = C1_rec[1] & (N1_q[0]) # !C1_rec[1] & D1L231;
M1_q[0] = DFFEAS(M1_q[0]_lut_out, clk, reset, , C1_rec[0], , , , );


--M1L4 is ar:f10|q[1]~COMBOUT
--operation mode is normal

M1L4 = D1L441 & (D1L531) # !D1L441 & D1L431;

--M1_q[1] is ar:f10|q[1]
--operation mode is normal

M1_q[1] = DFFEAS(M1L4, clk, reset, , C1_rec[0], N1_q[1], , , C1_rec[1]);


--M1L6 is ar:f10|q[2]~COMBOUT
--operation mode is normal

M1L6 = D1L441 & (D1L831) # !D1L441 & D1L731;

--M1_q[2] is ar:f10|q[2]
--operation mode is normal

M1_q[2] = DFFEAS(M1L6, clk, reset, , C1_rec[0], N1_q[2], , , C1_rec[1]);


--M1L8 is ar:f10|q[3]~COMBOUT
--operation mode is normal

M1L8 = D1L441 & (D1L141) # !D1L441 & D1L041;

--M1_q[3] is ar:f10|q[3]
--operation mode is normal

M1_q[3] = DFFEAS(M1L8, clk, reset, , C1_rec[0], N1_q[3], , , C1_rec[1]);


--M1L01 is ar:f10|q[4]~COMBOUT
--operation mode is normal

M1L01 = D1L441 & (D1L741) # !D1L441 & D1L641;

--M1_q[4] is ar:f10|q[4]
--operation mode is normal

M1_q[4] = DFFEAS(M1L01, clk, reset, , C1_rec[0], N1_q[4], , , C1_rec[1]);


--M1L21 is ar:f10|q[5]~COMBOUT
--operation mode is normal

M1L21 = D1L441 & (D1L051) # !D1L441 & D1L941;

--M1_q[5] is ar:f10|q[5]
--operation mode is normal

M1_q[5] = DFFEAS(M1L21, clk, reset, , C1_rec[0], N1_q[5], , , C1_rec[1]);


--M1L41 is ar:f10|q[6]~COMBOUT
--operation mode is normal

M1L41 = D1L441 & (D1L351) # !D1L441 & D1L251;

--M1_q[6] is ar:f10|q[6]
--operation mode is normal

M1_q[6] = DFFEAS(M1L41, clk, reset, , C1_rec[0], N1_q[6], , , C1_rec[1]);


--M1L61 is ar:f10|q[7]~COMBOUT
--operation mode is normal

M1L61 = D1L441 & (D1L651) # !D1L441 & D1L551;

--M1_q[7] is ar:f10|q[7]
--operation mode is normal

M1_q[7] = DFFEAS(M1L61, clk, reset, , C1_rec[0], N1_q[7], , , C1_rec[1]);


--M1L81 is ar:f10|q[8]~COMBOUT
--operation mode is normal

M1L81 = D1L441 & (D1L951) # !D1L441 & D1L851;

--M1_q[8] is ar:f10|q[8]
--operation mode is normal

M1_q[8] = DFFEAS(M1L81, clk, reset, , C1_rec[0], N1_q[8], , , C1_rec[1]);


--M1L02 is ar:f10|q[9]~COMBOUT
--operation mode is normal

M1L02 = D1L441 & (D1L261) # !D1L441 & D1L161;

--M1_q[9] is ar:f10|q[9]
--operation mode is normal

M1_q[9] = DFFEAS(M1L02, clk, reset, , C1_rec[0], N1_q[9], , , C1_rec[1]);


--M1L22 is ar:f10|q[10]~COMBOUT
--operation mode is normal

M1L22 = D1L441 & (D1L561) # !D1L441 & D1L461;

--M1_q[10] is ar:f10|q[10]
--operation mode is normal

M1_q[10] = DFFEAS(M1L22, clk, reset, , C1_rec[0], N1_q[10], , , C1_rec[1]);


--M1L42 is ar:f10|q[11]~COMBOUT
--operation mode is normal

M1L42 = D1L441 & (D1L861) # !D1L441 & D1L761;

--M1_q[11] is ar:f10|q[11]
--operation mode is normal

M1_q[11] = DFFEAS(M1L42, clk, reset, , C1_rec[0], N1_q[11], , , C1_rec[1]);


--M1L62 is ar:f10|q[12]~COMBOUT
--operation mode is normal

M1L62 = D1L441 & (D1L171) # !D1L441 & D1L071;

--M1_q[12] is ar:f10|q[12]
--operation mode is normal

M1_q[12] = DFFEAS(M1L62, clk, reset, , C1_rec[0], N1_q[12], , , C1_rec[1]);


--M1L82 is ar:f10|q[13]~COMBOUT
--operation mode is normal

M1L82 = D1L441 & (D1L471) # !D1L441 & D1L371;

--M1_q[13] is ar:f10|q[13]
--operation mode is normal

M1_q[13] = DFFEAS(M1L82, clk, reset, , C1_rec[0], N1_q[13], , , C1_rec[1]);


--M1L03 is ar:f10|q[14]~COMBOUT
--operation mode is normal

M1L03 = D1L441 & (D1L771) # !D1L441 & D1L671;

--M1_q[14] is ar:f10|q[14]
--operation mode is normal

M1_q[14] = DFFEAS(M1L03, clk, reset, , C1_rec[0], N1_q[14], , , C1_rec[1]);


--M1_q[15] is ar:f10|q[15]
--operation mode is normal

M1_q[15]_lut_out = C1_rec[1] & (N1_q[15]) # !C1_rec[1] & D1L181;
M1_q[15] = DFFEAS(M1_q[15]_lut_out, clk, reset, , C1_rec[0], , , , );


--H1_q[0] is ir:f6|q[0]
--operation mode is normal

H1_q[0]_lut_out = A1L22;
H1_q[0] = DFFEAS(H1_q[0]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[0] is pc:f11|q[0]
--operation mode is normal

N1_q[0]_lut_out = D1L231;
N1_q[0] = DFFEAS(N1_q[0]_lut_out, clk, reset, , C1L12, , , , );


--P1L1 is reg_out:f12|reg_data[0]~2853
--operation mode is normal

P1L1 = N1_q[0] & reg_sel[3] & reg_sel[2] & reg_sel[1];


--P1L501 is reg_out:f12|reg_data[6]~2854
--operation mode is normal

P1L501 = reg_sel[2] & reg_sel[1];


--P1L601 is reg_out:f12|reg_data[6]~2855
--operation mode is normal

P1L601 = sel[1] & reg_sel[0] # !sel[1] & (reg_sel[2]);


--P1L701 is reg_out:f12|reg_data[6]~2856
--operation mode is normal

P1L701 = sel[1] & (reg_sel[3] & P1L501 # !P1L601);


--G1_q[0] is reg_testa:f5|q[0]
--operation mode is normal

G1_q[0]_lut_out = C1L03;
G1_q[0] = DFFEAS(G1_q[0]_lut_out, clk, reset, , , , , , );


--P1L2 is reg_out:f12|reg_data[0]~2857
--operation mode is normal

P1L2 = G1_q[0] & (!reg_sel[1] & !reg_sel[0]);


--Q6_q[0] is reg:r5|q[0]
--operation mode is normal

Q6_q[0]_lut_out = D1L231;
Q6_q[0] = DFFEAS(Q6_q[0]_lut_out, clk, reset, , R1L6, , , , );


--Q01_q[0] is reg:r9|q[0]
--operation mode is normal

Q01_q[0]_lut_out = D1L231;
Q01_q[0] = DFFEAS(Q01_q[0]_lut_out, clk, reset, , R1L01, , , , );


--Q2_q[0] is reg:r1|q[0]
--operation mode is normal

Q2_q[0]_lut_out = D1L231;
Q2_q[0] = DFFEAS(Q2_q[0]_lut_out, clk, reset, , R1L2, , , , );


--B1L791 is bus_mux:bm|alu_sr[0]~1631
--operation mode is normal

B1L791 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q01_q[0] # !C1_sour_reg[3] & (Q2_q[0]));


--Q41_q[0] is reg:r13|q[0]
--operation mode is normal

Q41_q[0]_lut_out = D1L231;
Q41_q[0] = DFFEAS(Q41_q[0]_lut_out, clk, reset, , R1L41, , , , );


--B1L891 is bus_mux:bm|alu_sr[0]~1632
--operation mode is normal

B1L891 = C1_sour_reg[2] & (B1L791 & (Q41_q[0]) # !B1L791 & Q6_q[0]) # !C1_sour_reg[2] & (B1L791);


--Q11_q[0] is reg:r10|q[0]
--operation mode is normal

Q11_q[0]_lut_out = D1L231;
Q11_q[0] = DFFEAS(Q11_q[0]_lut_out, clk, reset, , R1L11, , , , );


--Q7_q[0] is reg:r6|q[0]
--operation mode is normal

Q7_q[0]_lut_out = D1L231;
Q7_q[0] = DFFEAS(Q7_q[0]_lut_out, clk, reset, , R1L7, , , , );


--Q3_q[0] is reg:r2|q[0]
--operation mode is normal

Q3_q[0]_lut_out = D1L231;
Q3_q[0] = DFFEAS(Q3_q[0]_lut_out, clk, reset, , R1L3, , , , );


--B1L991 is bus_mux:bm|alu_sr[0]~1633
--operation mode is normal

B1L991 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q7_q[0] # !C1_sour_reg[2] & (Q3_q[0]));


--Q51_q[0] is reg:r14|q[0]
--operation mode is normal

Q51_q[0]_lut_out = D1L231;
Q51_q[0] = DFFEAS(Q51_q[0]_lut_out, clk, reset, , R1L51, , , , );


--B1L002 is bus_mux:bm|alu_sr[0]~1634
--operation mode is normal

B1L002 = C1_sour_reg[3] & (B1L991 & (Q51_q[0]) # !B1L991 & Q11_q[0]) # !C1_sour_reg[3] & (B1L991);


--Q5_q[0] is reg:r4|q[0]
--operation mode is normal

Q5_q[0]_lut_out = D1L231;
Q5_q[0] = DFFEAS(Q5_q[0]_lut_out, clk, reset, , R1L5, , , , );


--Q9_q[0] is reg:r8|q[0]
--operation mode is normal

Q9_q[0]_lut_out = D1L231;
Q9_q[0] = DFFEAS(Q9_q[0]_lut_out, clk, reset, , R1L9, , , , );


--Q1_q[0] is reg:r0|q[0]
--operation mode is normal

Q1_q[0]_lut_out = D1L231;
Q1_q[0] = DFFEAS(Q1_q[0]_lut_out, clk, reset, , R1L1, , , , );


--B1L102 is bus_mux:bm|alu_sr[0]~1635
--operation mode is normal

B1L102 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q9_q[0] # !C1_sour_reg[3] & (Q1_q[0]));


--Q31_q[0] is reg:r12|q[0]
--operation mode is normal

Q31_q[0]_lut_out = D1L231;
Q31_q[0] = DFFEAS(Q31_q[0]_lut_out, clk, reset, , R1L31, , , , );


--B1L202 is bus_mux:bm|alu_sr[0]~1636
--operation mode is normal

B1L202 = C1_sour_reg[2] & (B1L102 & (Q31_q[0]) # !B1L102 & Q5_q[0]) # !C1_sour_reg[2] & (B1L102);


--B1L302 is bus_mux:bm|alu_sr[0]~1637
--operation mode is normal

B1L302 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & B1L002 # !C1_sour_reg[1] & (B1L202));


--Q21_q[0] is reg:r11|q[0]
--operation mode is normal

Q21_q[0]_lut_out = D1L231;
Q21_q[0] = DFFEAS(Q21_q[0]_lut_out, clk, reset, , R1L21, , , , );


--Q8_q[0] is reg:r7|q[0]
--operation mode is normal

Q8_q[0]_lut_out = D1L231;
Q8_q[0] = DFFEAS(Q8_q[0]_lut_out, clk, reset, , R1L8, , , , );


--Q4_q[0] is reg:r3|q[0]
--operation mode is normal

Q4_q[0]_lut_out = D1L231;
Q4_q[0] = DFFEAS(Q4_q[0]_lut_out, clk, reset, , R1L4, , , , );


--B1L402 is bus_mux:bm|alu_sr[0]~1638
--operation mode is normal

B1L402 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q8_q[0] # !C1_sour_reg[2] & (Q4_q[0]));


--Q61_q[0] is reg:r15|q[0]
--operation mode is normal

Q61_q[0]_lut_out = D1L231;
Q61_q[0] = DFFEAS(Q61_q[0]_lut_out, clk, reset, , R1L61, , , , );


--B1L502 is bus_mux:bm|alu_sr[0]~1639
--operation mode is normal

B1L502 = C1_sour_reg[3] & (B1L402 & (Q61_q[0]) # !B1L402 & Q21_q[0]) # !C1_sour_reg[3] & (B1L402);


--B1L602 is bus_mux:bm|alu_sr[0]~1640
--operation mode is normal

B1L602 = C1_sour_reg[0] & (B1L302 & (B1L502) # !B1L302 & B1L891) # !C1_sour_reg[0] & (B1L302);


--B1L702 is bus_mux:bm|alu_sr[0]~1641
--operation mode is normal

B1L702 = !C1_alu_in_sel[2] & !C1_alu_in_sel[1];


--B1L802 is bus_mux:bm|alu_sr[0]~1642
--operation mode is normal

B1L802 = C1_alu_in_sel[0] & C1_alu_in_sel[1] & (!C1_alu_in_sel[2]);


--B1L902 is bus_mux:bm|alu_sr[0]~1643
--operation mode is normal

B1L902 = C1_offset[0] & (B1L802 # B1L602 & B1L702) # !C1_offset[0] & B1L602 & B1L702;


--B1L1 is bus_mux:bm|alu_dr[0]~2936
--operation mode is normal

B1L1 = !C1_alu_in_sel[2] & !C1_alu_in_sel[0];


--B1L2 is bus_mux:bm|alu_dr[0]~2937
--operation mode is normal

B1L2 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q01_q[0] # !C1_dest_reg[3] & (Q2_q[0]));


--B1L3 is bus_mux:bm|alu_dr[0]~2938
--operation mode is normal

B1L3 = C1_dest_reg[2] & (B1L2 & (Q41_q[0]) # !B1L2 & Q6_q[0]) # !C1_dest_reg[2] & (B1L2);


--B1L4 is bus_mux:bm|alu_dr[0]~2939
--operation mode is normal

B1L4 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q7_q[0] # !C1_dest_reg[2] & (Q3_q[0]));


--B1L5 is bus_mux:bm|alu_dr[0]~2940
--operation mode is normal

B1L5 = C1_dest_reg[3] & (B1L4 & (Q51_q[0]) # !B1L4 & Q11_q[0]) # !C1_dest_reg[3] & (B1L4);


--B1L6 is bus_mux:bm|alu_dr[0]~2941
--operation mode is normal

B1L6 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q9_q[0] # !C1_dest_reg[3] & (Q1_q[0]));


--B1L7 is bus_mux:bm|alu_dr[0]~2942
--operation mode is normal

B1L7 = C1_dest_reg[2] & (B1L6 & (Q31_q[0]) # !B1L6 & Q5_q[0]) # !C1_dest_reg[2] & (B1L6);


--B1L8 is bus_mux:bm|alu_dr[0]~2943
--operation mode is normal

B1L8 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & B1L5 # !C1_dest_reg[1] & (B1L7));


--B1L9 is bus_mux:bm|alu_dr[0]~2944
--operation mode is normal

B1L9 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q8_q[0] # !C1_dest_reg[2] & (Q4_q[0]));


--B1L01 is bus_mux:bm|alu_dr[0]~2945
--operation mode is normal

B1L01 = C1_dest_reg[3] & (B1L9 & (Q61_q[0]) # !B1L9 & Q21_q[0]) # !C1_dest_reg[3] & (B1L9);


--B1L11 is bus_mux:bm|alu_dr[0]~2946
--operation mode is normal

B1L11 = C1_dest_reg[0] & (B1L8 & (B1L01) # !B1L8 & B1L3) # !C1_dest_reg[0] & (B1L8);


--B1L21 is bus_mux:bm|alu_dr[0]~2947
--operation mode is normal

B1L21 = C1_alu_in_sel[2] & C1_alu_in_sel[0] & (!C1_alu_in_sel[1]);


--B1L31 is bus_mux:bm|alu_dr[0]~2948
--operation mode is normal

B1L31 = A1L22 & (B1L21 # B1L1 & B1L11) # !A1L22 & B1L1 & B1L11;


--B1L481 is bus_mux:bm|alu_dr[15]~2949
--operation mode is normal

B1L481 = C1_alu_in_sel[2] & (C1_alu_in_sel[0] # C1_alu_in_sel[1]) # !C1_alu_in_sel[2] & (!C1_alu_in_sel[1] # !C1_alu_in_sel[0]);


--B1L41 is bus_mux:bm|alu_dr[0]~2950
--operation mode is normal

B1L41 = B1L31 # N1_q[0] & (!B1L481);


--P1L3 is reg_out:f12|reg_data[0]~2858
--operation mode is normal

P1L3 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L41 # !reg_sel[1] & (C1_offset[0]));


--D1L1 is alu:f2|add~3282
--operation mode is normal

D1L1 = !C1_alu_func[0] & (B1L902 $ B1L41);


--D1L2 is alu:f2|add~3283
--operation mode is normal

D1L2 = B1L902 & (B1L41 # C1_alu_func[0]) # !B1L902 & B1L41 & C1_alu_func[0];


--D1L3 is alu:f2|add~3284
--operation mode is arithmetic

D1L3_carry_eqn = D1L04;
D1L3 = D1L53 $ D1L83 $ D1L3_carry_eqn;

--D1L4 is alu:f2|add~3286
--operation mode is arithmetic

D1L4 = CARRY(D1L53 & !D1L83 & !D1L04 # !D1L53 & (!D1L04 # !D1L83));


--D1L131 is alu:f2|alu_out[0]~5399
--operation mode is normal

D1L131 = C1_alu_func[2] & (C1_alu_func[1]) # !C1_alu_func[2] & (C1_alu_func[1] & D1L2 # !C1_alu_func[1] & (D1L3));


--Q11_q[1] is reg:r10|q[1]
--operation mode is normal

Q11_q[1]_lut_out = M1L4;
Q11_q[1] = DFFEAS(Q11_q[1]_lut_out, clk, reset, , R1L11, , , , );


--Q01_q[1] is reg:r9|q[1]
--operation mode is normal

Q01_q[1]_lut_out = M1L4;
Q01_q[1] = DFFEAS(Q01_q[1]_lut_out, clk, reset, , R1L01, , , , );


--Q9_q[1] is reg:r8|q[1]
--operation mode is normal

Q9_q[1]_lut_out = M1L4;
Q9_q[1] = DFFEAS(Q9_q[1]_lut_out, clk, reset, , R1L9, , , , );


--B1L51 is bus_mux:bm|alu_dr[1]~2951
--operation mode is normal

B1L51 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q01_q[1] # !C1_dest_reg[0] & (Q9_q[1]));


--Q21_q[1] is reg:r11|q[1]
--operation mode is normal

Q21_q[1]_lut_out = M1L4;
Q21_q[1] = DFFEAS(Q21_q[1]_lut_out, clk, reset, , R1L21, , , , );


--B1L61 is bus_mux:bm|alu_dr[1]~2952
--operation mode is normal

B1L61 = C1_dest_reg[1] & (B1L51 & (Q21_q[1]) # !B1L51 & Q11_q[1]) # !C1_dest_reg[1] & (B1L51);


--Q6_q[1] is reg:r5|q[1]
--operation mode is normal

Q6_q[1]_lut_out = M1L4;
Q6_q[1] = DFFEAS(Q6_q[1]_lut_out, clk, reset, , R1L6, , , , );


--Q7_q[1] is reg:r6|q[1]
--operation mode is normal

Q7_q[1]_lut_out = M1L4;
Q7_q[1] = DFFEAS(Q7_q[1]_lut_out, clk, reset, , R1L7, , , , );


--Q5_q[1] is reg:r4|q[1]
--operation mode is normal

Q5_q[1]_lut_out = M1L4;
Q5_q[1] = DFFEAS(Q5_q[1]_lut_out, clk, reset, , R1L5, , , , );


--B1L71 is bus_mux:bm|alu_dr[1]~2953
--operation mode is normal

B1L71 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q7_q[1] # !C1_dest_reg[1] & (Q5_q[1]));


--Q8_q[1] is reg:r7|q[1]
--operation mode is normal

Q8_q[1]_lut_out = M1L4;
Q8_q[1] = DFFEAS(Q8_q[1]_lut_out, clk, reset, , R1L8, , , , );


--B1L81 is bus_mux:bm|alu_dr[1]~2954
--operation mode is normal

B1L81 = C1_dest_reg[0] & (B1L71 & (Q8_q[1]) # !B1L71 & Q6_q[1]) # !C1_dest_reg[0] & (B1L71);


--Q2_q[1] is reg:r1|q[1]
--operation mode is normal

Q2_q[1]_lut_out = M1L4;
Q2_q[1] = DFFEAS(Q2_q[1]_lut_out, clk, reset, , R1L2, , , , );


--Q3_q[1] is reg:r2|q[1]
--operation mode is normal

Q3_q[1]_lut_out = M1L4;
Q3_q[1] = DFFEAS(Q3_q[1]_lut_out, clk, reset, , R1L3, , , , );


--Q1_q[1] is reg:r0|q[1]
--operation mode is normal

Q1_q[1]_lut_out = M1L4;
Q1_q[1] = DFFEAS(Q1_q[1]_lut_out, clk, reset, , R1L1, , , , );


--B1L91 is bus_mux:bm|alu_dr[1]~2955
--operation mode is normal

B1L91 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q3_q[1] # !C1_dest_reg[1] & (Q1_q[1]));


--Q4_q[1] is reg:r3|q[1]
--operation mode is normal

Q4_q[1]_lut_out = M1L4;
Q4_q[1] = DFFEAS(Q4_q[1]_lut_out, clk, reset, , R1L4, , , , );


--B1L02 is bus_mux:bm|alu_dr[1]~2956
--operation mode is normal

B1L02 = C1_dest_reg[0] & (B1L91 & (Q4_q[1]) # !B1L91 & Q2_q[1]) # !C1_dest_reg[0] & (B1L91);


--B1L12 is bus_mux:bm|alu_dr[1]~2957
--operation mode is normal

B1L12 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & B1L81 # !C1_dest_reg[2] & (B1L02));


--Q51_q[1] is reg:r14|q[1]
--operation mode is normal

Q51_q[1]_lut_out = M1L4;
Q51_q[1] = DFFEAS(Q51_q[1]_lut_out, clk, reset, , R1L51, , , , );


--Q41_q[1] is reg:r13|q[1]
--operation mode is normal

Q41_q[1]_lut_out = M1L4;
Q41_q[1] = DFFEAS(Q41_q[1]_lut_out, clk, reset, , R1L41, , , , );


--Q31_q[1] is reg:r12|q[1]
--operation mode is normal

Q31_q[1]_lut_out = M1L4;
Q31_q[1] = DFFEAS(Q31_q[1]_lut_out, clk, reset, , R1L31, , , , );


--B1L22 is bus_mux:bm|alu_dr[1]~2958
--operation mode is normal

B1L22 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q41_q[1] # !C1_dest_reg[0] & (Q31_q[1]));


--Q61_q[1] is reg:r15|q[1]
--operation mode is normal

Q61_q[1]_lut_out = M1L4;
Q61_q[1] = DFFEAS(Q61_q[1]_lut_out, clk, reset, , R1L61, , , , );


--B1L32 is bus_mux:bm|alu_dr[1]~2959
--operation mode is normal

B1L32 = C1_dest_reg[1] & (B1L22 & (Q61_q[1]) # !B1L22 & Q51_q[1]) # !C1_dest_reg[1] & (B1L22);


--B1L42 is bus_mux:bm|alu_dr[1]~2960
--operation mode is normal

B1L42 = C1_dest_reg[3] & (B1L12 & (B1L32) # !B1L12 & B1L61) # !C1_dest_reg[3] & (B1L12);


--B1L52 is bus_mux:bm|alu_dr[1]~2961
--operation mode is normal

B1L52 = B1L1 & (B1L42 # B1L21 & A1L42) # !B1L1 & B1L21 & A1L42;


--N1_q[1] is pc:f11|q[1]
--operation mode is normal

N1_q[1]_lut_out = M1L4;
N1_q[1] = DFFEAS(N1_q[1]_lut_out, clk, reset, , C1L12, , , , );


--D1L5 is alu:f2|add~3289
--operation mode is normal

D1L5 = !C1_alu_func[0] & (B1L52 # N1_q[1] & !B1L481);


--D1L231 is alu:f2|alu_out[0]~5400
--operation mode is normal

D1L231 = C1_alu_func[2] & (D1L131 & (D1L5) # !D1L131 & D1L1) # !C1_alu_func[2] & (D1L131);


--P1L4 is reg_out:f12|reg_data[0]~2859
--operation mode is normal

P1L4 = reg_sel[0] & (P1L3 & (D1L231) # !P1L3 & B1L902) # !reg_sel[0] & (P1L3);


--P1L5 is reg_out:f12|reg_data[0]~2860
--operation mode is normal

P1L5 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L2 # !P1L601 & (P1L4));


--P1L6 is reg_out:f12|reg_data[0]~2861
--operation mode is normal

P1L6 = P1L701 & (P1L5 & (P1L1) # !P1L5 & H1_q[0]) # !P1L701 & (P1L5);


--P1L7 is reg_out:f12|reg_data[0]~2862
--operation mode is normal

P1L7 = !sel[1] & !sel[0];


--P1L8 is reg_out:f12|reg_data[0]~2863
--operation mode is normal

P1L8 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[0] # !reg_sel[3] & (Q3_q[0]));


--P1L9 is reg_out:f12|reg_data[0]~2864
--operation mode is normal

P1L9 = reg_sel[2] & (P1L8 & (Q51_q[0]) # !P1L8 & Q7_q[0]) # !reg_sel[2] & (P1L8);


--P1L01 is reg_out:f12|reg_data[0]~2865
--operation mode is normal

P1L01 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q6_q[0] # !reg_sel[2] & (Q2_q[0]));


--P1L11 is reg_out:f12|reg_data[0]~2866
--operation mode is normal

P1L11 = reg_sel[3] & (P1L01 & (Q41_q[0]) # !P1L01 & Q01_q[0]) # !reg_sel[3] & (P1L01);


--P1L21 is reg_out:f12|reg_data[0]~2867
--operation mode is normal

P1L21 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q9_q[0] # !reg_sel[3] & (Q1_q[0]));


--P1L31 is reg_out:f12|reg_data[0]~2868
--operation mode is normal

P1L31 = reg_sel[2] & (P1L21 & (Q31_q[0]) # !P1L21 & Q5_q[0]) # !reg_sel[2] & (P1L21);


--P1L41 is reg_out:f12|reg_data[0]~2869
--operation mode is normal

P1L41 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & P1L11 # !reg_sel[0] & (P1L31));


--P1L51 is reg_out:f12|reg_data[0]~2870
--operation mode is normal

P1L51 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[0] # !reg_sel[3] & (Q4_q[0]));


--P1L61 is reg_out:f12|reg_data[0]~2871
--operation mode is normal

P1L61 = reg_sel[2] & (P1L51 & (Q61_q[0]) # !P1L51 & Q8_q[0]) # !reg_sel[2] & (P1L51);


--P1L71 is reg_out:f12|reg_data[0]~2872
--operation mode is normal

P1L71 = reg_sel[1] & (P1L41 & (P1L61) # !P1L41 & P1L9) # !reg_sel[1] & (P1L41);


--P1L81 is reg_out:f12|reg_data[0]~2873
--operation mode is normal

P1L81 = sel[0] & (sel[1] # !reg_sel[3]);


--P1L91 is reg_out:f12|reg_data[0]~2874
--operation mode is normal

P1L91 = P1L6 & (P1L81 # P1L7 & P1L71) # !P1L6 & P1L7 & P1L71;


--H1_q[1] is ir:f6|q[1]
--operation mode is normal

H1_q[1]_lut_out = A1L42;
H1_q[1] = DFFEAS(H1_q[1]_lut_out, clk, reset, , H1L1, , , , );


--P1L02 is reg_out:f12|reg_data[1]~2875
--operation mode is normal

P1L02 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[1];


--G1_q[1] is reg_testa:f5|q[1]
--operation mode is normal

G1_q[1]_lut_out = C1L12;
G1_q[1] = DFFEAS(G1_q[1]_lut_out, clk, reset, , , , , , );


--P1L12 is reg_out:f12|reg_data[1]~2876
--operation mode is normal

P1L12 = G1_q[1] & (!reg_sel[1] & !reg_sel[0]);


--B1L62 is bus_mux:bm|alu_dr[1]~2962
--operation mode is normal

B1L62 = B1L52 # N1_q[1] & (!B1L481);


--B1L012 is bus_mux:bm|alu_sr[1]~1644
--operation mode is normal

B1L012 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q01_q[1] # !C1_sour_reg[0] & (Q9_q[1]));


--B1L112 is bus_mux:bm|alu_sr[1]~1645
--operation mode is normal

B1L112 = C1_sour_reg[1] & (B1L012 & (Q21_q[1]) # !B1L012 & Q11_q[1]) # !C1_sour_reg[1] & (B1L012);


--B1L212 is bus_mux:bm|alu_sr[1]~1646
--operation mode is normal

B1L212 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q7_q[1] # !C1_sour_reg[1] & (Q5_q[1]));


--B1L312 is bus_mux:bm|alu_sr[1]~1647
--operation mode is normal

B1L312 = C1_sour_reg[0] & (B1L212 & (Q8_q[1]) # !B1L212 & Q6_q[1]) # !C1_sour_reg[0] & (B1L212);


--B1L412 is bus_mux:bm|alu_sr[1]~1648
--operation mode is normal

B1L412 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q3_q[1] # !C1_sour_reg[1] & (Q1_q[1]));


--B1L512 is bus_mux:bm|alu_sr[1]~1649
--operation mode is normal

B1L512 = C1_sour_reg[0] & (B1L412 & (Q4_q[1]) # !B1L412 & Q2_q[1]) # !C1_sour_reg[0] & (B1L412);


--B1L612 is bus_mux:bm|alu_sr[1]~1650
--operation mode is normal

B1L612 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & B1L312 # !C1_sour_reg[2] & (B1L512));


--B1L712 is bus_mux:bm|alu_sr[1]~1651
--operation mode is normal

B1L712 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q41_q[1] # !C1_sour_reg[0] & (Q31_q[1]));


--B1L812 is bus_mux:bm|alu_sr[1]~1652
--operation mode is normal

B1L812 = C1_sour_reg[1] & (B1L712 & (Q61_q[1]) # !B1L712 & Q51_q[1]) # !C1_sour_reg[1] & (B1L712);


--B1L912 is bus_mux:bm|alu_sr[1]~1653
--operation mode is normal

B1L912 = C1_sour_reg[3] & (B1L612 & (B1L812) # !B1L612 & B1L112) # !C1_sour_reg[3] & (B1L612);


--B1L022 is bus_mux:bm|alu_sr[1]~1654
--operation mode is normal

B1L022 = B1L802 & (C1_offset[1] # B1L702 & B1L912) # !B1L802 & B1L702 & B1L912;


--P1L22 is reg_out:f12|reg_data[1]~2877
--operation mode is normal

P1L22 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L022 # !reg_sel[0] & (C1_offset[1]));


--P1L32 is reg_out:f12|reg_data[1]~2878
--operation mode is normal

P1L32 = reg_sel[1] & (P1L22 & (M1L4) # !P1L22 & B1L62) # !reg_sel[1] & (P1L22);


--P1L42 is reg_out:f12|reg_data[1]~2879
--operation mode is normal

P1L42 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L12 # !P1L601 & (P1L32));


--P1L52 is reg_out:f12|reg_data[1]~2880
--operation mode is normal

P1L52 = P1L701 & (P1L42 & (P1L02) # !P1L42 & H1_q[1]) # !P1L701 & (P1L42);


--P1L62 is reg_out:f12|reg_data[1]~2881
--operation mode is normal

P1L62 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q6_q[1] # !reg_sel[2] & (Q2_q[1]));


--P1L72 is reg_out:f12|reg_data[1]~2882
--operation mode is normal

P1L72 = reg_sel[3] & (P1L62 & (Q41_q[1]) # !P1L62 & Q01_q[1]) # !reg_sel[3] & (P1L62);


--P1L82 is reg_out:f12|reg_data[1]~2883
--operation mode is normal

P1L82 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[1] # !reg_sel[3] & (Q3_q[1]));


--P1L92 is reg_out:f12|reg_data[1]~2884
--operation mode is normal

P1L92 = reg_sel[2] & (P1L82 & (Q51_q[1]) # !P1L82 & Q7_q[1]) # !reg_sel[2] & (P1L82);


--P1L03 is reg_out:f12|reg_data[1]~2885
--operation mode is normal

P1L03 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q5_q[1] # !reg_sel[2] & (Q1_q[1]));


--P1L13 is reg_out:f12|reg_data[1]~2886
--operation mode is normal

P1L13 = reg_sel[3] & (P1L03 & (Q31_q[1]) # !P1L03 & Q9_q[1]) # !reg_sel[3] & (P1L03);


--P1L23 is reg_out:f12|reg_data[1]~2887
--operation mode is normal

P1L23 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1L92 # !reg_sel[1] & (P1L13));


--P1L33 is reg_out:f12|reg_data[1]~2888
--operation mode is normal

P1L33 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[1] # !reg_sel[3] & (Q4_q[1]));


--P1L43 is reg_out:f12|reg_data[1]~2889
--operation mode is normal

P1L43 = reg_sel[2] & (P1L33 & (Q61_q[1]) # !P1L33 & Q8_q[1]) # !reg_sel[2] & (P1L33);


--P1L53 is reg_out:f12|reg_data[1]~2890
--operation mode is normal

P1L53 = reg_sel[0] & (P1L23 & (P1L43) # !P1L23 & P1L72) # !reg_sel[0] & (P1L23);


--P1L63 is reg_out:f12|reg_data[1]~2891
--operation mode is normal

P1L63 = P1L7 & (P1L53 # P1L81 & P1L52) # !P1L7 & P1L81 & P1L52;


--H1_q[2] is ir:f6|q[2]
--operation mode is normal

H1_q[2]_lut_out = A1L62;
H1_q[2] = DFFEAS(H1_q[2]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[2] is pc:f11|q[2]
--operation mode is normal

N1_q[2]_lut_out = M1L6;
N1_q[2] = DFFEAS(N1_q[2]_lut_out, clk, reset, , C1L12, , , , );


--P1L73 is reg_out:f12|reg_data[2]~2892
--operation mode is normal

P1L73 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[2];


--G1_q[2] is reg_testa:f5|q[2]
--operation mode is normal

G1_q[2]_lut_out = C1_rec[0];
G1_q[2] = DFFEAS(G1_q[2]_lut_out, clk, reset, , , , , , );


--P1L83 is reg_out:f12|reg_data[2]~2893
--operation mode is normal

P1L83 = G1_q[2] & (!reg_sel[1] & !reg_sel[0]);


--Q7_q[2] is reg:r6|q[2]
--operation mode is normal

Q7_q[2]_lut_out = M1L6;
Q7_q[2] = DFFEAS(Q7_q[2]_lut_out, clk, reset, , R1L7, , , , );


--Q11_q[2] is reg:r10|q[2]
--operation mode is normal

Q11_q[2]_lut_out = M1L6;
Q11_q[2] = DFFEAS(Q11_q[2]_lut_out, clk, reset, , R1L11, , , , );


--Q3_q[2] is reg:r2|q[2]
--operation mode is normal

Q3_q[2]_lut_out = M1L6;
Q3_q[2] = DFFEAS(Q3_q[2]_lut_out, clk, reset, , R1L3, , , , );


--B1L122 is bus_mux:bm|alu_sr[2]~1655
--operation mode is normal

B1L122 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q11_q[2] # !C1_sour_reg[3] & (Q3_q[2]));


--Q51_q[2] is reg:r14|q[2]
--operation mode is normal

Q51_q[2]_lut_out = M1L6;
Q51_q[2] = DFFEAS(Q51_q[2]_lut_out, clk, reset, , R1L51, , , , );


--B1L222 is bus_mux:bm|alu_sr[2]~1656
--operation mode is normal

B1L222 = C1_sour_reg[2] & (B1L122 & (Q51_q[2]) # !B1L122 & Q7_q[2]) # !C1_sour_reg[2] & (B1L122);


--Q01_q[2] is reg:r9|q[2]
--operation mode is normal

Q01_q[2]_lut_out = M1L6;
Q01_q[2] = DFFEAS(Q01_q[2]_lut_out, clk, reset, , R1L01, , , , );


--Q6_q[2] is reg:r5|q[2]
--operation mode is normal

Q6_q[2]_lut_out = M1L6;
Q6_q[2] = DFFEAS(Q6_q[2]_lut_out, clk, reset, , R1L6, , , , );


--Q2_q[2] is reg:r1|q[2]
--operation mode is normal

Q2_q[2]_lut_out = M1L6;
Q2_q[2] = DFFEAS(Q2_q[2]_lut_out, clk, reset, , R1L2, , , , );


--B1L322 is bus_mux:bm|alu_sr[2]~1657
--operation mode is normal

B1L322 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q6_q[2] # !C1_sour_reg[2] & (Q2_q[2]));


--Q41_q[2] is reg:r13|q[2]
--operation mode is normal

Q41_q[2]_lut_out = M1L6;
Q41_q[2] = DFFEAS(Q41_q[2]_lut_out, clk, reset, , R1L41, , , , );


--B1L422 is bus_mux:bm|alu_sr[2]~1658
--operation mode is normal

B1L422 = C1_sour_reg[3] & (B1L322 & (Q41_q[2]) # !B1L322 & Q01_q[2]) # !C1_sour_reg[3] & (B1L322);


--Q9_q[2] is reg:r8|q[2]
--operation mode is normal

Q9_q[2]_lut_out = M1L6;
Q9_q[2] = DFFEAS(Q9_q[2]_lut_out, clk, reset, , R1L9, , , , );


--Q5_q[2] is reg:r4|q[2]
--operation mode is normal

Q5_q[2]_lut_out = M1L6;
Q5_q[2] = DFFEAS(Q5_q[2]_lut_out, clk, reset, , R1L5, , , , );


--Q1_q[2] is reg:r0|q[2]
--operation mode is normal

Q1_q[2]_lut_out = M1L6;
Q1_q[2] = DFFEAS(Q1_q[2]_lut_out, clk, reset, , R1L1, , , , );


--B1L522 is bus_mux:bm|alu_sr[2]~1659
--operation mode is normal

B1L522 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q5_q[2] # !C1_sour_reg[2] & (Q1_q[2]));


--Q31_q[2] is reg:r12|q[2]
--operation mode is normal

Q31_q[2]_lut_out = M1L6;
Q31_q[2] = DFFEAS(Q31_q[2]_lut_out, clk, reset, , R1L31, , , , );


--B1L622 is bus_mux:bm|alu_sr[2]~1660
--operation mode is normal

B1L622 = C1_sour_reg[3] & (B1L522 & (Q31_q[2]) # !B1L522 & Q9_q[2]) # !C1_sour_reg[3] & (B1L522);


--B1L722 is bus_mux:bm|alu_sr[2]~1661
--operation mode is normal

B1L722 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & B1L422 # !C1_sour_reg[0] & (B1L622));


--Q8_q[2] is reg:r7|q[2]
--operation mode is normal

Q8_q[2]_lut_out = M1L6;
Q8_q[2] = DFFEAS(Q8_q[2]_lut_out, clk, reset, , R1L8, , , , );


--Q21_q[2] is reg:r11|q[2]
--operation mode is normal

Q21_q[2]_lut_out = M1L6;
Q21_q[2] = DFFEAS(Q21_q[2]_lut_out, clk, reset, , R1L21, , , , );


--Q4_q[2] is reg:r3|q[2]
--operation mode is normal

Q4_q[2]_lut_out = M1L6;
Q4_q[2] = DFFEAS(Q4_q[2]_lut_out, clk, reset, , R1L4, , , , );


--B1L822 is bus_mux:bm|alu_sr[2]~1662
--operation mode is normal

B1L822 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q21_q[2] # !C1_sour_reg[3] & (Q4_q[2]));


--Q61_q[2] is reg:r15|q[2]
--operation mode is normal

Q61_q[2]_lut_out = M1L6;
Q61_q[2] = DFFEAS(Q61_q[2]_lut_out, clk, reset, , R1L61, , , , );


--B1L922 is bus_mux:bm|alu_sr[2]~1663
--operation mode is normal

B1L922 = C1_sour_reg[2] & (B1L822 & (Q61_q[2]) # !B1L822 & Q8_q[2]) # !C1_sour_reg[2] & (B1L822);


--B1L032 is bus_mux:bm|alu_sr[2]~1664
--operation mode is normal

B1L032 = C1_sour_reg[1] & (B1L722 & (B1L922) # !B1L722 & B1L222) # !C1_sour_reg[1] & (B1L722);


--B1L132 is bus_mux:bm|alu_sr[2]~1665
--operation mode is normal

B1L132 = C1_alu_in_sel[1] & C1_alu_in_sel[0] & C1_offset[2] # !C1_alu_in_sel[1] & (B1L032);


--B1L232 is bus_mux:bm|alu_sr[2]~1666
--operation mode is normal

B1L232 = B1L132 & (!C1_alu_in_sel[2]);


--B1L72 is bus_mux:bm|alu_dr[2]~2963
--operation mode is normal

B1L72 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q11_q[2] # !C1_dest_reg[3] & (Q3_q[2]));


--B1L82 is bus_mux:bm|alu_dr[2]~2964
--operation mode is normal

B1L82 = C1_dest_reg[2] & (B1L72 & (Q51_q[2]) # !B1L72 & Q7_q[2]) # !C1_dest_reg[2] & (B1L72);


--B1L92 is bus_mux:bm|alu_dr[2]~2965
--operation mode is normal

B1L92 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q6_q[2] # !C1_dest_reg[2] & (Q2_q[2]));


--B1L03 is bus_mux:bm|alu_dr[2]~2966
--operation mode is normal

B1L03 = C1_dest_reg[3] & (B1L92 & (Q41_q[2]) # !B1L92 & Q01_q[2]) # !C1_dest_reg[3] & (B1L92);


--B1L13 is bus_mux:bm|alu_dr[2]~2967
--operation mode is normal

B1L13 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q5_q[2] # !C1_dest_reg[2] & (Q1_q[2]));


--B1L23 is bus_mux:bm|alu_dr[2]~2968
--operation mode is normal

B1L23 = C1_dest_reg[3] & (B1L13 & (Q31_q[2]) # !B1L13 & Q9_q[2]) # !C1_dest_reg[3] & (B1L13);


--B1L33 is bus_mux:bm|alu_dr[2]~2969
--operation mode is normal

B1L33 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & B1L03 # !C1_dest_reg[0] & (B1L23));


--B1L43 is bus_mux:bm|alu_dr[2]~2970
--operation mode is normal

B1L43 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q21_q[2] # !C1_dest_reg[3] & (Q4_q[2]));


--B1L53 is bus_mux:bm|alu_dr[2]~2971
--operation mode is normal

B1L53 = C1_dest_reg[2] & (B1L43 & (Q61_q[2]) # !B1L43 & Q8_q[2]) # !C1_dest_reg[2] & (B1L43);


--B1L63 is bus_mux:bm|alu_dr[2]~2972
--operation mode is normal

B1L63 = C1_dest_reg[1] & (B1L33 & (B1L53) # !B1L33 & B1L82) # !C1_dest_reg[1] & (B1L33);


--B1L73 is bus_mux:bm|alu_dr[2]~2973
--operation mode is normal

B1L73 = B1L1 & (B1L63 # B1L21 & A1L62) # !B1L1 & B1L21 & A1L62;


--B1L83 is bus_mux:bm|alu_dr[2]~2974
--operation mode is normal

B1L83 = B1L73 # N1_q[2] & (!B1L481);


--P1L93 is reg_out:f12|reg_data[2]~2894
--operation mode is normal

P1L93 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L83 # !reg_sel[1] & (C1_offset[2]));


--P1L04 is reg_out:f12|reg_data[2]~2895
--operation mode is normal

P1L04 = reg_sel[0] & (P1L93 & (M1L6) # !P1L93 & B1L232) # !reg_sel[0] & (P1L93);


--P1L14 is reg_out:f12|reg_data[2]~2896
--operation mode is normal

P1L14 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L83 # !P1L601 & (P1L04));


--P1L24 is reg_out:f12|reg_data[2]~2897
--operation mode is normal

P1L24 = P1L701 & (P1L14 & (P1L73) # !P1L14 & H1_q[2]) # !P1L701 & (P1L14);


--P1L34 is reg_out:f12|reg_data[2]~2898
--operation mode is normal

P1L34 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[2] # !reg_sel[3] & (Q3_q[2]));


--P1L44 is reg_out:f12|reg_data[2]~2899
--operation mode is normal

P1L44 = reg_sel[2] & (P1L34 & (Q51_q[2]) # !P1L34 & Q7_q[2]) # !reg_sel[2] & (P1L34);


--P1L54 is reg_out:f12|reg_data[2]~2900
--operation mode is normal

P1L54 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q6_q[2] # !reg_sel[2] & (Q2_q[2]));


--P1L64 is reg_out:f12|reg_data[2]~2901
--operation mode is normal

P1L64 = reg_sel[3] & (P1L54 & (Q41_q[2]) # !P1L54 & Q01_q[2]) # !reg_sel[3] & (P1L54);


--P1L74 is reg_out:f12|reg_data[2]~2902
--operation mode is normal

P1L74 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q5_q[2] # !reg_sel[2] & (Q1_q[2]));


--P1L84 is reg_out:f12|reg_data[2]~2903
--operation mode is normal

P1L84 = reg_sel[3] & (P1L74 & (Q31_q[2]) # !P1L74 & Q9_q[2]) # !reg_sel[3] & (P1L74);


--P1L94 is reg_out:f12|reg_data[2]~2904
--operation mode is normal

P1L94 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & P1L64 # !reg_sel[0] & (P1L84));


--P1L05 is reg_out:f12|reg_data[2]~2905
--operation mode is normal

P1L05 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[2] # !reg_sel[3] & (Q4_q[2]));


--P1L15 is reg_out:f12|reg_data[2]~2906
--operation mode is normal

P1L15 = reg_sel[2] & (P1L05 & (Q61_q[2]) # !P1L05 & Q8_q[2]) # !reg_sel[2] & (P1L05);


--P1L25 is reg_out:f12|reg_data[2]~2907
--operation mode is normal

P1L25 = reg_sel[1] & (P1L94 & (P1L15) # !P1L94 & P1L44) # !reg_sel[1] & (P1L94);


--P1L35 is reg_out:f12|reg_data[2]~2908
--operation mode is normal

P1L35 = P1L7 & (P1L25 # P1L81 & P1L24) # !P1L7 & P1L81 & P1L24;


--H1_q[3] is ir:f6|q[3]
--operation mode is normal

H1_q[3]_lut_out = A1L82;
H1_q[3] = DFFEAS(H1_q[3]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[3] is pc:f11|q[3]
--operation mode is normal

N1_q[3]_lut_out = M1L8;
N1_q[3] = DFFEAS(N1_q[3]_lut_out, clk, reset, , C1L12, , , , );


--P1L45 is reg_out:f12|reg_data[3]~2909
--operation mode is normal

P1L45 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[3];


--G1_q[3] is reg_testa:f5|q[3]
--operation mode is normal

G1_q[3]_lut_out = !C1_rec[1];
G1_q[3] = DFFEAS(G1_q[3]_lut_out, clk, reset, , , , , , );


--P1L55 is reg_out:f12|reg_data[3]~2910
--operation mode is normal

P1L55 = G1_q[3] & (!reg_sel[1] & !reg_sel[0]);


--B1L93 is bus_mux:bm|alu_dr[3]~2975
--operation mode is normal

B1L93 = C1_alu_in_sel[2] & C1_alu_in_sel[0] & !C1_alu_in_sel[1] # !C1_alu_in_sel[2] & !C1_alu_in_sel[0];


--Q7_q[3] is reg:r6|q[3]
--operation mode is normal

Q7_q[3]_lut_out = M1L8;
Q7_q[3] = DFFEAS(Q7_q[3]_lut_out, clk, reset, , R1L7, , , , );


--Q6_q[3] is reg:r5|q[3]
--operation mode is normal

Q6_q[3]_lut_out = M1L8;
Q6_q[3] = DFFEAS(Q6_q[3]_lut_out, clk, reset, , R1L6, , , , );


--Q5_q[3] is reg:r4|q[3]
--operation mode is normal

Q5_q[3]_lut_out = M1L8;
Q5_q[3] = DFFEAS(Q5_q[3]_lut_out, clk, reset, , R1L5, , , , );


--B1L04 is bus_mux:bm|alu_dr[3]~2976
--operation mode is normal

B1L04 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q6_q[3] # !C1_dest_reg[0] & (Q5_q[3]));


--Q8_q[3] is reg:r7|q[3]
--operation mode is normal

Q8_q[3]_lut_out = M1L8;
Q8_q[3] = DFFEAS(Q8_q[3]_lut_out, clk, reset, , R1L8, , , , );


--B1L14 is bus_mux:bm|alu_dr[3]~2977
--operation mode is normal

B1L14 = C1_dest_reg[1] & (B1L04 & (Q8_q[3]) # !B1L04 & Q7_q[3]) # !C1_dest_reg[1] & (B1L04);


--Q01_q[3] is reg:r9|q[3]
--operation mode is normal

Q01_q[3]_lut_out = M1L8;
Q01_q[3] = DFFEAS(Q01_q[3]_lut_out, clk, reset, , R1L01, , , , );


--Q11_q[3] is reg:r10|q[3]
--operation mode is normal

Q11_q[3]_lut_out = M1L8;
Q11_q[3] = DFFEAS(Q11_q[3]_lut_out, clk, reset, , R1L11, , , , );


--Q9_q[3] is reg:r8|q[3]
--operation mode is normal

Q9_q[3]_lut_out = M1L8;
Q9_q[3] = DFFEAS(Q9_q[3]_lut_out, clk, reset, , R1L9, , , , );


--B1L24 is bus_mux:bm|alu_dr[3]~2978
--operation mode is normal

B1L24 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q11_q[3] # !C1_dest_reg[1] & (Q9_q[3]));


--Q21_q[3] is reg:r11|q[3]
--operation mode is normal

Q21_q[3]_lut_out = M1L8;
Q21_q[3] = DFFEAS(Q21_q[3]_lut_out, clk, reset, , R1L21, , , , );


--B1L34 is bus_mux:bm|alu_dr[3]~2979
--operation mode is normal

B1L34 = C1_dest_reg[0] & (B1L24 & (Q21_q[3]) # !B1L24 & Q01_q[3]) # !C1_dest_reg[0] & (B1L24);


--Q3_q[3] is reg:r2|q[3]
--operation mode is normal

Q3_q[3]_lut_out = M1L8;
Q3_q[3] = DFFEAS(Q3_q[3]_lut_out, clk, reset, , R1L3, , , , );


--Q2_q[3] is reg:r1|q[3]
--operation mode is normal

Q2_q[3]_lut_out = M1L8;
Q2_q[3] = DFFEAS(Q2_q[3]_lut_out, clk, reset, , R1L2, , , , );


--Q1_q[3] is reg:r0|q[3]
--operation mode is normal

Q1_q[3]_lut_out = M1L8;
Q1_q[3] = DFFEAS(Q1_q[3]_lut_out, clk, reset, , R1L1, , , , );


--B1L44 is bus_mux:bm|alu_dr[3]~2980
--operation mode is normal

B1L44 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q2_q[3] # !C1_dest_reg[0] & (Q1_q[3]));


--Q4_q[3] is reg:r3|q[3]
--operation mode is normal

Q4_q[3]_lut_out = M1L8;
Q4_q[3] = DFFEAS(Q4_q[3]_lut_out, clk, reset, , R1L4, , , , );


--B1L54 is bus_mux:bm|alu_dr[3]~2981
--operation mode is normal

B1L54 = C1_dest_reg[1] & (B1L44 & (Q4_q[3]) # !B1L44 & Q3_q[3]) # !C1_dest_reg[1] & (B1L44);


--B1L64 is bus_mux:bm|alu_dr[3]~2982
--operation mode is normal

B1L64 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & B1L34 # !C1_dest_reg[3] & (B1L54));


--Q41_q[3] is reg:r13|q[3]
--operation mode is normal

Q41_q[3]_lut_out = M1L8;
Q41_q[3] = DFFEAS(Q41_q[3]_lut_out, clk, reset, , R1L41, , , , );


--Q51_q[3] is reg:r14|q[3]
--operation mode is normal

Q51_q[3]_lut_out = M1L8;
Q51_q[3] = DFFEAS(Q51_q[3]_lut_out, clk, reset, , R1L51, , , , );


--Q31_q[3] is reg:r12|q[3]
--operation mode is normal

Q31_q[3]_lut_out = M1L8;
Q31_q[3] = DFFEAS(Q31_q[3]_lut_out, clk, reset, , R1L31, , , , );


--B1L74 is bus_mux:bm|alu_dr[3]~2983
--operation mode is normal

B1L74 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q51_q[3] # !C1_dest_reg[1] & (Q31_q[3]));


--Q61_q[3] is reg:r15|q[3]
--operation mode is normal

Q61_q[3]_lut_out = M1L8;
Q61_q[3] = DFFEAS(Q61_q[3]_lut_out, clk, reset, , R1L61, , , , );


--B1L84 is bus_mux:bm|alu_dr[3]~2984
--operation mode is normal

B1L84 = C1_dest_reg[0] & (B1L74 & (Q61_q[3]) # !B1L74 & Q41_q[3]) # !C1_dest_reg[0] & (B1L74);


--B1L94 is bus_mux:bm|alu_dr[3]~2985
--operation mode is normal

B1L94 = C1_dest_reg[2] & (B1L64 & (B1L84) # !B1L64 & B1L14) # !C1_dest_reg[2] & (B1L64);


--B1L05 is bus_mux:bm|alu_dr[3]~2986
--operation mode is normal

B1L05 = C1_alu_in_sel[0] & A1L82 # !C1_alu_in_sel[0] & (B1L94);


--B1L15 is bus_mux:bm|alu_dr[3]~2987
--operation mode is normal

B1L15 = B1L93 & (B1L05 # N1_q[3] & !B1L481) # !B1L93 & (N1_q[3] & !B1L481);


--B1L332 is bus_mux:bm|alu_sr[3]~1667
--operation mode is normal

B1L332 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q6_q[3] # !C1_sour_reg[0] & (Q5_q[3]));


--B1L432 is bus_mux:bm|alu_sr[3]~1668
--operation mode is normal

B1L432 = C1_sour_reg[1] & (B1L332 & (Q8_q[3]) # !B1L332 & Q7_q[3]) # !C1_sour_reg[1] & (B1L332);


--B1L532 is bus_mux:bm|alu_sr[3]~1669
--operation mode is normal

B1L532 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q11_q[3] # !C1_sour_reg[1] & (Q9_q[3]));


--B1L632 is bus_mux:bm|alu_sr[3]~1670
--operation mode is normal

B1L632 = C1_sour_reg[0] & (B1L532 & (Q21_q[3]) # !B1L532 & Q01_q[3]) # !C1_sour_reg[0] & (B1L532);


--B1L732 is bus_mux:bm|alu_sr[3]~1671
--operation mode is normal

B1L732 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q2_q[3] # !C1_sour_reg[0] & (Q1_q[3]));


--B1L832 is bus_mux:bm|alu_sr[3]~1672
--operation mode is normal

B1L832 = C1_sour_reg[1] & (B1L732 & (Q4_q[3]) # !B1L732 & Q3_q[3]) # !C1_sour_reg[1] & (B1L732);


--B1L932 is bus_mux:bm|alu_sr[3]~1673
--operation mode is normal

B1L932 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & B1L632 # !C1_sour_reg[3] & (B1L832));


--B1L042 is bus_mux:bm|alu_sr[3]~1674
--operation mode is normal

B1L042 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q51_q[3] # !C1_sour_reg[1] & (Q31_q[3]));


--B1L142 is bus_mux:bm|alu_sr[3]~1675
--operation mode is normal

B1L142 = C1_sour_reg[0] & (B1L042 & (Q61_q[3]) # !B1L042 & Q41_q[3]) # !C1_sour_reg[0] & (B1L042);


--B1L242 is bus_mux:bm|alu_sr[3]~1676
--operation mode is normal

B1L242 = C1_sour_reg[2] & (B1L932 & (B1L142) # !B1L932 & B1L432) # !C1_sour_reg[2] & (B1L932);


--B1L342 is bus_mux:bm|alu_sr[3]~1677
--operation mode is normal

B1L342 = B1L802 & (C1_offset[3] # B1L702 & B1L242) # !B1L802 & B1L702 & B1L242;


--P1L65 is reg_out:f12|reg_data[3]~2911
--operation mode is normal

P1L65 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L342 # !reg_sel[0] & (C1_offset[3]));


--P1L75 is reg_out:f12|reg_data[3]~2912
--operation mode is normal

P1L75 = reg_sel[1] & (P1L65 & (M1L8) # !P1L65 & B1L15) # !reg_sel[1] & (P1L65);


--P1L85 is reg_out:f12|reg_data[3]~2913
--operation mode is normal

P1L85 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L55 # !P1L601 & (P1L75));


--P1L95 is reg_out:f12|reg_data[3]~2914
--operation mode is normal

P1L95 = P1L701 & (P1L85 & (P1L45) # !P1L85 & H1_q[3]) # !P1L701 & (P1L85);


--P1L06 is reg_out:f12|reg_data[3]~2915
--operation mode is normal

P1L06 = reg_sel[1] & (reg_sel[3]) # !reg_sel[1] & (reg_sel[3] & Q31_q[3] # !reg_sel[3] & (Q5_q[3]));


--P1L16 is reg_out:f12|reg_data[3]~2916
--operation mode is normal

P1L16 = reg_sel[1] & (P1L06 & (Q51_q[3]) # !P1L06 & Q7_q[3]) # !reg_sel[1] & (P1L06);


--P1L26 is reg_out:f12|reg_data[3]~2917
--operation mode is normal

P1L26 = reg_sel[3] & (reg_sel[1]) # !reg_sel[3] & (reg_sel[1] & Q4_q[3] # !reg_sel[1] & (Q2_q[3]));


--P1L36 is reg_out:f12|reg_data[3]~2918
--operation mode is normal

P1L36 = reg_sel[3] & (P1L26 & (Q21_q[3]) # !P1L26 & Q01_q[3]) # !reg_sel[3] & (P1L26);


--P1L46 is reg_out:f12|reg_data[3]~2919
--operation mode is normal

P1L46 = reg_sel[3] & (reg_sel[1]) # !reg_sel[3] & (reg_sel[1] & Q3_q[3] # !reg_sel[1] & (Q1_q[3]));


--P1L56 is reg_out:f12|reg_data[3]~2920
--operation mode is normal

P1L56 = reg_sel[3] & (P1L46 & (Q11_q[3]) # !P1L46 & Q9_q[3]) # !reg_sel[3] & (P1L46);


--P1L66 is reg_out:f12|reg_data[3]~2921
--operation mode is normal

P1L66 = reg_sel[2] & (reg_sel[0]) # !reg_sel[2] & (reg_sel[0] & P1L36 # !reg_sel[0] & (P1L56));


--P1L76 is reg_out:f12|reg_data[3]~2922
--operation mode is normal

P1L76 = reg_sel[1] & (reg_sel[3]) # !reg_sel[1] & (reg_sel[3] & Q41_q[3] # !reg_sel[3] & (Q6_q[3]));


--P1L86 is reg_out:f12|reg_data[3]~2923
--operation mode is normal

P1L86 = reg_sel[1] & (P1L76 & (Q61_q[3]) # !P1L76 & Q8_q[3]) # !reg_sel[1] & (P1L76);


--P1L96 is reg_out:f12|reg_data[3]~2924
--operation mode is normal

P1L96 = reg_sel[2] & (P1L66 & (P1L86) # !P1L66 & P1L16) # !reg_sel[2] & (P1L66);


--P1L07 is reg_out:f12|reg_data[3]~2925
--operation mode is normal

P1L07 = P1L7 & (P1L96 # P1L81 & P1L95) # !P1L7 & P1L81 & P1L95;


--H1_q[4] is ir:f6|q[4]
--operation mode is normal

H1_q[4]_lut_out = A1L03;
H1_q[4] = DFFEAS(H1_q[4]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[4] is pc:f11|q[4]
--operation mode is normal

N1_q[4]_lut_out = M1L01;
N1_q[4] = DFFEAS(N1_q[4]_lut_out, clk, reset, , C1L12, , , , );


--P1L17 is reg_out:f12|reg_data[4]~2926
--operation mode is normal

P1L17 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[4];


--G1_q[4] is reg_testa:f5|q[4]
--operation mode is normal

G1_q[4]_lut_out = C1_alu_in_sel[0];
G1_q[4] = DFFEAS(G1_q[4]_lut_out, clk, reset, , , , , , );


--P1L27 is reg_out:f12|reg_data[4]~2927
--operation mode is normal

P1L27 = G1_q[4] & (!reg_sel[1] & !reg_sel[0]);


--Q6_q[4] is reg:r5|q[4]
--operation mode is normal

Q6_q[4]_lut_out = M1L01;
Q6_q[4] = DFFEAS(Q6_q[4]_lut_out, clk, reset, , R1L6, , , , );


--Q01_q[4] is reg:r9|q[4]
--operation mode is normal

Q01_q[4]_lut_out = M1L01;
Q01_q[4] = DFFEAS(Q01_q[4]_lut_out, clk, reset, , R1L01, , , , );


--Q2_q[4] is reg:r1|q[4]
--operation mode is normal

Q2_q[4]_lut_out = M1L01;
Q2_q[4] = DFFEAS(Q2_q[4]_lut_out, clk, reset, , R1L2, , , , );


--B1L442 is bus_mux:bm|alu_sr[4]~1678
--operation mode is normal

B1L442 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q01_q[4] # !C1_sour_reg[3] & (Q2_q[4]));


--Q41_q[4] is reg:r13|q[4]
--operation mode is normal

Q41_q[4]_lut_out = M1L01;
Q41_q[4] = DFFEAS(Q41_q[4]_lut_out, clk, reset, , R1L41, , , , );


--B1L542 is bus_mux:bm|alu_sr[4]~1679
--operation mode is normal

B1L542 = C1_sour_reg[2] & (B1L442 & (Q41_q[4]) # !B1L442 & Q6_q[4]) # !C1_sour_reg[2] & (B1L442);


--Q11_q[4] is reg:r10|q[4]
--operation mode is normal

Q11_q[4]_lut_out = M1L01;
Q11_q[4] = DFFEAS(Q11_q[4]_lut_out, clk, reset, , R1L11, , , , );


--Q7_q[4] is reg:r6|q[4]
--operation mode is normal

Q7_q[4]_lut_out = M1L01;
Q7_q[4] = DFFEAS(Q7_q[4]_lut_out, clk, reset, , R1L7, , , , );


--Q3_q[4] is reg:r2|q[4]
--operation mode is normal

Q3_q[4]_lut_out = M1L01;
Q3_q[4] = DFFEAS(Q3_q[4]_lut_out, clk, reset, , R1L3, , , , );


--B1L642 is bus_mux:bm|alu_sr[4]~1680
--operation mode is normal

B1L642 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q7_q[4] # !C1_sour_reg[2] & (Q3_q[4]));


--Q51_q[4] is reg:r14|q[4]
--operation mode is normal

Q51_q[4]_lut_out = M1L01;
Q51_q[4] = DFFEAS(Q51_q[4]_lut_out, clk, reset, , R1L51, , , , );


--B1L742 is bus_mux:bm|alu_sr[4]~1681
--operation mode is normal

B1L742 = C1_sour_reg[3] & (B1L642 & (Q51_q[4]) # !B1L642 & Q11_q[4]) # !C1_sour_reg[3] & (B1L642);


--Q5_q[4] is reg:r4|q[4]
--operation mode is normal

Q5_q[4]_lut_out = M1L01;
Q5_q[4] = DFFEAS(Q5_q[4]_lut_out, clk, reset, , R1L5, , , , );


--Q9_q[4] is reg:r8|q[4]
--operation mode is normal

Q9_q[4]_lut_out = M1L01;
Q9_q[4] = DFFEAS(Q9_q[4]_lut_out, clk, reset, , R1L9, , , , );


--Q1_q[4] is reg:r0|q[4]
--operation mode is normal

Q1_q[4]_lut_out = M1L01;
Q1_q[4] = DFFEAS(Q1_q[4]_lut_out, clk, reset, , R1L1, , , , );


--B1L842 is bus_mux:bm|alu_sr[4]~1682
--operation mode is normal

B1L842 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q9_q[4] # !C1_sour_reg[3] & (Q1_q[4]));


--Q31_q[4] is reg:r12|q[4]
--operation mode is normal

Q31_q[4]_lut_out = M1L01;
Q31_q[4] = DFFEAS(Q31_q[4]_lut_out, clk, reset, , R1L31, , , , );


--B1L942 is bus_mux:bm|alu_sr[4]~1683
--operation mode is normal

B1L942 = C1_sour_reg[2] & (B1L842 & (Q31_q[4]) # !B1L842 & Q5_q[4]) # !C1_sour_reg[2] & (B1L842);


--B1L052 is bus_mux:bm|alu_sr[4]~1684
--operation mode is normal

B1L052 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & B1L742 # !C1_sour_reg[1] & (B1L942));


--Q21_q[4] is reg:r11|q[4]
--operation mode is normal

Q21_q[4]_lut_out = M1L01;
Q21_q[4] = DFFEAS(Q21_q[4]_lut_out, clk, reset, , R1L21, , , , );


--Q8_q[4] is reg:r7|q[4]
--operation mode is normal

Q8_q[4]_lut_out = M1L01;
Q8_q[4] = DFFEAS(Q8_q[4]_lut_out, clk, reset, , R1L8, , , , );


--Q4_q[4] is reg:r3|q[4]
--operation mode is normal

Q4_q[4]_lut_out = M1L01;
Q4_q[4] = DFFEAS(Q4_q[4]_lut_out, clk, reset, , R1L4, , , , );


--B1L152 is bus_mux:bm|alu_sr[4]~1685
--operation mode is normal

B1L152 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q8_q[4] # !C1_sour_reg[2] & (Q4_q[4]));


--Q61_q[4] is reg:r15|q[4]
--operation mode is normal

Q61_q[4]_lut_out = M1L01;
Q61_q[4] = DFFEAS(Q61_q[4]_lut_out, clk, reset, , R1L61, , , , );


--B1L252 is bus_mux:bm|alu_sr[4]~1686
--operation mode is normal

B1L252 = C1_sour_reg[3] & (B1L152 & (Q61_q[4]) # !B1L152 & Q21_q[4]) # !C1_sour_reg[3] & (B1L152);


--B1L352 is bus_mux:bm|alu_sr[4]~1687
--operation mode is normal

B1L352 = C1_sour_reg[0] & (B1L052 & (B1L252) # !B1L052 & B1L542) # !C1_sour_reg[0] & (B1L052);


--B1L452 is bus_mux:bm|alu_sr[4]~1688
--operation mode is normal

B1L452 = C1_alu_in_sel[1] & C1_alu_in_sel[0] & C1_offset[4] # !C1_alu_in_sel[1] & (B1L352);


--B1L552 is bus_mux:bm|alu_sr[4]~1689
--operation mode is normal

B1L552 = B1L452 & (!C1_alu_in_sel[2]);


--B1L25 is bus_mux:bm|alu_dr[4]~2988
--operation mode is normal

B1L25 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q01_q[4] # !C1_dest_reg[3] & (Q2_q[4]));


--B1L35 is bus_mux:bm|alu_dr[4]~2989
--operation mode is normal

B1L35 = C1_dest_reg[2] & (B1L25 & (Q41_q[4]) # !B1L25 & Q6_q[4]) # !C1_dest_reg[2] & (B1L25);


--B1L45 is bus_mux:bm|alu_dr[4]~2990
--operation mode is normal

B1L45 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q7_q[4] # !C1_dest_reg[2] & (Q3_q[4]));


--B1L55 is bus_mux:bm|alu_dr[4]~2991
--operation mode is normal

B1L55 = C1_dest_reg[3] & (B1L45 & (Q51_q[4]) # !B1L45 & Q11_q[4]) # !C1_dest_reg[3] & (B1L45);


--B1L65 is bus_mux:bm|alu_dr[4]~2992
--operation mode is normal

B1L65 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q9_q[4] # !C1_dest_reg[3] & (Q1_q[4]));


--B1L75 is bus_mux:bm|alu_dr[4]~2993
--operation mode is normal

B1L75 = C1_dest_reg[2] & (B1L65 & (Q31_q[4]) # !B1L65 & Q5_q[4]) # !C1_dest_reg[2] & (B1L65);


--B1L85 is bus_mux:bm|alu_dr[4]~2994
--operation mode is normal

B1L85 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & B1L55 # !C1_dest_reg[1] & (B1L75));


--B1L95 is bus_mux:bm|alu_dr[4]~2995
--operation mode is normal

B1L95 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q8_q[4] # !C1_dest_reg[2] & (Q4_q[4]));


--B1L06 is bus_mux:bm|alu_dr[4]~2996
--operation mode is normal

B1L06 = C1_dest_reg[3] & (B1L95 & (Q61_q[4]) # !B1L95 & Q21_q[4]) # !C1_dest_reg[3] & (B1L95);


--B1L16 is bus_mux:bm|alu_dr[4]~2997
--operation mode is normal

B1L16 = C1_dest_reg[0] & (B1L85 & (B1L06) # !B1L85 & B1L35) # !C1_dest_reg[0] & (B1L85);


--B1L26 is bus_mux:bm|alu_dr[4]~2998
--operation mode is normal

B1L26 = B1L1 & (B1L16 # B1L21 & A1L03) # !B1L1 & B1L21 & A1L03;


--B1L36 is bus_mux:bm|alu_dr[4]~2999
--operation mode is normal

B1L36 = B1L26 # N1_q[4] & (!B1L481);


--P1L37 is reg_out:f12|reg_data[4]~2928
--operation mode is normal

P1L37 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L36 # !reg_sel[1] & (C1_offset[4]));


--P1L47 is reg_out:f12|reg_data[4]~2929
--operation mode is normal

P1L47 = reg_sel[0] & (P1L37 & (M1L01) # !P1L37 & B1L552) # !reg_sel[0] & (P1L37);


--P1L57 is reg_out:f12|reg_data[4]~2930
--operation mode is normal

P1L57 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L27 # !P1L601 & (P1L47));


--P1L67 is reg_out:f12|reg_data[4]~2931
--operation mode is normal

P1L67 = P1L701 & (P1L57 & (P1L17) # !P1L57 & H1_q[4]) # !P1L701 & (P1L57);


--P1L77 is reg_out:f12|reg_data[4]~2932
--operation mode is normal

P1L77 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q01_q[4] # !reg_sel[3] & (Q2_q[4]));


--P1L87 is reg_out:f12|reg_data[4]~2933
--operation mode is normal

P1L87 = reg_sel[2] & (P1L77 & (Q41_q[4]) # !P1L77 & Q6_q[4]) # !reg_sel[2] & (P1L77);


--P1L97 is reg_out:f12|reg_data[4]~2934
--operation mode is normal

P1L97 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[4] # !reg_sel[3] & (Q3_q[4]));


--P1L08 is reg_out:f12|reg_data[4]~2935
--operation mode is normal

P1L08 = reg_sel[2] & (P1L97 & (Q51_q[4]) # !P1L97 & Q7_q[4]) # !reg_sel[2] & (P1L97);


--P1L18 is reg_out:f12|reg_data[4]~2936
--operation mode is normal

P1L18 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q9_q[4] # !reg_sel[3] & (Q1_q[4]));


--P1L28 is reg_out:f12|reg_data[4]~2937
--operation mode is normal

P1L28 = reg_sel[2] & (P1L18 & (Q31_q[4]) # !P1L18 & Q5_q[4]) # !reg_sel[2] & (P1L18);


--P1L38 is reg_out:f12|reg_data[4]~2938
--operation mode is normal

P1L38 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1L08 # !reg_sel[1] & (P1L28));


--P1L48 is reg_out:f12|reg_data[4]~2939
--operation mode is normal

P1L48 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[4] # !reg_sel[3] & (Q4_q[4]));


--P1L58 is reg_out:f12|reg_data[4]~2940
--operation mode is normal

P1L58 = reg_sel[2] & (P1L48 & (Q61_q[4]) # !P1L48 & Q8_q[4]) # !reg_sel[2] & (P1L48);


--P1L68 is reg_out:f12|reg_data[4]~2941
--operation mode is normal

P1L68 = reg_sel[0] & (P1L38 & (P1L58) # !P1L38 & P1L87) # !reg_sel[0] & (P1L38);


--P1L78 is reg_out:f12|reg_data[4]~2942
--operation mode is normal

P1L78 = P1L7 & (P1L68 # P1L81 & P1L67) # !P1L7 & P1L81 & P1L67;


--H1_q[5] is ir:f6|q[5]
--operation mode is normal

H1_q[5]_lut_out = A1L23;
H1_q[5] = DFFEAS(H1_q[5]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[5] is pc:f11|q[5]
--operation mode is normal

N1_q[5]_lut_out = M1L21;
N1_q[5] = DFFEAS(N1_q[5]_lut_out, clk, reset, , C1L12, , , , );


--P1L88 is reg_out:f12|reg_data[5]~2943
--operation mode is normal

P1L88 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[5];


--G1_q[5] is reg_testa:f5|q[5]
--operation mode is normal

G1_q[5]_lut_out = C1_alu_in_sel[1];
G1_q[5] = DFFEAS(G1_q[5]_lut_out, clk, reset, , , , , , );


--P1L98 is reg_out:f12|reg_data[5]~2944
--operation mode is normal

P1L98 = G1_q[5] & (!reg_sel[1] & !reg_sel[0]);


--Q11_q[5] is reg:r10|q[5]
--operation mode is normal

Q11_q[5]_lut_out = M1L21;
Q11_q[5] = DFFEAS(Q11_q[5]_lut_out, clk, reset, , R1L11, , , , );


--Q01_q[5] is reg:r9|q[5]
--operation mode is normal

Q01_q[5]_lut_out = M1L21;
Q01_q[5] = DFFEAS(Q01_q[5]_lut_out, clk, reset, , R1L01, , , , );


--Q9_q[5] is reg:r8|q[5]
--operation mode is normal

Q9_q[5]_lut_out = M1L21;
Q9_q[5] = DFFEAS(Q9_q[5]_lut_out, clk, reset, , R1L9, , , , );


--B1L46 is bus_mux:bm|alu_dr[5]~3000
--operation mode is normal

B1L46 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q01_q[5] # !C1_dest_reg[0] & (Q9_q[5]));


--Q21_q[5] is reg:r11|q[5]
--operation mode is normal

Q21_q[5]_lut_out = M1L21;
Q21_q[5] = DFFEAS(Q21_q[5]_lut_out, clk, reset, , R1L21, , , , );


--B1L56 is bus_mux:bm|alu_dr[5]~3001
--operation mode is normal

B1L56 = C1_dest_reg[1] & (B1L46 & (Q21_q[5]) # !B1L46 & Q11_q[5]) # !C1_dest_reg[1] & (B1L46);


--Q6_q[5] is reg:r5|q[5]
--operation mode is normal

Q6_q[5]_lut_out = M1L21;
Q6_q[5] = DFFEAS(Q6_q[5]_lut_out, clk, reset, , R1L6, , , , );


--Q7_q[5] is reg:r6|q[5]
--operation mode is normal

Q7_q[5]_lut_out = M1L21;
Q7_q[5] = DFFEAS(Q7_q[5]_lut_out, clk, reset, , R1L7, , , , );


--Q5_q[5] is reg:r4|q[5]
--operation mode is normal

Q5_q[5]_lut_out = M1L21;
Q5_q[5] = DFFEAS(Q5_q[5]_lut_out, clk, reset, , R1L5, , , , );


--B1L66 is bus_mux:bm|alu_dr[5]~3002
--operation mode is normal

B1L66 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q7_q[5] # !C1_dest_reg[1] & (Q5_q[5]));


--Q8_q[5] is reg:r7|q[5]
--operation mode is normal

Q8_q[5]_lut_out = M1L21;
Q8_q[5] = DFFEAS(Q8_q[5]_lut_out, clk, reset, , R1L8, , , , );


--B1L76 is bus_mux:bm|alu_dr[5]~3003
--operation mode is normal

B1L76 = C1_dest_reg[0] & (B1L66 & (Q8_q[5]) # !B1L66 & Q6_q[5]) # !C1_dest_reg[0] & (B1L66);


--Q2_q[5] is reg:r1|q[5]
--operation mode is normal

Q2_q[5]_lut_out = M1L21;
Q2_q[5] = DFFEAS(Q2_q[5]_lut_out, clk, reset, , R1L2, , , , );


--Q3_q[5] is reg:r2|q[5]
--operation mode is normal

Q3_q[5]_lut_out = M1L21;
Q3_q[5] = DFFEAS(Q3_q[5]_lut_out, clk, reset, , R1L3, , , , );


--Q1_q[5] is reg:r0|q[5]
--operation mode is normal

Q1_q[5]_lut_out = M1L21;
Q1_q[5] = DFFEAS(Q1_q[5]_lut_out, clk, reset, , R1L1, , , , );


--B1L86 is bus_mux:bm|alu_dr[5]~3004
--operation mode is normal

B1L86 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q3_q[5] # !C1_dest_reg[1] & (Q1_q[5]));


--Q4_q[5] is reg:r3|q[5]
--operation mode is normal

Q4_q[5]_lut_out = M1L21;
Q4_q[5] = DFFEAS(Q4_q[5]_lut_out, clk, reset, , R1L4, , , , );


--B1L96 is bus_mux:bm|alu_dr[5]~3005
--operation mode is normal

B1L96 = C1_dest_reg[0] & (B1L86 & (Q4_q[5]) # !B1L86 & Q2_q[5]) # !C1_dest_reg[0] & (B1L86);


--B1L07 is bus_mux:bm|alu_dr[5]~3006
--operation mode is normal

B1L07 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & B1L76 # !C1_dest_reg[2] & (B1L96));


--Q51_q[5] is reg:r14|q[5]
--operation mode is normal

Q51_q[5]_lut_out = M1L21;
Q51_q[5] = DFFEAS(Q51_q[5]_lut_out, clk, reset, , R1L51, , , , );


--Q41_q[5] is reg:r13|q[5]
--operation mode is normal

Q41_q[5]_lut_out = M1L21;
Q41_q[5] = DFFEAS(Q41_q[5]_lut_out, clk, reset, , R1L41, , , , );


--Q31_q[5] is reg:r12|q[5]
--operation mode is normal

Q31_q[5]_lut_out = M1L21;
Q31_q[5] = DFFEAS(Q31_q[5]_lut_out, clk, reset, , R1L31, , , , );


--B1L17 is bus_mux:bm|alu_dr[5]~3007
--operation mode is normal

B1L17 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q41_q[5] # !C1_dest_reg[0] & (Q31_q[5]));


--Q61_q[5] is reg:r15|q[5]
--operation mode is normal

Q61_q[5]_lut_out = M1L21;
Q61_q[5] = DFFEAS(Q61_q[5]_lut_out, clk, reset, , R1L61, , , , );


--B1L27 is bus_mux:bm|alu_dr[5]~3008
--operation mode is normal

B1L27 = C1_dest_reg[1] & (B1L17 & (Q61_q[5]) # !B1L17 & Q51_q[5]) # !C1_dest_reg[1] & (B1L17);


--B1L37 is bus_mux:bm|alu_dr[5]~3009
--operation mode is normal

B1L37 = C1_dest_reg[3] & (B1L07 & (B1L27) # !B1L07 & B1L56) # !C1_dest_reg[3] & (B1L07);


--B1L47 is bus_mux:bm|alu_dr[5]~3010
--operation mode is normal

B1L47 = C1_alu_in_sel[0] & A1L23 # !C1_alu_in_sel[0] & (B1L37);


--B1L57 is bus_mux:bm|alu_dr[5]~3011
--operation mode is normal

B1L57 = B1L93 & (B1L47 # N1_q[5] & !B1L481) # !B1L93 & (N1_q[5] & !B1L481);


--B1L652 is bus_mux:bm|alu_sr[5]~1690
--operation mode is normal

B1L652 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q01_q[5] # !C1_sour_reg[0] & (Q9_q[5]));


--B1L752 is bus_mux:bm|alu_sr[5]~1691
--operation mode is normal

B1L752 = C1_sour_reg[1] & (B1L652 & (Q21_q[5]) # !B1L652 & Q11_q[5]) # !C1_sour_reg[1] & (B1L652);


--B1L852 is bus_mux:bm|alu_sr[5]~1692
--operation mode is normal

B1L852 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q7_q[5] # !C1_sour_reg[1] & (Q5_q[5]));


--B1L952 is bus_mux:bm|alu_sr[5]~1693
--operation mode is normal

B1L952 = C1_sour_reg[0] & (B1L852 & (Q8_q[5]) # !B1L852 & Q6_q[5]) # !C1_sour_reg[0] & (B1L852);


--B1L062 is bus_mux:bm|alu_sr[5]~1694
--operation mode is normal

B1L062 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q3_q[5] # !C1_sour_reg[1] & (Q1_q[5]));


--B1L162 is bus_mux:bm|alu_sr[5]~1695
--operation mode is normal

B1L162 = C1_sour_reg[0] & (B1L062 & (Q4_q[5]) # !B1L062 & Q2_q[5]) # !C1_sour_reg[0] & (B1L062);


--B1L262 is bus_mux:bm|alu_sr[5]~1696
--operation mode is normal

B1L262 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & B1L952 # !C1_sour_reg[2] & (B1L162));


--B1L362 is bus_mux:bm|alu_sr[5]~1697
--operation mode is normal

B1L362 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q41_q[5] # !C1_sour_reg[0] & (Q31_q[5]));


--B1L462 is bus_mux:bm|alu_sr[5]~1698
--operation mode is normal

B1L462 = C1_sour_reg[1] & (B1L362 & (Q61_q[5]) # !B1L362 & Q51_q[5]) # !C1_sour_reg[1] & (B1L362);


--B1L562 is bus_mux:bm|alu_sr[5]~1699
--operation mode is normal

B1L562 = C1_sour_reg[3] & (B1L262 & (B1L462) # !B1L262 & B1L752) # !C1_sour_reg[3] & (B1L262);


--B1L662 is bus_mux:bm|alu_sr[5]~1700
--operation mode is normal

B1L662 = B1L802 & (C1_offset[5] # B1L702 & B1L562) # !B1L802 & B1L702 & B1L562;


--P1L09 is reg_out:f12|reg_data[5]~2945
--operation mode is normal

P1L09 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L662 # !reg_sel[0] & (C1_offset[5]));


--P1L19 is reg_out:f12|reg_data[5]~2946
--operation mode is normal

P1L19 = reg_sel[1] & (P1L09 & (M1L21) # !P1L09 & B1L57) # !reg_sel[1] & (P1L09);


--P1L29 is reg_out:f12|reg_data[5]~2947
--operation mode is normal

P1L29 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L98 # !P1L601 & (P1L19));


--P1L39 is reg_out:f12|reg_data[5]~2948
--operation mode is normal

P1L39 = P1L701 & (P1L29 & (P1L88) # !P1L29 & H1_q[5]) # !P1L701 & (P1L29);


--P1L49 is reg_out:f12|reg_data[5]~2949
--operation mode is normal

P1L49 = reg_sel[1] & (reg_sel[3]) # !reg_sel[1] & (reg_sel[3] & Q01_q[5] # !reg_sel[3] & (Q2_q[5]));


--P1L59 is reg_out:f12|reg_data[5]~2950
--operation mode is normal

P1L59 = reg_sel[1] & (P1L49 & (Q21_q[5]) # !P1L49 & Q4_q[5]) # !reg_sel[1] & (P1L49);


--P1L69 is reg_out:f12|reg_data[5]~2951
--operation mode is normal

P1L69 = reg_sel[1] & (reg_sel[3]) # !reg_sel[1] & (reg_sel[3] & Q31_q[5] # !reg_sel[3] & (Q5_q[5]));


--P1L79 is reg_out:f12|reg_data[5]~2952
--operation mode is normal

P1L79 = reg_sel[1] & (P1L69 & (Q51_q[5]) # !P1L69 & Q7_q[5]) # !reg_sel[1] & (P1L69);


--P1L89 is reg_out:f12|reg_data[5]~2953
--operation mode is normal

P1L89 = reg_sel[1] & (reg_sel[3]) # !reg_sel[1] & (reg_sel[3] & Q9_q[5] # !reg_sel[3] & (Q1_q[5]));


--P1L99 is reg_out:f12|reg_data[5]~2954
--operation mode is normal

P1L99 = reg_sel[1] & (P1L89 & (Q11_q[5]) # !P1L89 & Q3_q[5]) # !reg_sel[1] & (P1L89);


--P1L001 is reg_out:f12|reg_data[5]~2955
--operation mode is normal

P1L001 = reg_sel[0] & (reg_sel[2]) # !reg_sel[0] & (reg_sel[2] & P1L79 # !reg_sel[2] & (P1L99));


--P1L101 is reg_out:f12|reg_data[5]~2956
--operation mode is normal

P1L101 = reg_sel[3] & (reg_sel[1]) # !reg_sel[3] & (reg_sel[1] & Q8_q[5] # !reg_sel[1] & (Q6_q[5]));


--P1L201 is reg_out:f12|reg_data[5]~2957
--operation mode is normal

P1L201 = reg_sel[3] & (P1L101 & (Q61_q[5]) # !P1L101 & Q41_q[5]) # !reg_sel[3] & (P1L101);


--P1L301 is reg_out:f12|reg_data[5]~2958
--operation mode is normal

P1L301 = reg_sel[0] & (P1L001 & (P1L201) # !P1L001 & P1L59) # !reg_sel[0] & (P1L001);


--P1L401 is reg_out:f12|reg_data[5]~2959
--operation mode is normal

P1L401 = P1L7 & (P1L301 # P1L81 & P1L39) # !P1L7 & P1L81 & P1L39;


--H1_q[6] is ir:f6|q[6]
--operation mode is normal

H1_q[6]_lut_out = A1L43;
H1_q[6] = DFFEAS(H1_q[6]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[6] is pc:f11|q[6]
--operation mode is normal

N1_q[6]_lut_out = M1L41;
N1_q[6] = DFFEAS(N1_q[6]_lut_out, clk, reset, , C1L12, , , , );


--P1L801 is reg_out:f12|reg_data[6]~2960
--operation mode is normal

P1L801 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[6];


--G1_q[6] is reg_testa:f5|q[6]
--operation mode is normal

G1_q[6]_lut_out = C1_alu_in_sel[2];
G1_q[6] = DFFEAS(G1_q[6]_lut_out, clk, reset, , , , , , );


--P1L901 is reg_out:f12|reg_data[6]~2961
--operation mode is normal

P1L901 = G1_q[6] & (!reg_sel[1] & !reg_sel[0]);


--Q7_q[6] is reg:r6|q[6]
--operation mode is normal

Q7_q[6]_lut_out = M1L41;
Q7_q[6] = DFFEAS(Q7_q[6]_lut_out, clk, reset, , R1L7, , , , );


--Q11_q[6] is reg:r10|q[6]
--operation mode is normal

Q11_q[6]_lut_out = M1L41;
Q11_q[6] = DFFEAS(Q11_q[6]_lut_out, clk, reset, , R1L11, , , , );


--Q3_q[6] is reg:r2|q[6]
--operation mode is normal

Q3_q[6]_lut_out = M1L41;
Q3_q[6] = DFFEAS(Q3_q[6]_lut_out, clk, reset, , R1L3, , , , );


--B1L762 is bus_mux:bm|alu_sr[6]~1701
--operation mode is normal

B1L762 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q11_q[6] # !C1_sour_reg[3] & (Q3_q[6]));


--Q51_q[6] is reg:r14|q[6]
--operation mode is normal

Q51_q[6]_lut_out = M1L41;
Q51_q[6] = DFFEAS(Q51_q[6]_lut_out, clk, reset, , R1L51, , , , );


--B1L862 is bus_mux:bm|alu_sr[6]~1702
--operation mode is normal

B1L862 = C1_sour_reg[2] & (B1L762 & (Q51_q[6]) # !B1L762 & Q7_q[6]) # !C1_sour_reg[2] & (B1L762);


--Q01_q[6] is reg:r9|q[6]
--operation mode is normal

Q01_q[6]_lut_out = M1L41;
Q01_q[6] = DFFEAS(Q01_q[6]_lut_out, clk, reset, , R1L01, , , , );


--Q6_q[6] is reg:r5|q[6]
--operation mode is normal

Q6_q[6]_lut_out = M1L41;
Q6_q[6] = DFFEAS(Q6_q[6]_lut_out, clk, reset, , R1L6, , , , );


--Q2_q[6] is reg:r1|q[6]
--operation mode is normal

Q2_q[6]_lut_out = M1L41;
Q2_q[6] = DFFEAS(Q2_q[6]_lut_out, clk, reset, , R1L2, , , , );


--B1L962 is bus_mux:bm|alu_sr[6]~1703
--operation mode is normal

B1L962 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q6_q[6] # !C1_sour_reg[2] & (Q2_q[6]));


--Q41_q[6] is reg:r13|q[6]
--operation mode is normal

Q41_q[6]_lut_out = M1L41;
Q41_q[6] = DFFEAS(Q41_q[6]_lut_out, clk, reset, , R1L41, , , , );


--B1L072 is bus_mux:bm|alu_sr[6]~1704
--operation mode is normal

B1L072 = C1_sour_reg[3] & (B1L962 & (Q41_q[6]) # !B1L962 & Q01_q[6]) # !C1_sour_reg[3] & (B1L962);


--Q9_q[6] is reg:r8|q[6]
--operation mode is normal

Q9_q[6]_lut_out = M1L41;
Q9_q[6] = DFFEAS(Q9_q[6]_lut_out, clk, reset, , R1L9, , , , );


--Q5_q[6] is reg:r4|q[6]
--operation mode is normal

Q5_q[6]_lut_out = M1L41;
Q5_q[6] = DFFEAS(Q5_q[6]_lut_out, clk, reset, , R1L5, , , , );


--Q1_q[6] is reg:r0|q[6]
--operation mode is normal

Q1_q[6]_lut_out = M1L41;
Q1_q[6] = DFFEAS(Q1_q[6]_lut_out, clk, reset, , R1L1, , , , );


--B1L172 is bus_mux:bm|alu_sr[6]~1705
--operation mode is normal

B1L172 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q5_q[6] # !C1_sour_reg[2] & (Q1_q[6]));


--Q31_q[6] is reg:r12|q[6]
--operation mode is normal

Q31_q[6]_lut_out = M1L41;
Q31_q[6] = DFFEAS(Q31_q[6]_lut_out, clk, reset, , R1L31, , , , );


--B1L272 is bus_mux:bm|alu_sr[6]~1706
--operation mode is normal

B1L272 = C1_sour_reg[3] & (B1L172 & (Q31_q[6]) # !B1L172 & Q9_q[6]) # !C1_sour_reg[3] & (B1L172);


--B1L372 is bus_mux:bm|alu_sr[6]~1707
--operation mode is normal

B1L372 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & B1L072 # !C1_sour_reg[0] & (B1L272));


--Q8_q[6] is reg:r7|q[6]
--operation mode is normal

Q8_q[6]_lut_out = M1L41;
Q8_q[6] = DFFEAS(Q8_q[6]_lut_out, clk, reset, , R1L8, , , , );


--Q21_q[6] is reg:r11|q[6]
--operation mode is normal

Q21_q[6]_lut_out = M1L41;
Q21_q[6] = DFFEAS(Q21_q[6]_lut_out, clk, reset, , R1L21, , , , );


--Q4_q[6] is reg:r3|q[6]
--operation mode is normal

Q4_q[6]_lut_out = M1L41;
Q4_q[6] = DFFEAS(Q4_q[6]_lut_out, clk, reset, , R1L4, , , , );


--B1L472 is bus_mux:bm|alu_sr[6]~1708
--operation mode is normal

B1L472 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q21_q[6] # !C1_sour_reg[3] & (Q4_q[6]));


--Q61_q[6] is reg:r15|q[6]
--operation mode is normal

Q61_q[6]_lut_out = M1L41;
Q61_q[6] = DFFEAS(Q61_q[6]_lut_out, clk, reset, , R1L61, , , , );


--B1L572 is bus_mux:bm|alu_sr[6]~1709
--operation mode is normal

B1L572 = C1_sour_reg[2] & (B1L472 & (Q61_q[6]) # !B1L472 & Q8_q[6]) # !C1_sour_reg[2] & (B1L472);


--B1L672 is bus_mux:bm|alu_sr[6]~1710
--operation mode is normal

B1L672 = C1_sour_reg[1] & (B1L372 & (B1L572) # !B1L372 & B1L862) # !C1_sour_reg[1] & (B1L372);


--B1L772 is bus_mux:bm|alu_sr[6]~1711
--operation mode is normal

B1L772 = C1_alu_in_sel[1] & C1_alu_in_sel[0] & C1_offset[6] # !C1_alu_in_sel[1] & (B1L672);


--B1L872 is bus_mux:bm|alu_sr[6]~1712
--operation mode is normal

B1L872 = B1L772 & (!C1_alu_in_sel[2]);


--B1L67 is bus_mux:bm|alu_dr[6]~3012
--operation mode is normal

B1L67 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q11_q[6] # !C1_dest_reg[3] & (Q3_q[6]));


--B1L77 is bus_mux:bm|alu_dr[6]~3013
--operation mode is normal

B1L77 = C1_dest_reg[2] & (B1L67 & (Q51_q[6]) # !B1L67 & Q7_q[6]) # !C1_dest_reg[2] & (B1L67);


--B1L87 is bus_mux:bm|alu_dr[6]~3014
--operation mode is normal

B1L87 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q6_q[6] # !C1_dest_reg[2] & (Q2_q[6]));


--B1L97 is bus_mux:bm|alu_dr[6]~3015
--operation mode is normal

B1L97 = C1_dest_reg[3] & (B1L87 & (Q41_q[6]) # !B1L87 & Q01_q[6]) # !C1_dest_reg[3] & (B1L87);


--B1L08 is bus_mux:bm|alu_dr[6]~3016
--operation mode is normal

B1L08 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q5_q[6] # !C1_dest_reg[2] & (Q1_q[6]));


--B1L18 is bus_mux:bm|alu_dr[6]~3017
--operation mode is normal

B1L18 = C1_dest_reg[3] & (B1L08 & (Q31_q[6]) # !B1L08 & Q9_q[6]) # !C1_dest_reg[3] & (B1L08);


--B1L28 is bus_mux:bm|alu_dr[6]~3018
--operation mode is normal

B1L28 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & B1L97 # !C1_dest_reg[0] & (B1L18));


--B1L38 is bus_mux:bm|alu_dr[6]~3019
--operation mode is normal

B1L38 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q21_q[6] # !C1_dest_reg[3] & (Q4_q[6]));


--B1L48 is bus_mux:bm|alu_dr[6]~3020
--operation mode is normal

B1L48 = C1_dest_reg[2] & (B1L38 & (Q61_q[6]) # !B1L38 & Q8_q[6]) # !C1_dest_reg[2] & (B1L38);


--B1L58 is bus_mux:bm|alu_dr[6]~3021
--operation mode is normal

B1L58 = C1_dest_reg[1] & (B1L28 & (B1L48) # !B1L28 & B1L77) # !C1_dest_reg[1] & (B1L28);


--B1L68 is bus_mux:bm|alu_dr[6]~3022
--operation mode is normal

B1L68 = B1L1 & (B1L58 # B1L21 & A1L43) # !B1L1 & B1L21 & A1L43;


--B1L78 is bus_mux:bm|alu_dr[6]~3023
--operation mode is normal

B1L78 = B1L68 # N1_q[6] & (!B1L481);


--P1L011 is reg_out:f12|reg_data[6]~2962
--operation mode is normal

P1L011 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L78 # !reg_sel[1] & (C1_offset[6]));


--P1L111 is reg_out:f12|reg_data[6]~2963
--operation mode is normal

P1L111 = reg_sel[0] & (P1L011 & (M1L41) # !P1L011 & B1L872) # !reg_sel[0] & (P1L011);


--P1L211 is reg_out:f12|reg_data[6]~2964
--operation mode is normal

P1L211 = sel[1] & (!P1L601) # !sel[1] & (P1L601 & P1L901 # !P1L601 & (P1L111));


--P1L311 is reg_out:f12|reg_data[6]~2965
--operation mode is normal

P1L311 = P1L701 & (P1L211 & (P1L801) # !P1L211 & H1_q[6]) # !P1L701 & (P1L211);


--P1L411 is reg_out:f12|reg_data[6]~2966
--operation mode is normal

P1L411 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q01_q[6] # !reg_sel[3] & (Q2_q[6]));


--P1L511 is reg_out:f12|reg_data[6]~2967
--operation mode is normal

P1L511 = reg_sel[2] & (P1L411 & (Q41_q[6]) # !P1L411 & Q6_q[6]) # !reg_sel[2] & (P1L411);


--P1L611 is reg_out:f12|reg_data[6]~2968
--operation mode is normal

P1L611 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[6] # !reg_sel[3] & (Q3_q[6]));


--P1L711 is reg_out:f12|reg_data[6]~2969
--operation mode is normal

P1L711 = reg_sel[2] & (P1L611 & (Q51_q[6]) # !P1L611 & Q7_q[6]) # !reg_sel[2] & (P1L611);


--P1L811 is reg_out:f12|reg_data[6]~2970
--operation mode is normal

P1L811 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q9_q[6] # !reg_sel[3] & (Q1_q[6]));


--P1L911 is reg_out:f12|reg_data[6]~2971
--operation mode is normal

P1L911 = reg_sel[2] & (P1L811 & (Q31_q[6]) # !P1L811 & Q5_q[6]) # !reg_sel[2] & (P1L811);


--P1L021 is reg_out:f12|reg_data[6]~2972
--operation mode is normal

P1L021 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1L711 # !reg_sel[1] & (P1L911));


--P1L121 is reg_out:f12|reg_data[6]~2973
--operation mode is normal

P1L121 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[6] # !reg_sel[3] & (Q4_q[6]));


--P1L221 is reg_out:f12|reg_data[6]~2974
--operation mode is normal

P1L221 = reg_sel[2] & (P1L121 & (Q61_q[6]) # !P1L121 & Q8_q[6]) # !reg_sel[2] & (P1L121);


--P1L321 is reg_out:f12|reg_data[6]~2975
--operation mode is normal

P1L321 = reg_sel[0] & (P1L021 & (P1L221) # !P1L021 & P1L511) # !reg_sel[0] & (P1L021);


--P1L421 is reg_out:f12|reg_data[6]~2976
--operation mode is normal

P1L421 = P1L7 & (P1L321 # P1L81 & P1L311) # !P1L7 & P1L81 & P1L311;


--H1_q[7] is ir:f6|q[7]
--operation mode is normal

H1_q[7]_lut_out = A1L63;
H1_q[7] = DFFEAS(H1_q[7]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[7] is pc:f11|q[7]
--operation mode is normal

N1_q[7]_lut_out = M1L61;
N1_q[7] = DFFEAS(N1_q[7]_lut_out, clk, reset, , C1L12, , , , );


--P1L521 is reg_out:f12|reg_data[7]~2977
--operation mode is normal

P1L521 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[7];


--P1L241 is reg_out:f12|reg_data[8]~2978
--operation mode is normal

P1L241 = reg_sel[0] & (sel[1] # reg_sel[1] & !reg_sel[2]);


--P1L341 is reg_out:f12|reg_data[8]~2979
--operation mode is normal

P1L341 = sel[1] & (reg_sel[3] & P1L501 # !P1L241);


--B1L972 is bus_mux:bm|alu_sr[7]~1713
--operation mode is normal

B1L972 = C1_alu_in_sel[0] & C1_alu_in_sel[1] & C1_offset[7];


--Q7_q[7] is reg:r6|q[7]
--operation mode is normal

Q7_q[7]_lut_out = M1L61;
Q7_q[7] = DFFEAS(Q7_q[7]_lut_out, clk, reset, , R1L7, , , , );


--Q6_q[7] is reg:r5|q[7]
--operation mode is normal

Q6_q[7]_lut_out = M1L61;
Q6_q[7] = DFFEAS(Q6_q[7]_lut_out, clk, reset, , R1L6, , , , );


--Q5_q[7] is reg:r4|q[7]
--operation mode is normal

Q5_q[7]_lut_out = M1L61;
Q5_q[7] = DFFEAS(Q5_q[7]_lut_out, clk, reset, , R1L5, , , , );


--B1L082 is bus_mux:bm|alu_sr[7]~1714
--operation mode is normal

B1L082 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q6_q[7] # !C1_sour_reg[0] & (Q5_q[7]));


--Q8_q[7] is reg:r7|q[7]
--operation mode is normal

Q8_q[7]_lut_out = M1L61;
Q8_q[7] = DFFEAS(Q8_q[7]_lut_out, clk, reset, , R1L8, , , , );


--B1L182 is bus_mux:bm|alu_sr[7]~1715
--operation mode is normal

B1L182 = C1_sour_reg[1] & (B1L082 & (Q8_q[7]) # !B1L082 & Q7_q[7]) # !C1_sour_reg[1] & (B1L082);


--Q01_q[7] is reg:r9|q[7]
--operation mode is normal

Q01_q[7]_lut_out = M1L61;
Q01_q[7] = DFFEAS(Q01_q[7]_lut_out, clk, reset, , R1L01, , , , );


--Q11_q[7] is reg:r10|q[7]
--operation mode is normal

Q11_q[7]_lut_out = M1L61;
Q11_q[7] = DFFEAS(Q11_q[7]_lut_out, clk, reset, , R1L11, , , , );


--Q9_q[7] is reg:r8|q[7]
--operation mode is normal

Q9_q[7]_lut_out = M1L61;
Q9_q[7] = DFFEAS(Q9_q[7]_lut_out, clk, reset, , R1L9, , , , );


--B1L282 is bus_mux:bm|alu_sr[7]~1716
--operation mode is normal

B1L282 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q11_q[7] # !C1_sour_reg[1] & (Q9_q[7]));


--Q21_q[7] is reg:r11|q[7]
--operation mode is normal

Q21_q[7]_lut_out = M1L61;
Q21_q[7] = DFFEAS(Q21_q[7]_lut_out, clk, reset, , R1L21, , , , );


--B1L382 is bus_mux:bm|alu_sr[7]~1717
--operation mode is normal

B1L382 = C1_sour_reg[0] & (B1L282 & (Q21_q[7]) # !B1L282 & Q01_q[7]) # !C1_sour_reg[0] & (B1L282);


--Q3_q[7] is reg:r2|q[7]
--operation mode is normal

Q3_q[7]_lut_out = M1L61;
Q3_q[7] = DFFEAS(Q3_q[7]_lut_out, clk, reset, , R1L3, , , , );


--Q2_q[7] is reg:r1|q[7]
--operation mode is normal

Q2_q[7]_lut_out = M1L61;
Q2_q[7] = DFFEAS(Q2_q[7]_lut_out, clk, reset, , R1L2, , , , );


--Q1_q[7] is reg:r0|q[7]
--operation mode is normal

Q1_q[7]_lut_out = M1L61;
Q1_q[7] = DFFEAS(Q1_q[7]_lut_out, clk, reset, , R1L1, , , , );


--B1L482 is bus_mux:bm|alu_sr[7]~1718
--operation mode is normal

B1L482 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q2_q[7] # !C1_sour_reg[0] & (Q1_q[7]));


--Q4_q[7] is reg:r3|q[7]
--operation mode is normal

Q4_q[7]_lut_out = M1L61;
Q4_q[7] = DFFEAS(Q4_q[7]_lut_out, clk, reset, , R1L4, , , , );


--B1L582 is bus_mux:bm|alu_sr[7]~1719
--operation mode is normal

B1L582 = C1_sour_reg[1] & (B1L482 & (Q4_q[7]) # !B1L482 & Q3_q[7]) # !C1_sour_reg[1] & (B1L482);


--B1L682 is bus_mux:bm|alu_sr[7]~1720
--operation mode is normal

B1L682 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & B1L382 # !C1_sour_reg[3] & (B1L582));


--Q41_q[7] is reg:r13|q[7]
--operation mode is normal

Q41_q[7]_lut_out = M1L61;
Q41_q[7] = DFFEAS(Q41_q[7]_lut_out, clk, reset, , R1L41, , , , );


--Q51_q[7] is reg:r14|q[7]
--operation mode is normal

Q51_q[7]_lut_out = M1L61;
Q51_q[7] = DFFEAS(Q51_q[7]_lut_out, clk, reset, , R1L51, , , , );


--Q31_q[7] is reg:r12|q[7]
--operation mode is normal

Q31_q[7]_lut_out = M1L61;
Q31_q[7] = DFFEAS(Q31_q[7]_lut_out, clk, reset, , R1L31, , , , );


--B1L782 is bus_mux:bm|alu_sr[7]~1721
--operation mode is normal

B1L782 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q51_q[7] # !C1_sour_reg[1] & (Q31_q[7]));


--Q61_q[7] is reg:r15|q[7]
--operation mode is normal

Q61_q[7]_lut_out = M1L61;
Q61_q[7] = DFFEAS(Q61_q[7]_lut_out, clk, reset, , R1L61, , , , );


--B1L882 is bus_mux:bm|alu_sr[7]~1722
--operation mode is normal

B1L882 = C1_sour_reg[0] & (B1L782 & (Q61_q[7]) # !B1L782 & Q41_q[7]) # !C1_sour_reg[0] & (B1L782);


--B1L982 is bus_mux:bm|alu_sr[7]~1723
--operation mode is normal

B1L982 = C1_sour_reg[2] & (B1L682 & (B1L882) # !B1L682 & B1L182) # !C1_sour_reg[2] & (B1L682);


--B1L092 is bus_mux:bm|alu_sr[7]~1724
--operation mode is normal

B1L092 = !C1_alu_in_sel[2] & (B1L972 # B1L982 & !C1_alu_in_sel[1]);


--P1L441 is reg_out:f12|reg_data[8]~2980
--operation mode is normal

P1L441 = reg_sel[2] # reg_sel[1];


--B1L88 is bus_mux:bm|alu_dr[7]~3024
--operation mode is normal

B1L88 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q6_q[7] # !C1_dest_reg[0] & (Q5_q[7]));


--B1L98 is bus_mux:bm|alu_dr[7]~3025
--operation mode is normal

B1L98 = C1_dest_reg[1] & (B1L88 & (Q8_q[7]) # !B1L88 & Q7_q[7]) # !C1_dest_reg[1] & (B1L88);


--B1L09 is bus_mux:bm|alu_dr[7]~3026
--operation mode is normal

B1L09 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q11_q[7] # !C1_dest_reg[1] & (Q9_q[7]));


--B1L19 is bus_mux:bm|alu_dr[7]~3027
--operation mode is normal

B1L19 = C1_dest_reg[0] & (B1L09 & (Q21_q[7]) # !B1L09 & Q01_q[7]) # !C1_dest_reg[0] & (B1L09);


--B1L29 is bus_mux:bm|alu_dr[7]~3028
--operation mode is normal

B1L29 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q2_q[7] # !C1_dest_reg[0] & (Q1_q[7]));


--B1L39 is bus_mux:bm|alu_dr[7]~3029
--operation mode is normal

B1L39 = C1_dest_reg[1] & (B1L29 & (Q4_q[7]) # !B1L29 & Q3_q[7]) # !C1_dest_reg[1] & (B1L29);


--B1L49 is bus_mux:bm|alu_dr[7]~3030
--operation mode is normal

B1L49 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & B1L19 # !C1_dest_reg[3] & (B1L39));


--B1L59 is bus_mux:bm|alu_dr[7]~3031
--operation mode is normal

B1L59 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q51_q[7] # !C1_dest_reg[1] & (Q31_q[7]));


--B1L69 is bus_mux:bm|alu_dr[7]~3032
--operation mode is normal

B1L69 = C1_dest_reg[0] & (B1L59 & (Q61_q[7]) # !B1L59 & Q41_q[7]) # !C1_dest_reg[0] & (B1L59);


--B1L79 is bus_mux:bm|alu_dr[7]~3033
--operation mode is normal

B1L79 = C1_dest_reg[2] & (B1L49 & (B1L69) # !B1L49 & B1L98) # !C1_dest_reg[2] & (B1L49);


--B1L89 is bus_mux:bm|alu_dr[7]~3034
--operation mode is normal

B1L89 = B1L1 & (B1L79 # B1L21 & A1L63) # !B1L1 & B1L21 & A1L63;


--B1L99 is bus_mux:bm|alu_dr[7]~3035
--operation mode is normal

B1L99 = B1L89 # N1_q[7] & (!B1L481);


--G1_q[7] is reg_testa:f5|q[7]
--operation mode is normal

G1_q[7]_lut_out = !J1L1;
G1_q[7] = DFFEAS(G1_q[7]_lut_out, clk, reset, , , , , , );


--P1L621 is reg_out:f12|reg_data[7]~2981
--operation mode is normal

P1L621 = G1_q[7] & (!reg_sel[0]);


--P1L541 is reg_out:f12|reg_data[8]~2982
--operation mode is normal

P1L541 = reg_sel[2] $ !reg_sel[1];


--P1L641 is reg_out:f12|reg_data[8]~2983
--operation mode is normal

P1L641 = reg_sel[1] # reg_sel[0] & (!reg_sel[2]);


--P1L721 is reg_out:f12|reg_data[7]~2984
--operation mode is normal

P1L721 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L99 # !P1L641 & (P1L621));


--P1L821 is reg_out:f12|reg_data[7]~2985
--operation mode is normal

P1L821 = P1L441 & (P1L721) # !P1L441 & (P1L721 & (C1_offset[7]) # !P1L721 & B1L092);


--P1L921 is reg_out:f12|reg_data[7]~2986
--operation mode is normal

P1L921 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L61 # !P1L241 & (P1L821));


--P1L031 is reg_out:f12|reg_data[7]~2987
--operation mode is normal

P1L031 = P1L341 & (P1L921 & (P1L521) # !P1L921 & H1_q[7]) # !P1L341 & (P1L921);


--P1L131 is reg_out:f12|reg_data[7]~2988
--operation mode is normal

P1L131 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q11_q[7] # !reg_sel[1] & (Q9_q[7]));


--P1L231 is reg_out:f12|reg_data[7]~2989
--operation mode is normal

P1L231 = reg_sel[0] & (P1L131 & (Q21_q[7]) # !P1L131 & Q01_q[7]) # !reg_sel[0] & (P1L131);


--P1L331 is reg_out:f12|reg_data[7]~2990
--operation mode is normal

P1L331 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q7_q[7] # !reg_sel[1] & (Q5_q[7]));


--P1L431 is reg_out:f12|reg_data[7]~2991
--operation mode is normal

P1L431 = reg_sel[0] & (P1L331 & (Q8_q[7]) # !P1L331 & Q6_q[7]) # !reg_sel[0] & (P1L331);


--P1L531 is reg_out:f12|reg_data[7]~2992
--operation mode is normal

P1L531 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q3_q[7] # !reg_sel[1] & (Q1_q[7]));


--P1L631 is reg_out:f12|reg_data[7]~2993
--operation mode is normal

P1L631 = reg_sel[0] & (P1L531 & (Q4_q[7]) # !P1L531 & Q2_q[7]) # !reg_sel[0] & (P1L531);


--P1L731 is reg_out:f12|reg_data[7]~2994
--operation mode is normal

P1L731 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & P1L431 # !reg_sel[2] & (P1L631));


--P1L831 is reg_out:f12|reg_data[7]~2995
--operation mode is normal

P1L831 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q51_q[7] # !reg_sel[1] & (Q31_q[7]));


--P1L931 is reg_out:f12|reg_data[7]~2996
--operation mode is normal

P1L931 = reg_sel[0] & (P1L831 & (Q61_q[7]) # !P1L831 & Q41_q[7]) # !reg_sel[0] & (P1L831);


--P1L041 is reg_out:f12|reg_data[7]~2997
--operation mode is normal

P1L041 = reg_sel[3] & (P1L731 & (P1L931) # !P1L731 & P1L231) # !reg_sel[3] & (P1L731);


--P1L141 is reg_out:f12|reg_data[7]~2998
--operation mode is normal

P1L141 = P1L7 & (P1L041 # P1L81 & P1L031) # !P1L7 & P1L81 & P1L031;


--H1_q[8] is ir:f6|q[8]
--operation mode is normal

H1_q[8]_lut_out = A1L83;
H1_q[8] = DFFEAS(H1_q[8]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[8] is pc:f11|q[8]
--operation mode is normal

N1_q[8]_lut_out = M1L81;
N1_q[8] = DFFEAS(N1_q[8]_lut_out, clk, reset, , C1L12, , , , );


--P1L741 is reg_out:f12|reg_data[8]~2999
--operation mode is normal

P1L741 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[8];


--Q6_q[8] is reg:r5|q[8]
--operation mode is normal

Q6_q[8]_lut_out = M1L81;
Q6_q[8] = DFFEAS(Q6_q[8]_lut_out, clk, reset, , R1L6, , , , );


--Q01_q[8] is reg:r9|q[8]
--operation mode is normal

Q01_q[8]_lut_out = M1L81;
Q01_q[8] = DFFEAS(Q01_q[8]_lut_out, clk, reset, , R1L01, , , , );


--Q2_q[8] is reg:r1|q[8]
--operation mode is normal

Q2_q[8]_lut_out = M1L81;
Q2_q[8] = DFFEAS(Q2_q[8]_lut_out, clk, reset, , R1L2, , , , );


--B1L192 is bus_mux:bm|alu_sr[8]~1725
--operation mode is normal

B1L192 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q01_q[8] # !C1_sour_reg[3] & (Q2_q[8]));


--Q41_q[8] is reg:r13|q[8]
--operation mode is normal

Q41_q[8]_lut_out = M1L81;
Q41_q[8] = DFFEAS(Q41_q[8]_lut_out, clk, reset, , R1L41, , , , );


--B1L292 is bus_mux:bm|alu_sr[8]~1726
--operation mode is normal

B1L292 = C1_sour_reg[2] & (B1L192 & (Q41_q[8]) # !B1L192 & Q6_q[8]) # !C1_sour_reg[2] & (B1L192);


--Q11_q[8] is reg:r10|q[8]
--operation mode is normal

Q11_q[8]_lut_out = M1L81;
Q11_q[8] = DFFEAS(Q11_q[8]_lut_out, clk, reset, , R1L11, , , , );


--Q7_q[8] is reg:r6|q[8]
--operation mode is normal

Q7_q[8]_lut_out = M1L81;
Q7_q[8] = DFFEAS(Q7_q[8]_lut_out, clk, reset, , R1L7, , , , );


--Q3_q[8] is reg:r2|q[8]
--operation mode is normal

Q3_q[8]_lut_out = M1L81;
Q3_q[8] = DFFEAS(Q3_q[8]_lut_out, clk, reset, , R1L3, , , , );


--B1L392 is bus_mux:bm|alu_sr[8]~1727
--operation mode is normal

B1L392 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q7_q[8] # !C1_sour_reg[2] & (Q3_q[8]));


--Q51_q[8] is reg:r14|q[8]
--operation mode is normal

Q51_q[8]_lut_out = M1L81;
Q51_q[8] = DFFEAS(Q51_q[8]_lut_out, clk, reset, , R1L51, , , , );


--B1L492 is bus_mux:bm|alu_sr[8]~1728
--operation mode is normal

B1L492 = C1_sour_reg[3] & (B1L392 & (Q51_q[8]) # !B1L392 & Q11_q[8]) # !C1_sour_reg[3] & (B1L392);


--Q5_q[8] is reg:r4|q[8]
--operation mode is normal

Q5_q[8]_lut_out = M1L81;
Q5_q[8] = DFFEAS(Q5_q[8]_lut_out, clk, reset, , R1L5, , , , );


--Q9_q[8] is reg:r8|q[8]
--operation mode is normal

Q9_q[8]_lut_out = M1L81;
Q9_q[8] = DFFEAS(Q9_q[8]_lut_out, clk, reset, , R1L9, , , , );


--Q1_q[8] is reg:r0|q[8]
--operation mode is normal

Q1_q[8]_lut_out = M1L81;
Q1_q[8] = DFFEAS(Q1_q[8]_lut_out, clk, reset, , R1L1, , , , );


--B1L592 is bus_mux:bm|alu_sr[8]~1729
--operation mode is normal

B1L592 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q9_q[8] # !C1_sour_reg[3] & (Q1_q[8]));


--Q31_q[8] is reg:r12|q[8]
--operation mode is normal

Q31_q[8]_lut_out = M1L81;
Q31_q[8] = DFFEAS(Q31_q[8]_lut_out, clk, reset, , R1L31, , , , );


--B1L692 is bus_mux:bm|alu_sr[8]~1730
--operation mode is normal

B1L692 = C1_sour_reg[2] & (B1L592 & (Q31_q[8]) # !B1L592 & Q5_q[8]) # !C1_sour_reg[2] & (B1L592);


--B1L792 is bus_mux:bm|alu_sr[8]~1731
--operation mode is normal

B1L792 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & B1L492 # !C1_sour_reg[1] & (B1L692));


--Q21_q[8] is reg:r11|q[8]
--operation mode is normal

Q21_q[8]_lut_out = M1L81;
Q21_q[8] = DFFEAS(Q21_q[8]_lut_out, clk, reset, , R1L21, , , , );


--Q8_q[8] is reg:r7|q[8]
--operation mode is normal

Q8_q[8]_lut_out = M1L81;
Q8_q[8] = DFFEAS(Q8_q[8]_lut_out, clk, reset, , R1L8, , , , );


--Q4_q[8] is reg:r3|q[8]
--operation mode is normal

Q4_q[8]_lut_out = M1L81;
Q4_q[8] = DFFEAS(Q4_q[8]_lut_out, clk, reset, , R1L4, , , , );


--B1L892 is bus_mux:bm|alu_sr[8]~1732
--operation mode is normal

B1L892 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q8_q[8] # !C1_sour_reg[2] & (Q4_q[8]));


--Q61_q[8] is reg:r15|q[8]
--operation mode is normal

Q61_q[8]_lut_out = M1L81;
Q61_q[8] = DFFEAS(Q61_q[8]_lut_out, clk, reset, , R1L61, , , , );


--B1L992 is bus_mux:bm|alu_sr[8]~1733
--operation mode is normal

B1L992 = C1_sour_reg[3] & (B1L892 & (Q61_q[8]) # !B1L892 & Q21_q[8]) # !C1_sour_reg[3] & (B1L892);


--B1L003 is bus_mux:bm|alu_sr[8]~1734
--operation mode is normal

B1L003 = C1_sour_reg[0] & (B1L792 & (B1L992) # !B1L792 & B1L292) # !C1_sour_reg[0] & (B1L792);


--B1L103 is bus_mux:bm|alu_sr[8]~1735
--operation mode is normal

B1L103 = !C1_alu_in_sel[2] & (B1L972 # B1L003 & !C1_alu_in_sel[1]);


--B1L001 is bus_mux:bm|alu_dr[8]~3036
--operation mode is normal

B1L001 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q01_q[8] # !C1_dest_reg[3] & (Q2_q[8]));


--B1L101 is bus_mux:bm|alu_dr[8]~3037
--operation mode is normal

B1L101 = C1_dest_reg[2] & (B1L001 & (Q41_q[8]) # !B1L001 & Q6_q[8]) # !C1_dest_reg[2] & (B1L001);


--B1L201 is bus_mux:bm|alu_dr[8]~3038
--operation mode is normal

B1L201 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q7_q[8] # !C1_dest_reg[2] & (Q3_q[8]));


--B1L301 is bus_mux:bm|alu_dr[8]~3039
--operation mode is normal

B1L301 = C1_dest_reg[3] & (B1L201 & (Q51_q[8]) # !B1L201 & Q11_q[8]) # !C1_dest_reg[3] & (B1L201);


--B1L401 is bus_mux:bm|alu_dr[8]~3040
--operation mode is normal

B1L401 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q9_q[8] # !C1_dest_reg[3] & (Q1_q[8]));


--B1L501 is bus_mux:bm|alu_dr[8]~3041
--operation mode is normal

B1L501 = C1_dest_reg[2] & (B1L401 & (Q31_q[8]) # !B1L401 & Q5_q[8]) # !C1_dest_reg[2] & (B1L401);


--B1L601 is bus_mux:bm|alu_dr[8]~3042
--operation mode is normal

B1L601 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & B1L301 # !C1_dest_reg[1] & (B1L501));


--B1L701 is bus_mux:bm|alu_dr[8]~3043
--operation mode is normal

B1L701 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q8_q[8] # !C1_dest_reg[2] & (Q4_q[8]));


--B1L801 is bus_mux:bm|alu_dr[8]~3044
--operation mode is normal

B1L801 = C1_dest_reg[3] & (B1L701 & (Q61_q[8]) # !B1L701 & Q21_q[8]) # !C1_dest_reg[3] & (B1L701);


--B1L901 is bus_mux:bm|alu_dr[8]~3045
--operation mode is normal

B1L901 = C1_dest_reg[0] & (B1L601 & (B1L801) # !B1L601 & B1L101) # !C1_dest_reg[0] & (B1L601);


--B1L011 is bus_mux:bm|alu_dr[8]~3046
--operation mode is normal

B1L011 = B1L1 & (B1L901 # B1L21 & A1L83) # !B1L1 & B1L21 & A1L83;


--B1L111 is bus_mux:bm|alu_dr[8]~3047
--operation mode is normal

B1L111 = B1L011 # N1_q[8] & (!B1L481);


--G1_q[8] is reg_testa:f5|q[8]
--operation mode is normal

G1_q[8]_lut_out = C1_alu_func[0];
G1_q[8] = DFFEAS(G1_q[8]_lut_out, clk, reset, , , , , , );


--P1L841 is reg_out:f12|reg_data[8]~3000
--operation mode is normal

P1L841 = G1_q[8] & (!reg_sel[0]);


--P1L941 is reg_out:f12|reg_data[8]~3001
--operation mode is normal

P1L941 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L111 # !P1L641 & (P1L841));


--P1L051 is reg_out:f12|reg_data[8]~3002
--operation mode is normal

P1L051 = P1L441 & (P1L941) # !P1L441 & (P1L941 & (C1_offset[7]) # !P1L941 & B1L103);


--P1L151 is reg_out:f12|reg_data[8]~3003
--operation mode is normal

P1L151 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L81 # !P1L241 & (P1L051));


--P1L251 is reg_out:f12|reg_data[8]~3004
--operation mode is normal

P1L251 = P1L341 & (P1L151 & (P1L741) # !P1L151 & H1_q[8]) # !P1L341 & (P1L151);


--P1L351 is reg_out:f12|reg_data[8]~3005
--operation mode is normal

P1L351 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q01_q[8] # !reg_sel[3] & (Q2_q[8]));


--P1L451 is reg_out:f12|reg_data[8]~3006
--operation mode is normal

P1L451 = reg_sel[2] & (P1L351 & (Q41_q[8]) # !P1L351 & Q6_q[8]) # !reg_sel[2] & (P1L351);


--P1L551 is reg_out:f12|reg_data[8]~3007
--operation mode is normal

P1L551 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q7_q[8] # !reg_sel[2] & (Q3_q[8]));


--P1L651 is reg_out:f12|reg_data[8]~3008
--operation mode is normal

P1L651 = reg_sel[3] & (P1L551 & (Q51_q[8]) # !P1L551 & Q11_q[8]) # !reg_sel[3] & (P1L551);


--P1L751 is reg_out:f12|reg_data[8]~3009
--operation mode is normal

P1L751 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q9_q[8] # !reg_sel[3] & (Q1_q[8]));


--P1L851 is reg_out:f12|reg_data[8]~3010
--operation mode is normal

P1L851 = reg_sel[2] & (P1L751 & (Q31_q[8]) # !P1L751 & Q5_q[8]) # !reg_sel[2] & (P1L751);


--P1L951 is reg_out:f12|reg_data[8]~3011
--operation mode is normal

P1L951 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1L651 # !reg_sel[1] & (P1L851));


--P1L061 is reg_out:f12|reg_data[8]~3012
--operation mode is normal

P1L061 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q8_q[8] # !reg_sel[2] & (Q4_q[8]));


--P1L161 is reg_out:f12|reg_data[8]~3013
--operation mode is normal

P1L161 = reg_sel[3] & (P1L061 & (Q61_q[8]) # !P1L061 & Q21_q[8]) # !reg_sel[3] & (P1L061);


--P1L261 is reg_out:f12|reg_data[8]~3014
--operation mode is normal

P1L261 = reg_sel[0] & (P1L951 & (P1L161) # !P1L951 & P1L451) # !reg_sel[0] & (P1L951);


--P1L361 is reg_out:f12|reg_data[8]~3015
--operation mode is normal

P1L361 = P1L7 & (P1L261 # P1L81 & P1L251) # !P1L7 & P1L81 & P1L251;


--H1_q[9] is ir:f6|q[9]
--operation mode is normal

H1_q[9]_lut_out = A1L04;
H1_q[9] = DFFEAS(H1_q[9]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[9] is pc:f11|q[9]
--operation mode is normal

N1_q[9]_lut_out = M1L02;
N1_q[9] = DFFEAS(N1_q[9]_lut_out, clk, reset, , C1L12, , , , );


--P1L461 is reg_out:f12|reg_data[9]~3016
--operation mode is normal

P1L461 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[9];


--Q11_q[9] is reg:r10|q[9]
--operation mode is normal

Q11_q[9]_lut_out = M1L02;
Q11_q[9] = DFFEAS(Q11_q[9]_lut_out, clk, reset, , R1L11, , , , );


--Q01_q[9] is reg:r9|q[9]
--operation mode is normal

Q01_q[9]_lut_out = M1L02;
Q01_q[9] = DFFEAS(Q01_q[9]_lut_out, clk, reset, , R1L01, , , , );


--Q9_q[9] is reg:r8|q[9]
--operation mode is normal

Q9_q[9]_lut_out = M1L02;
Q9_q[9] = DFFEAS(Q9_q[9]_lut_out, clk, reset, , R1L9, , , , );


--B1L203 is bus_mux:bm|alu_sr[9]~1736
--operation mode is normal

B1L203 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q01_q[9] # !C1_sour_reg[0] & (Q9_q[9]));


--Q21_q[9] is reg:r11|q[9]
--operation mode is normal

Q21_q[9]_lut_out = M1L02;
Q21_q[9] = DFFEAS(Q21_q[9]_lut_out, clk, reset, , R1L21, , , , );


--B1L303 is bus_mux:bm|alu_sr[9]~1737
--operation mode is normal

B1L303 = C1_sour_reg[1] & (B1L203 & (Q21_q[9]) # !B1L203 & Q11_q[9]) # !C1_sour_reg[1] & (B1L203);


--Q6_q[9] is reg:r5|q[9]
--operation mode is normal

Q6_q[9]_lut_out = M1L02;
Q6_q[9] = DFFEAS(Q6_q[9]_lut_out, clk, reset, , R1L6, , , , );


--Q7_q[9] is reg:r6|q[9]
--operation mode is normal

Q7_q[9]_lut_out = M1L02;
Q7_q[9] = DFFEAS(Q7_q[9]_lut_out, clk, reset, , R1L7, , , , );


--Q5_q[9] is reg:r4|q[9]
--operation mode is normal

Q5_q[9]_lut_out = M1L02;
Q5_q[9] = DFFEAS(Q5_q[9]_lut_out, clk, reset, , R1L5, , , , );


--B1L403 is bus_mux:bm|alu_sr[9]~1738
--operation mode is normal

B1L403 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q7_q[9] # !C1_sour_reg[1] & (Q5_q[9]));


--Q8_q[9] is reg:r7|q[9]
--operation mode is normal

Q8_q[9]_lut_out = M1L02;
Q8_q[9] = DFFEAS(Q8_q[9]_lut_out, clk, reset, , R1L8, , , , );


--B1L503 is bus_mux:bm|alu_sr[9]~1739
--operation mode is normal

B1L503 = C1_sour_reg[0] & (B1L403 & (Q8_q[9]) # !B1L403 & Q6_q[9]) # !C1_sour_reg[0] & (B1L403);


--Q2_q[9] is reg:r1|q[9]
--operation mode is normal

Q2_q[9]_lut_out = M1L02;
Q2_q[9] = DFFEAS(Q2_q[9]_lut_out, clk, reset, , R1L2, , , , );


--Q3_q[9] is reg:r2|q[9]
--operation mode is normal

Q3_q[9]_lut_out = M1L02;
Q3_q[9] = DFFEAS(Q3_q[9]_lut_out, clk, reset, , R1L3, , , , );


--Q1_q[9] is reg:r0|q[9]
--operation mode is normal

Q1_q[9]_lut_out = M1L02;
Q1_q[9] = DFFEAS(Q1_q[9]_lut_out, clk, reset, , R1L1, , , , );


--B1L603 is bus_mux:bm|alu_sr[9]~1740
--operation mode is normal

B1L603 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q3_q[9] # !C1_sour_reg[1] & (Q1_q[9]));


--Q4_q[9] is reg:r3|q[9]
--operation mode is normal

Q4_q[9]_lut_out = M1L02;
Q4_q[9] = DFFEAS(Q4_q[9]_lut_out, clk, reset, , R1L4, , , , );


--B1L703 is bus_mux:bm|alu_sr[9]~1741
--operation mode is normal

B1L703 = C1_sour_reg[0] & (B1L603 & (Q4_q[9]) # !B1L603 & Q2_q[9]) # !C1_sour_reg[0] & (B1L603);


--B1L803 is bus_mux:bm|alu_sr[9]~1742
--operation mode is normal

B1L803 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & B1L503 # !C1_sour_reg[2] & (B1L703));


--Q51_q[9] is reg:r14|q[9]
--operation mode is normal

Q51_q[9]_lut_out = M1L02;
Q51_q[9] = DFFEAS(Q51_q[9]_lut_out, clk, reset, , R1L51, , , , );


--Q41_q[9] is reg:r13|q[9]
--operation mode is normal

Q41_q[9]_lut_out = M1L02;
Q41_q[9] = DFFEAS(Q41_q[9]_lut_out, clk, reset, , R1L41, , , , );


--Q31_q[9] is reg:r12|q[9]
--operation mode is normal

Q31_q[9]_lut_out = M1L02;
Q31_q[9] = DFFEAS(Q31_q[9]_lut_out, clk, reset, , R1L31, , , , );


--B1L903 is bus_mux:bm|alu_sr[9]~1743
--operation mode is normal

B1L903 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q41_q[9] # !C1_sour_reg[0] & (Q31_q[9]));


--Q61_q[9] is reg:r15|q[9]
--operation mode is normal

Q61_q[9]_lut_out = M1L02;
Q61_q[9] = DFFEAS(Q61_q[9]_lut_out, clk, reset, , R1L61, , , , );


--B1L013 is bus_mux:bm|alu_sr[9]~1744
--operation mode is normal

B1L013 = C1_sour_reg[1] & (B1L903 & (Q61_q[9]) # !B1L903 & Q51_q[9]) # !C1_sour_reg[1] & (B1L903);


--B1L113 is bus_mux:bm|alu_sr[9]~1745
--operation mode is normal

B1L113 = C1_sour_reg[3] & (B1L803 & (B1L013) # !B1L803 & B1L303) # !C1_sour_reg[3] & (B1L803);


--B1L213 is bus_mux:bm|alu_sr[9]~1746
--operation mode is normal

B1L213 = !C1_alu_in_sel[2] & (B1L972 # B1L113 & !C1_alu_in_sel[1]);


--B1L211 is bus_mux:bm|alu_dr[9]~3048
--operation mode is normal

B1L211 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q01_q[9] # !C1_dest_reg[0] & (Q9_q[9]));


--B1L311 is bus_mux:bm|alu_dr[9]~3049
--operation mode is normal

B1L311 = C1_dest_reg[1] & (B1L211 & (Q21_q[9]) # !B1L211 & Q11_q[9]) # !C1_dest_reg[1] & (B1L211);


--B1L411 is bus_mux:bm|alu_dr[9]~3050
--operation mode is normal

B1L411 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q7_q[9] # !C1_dest_reg[1] & (Q5_q[9]));


--B1L511 is bus_mux:bm|alu_dr[9]~3051
--operation mode is normal

B1L511 = C1_dest_reg[0] & (B1L411 & (Q8_q[9]) # !B1L411 & Q6_q[9]) # !C1_dest_reg[0] & (B1L411);


--B1L611 is bus_mux:bm|alu_dr[9]~3052
--operation mode is normal

B1L611 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q3_q[9] # !C1_dest_reg[1] & (Q1_q[9]));


--B1L711 is bus_mux:bm|alu_dr[9]~3053
--operation mode is normal

B1L711 = C1_dest_reg[0] & (B1L611 & (Q4_q[9]) # !B1L611 & Q2_q[9]) # !C1_dest_reg[0] & (B1L611);


--B1L811 is bus_mux:bm|alu_dr[9]~3054
--operation mode is normal

B1L811 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & B1L511 # !C1_dest_reg[2] & (B1L711));


--B1L911 is bus_mux:bm|alu_dr[9]~3055
--operation mode is normal

B1L911 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q41_q[9] # !C1_dest_reg[0] & (Q31_q[9]));


--B1L021 is bus_mux:bm|alu_dr[9]~3056
--operation mode is normal

B1L021 = C1_dest_reg[1] & (B1L911 & (Q61_q[9]) # !B1L911 & Q51_q[9]) # !C1_dest_reg[1] & (B1L911);


--B1L121 is bus_mux:bm|alu_dr[9]~3057
--operation mode is normal

B1L121 = C1_dest_reg[3] & (B1L811 & (B1L021) # !B1L811 & B1L311) # !C1_dest_reg[3] & (B1L811);


--B1L221 is bus_mux:bm|alu_dr[9]~3058
--operation mode is normal

B1L221 = B1L1 & (B1L121 # B1L21 & A1L04) # !B1L1 & B1L21 & A1L04;


--B1L321 is bus_mux:bm|alu_dr[9]~3059
--operation mode is normal

B1L321 = B1L221 # N1_q[9] & (!B1L481);


--G1_q[9] is reg_testa:f5|q[9]
--operation mode is normal

G1_q[9]_lut_out = C1_alu_func[1];
G1_q[9] = DFFEAS(G1_q[9]_lut_out, clk, reset, , , , , , );


--P1L561 is reg_out:f12|reg_data[9]~3017
--operation mode is normal

P1L561 = G1_q[9] & (!reg_sel[0]);


--P1L661 is reg_out:f12|reg_data[9]~3018
--operation mode is normal

P1L661 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L321 # !P1L641 & (P1L561));


--P1L761 is reg_out:f12|reg_data[9]~3019
--operation mode is normal

P1L761 = P1L441 & (P1L661) # !P1L441 & (P1L661 & (C1_offset[7]) # !P1L661 & B1L213);


--P1L861 is reg_out:f12|reg_data[9]~3020
--operation mode is normal

P1L861 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L02 # !P1L241 & (P1L761));


--P1L961 is reg_out:f12|reg_data[9]~3021
--operation mode is normal

P1L961 = P1L341 & (P1L861 & (P1L461) # !P1L861 & H1_q[9]) # !P1L341 & (P1L861);


--P1L071 is reg_out:f12|reg_data[9]~3022
--operation mode is normal

P1L071 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q7_q[9] # !reg_sel[1] & (Q5_q[9]));


--P1L171 is reg_out:f12|reg_data[9]~3023
--operation mode is normal

P1L171 = reg_sel[0] & (P1L071 & (Q8_q[9]) # !P1L071 & Q6_q[9]) # !reg_sel[0] & (P1L071);


--P1L271 is reg_out:f12|reg_data[9]~3024
--operation mode is normal

P1L271 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q11_q[9] # !reg_sel[1] & (Q9_q[9]));


--P1L371 is reg_out:f12|reg_data[9]~3025
--operation mode is normal

P1L371 = reg_sel[0] & (P1L271 & (Q21_q[9]) # !P1L271 & Q01_q[9]) # !reg_sel[0] & (P1L271);


--P1L471 is reg_out:f12|reg_data[9]~3026
--operation mode is normal

P1L471 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q3_q[9] # !reg_sel[1] & (Q1_q[9]));


--P1L571 is reg_out:f12|reg_data[9]~3027
--operation mode is normal

P1L571 = reg_sel[0] & (P1L471 & (Q4_q[9]) # !P1L471 & Q2_q[9]) # !reg_sel[0] & (P1L471);


--P1L671 is reg_out:f12|reg_data[9]~3028
--operation mode is normal

P1L671 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & P1L371 # !reg_sel[3] & (P1L571));


--P1L771 is reg_out:f12|reg_data[9]~3029
--operation mode is normal

P1L771 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q51_q[9] # !reg_sel[1] & (Q31_q[9]));


--P1L871 is reg_out:f12|reg_data[9]~3030
--operation mode is normal

P1L871 = reg_sel[0] & (P1L771 & (Q61_q[9]) # !P1L771 & Q41_q[9]) # !reg_sel[0] & (P1L771);


--P1L971 is reg_out:f12|reg_data[9]~3031
--operation mode is normal

P1L971 = reg_sel[2] & (P1L671 & (P1L871) # !P1L671 & P1L171) # !reg_sel[2] & (P1L671);


--P1L081 is reg_out:f12|reg_data[9]~3032
--operation mode is normal

P1L081 = P1L7 & (P1L971 # P1L81 & P1L961) # !P1L7 & P1L81 & P1L961;


--H1_q[10] is ir:f6|q[10]
--operation mode is normal

H1_q[10]_lut_out = A1L24;
H1_q[10] = DFFEAS(H1_q[10]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[10] is pc:f11|q[10]
--operation mode is normal

N1_q[10]_lut_out = M1L22;
N1_q[10] = DFFEAS(N1_q[10]_lut_out, clk, reset, , C1L12, , , , );


--P1L181 is reg_out:f12|reg_data[10]~3033
--operation mode is normal

P1L181 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[10];


--Q7_q[10] is reg:r6|q[10]
--operation mode is normal

Q7_q[10]_lut_out = M1L22;
Q7_q[10] = DFFEAS(Q7_q[10]_lut_out, clk, reset, , R1L7, , , , );


--Q11_q[10] is reg:r10|q[10]
--operation mode is normal

Q11_q[10]_lut_out = M1L22;
Q11_q[10] = DFFEAS(Q11_q[10]_lut_out, clk, reset, , R1L11, , , , );


--Q3_q[10] is reg:r2|q[10]
--operation mode is normal

Q3_q[10]_lut_out = M1L22;
Q3_q[10] = DFFEAS(Q3_q[10]_lut_out, clk, reset, , R1L3, , , , );


--B1L313 is bus_mux:bm|alu_sr[10]~1747
--operation mode is normal

B1L313 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q11_q[10] # !C1_sour_reg[3] & (Q3_q[10]));


--Q51_q[10] is reg:r14|q[10]
--operation mode is normal

Q51_q[10]_lut_out = M1L22;
Q51_q[10] = DFFEAS(Q51_q[10]_lut_out, clk, reset, , R1L51, , , , );


--B1L413 is bus_mux:bm|alu_sr[10]~1748
--operation mode is normal

B1L413 = C1_sour_reg[2] & (B1L313 & (Q51_q[10]) # !B1L313 & Q7_q[10]) # !C1_sour_reg[2] & (B1L313);


--Q01_q[10] is reg:r9|q[10]
--operation mode is normal

Q01_q[10]_lut_out = M1L22;
Q01_q[10] = DFFEAS(Q01_q[10]_lut_out, clk, reset, , R1L01, , , , );


--Q6_q[10] is reg:r5|q[10]
--operation mode is normal

Q6_q[10]_lut_out = M1L22;
Q6_q[10] = DFFEAS(Q6_q[10]_lut_out, clk, reset, , R1L6, , , , );


--Q2_q[10] is reg:r1|q[10]
--operation mode is normal

Q2_q[10]_lut_out = M1L22;
Q2_q[10] = DFFEAS(Q2_q[10]_lut_out, clk, reset, , R1L2, , , , );


--B1L513 is bus_mux:bm|alu_sr[10]~1749
--operation mode is normal

B1L513 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q6_q[10] # !C1_sour_reg[2] & (Q2_q[10]));


--Q41_q[10] is reg:r13|q[10]
--operation mode is normal

Q41_q[10]_lut_out = M1L22;
Q41_q[10] = DFFEAS(Q41_q[10]_lut_out, clk, reset, , R1L41, , , , );


--B1L613 is bus_mux:bm|alu_sr[10]~1750
--operation mode is normal

B1L613 = C1_sour_reg[3] & (B1L513 & (Q41_q[10]) # !B1L513 & Q01_q[10]) # !C1_sour_reg[3] & (B1L513);


--Q9_q[10] is reg:r8|q[10]
--operation mode is normal

Q9_q[10]_lut_out = M1L22;
Q9_q[10] = DFFEAS(Q9_q[10]_lut_out, clk, reset, , R1L9, , , , );


--Q5_q[10] is reg:r4|q[10]
--operation mode is normal

Q5_q[10]_lut_out = M1L22;
Q5_q[10] = DFFEAS(Q5_q[10]_lut_out, clk, reset, , R1L5, , , , );


--Q1_q[10] is reg:r0|q[10]
--operation mode is normal

Q1_q[10]_lut_out = M1L22;
Q1_q[10] = DFFEAS(Q1_q[10]_lut_out, clk, reset, , R1L1, , , , );


--B1L713 is bus_mux:bm|alu_sr[10]~1751
--operation mode is normal

B1L713 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q5_q[10] # !C1_sour_reg[2] & (Q1_q[10]));


--Q31_q[10] is reg:r12|q[10]
--operation mode is normal

Q31_q[10]_lut_out = M1L22;
Q31_q[10] = DFFEAS(Q31_q[10]_lut_out, clk, reset, , R1L31, , , , );


--B1L813 is bus_mux:bm|alu_sr[10]~1752
--operation mode is normal

B1L813 = C1_sour_reg[3] & (B1L713 & (Q31_q[10]) # !B1L713 & Q9_q[10]) # !C1_sour_reg[3] & (B1L713);


--B1L913 is bus_mux:bm|alu_sr[10]~1753
--operation mode is normal

B1L913 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & B1L613 # !C1_sour_reg[0] & (B1L813));


--Q8_q[10] is reg:r7|q[10]
--operation mode is normal

Q8_q[10]_lut_out = M1L22;
Q8_q[10] = DFFEAS(Q8_q[10]_lut_out, clk, reset, , R1L8, , , , );


--Q21_q[10] is reg:r11|q[10]
--operation mode is normal

Q21_q[10]_lut_out = M1L22;
Q21_q[10] = DFFEAS(Q21_q[10]_lut_out, clk, reset, , R1L21, , , , );


--Q4_q[10] is reg:r3|q[10]
--operation mode is normal

Q4_q[10]_lut_out = M1L22;
Q4_q[10] = DFFEAS(Q4_q[10]_lut_out, clk, reset, , R1L4, , , , );


--B1L023 is bus_mux:bm|alu_sr[10]~1754
--operation mode is normal

B1L023 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q21_q[10] # !C1_sour_reg[3] & (Q4_q[10]));


--Q61_q[10] is reg:r15|q[10]
--operation mode is normal

Q61_q[10]_lut_out = M1L22;
Q61_q[10] = DFFEAS(Q61_q[10]_lut_out, clk, reset, , R1L61, , , , );


--B1L123 is bus_mux:bm|alu_sr[10]~1755
--operation mode is normal

B1L123 = C1_sour_reg[2] & (B1L023 & (Q61_q[10]) # !B1L023 & Q8_q[10]) # !C1_sour_reg[2] & (B1L023);


--B1L223 is bus_mux:bm|alu_sr[10]~1756
--operation mode is normal

B1L223 = C1_sour_reg[1] & (B1L913 & (B1L123) # !B1L913 & B1L413) # !C1_sour_reg[1] & (B1L913);


--B1L323 is bus_mux:bm|alu_sr[10]~1757
--operation mode is normal

B1L323 = !C1_alu_in_sel[2] & (B1L972 # B1L223 & !C1_alu_in_sel[1]);


--B1L421 is bus_mux:bm|alu_dr[10]~3060
--operation mode is normal

B1L421 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q11_q[10] # !C1_dest_reg[3] & (Q3_q[10]));


--B1L521 is bus_mux:bm|alu_dr[10]~3061
--operation mode is normal

B1L521 = C1_dest_reg[2] & (B1L421 & (Q51_q[10]) # !B1L421 & Q7_q[10]) # !C1_dest_reg[2] & (B1L421);


--B1L621 is bus_mux:bm|alu_dr[10]~3062
--operation mode is normal

B1L621 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q6_q[10] # !C1_dest_reg[2] & (Q2_q[10]));


--B1L721 is bus_mux:bm|alu_dr[10]~3063
--operation mode is normal

B1L721 = C1_dest_reg[3] & (B1L621 & (Q41_q[10]) # !B1L621 & Q01_q[10]) # !C1_dest_reg[3] & (B1L621);


--B1L821 is bus_mux:bm|alu_dr[10]~3064
--operation mode is normal

B1L821 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q5_q[10] # !C1_dest_reg[2] & (Q1_q[10]));


--B1L921 is bus_mux:bm|alu_dr[10]~3065
--operation mode is normal

B1L921 = C1_dest_reg[3] & (B1L821 & (Q31_q[10]) # !B1L821 & Q9_q[10]) # !C1_dest_reg[3] & (B1L821);


--B1L031 is bus_mux:bm|alu_dr[10]~3066
--operation mode is normal

B1L031 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & B1L721 # !C1_dest_reg[0] & (B1L921));


--B1L131 is bus_mux:bm|alu_dr[10]~3067
--operation mode is normal

B1L131 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q21_q[10] # !C1_dest_reg[3] & (Q4_q[10]));


--B1L231 is bus_mux:bm|alu_dr[10]~3068
--operation mode is normal

B1L231 = C1_dest_reg[2] & (B1L131 & (Q61_q[10]) # !B1L131 & Q8_q[10]) # !C1_dest_reg[2] & (B1L131);


--B1L331 is bus_mux:bm|alu_dr[10]~3069
--operation mode is normal

B1L331 = C1_dest_reg[1] & (B1L031 & (B1L231) # !B1L031 & B1L521) # !C1_dest_reg[1] & (B1L031);


--B1L431 is bus_mux:bm|alu_dr[10]~3070
--operation mode is normal

B1L431 = B1L1 & (B1L331 # B1L21 & A1L24) # !B1L1 & B1L21 & A1L24;


--B1L531 is bus_mux:bm|alu_dr[10]~3071
--operation mode is normal

B1L531 = B1L431 # N1_q[10] & (!B1L481);


--G1_q[10] is reg_testa:f5|q[10]
--operation mode is normal

G1_q[10]_lut_out = C1_alu_func[2];
G1_q[10] = DFFEAS(G1_q[10]_lut_out, clk, reset, , , , , , );


--P1L281 is reg_out:f12|reg_data[10]~3034
--operation mode is normal

P1L281 = G1_q[10] & (!reg_sel[0]);


--P1L381 is reg_out:f12|reg_data[10]~3035
--operation mode is normal

P1L381 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L531 # !P1L641 & (P1L281));


--P1L481 is reg_out:f12|reg_data[10]~3036
--operation mode is normal

P1L481 = P1L441 & (P1L381) # !P1L441 & (P1L381 & (C1_offset[7]) # !P1L381 & B1L323);


--P1L581 is reg_out:f12|reg_data[10]~3037
--operation mode is normal

P1L581 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L22 # !P1L241 & (P1L481));


--P1L681 is reg_out:f12|reg_data[10]~3038
--operation mode is normal

P1L681 = P1L341 & (P1L581 & (P1L181) # !P1L581 & H1_q[10]) # !P1L341 & (P1L581);


--P1L781 is reg_out:f12|reg_data[10]~3039
--operation mode is normal

P1L781 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[10] # !reg_sel[3] & (Q3_q[10]));


--P1L881 is reg_out:f12|reg_data[10]~3040
--operation mode is normal

P1L881 = reg_sel[2] & (P1L781 & (Q51_q[10]) # !P1L781 & Q7_q[10]) # !reg_sel[2] & (P1L781);


--P1L981 is reg_out:f12|reg_data[10]~3041
--operation mode is normal

P1L981 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q6_q[10] # !reg_sel[2] & (Q2_q[10]));


--P1L091 is reg_out:f12|reg_data[10]~3042
--operation mode is normal

P1L091 = reg_sel[3] & (P1L981 & (Q41_q[10]) # !P1L981 & Q01_q[10]) # !reg_sel[3] & (P1L981);


--P1L191 is reg_out:f12|reg_data[10]~3043
--operation mode is normal

P1L191 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q5_q[10] # !reg_sel[2] & (Q1_q[10]));


--P1L291 is reg_out:f12|reg_data[10]~3044
--operation mode is normal

P1L291 = reg_sel[3] & (P1L191 & (Q31_q[10]) # !P1L191 & Q9_q[10]) # !reg_sel[3] & (P1L191);


--P1L391 is reg_out:f12|reg_data[10]~3045
--operation mode is normal

P1L391 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & P1L091 # !reg_sel[0] & (P1L291));


--P1L491 is reg_out:f12|reg_data[10]~3046
--operation mode is normal

P1L491 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[10] # !reg_sel[3] & (Q4_q[10]));


--P1L591 is reg_out:f12|reg_data[10]~3047
--operation mode is normal

P1L591 = reg_sel[2] & (P1L491 & (Q61_q[10]) # !P1L491 & Q8_q[10]) # !reg_sel[2] & (P1L491);


--P1L691 is reg_out:f12|reg_data[10]~3048
--operation mode is normal

P1L691 = reg_sel[1] & (P1L391 & (P1L591) # !P1L391 & P1L881) # !reg_sel[1] & (P1L391);


--P1L791 is reg_out:f12|reg_data[10]~3049
--operation mode is normal

P1L791 = P1L7 & (P1L691 # P1L81 & P1L681) # !P1L7 & P1L81 & P1L681;


--H1_q[11] is ir:f6|q[11]
--operation mode is normal

H1_q[11]_lut_out = A1L44;
H1_q[11] = DFFEAS(H1_q[11]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[11] is pc:f11|q[11]
--operation mode is normal

N1_q[11]_lut_out = M1L42;
N1_q[11] = DFFEAS(N1_q[11]_lut_out, clk, reset, , C1L12, , , , );


--P1L891 is reg_out:f12|reg_data[11]~3050
--operation mode is normal

P1L891 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[11];


--P1L991 is reg_out:f12|reg_data[11]~3051
--operation mode is normal

P1L991 = sel[1] & sel[0];


--P1L002 is reg_out:f12|reg_data[11]~3052
--operation mode is normal

P1L002 = sel[0] & (reg_sel[0] # !sel[1]);


--P1L102 is reg_out:f12|reg_data[11]~3053
--operation mode is normal

P1L102 = P1L991 & (reg_sel[3] & P1L501 # !P1L002);


--Q7_q[11] is reg:r6|q[11]
--operation mode is normal

Q7_q[11]_lut_out = M1L42;
Q7_q[11] = DFFEAS(Q7_q[11]_lut_out, clk, reset, , R1L7, , , , );


--Q6_q[11] is reg:r5|q[11]
--operation mode is normal

Q6_q[11]_lut_out = M1L42;
Q6_q[11] = DFFEAS(Q6_q[11]_lut_out, clk, reset, , R1L6, , , , );


--Q5_q[11] is reg:r4|q[11]
--operation mode is normal

Q5_q[11]_lut_out = M1L42;
Q5_q[11] = DFFEAS(Q5_q[11]_lut_out, clk, reset, , R1L5, , , , );


--B1L631 is bus_mux:bm|alu_dr[11]~3072
--operation mode is normal

B1L631 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q6_q[11] # !C1_dest_reg[0] & (Q5_q[11]));


--Q8_q[11] is reg:r7|q[11]
--operation mode is normal

Q8_q[11]_lut_out = M1L42;
Q8_q[11] = DFFEAS(Q8_q[11]_lut_out, clk, reset, , R1L8, , , , );


--B1L731 is bus_mux:bm|alu_dr[11]~3073
--operation mode is normal

B1L731 = C1_dest_reg[1] & (B1L631 & (Q8_q[11]) # !B1L631 & Q7_q[11]) # !C1_dest_reg[1] & (B1L631);


--Q01_q[11] is reg:r9|q[11]
--operation mode is normal

Q01_q[11]_lut_out = M1L42;
Q01_q[11] = DFFEAS(Q01_q[11]_lut_out, clk, reset, , R1L01, , , , );


--Q11_q[11] is reg:r10|q[11]
--operation mode is normal

Q11_q[11]_lut_out = M1L42;
Q11_q[11] = DFFEAS(Q11_q[11]_lut_out, clk, reset, , R1L11, , , , );


--Q9_q[11] is reg:r8|q[11]
--operation mode is normal

Q9_q[11]_lut_out = M1L42;
Q9_q[11] = DFFEAS(Q9_q[11]_lut_out, clk, reset, , R1L9, , , , );


--B1L831 is bus_mux:bm|alu_dr[11]~3074
--operation mode is normal

B1L831 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q11_q[11] # !C1_dest_reg[1] & (Q9_q[11]));


--Q21_q[11] is reg:r11|q[11]
--operation mode is normal

Q21_q[11]_lut_out = M1L42;
Q21_q[11] = DFFEAS(Q21_q[11]_lut_out, clk, reset, , R1L21, , , , );


--B1L931 is bus_mux:bm|alu_dr[11]~3075
--operation mode is normal

B1L931 = C1_dest_reg[0] & (B1L831 & (Q21_q[11]) # !B1L831 & Q01_q[11]) # !C1_dest_reg[0] & (B1L831);


--Q3_q[11] is reg:r2|q[11]
--operation mode is normal

Q3_q[11]_lut_out = M1L42;
Q3_q[11] = DFFEAS(Q3_q[11]_lut_out, clk, reset, , R1L3, , , , );


--Q2_q[11] is reg:r1|q[11]
--operation mode is normal

Q2_q[11]_lut_out = M1L42;
Q2_q[11] = DFFEAS(Q2_q[11]_lut_out, clk, reset, , R1L2, , , , );


--Q1_q[11] is reg:r0|q[11]
--operation mode is normal

Q1_q[11]_lut_out = M1L42;
Q1_q[11] = DFFEAS(Q1_q[11]_lut_out, clk, reset, , R1L1, , , , );


--B1L041 is bus_mux:bm|alu_dr[11]~3076
--operation mode is normal

B1L041 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q2_q[11] # !C1_dest_reg[0] & (Q1_q[11]));


--Q4_q[11] is reg:r3|q[11]
--operation mode is normal

Q4_q[11]_lut_out = M1L42;
Q4_q[11] = DFFEAS(Q4_q[11]_lut_out, clk, reset, , R1L4, , , , );


--B1L141 is bus_mux:bm|alu_dr[11]~3077
--operation mode is normal

B1L141 = C1_dest_reg[1] & (B1L041 & (Q4_q[11]) # !B1L041 & Q3_q[11]) # !C1_dest_reg[1] & (B1L041);


--B1L241 is bus_mux:bm|alu_dr[11]~3078
--operation mode is normal

B1L241 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & B1L931 # !C1_dest_reg[3] & (B1L141));


--Q41_q[11] is reg:r13|q[11]
--operation mode is normal

Q41_q[11]_lut_out = M1L42;
Q41_q[11] = DFFEAS(Q41_q[11]_lut_out, clk, reset, , R1L41, , , , );


--Q51_q[11] is reg:r14|q[11]
--operation mode is normal

Q51_q[11]_lut_out = M1L42;
Q51_q[11] = DFFEAS(Q51_q[11]_lut_out, clk, reset, , R1L51, , , , );


--Q31_q[11] is reg:r12|q[11]
--operation mode is normal

Q31_q[11]_lut_out = M1L42;
Q31_q[11] = DFFEAS(Q31_q[11]_lut_out, clk, reset, , R1L31, , , , );


--B1L341 is bus_mux:bm|alu_dr[11]~3079
--operation mode is normal

B1L341 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q51_q[11] # !C1_dest_reg[1] & (Q31_q[11]));


--Q61_q[11] is reg:r15|q[11]
--operation mode is normal

Q61_q[11]_lut_out = M1L42;
Q61_q[11] = DFFEAS(Q61_q[11]_lut_out, clk, reset, , R1L61, , , , );


--B1L441 is bus_mux:bm|alu_dr[11]~3080
--operation mode is normal

B1L441 = C1_dest_reg[0] & (B1L341 & (Q61_q[11]) # !B1L341 & Q41_q[11]) # !C1_dest_reg[0] & (B1L341);


--B1L541 is bus_mux:bm|alu_dr[11]~3081
--operation mode is normal

B1L541 = C1_dest_reg[2] & (B1L241 & (B1L441) # !B1L241 & B1L731) # !C1_dest_reg[2] & (B1L241);


--B1L641 is bus_mux:bm|alu_dr[11]~3082
--operation mode is normal

B1L641 = C1_alu_in_sel[0] & A1L44 # !C1_alu_in_sel[0] & (B1L541);


--B1L741 is bus_mux:bm|alu_dr[11]~3083
--operation mode is normal

B1L741 = B1L93 & (B1L641 # N1_q[11] & !B1L481) # !B1L93 & (N1_q[11] & !B1L481);


--B1L423 is bus_mux:bm|alu_sr[11]~1758
--operation mode is normal

B1L423 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q6_q[11] # !C1_sour_reg[0] & (Q5_q[11]));


--B1L523 is bus_mux:bm|alu_sr[11]~1759
--operation mode is normal

B1L523 = C1_sour_reg[1] & (B1L423 & (Q8_q[11]) # !B1L423 & Q7_q[11]) # !C1_sour_reg[1] & (B1L423);


--B1L623 is bus_mux:bm|alu_sr[11]~1760
--operation mode is normal

B1L623 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q11_q[11] # !C1_sour_reg[1] & (Q9_q[11]));


--B1L723 is bus_mux:bm|alu_sr[11]~1761
--operation mode is normal

B1L723 = C1_sour_reg[0] & (B1L623 & (Q21_q[11]) # !B1L623 & Q01_q[11]) # !C1_sour_reg[0] & (B1L623);


--B1L823 is bus_mux:bm|alu_sr[11]~1762
--operation mode is normal

B1L823 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q2_q[11] # !C1_sour_reg[0] & (Q1_q[11]));


--B1L923 is bus_mux:bm|alu_sr[11]~1763
--operation mode is normal

B1L923 = C1_sour_reg[1] & (B1L823 & (Q4_q[11]) # !B1L823 & Q3_q[11]) # !C1_sour_reg[1] & (B1L823);


--B1L033 is bus_mux:bm|alu_sr[11]~1764
--operation mode is normal

B1L033 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & B1L723 # !C1_sour_reg[3] & (B1L923));


--B1L133 is bus_mux:bm|alu_sr[11]~1765
--operation mode is normal

B1L133 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q51_q[11] # !C1_sour_reg[1] & (Q31_q[11]));


--B1L233 is bus_mux:bm|alu_sr[11]~1766
--operation mode is normal

B1L233 = C1_sour_reg[0] & (B1L133 & (Q61_q[11]) # !B1L133 & Q41_q[11]) # !C1_sour_reg[0] & (B1L133);


--B1L333 is bus_mux:bm|alu_sr[11]~1767
--operation mode is normal

B1L333 = C1_sour_reg[2] & (B1L033 & (B1L233) # !B1L033 & B1L523) # !C1_sour_reg[2] & (B1L033);


--B1L433 is bus_mux:bm|alu_sr[11]~1768
--operation mode is normal

B1L433 = !C1_alu_in_sel[2] & (B1L972 # B1L333 & !C1_alu_in_sel[1]);


--P1L202 is reg_out:f12|reg_data[11]~3054
--operation mode is normal

P1L202 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L433 # !reg_sel[0] & (C1_offset[7]));


--P1L302 is reg_out:f12|reg_data[11]~3055
--operation mode is normal

P1L302 = reg_sel[1] & (P1L202 & (M1L42) # !P1L202 & B1L741) # !reg_sel[1] & (P1L202);


--P1L402 is reg_out:f12|reg_data[11]~3056
--operation mode is normal

P1L402 = P1L302 & (!reg_sel[3] & !reg_sel[2]);


--P1L502 is reg_out:f12|reg_data[11]~3057
--operation mode is normal

P1L502 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q11_q[11] # !reg_sel[3] & (Q3_q[11]));


--P1L602 is reg_out:f12|reg_data[11]~3058
--operation mode is normal

P1L602 = reg_sel[2] & (P1L502 & (Q51_q[11]) # !P1L502 & Q7_q[11]) # !reg_sel[2] & (P1L502);


--P1L702 is reg_out:f12|reg_data[11]~3059
--operation mode is normal

P1L702 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q6_q[11] # !reg_sel[2] & (Q2_q[11]));


--P1L802 is reg_out:f12|reg_data[11]~3060
--operation mode is normal

P1L802 = reg_sel[3] & (P1L702 & (Q41_q[11]) # !P1L702 & Q01_q[11]) # !reg_sel[3] & (P1L702);


--P1L902 is reg_out:f12|reg_data[11]~3061
--operation mode is normal

P1L902 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q5_q[11] # !reg_sel[2] & (Q1_q[11]));


--P1L012 is reg_out:f12|reg_data[11]~3062
--operation mode is normal

P1L012 = reg_sel[3] & (P1L902 & (Q31_q[11]) # !P1L902 & Q9_q[11]) # !reg_sel[3] & (P1L902);


--P1L112 is reg_out:f12|reg_data[11]~3063
--operation mode is normal

P1L112 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & P1L802 # !reg_sel[0] & (P1L012));


--P1L212 is reg_out:f12|reg_data[11]~3064
--operation mode is normal

P1L212 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q21_q[11] # !reg_sel[3] & (Q4_q[11]));


--P1L312 is reg_out:f12|reg_data[11]~3065
--operation mode is normal

P1L312 = reg_sel[2] & (P1L212 & (Q61_q[11]) # !P1L212 & Q8_q[11]) # !reg_sel[2] & (P1L212);


--P1L412 is reg_out:f12|reg_data[11]~3066
--operation mode is normal

P1L412 = reg_sel[1] & (P1L112 & (P1L312) # !P1L112 & P1L602) # !reg_sel[1] & (P1L112);


--P1L512 is reg_out:f12|reg_data[11]~3067
--operation mode is normal

P1L512 = P1L412 & (!sel[1]);


--P1L612 is reg_out:f12|reg_data[11]~3068
--operation mode is normal

P1L612 = P1L991 & (!P1L002) # !P1L991 & (P1L002 & P1L402 # !P1L002 & (P1L512));


--P1L712 is reg_out:f12|reg_data[11]~3069
--operation mode is normal

P1L712 = P1L102 & (P1L612 & (P1L891) # !P1L612 & H1_q[11]) # !P1L102 & (P1L612);


--H1_q[12] is ir:f6|q[12]
--operation mode is normal

H1_q[12]_lut_out = A1L64;
H1_q[12] = DFFEAS(H1_q[12]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[12] is pc:f11|q[12]
--operation mode is normal

N1_q[12]_lut_out = M1L62;
N1_q[12] = DFFEAS(N1_q[12]_lut_out, clk, reset, , C1L12, , , , );


--P1L812 is reg_out:f12|reg_data[12]~3070
--operation mode is normal

P1L812 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[12];


--Q6_q[12] is reg:r5|q[12]
--operation mode is normal

Q6_q[12]_lut_out = M1L62;
Q6_q[12] = DFFEAS(Q6_q[12]_lut_out, clk, reset, , R1L6, , , , );


--Q01_q[12] is reg:r9|q[12]
--operation mode is normal

Q01_q[12]_lut_out = M1L62;
Q01_q[12] = DFFEAS(Q01_q[12]_lut_out, clk, reset, , R1L01, , , , );


--Q2_q[12] is reg:r1|q[12]
--operation mode is normal

Q2_q[12]_lut_out = M1L62;
Q2_q[12] = DFFEAS(Q2_q[12]_lut_out, clk, reset, , R1L2, , , , );


--B1L533 is bus_mux:bm|alu_sr[12]~1769
--operation mode is normal

B1L533 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q01_q[12] # !C1_sour_reg[3] & (Q2_q[12]));


--Q41_q[12] is reg:r13|q[12]
--operation mode is normal

Q41_q[12]_lut_out = M1L62;
Q41_q[12] = DFFEAS(Q41_q[12]_lut_out, clk, reset, , R1L41, , , , );


--B1L633 is bus_mux:bm|alu_sr[12]~1770
--operation mode is normal

B1L633 = C1_sour_reg[2] & (B1L533 & (Q41_q[12]) # !B1L533 & Q6_q[12]) # !C1_sour_reg[2] & (B1L533);


--Q11_q[12] is reg:r10|q[12]
--operation mode is normal

Q11_q[12]_lut_out = M1L62;
Q11_q[12] = DFFEAS(Q11_q[12]_lut_out, clk, reset, , R1L11, , , , );


--Q7_q[12] is reg:r6|q[12]
--operation mode is normal

Q7_q[12]_lut_out = M1L62;
Q7_q[12] = DFFEAS(Q7_q[12]_lut_out, clk, reset, , R1L7, , , , );


--Q3_q[12] is reg:r2|q[12]
--operation mode is normal

Q3_q[12]_lut_out = M1L62;
Q3_q[12] = DFFEAS(Q3_q[12]_lut_out, clk, reset, , R1L3, , , , );


--B1L733 is bus_mux:bm|alu_sr[12]~1771
--operation mode is normal

B1L733 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q7_q[12] # !C1_sour_reg[2] & (Q3_q[12]));


--Q51_q[12] is reg:r14|q[12]
--operation mode is normal

Q51_q[12]_lut_out = M1L62;
Q51_q[12] = DFFEAS(Q51_q[12]_lut_out, clk, reset, , R1L51, , , , );


--B1L833 is bus_mux:bm|alu_sr[12]~1772
--operation mode is normal

B1L833 = C1_sour_reg[3] & (B1L733 & (Q51_q[12]) # !B1L733 & Q11_q[12]) # !C1_sour_reg[3] & (B1L733);


--Q5_q[12] is reg:r4|q[12]
--operation mode is normal

Q5_q[12]_lut_out = M1L62;
Q5_q[12] = DFFEAS(Q5_q[12]_lut_out, clk, reset, , R1L5, , , , );


--Q9_q[12] is reg:r8|q[12]
--operation mode is normal

Q9_q[12]_lut_out = M1L62;
Q9_q[12] = DFFEAS(Q9_q[12]_lut_out, clk, reset, , R1L9, , , , );


--Q1_q[12] is reg:r0|q[12]
--operation mode is normal

Q1_q[12]_lut_out = M1L62;
Q1_q[12] = DFFEAS(Q1_q[12]_lut_out, clk, reset, , R1L1, , , , );


--B1L933 is bus_mux:bm|alu_sr[12]~1773
--operation mode is normal

B1L933 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q9_q[12] # !C1_sour_reg[3] & (Q1_q[12]));


--Q31_q[12] is reg:r12|q[12]
--operation mode is normal

Q31_q[12]_lut_out = M1L62;
Q31_q[12] = DFFEAS(Q31_q[12]_lut_out, clk, reset, , R1L31, , , , );


--B1L043 is bus_mux:bm|alu_sr[12]~1774
--operation mode is normal

B1L043 = C1_sour_reg[2] & (B1L933 & (Q31_q[12]) # !B1L933 & Q5_q[12]) # !C1_sour_reg[2] & (B1L933);


--B1L143 is bus_mux:bm|alu_sr[12]~1775
--operation mode is normal

B1L143 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & B1L833 # !C1_sour_reg[1] & (B1L043));


--Q21_q[12] is reg:r11|q[12]
--operation mode is normal

Q21_q[12]_lut_out = M1L62;
Q21_q[12] = DFFEAS(Q21_q[12]_lut_out, clk, reset, , R1L21, , , , );


--Q8_q[12] is reg:r7|q[12]
--operation mode is normal

Q8_q[12]_lut_out = M1L62;
Q8_q[12] = DFFEAS(Q8_q[12]_lut_out, clk, reset, , R1L8, , , , );


--Q4_q[12] is reg:r3|q[12]
--operation mode is normal

Q4_q[12]_lut_out = M1L62;
Q4_q[12] = DFFEAS(Q4_q[12]_lut_out, clk, reset, , R1L4, , , , );


--B1L243 is bus_mux:bm|alu_sr[12]~1776
--operation mode is normal

B1L243 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q8_q[12] # !C1_sour_reg[2] & (Q4_q[12]));


--Q61_q[12] is reg:r15|q[12]
--operation mode is normal

Q61_q[12]_lut_out = M1L62;
Q61_q[12] = DFFEAS(Q61_q[12]_lut_out, clk, reset, , R1L61, , , , );


--B1L343 is bus_mux:bm|alu_sr[12]~1777
--operation mode is normal

B1L343 = C1_sour_reg[3] & (B1L243 & (Q61_q[12]) # !B1L243 & Q21_q[12]) # !C1_sour_reg[3] & (B1L243);


--B1L443 is bus_mux:bm|alu_sr[12]~1778
--operation mode is normal

B1L443 = C1_sour_reg[0] & (B1L143 & (B1L343) # !B1L143 & B1L633) # !C1_sour_reg[0] & (B1L143);


--B1L543 is bus_mux:bm|alu_sr[12]~1779
--operation mode is normal

B1L543 = !C1_alu_in_sel[2] & (B1L972 # B1L443 & !C1_alu_in_sel[1]);


--B1L841 is bus_mux:bm|alu_dr[12]~3084
--operation mode is normal

B1L841 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q01_q[12] # !C1_dest_reg[3] & (Q2_q[12]));


--B1L941 is bus_mux:bm|alu_dr[12]~3085
--operation mode is normal

B1L941 = C1_dest_reg[2] & (B1L841 & (Q41_q[12]) # !B1L841 & Q6_q[12]) # !C1_dest_reg[2] & (B1L841);


--B1L051 is bus_mux:bm|alu_dr[12]~3086
--operation mode is normal

B1L051 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q7_q[12] # !C1_dest_reg[2] & (Q3_q[12]));


--B1L151 is bus_mux:bm|alu_dr[12]~3087
--operation mode is normal

B1L151 = C1_dest_reg[3] & (B1L051 & (Q51_q[12]) # !B1L051 & Q11_q[12]) # !C1_dest_reg[3] & (B1L051);


--B1L251 is bus_mux:bm|alu_dr[12]~3088
--operation mode is normal

B1L251 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q9_q[12] # !C1_dest_reg[3] & (Q1_q[12]));


--B1L351 is bus_mux:bm|alu_dr[12]~3089
--operation mode is normal

B1L351 = C1_dest_reg[2] & (B1L251 & (Q31_q[12]) # !B1L251 & Q5_q[12]) # !C1_dest_reg[2] & (B1L251);


--B1L451 is bus_mux:bm|alu_dr[12]~3090
--operation mode is normal

B1L451 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & B1L151 # !C1_dest_reg[1] & (B1L351));


--B1L551 is bus_mux:bm|alu_dr[12]~3091
--operation mode is normal

B1L551 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q8_q[12] # !C1_dest_reg[2] & (Q4_q[12]));


--B1L651 is bus_mux:bm|alu_dr[12]~3092
--operation mode is normal

B1L651 = C1_dest_reg[3] & (B1L551 & (Q61_q[12]) # !B1L551 & Q21_q[12]) # !C1_dest_reg[3] & (B1L551);


--B1L751 is bus_mux:bm|alu_dr[12]~3093
--operation mode is normal

B1L751 = C1_dest_reg[0] & (B1L451 & (B1L651) # !B1L451 & B1L941) # !C1_dest_reg[0] & (B1L451);


--B1L851 is bus_mux:bm|alu_dr[12]~3094
--operation mode is normal

B1L851 = B1L1 & (B1L751 # B1L21 & A1L64) # !B1L1 & B1L21 & A1L64;


--B1L951 is bus_mux:bm|alu_dr[12]~3095
--operation mode is normal

B1L951 = B1L851 # N1_q[12] & (!B1L481);


--G1_q[12] is reg_testa:f5|q[12]
--operation mode is normal

G1_q[12]_lut_out = !F1L4;
G1_q[12] = DFFEAS(G1_q[12]_lut_out, clk, reset, , , , , , );


--P1L912 is reg_out:f12|reg_data[12]~3071
--operation mode is normal

P1L912 = G1_q[12] & (!reg_sel[0]);


--P1L022 is reg_out:f12|reg_data[12]~3072
--operation mode is normal

P1L022 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L951 # !P1L641 & (P1L912));


--P1L122 is reg_out:f12|reg_data[12]~3073
--operation mode is normal

P1L122 = P1L441 & (P1L022) # !P1L441 & (P1L022 & (C1_offset[7]) # !P1L022 & B1L543);


--P1L222 is reg_out:f12|reg_data[12]~3074
--operation mode is normal

P1L222 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L62 # !P1L241 & (P1L122));


--P1L322 is reg_out:f12|reg_data[12]~3075
--operation mode is normal

P1L322 = P1L341 & (P1L222 & (P1L812) # !P1L222 & H1_q[12]) # !P1L341 & (P1L222);


--P1L422 is reg_out:f12|reg_data[12]~3076
--operation mode is normal

P1L422 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q11_q[12] # !reg_sel[1] & (Q9_q[12]));


--P1L522 is reg_out:f12|reg_data[12]~3077
--operation mode is normal

P1L522 = reg_sel[0] & (P1L422 & (Q21_q[12]) # !P1L422 & Q01_q[12]) # !reg_sel[0] & (P1L422);


--P1L622 is reg_out:f12|reg_data[12]~3078
--operation mode is normal

P1L622 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q6_q[12] # !reg_sel[0] & (Q5_q[12]));


--P1L722 is reg_out:f12|reg_data[12]~3079
--operation mode is normal

P1L722 = reg_sel[1] & (P1L622 & (Q8_q[12]) # !P1L622 & Q7_q[12]) # !reg_sel[1] & (P1L622);


--P1L822 is reg_out:f12|reg_data[12]~3080
--operation mode is normal

P1L822 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q3_q[12] # !reg_sel[1] & (Q1_q[12]));


--P1L922 is reg_out:f12|reg_data[12]~3081
--operation mode is normal

P1L922 = reg_sel[0] & (P1L822 & (Q4_q[12]) # !P1L822 & Q2_q[12]) # !reg_sel[0] & (P1L822);


--P1L032 is reg_out:f12|reg_data[12]~3082
--operation mode is normal

P1L032 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & P1L722 # !reg_sel[2] & (P1L922));


--P1L132 is reg_out:f12|reg_data[12]~3083
--operation mode is normal

P1L132 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q41_q[12] # !reg_sel[0] & (Q31_q[12]));


--P1L232 is reg_out:f12|reg_data[12]~3084
--operation mode is normal

P1L232 = reg_sel[1] & (P1L132 & (Q61_q[12]) # !P1L132 & Q51_q[12]) # !reg_sel[1] & (P1L132);


--P1L332 is reg_out:f12|reg_data[12]~3085
--operation mode is normal

P1L332 = reg_sel[3] & (P1L032 & (P1L232) # !P1L032 & P1L522) # !reg_sel[3] & (P1L032);


--P1L432 is reg_out:f12|reg_data[12]~3086
--operation mode is normal

P1L432 = P1L7 & (P1L332 # P1L81 & P1L322) # !P1L7 & P1L81 & P1L322;


--H1_q[13] is ir:f6|q[13]
--operation mode is normal

H1_q[13]_lut_out = A1L84;
H1_q[13] = DFFEAS(H1_q[13]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[13] is pc:f11|q[13]
--operation mode is normal

N1_q[13]_lut_out = M1L82;
N1_q[13] = DFFEAS(N1_q[13]_lut_out, clk, reset, , C1L12, , , , );


--P1L532 is reg_out:f12|reg_data[13]~3087
--operation mode is normal

P1L532 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[13];


--Q11_q[13] is reg:r10|q[13]
--operation mode is normal

Q11_q[13]_lut_out = M1L82;
Q11_q[13] = DFFEAS(Q11_q[13]_lut_out, clk, reset, , R1L11, , , , );


--Q01_q[13] is reg:r9|q[13]
--operation mode is normal

Q01_q[13]_lut_out = M1L82;
Q01_q[13] = DFFEAS(Q01_q[13]_lut_out, clk, reset, , R1L01, , , , );


--Q9_q[13] is reg:r8|q[13]
--operation mode is normal

Q9_q[13]_lut_out = M1L82;
Q9_q[13] = DFFEAS(Q9_q[13]_lut_out, clk, reset, , R1L9, , , , );


--B1L643 is bus_mux:bm|alu_sr[13]~1780
--operation mode is normal

B1L643 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q01_q[13] # !C1_sour_reg[0] & (Q9_q[13]));


--Q21_q[13] is reg:r11|q[13]
--operation mode is normal

Q21_q[13]_lut_out = M1L82;
Q21_q[13] = DFFEAS(Q21_q[13]_lut_out, clk, reset, , R1L21, , , , );


--B1L743 is bus_mux:bm|alu_sr[13]~1781
--operation mode is normal

B1L743 = C1_sour_reg[1] & (B1L643 & (Q21_q[13]) # !B1L643 & Q11_q[13]) # !C1_sour_reg[1] & (B1L643);


--Q6_q[13] is reg:r5|q[13]
--operation mode is normal

Q6_q[13]_lut_out = M1L82;
Q6_q[13] = DFFEAS(Q6_q[13]_lut_out, clk, reset, , R1L6, , , , );


--Q7_q[13] is reg:r6|q[13]
--operation mode is normal

Q7_q[13]_lut_out = M1L82;
Q7_q[13] = DFFEAS(Q7_q[13]_lut_out, clk, reset, , R1L7, , , , );


--Q5_q[13] is reg:r4|q[13]
--operation mode is normal

Q5_q[13]_lut_out = M1L82;
Q5_q[13] = DFFEAS(Q5_q[13]_lut_out, clk, reset, , R1L5, , , , );


--B1L843 is bus_mux:bm|alu_sr[13]~1782
--operation mode is normal

B1L843 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q7_q[13] # !C1_sour_reg[1] & (Q5_q[13]));


--Q8_q[13] is reg:r7|q[13]
--operation mode is normal

Q8_q[13]_lut_out = M1L82;
Q8_q[13] = DFFEAS(Q8_q[13]_lut_out, clk, reset, , R1L8, , , , );


--B1L943 is bus_mux:bm|alu_sr[13]~1783
--operation mode is normal

B1L943 = C1_sour_reg[0] & (B1L843 & (Q8_q[13]) # !B1L843 & Q6_q[13]) # !C1_sour_reg[0] & (B1L843);


--Q2_q[13] is reg:r1|q[13]
--operation mode is normal

Q2_q[13]_lut_out = M1L82;
Q2_q[13] = DFFEAS(Q2_q[13]_lut_out, clk, reset, , R1L2, , , , );


--Q3_q[13] is reg:r2|q[13]
--operation mode is normal

Q3_q[13]_lut_out = M1L82;
Q3_q[13] = DFFEAS(Q3_q[13]_lut_out, clk, reset, , R1L3, , , , );


--Q1_q[13] is reg:r0|q[13]
--operation mode is normal

Q1_q[13]_lut_out = M1L82;
Q1_q[13] = DFFEAS(Q1_q[13]_lut_out, clk, reset, , R1L1, , , , );


--B1L053 is bus_mux:bm|alu_sr[13]~1784
--operation mode is normal

B1L053 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q3_q[13] # !C1_sour_reg[1] & (Q1_q[13]));


--Q4_q[13] is reg:r3|q[13]
--operation mode is normal

Q4_q[13]_lut_out = M1L82;
Q4_q[13] = DFFEAS(Q4_q[13]_lut_out, clk, reset, , R1L4, , , , );


--B1L153 is bus_mux:bm|alu_sr[13]~1785
--operation mode is normal

B1L153 = C1_sour_reg[0] & (B1L053 & (Q4_q[13]) # !B1L053 & Q2_q[13]) # !C1_sour_reg[0] & (B1L053);


--B1L253 is bus_mux:bm|alu_sr[13]~1786
--operation mode is normal

B1L253 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & B1L943 # !C1_sour_reg[2] & (B1L153));


--Q51_q[13] is reg:r14|q[13]
--operation mode is normal

Q51_q[13]_lut_out = M1L82;
Q51_q[13] = DFFEAS(Q51_q[13]_lut_out, clk, reset, , R1L51, , , , );


--Q41_q[13] is reg:r13|q[13]
--operation mode is normal

Q41_q[13]_lut_out = M1L82;
Q41_q[13] = DFFEAS(Q41_q[13]_lut_out, clk, reset, , R1L41, , , , );


--Q31_q[13] is reg:r12|q[13]
--operation mode is normal

Q31_q[13]_lut_out = M1L82;
Q31_q[13] = DFFEAS(Q31_q[13]_lut_out, clk, reset, , R1L31, , , , );


--B1L353 is bus_mux:bm|alu_sr[13]~1787
--operation mode is normal

B1L353 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q41_q[13] # !C1_sour_reg[0] & (Q31_q[13]));


--Q61_q[13] is reg:r15|q[13]
--operation mode is normal

Q61_q[13]_lut_out = M1L82;
Q61_q[13] = DFFEAS(Q61_q[13]_lut_out, clk, reset, , R1L61, , , , );


--B1L453 is bus_mux:bm|alu_sr[13]~1788
--operation mode is normal

B1L453 = C1_sour_reg[1] & (B1L353 & (Q61_q[13]) # !B1L353 & Q51_q[13]) # !C1_sour_reg[1] & (B1L353);


--B1L553 is bus_mux:bm|alu_sr[13]~1789
--operation mode is normal

B1L553 = C1_sour_reg[3] & (B1L253 & (B1L453) # !B1L253 & B1L743) # !C1_sour_reg[3] & (B1L253);


--B1L653 is bus_mux:bm|alu_sr[13]~1790
--operation mode is normal

B1L653 = !C1_alu_in_sel[2] & (B1L972 # B1L553 & !C1_alu_in_sel[1]);


--B1L061 is bus_mux:bm|alu_dr[13]~3096
--operation mode is normal

B1L061 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q01_q[13] # !C1_dest_reg[0] & (Q9_q[13]));


--B1L161 is bus_mux:bm|alu_dr[13]~3097
--operation mode is normal

B1L161 = C1_dest_reg[1] & (B1L061 & (Q21_q[13]) # !B1L061 & Q11_q[13]) # !C1_dest_reg[1] & (B1L061);


--B1L261 is bus_mux:bm|alu_dr[13]~3098
--operation mode is normal

B1L261 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q7_q[13] # !C1_dest_reg[1] & (Q5_q[13]));


--B1L361 is bus_mux:bm|alu_dr[13]~3099
--operation mode is normal

B1L361 = C1_dest_reg[0] & (B1L261 & (Q8_q[13]) # !B1L261 & Q6_q[13]) # !C1_dest_reg[0] & (B1L261);


--B1L461 is bus_mux:bm|alu_dr[13]~3100
--operation mode is normal

B1L461 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q3_q[13] # !C1_dest_reg[1] & (Q1_q[13]));


--B1L561 is bus_mux:bm|alu_dr[13]~3101
--operation mode is normal

B1L561 = C1_dest_reg[0] & (B1L461 & (Q4_q[13]) # !B1L461 & Q2_q[13]) # !C1_dest_reg[0] & (B1L461);


--B1L661 is bus_mux:bm|alu_dr[13]~3102
--operation mode is normal

B1L661 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & B1L361 # !C1_dest_reg[2] & (B1L561));


--B1L761 is bus_mux:bm|alu_dr[13]~3103
--operation mode is normal

B1L761 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q41_q[13] # !C1_dest_reg[0] & (Q31_q[13]));


--B1L861 is bus_mux:bm|alu_dr[13]~3104
--operation mode is normal

B1L861 = C1_dest_reg[1] & (B1L761 & (Q61_q[13]) # !B1L761 & Q51_q[13]) # !C1_dest_reg[1] & (B1L761);


--B1L961 is bus_mux:bm|alu_dr[13]~3105
--operation mode is normal

B1L961 = C1_dest_reg[3] & (B1L661 & (B1L861) # !B1L661 & B1L161) # !C1_dest_reg[3] & (B1L661);


--B1L071 is bus_mux:bm|alu_dr[13]~3106
--operation mode is normal

B1L071 = B1L1 & (B1L961 # B1L21 & A1L84) # !B1L1 & B1L21 & A1L84;


--B1L171 is bus_mux:bm|alu_dr[13]~3107
--operation mode is normal

B1L171 = B1L071 # N1_q[13] & (!B1L481);


--G1_q[13] is reg_testa:f5|q[13]
--operation mode is normal

G1_q[13]_lut_out = F1_output[1];
G1_q[13] = DFFEAS(G1_q[13]_lut_out, clk, reset, , , , , , );


--P1L632 is reg_out:f12|reg_data[13]~3088
--operation mode is normal

P1L632 = G1_q[13] & (!reg_sel[0]);


--P1L732 is reg_out:f12|reg_data[13]~3089
--operation mode is normal

P1L732 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L171 # !P1L641 & (P1L632));


--P1L832 is reg_out:f12|reg_data[13]~3090
--operation mode is normal

P1L832 = P1L441 & (P1L732) # !P1L441 & (P1L732 & (C1_offset[7]) # !P1L732 & B1L653);


--P1L932 is reg_out:f12|reg_data[13]~3091
--operation mode is normal

P1L932 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L82 # !P1L241 & (P1L832));


--P1L042 is reg_out:f12|reg_data[13]~3092
--operation mode is normal

P1L042 = P1L341 & (P1L932 & (P1L532) # !P1L932 & H1_q[13]) # !P1L341 & (P1L932);


--P1L142 is reg_out:f12|reg_data[13]~3093
--operation mode is normal

P1L142 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q01_q[13] # !reg_sel[3] & (Q2_q[13]));


--P1L242 is reg_out:f12|reg_data[13]~3094
--operation mode is normal

P1L242 = reg_sel[2] & (P1L142 & (Q41_q[13]) # !P1L142 & Q6_q[13]) # !reg_sel[2] & (P1L142);


--P1L342 is reg_out:f12|reg_data[13]~3095
--operation mode is normal

P1L342 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q7_q[13] # !reg_sel[2] & (Q3_q[13]));


--P1L442 is reg_out:f12|reg_data[13]~3096
--operation mode is normal

P1L442 = reg_sel[3] & (P1L342 & (Q51_q[13]) # !P1L342 & Q11_q[13]) # !reg_sel[3] & (P1L342);


--P1L542 is reg_out:f12|reg_data[13]~3097
--operation mode is normal

P1L542 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & Q9_q[13] # !reg_sel[3] & (Q1_q[13]));


--P1L642 is reg_out:f12|reg_data[13]~3098
--operation mode is normal

P1L642 = reg_sel[2] & (P1L542 & (Q31_q[13]) # !P1L542 & Q5_q[13]) # !reg_sel[2] & (P1L542);


--P1L742 is reg_out:f12|reg_data[13]~3099
--operation mode is normal

P1L742 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1L442 # !reg_sel[1] & (P1L642));


--P1L842 is reg_out:f12|reg_data[13]~3100
--operation mode is normal

P1L842 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & Q8_q[13] # !reg_sel[2] & (Q4_q[13]));


--P1L942 is reg_out:f12|reg_data[13]~3101
--operation mode is normal

P1L942 = reg_sel[3] & (P1L842 & (Q61_q[13]) # !P1L842 & Q21_q[13]) # !reg_sel[3] & (P1L842);


--P1L052 is reg_out:f12|reg_data[13]~3102
--operation mode is normal

P1L052 = reg_sel[0] & (P1L742 & (P1L942) # !P1L742 & P1L242) # !reg_sel[0] & (P1L742);


--P1L152 is reg_out:f12|reg_data[13]~3103
--operation mode is normal

P1L152 = P1L7 & (P1L052 # P1L81 & P1L042) # !P1L7 & P1L81 & P1L042;


--H1_q[14] is ir:f6|q[14]
--operation mode is normal

H1_q[14]_lut_out = A1L05;
H1_q[14] = DFFEAS(H1_q[14]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[14] is pc:f11|q[14]
--operation mode is normal

N1_q[14]_lut_out = M1L03;
N1_q[14] = DFFEAS(N1_q[14]_lut_out, clk, reset, , C1L12, , , , );


--P1L252 is reg_out:f12|reg_data[14]~3104
--operation mode is normal

P1L252 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[14];


--Q7_q[14] is reg:r6|q[14]
--operation mode is normal

Q7_q[14]_lut_out = M1L03;
Q7_q[14] = DFFEAS(Q7_q[14]_lut_out, clk, reset, , R1L7, , , , );


--Q11_q[14] is reg:r10|q[14]
--operation mode is normal

Q11_q[14]_lut_out = M1L03;
Q11_q[14] = DFFEAS(Q11_q[14]_lut_out, clk, reset, , R1L11, , , , );


--Q3_q[14] is reg:r2|q[14]
--operation mode is normal

Q3_q[14]_lut_out = M1L03;
Q3_q[14] = DFFEAS(Q3_q[14]_lut_out, clk, reset, , R1L3, , , , );


--B1L753 is bus_mux:bm|alu_sr[14]~1791
--operation mode is normal

B1L753 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q11_q[14] # !C1_sour_reg[3] & (Q3_q[14]));


--Q51_q[14] is reg:r14|q[14]
--operation mode is normal

Q51_q[14]_lut_out = M1L03;
Q51_q[14] = DFFEAS(Q51_q[14]_lut_out, clk, reset, , R1L51, , , , );


--B1L853 is bus_mux:bm|alu_sr[14]~1792
--operation mode is normal

B1L853 = C1_sour_reg[2] & (B1L753 & (Q51_q[14]) # !B1L753 & Q7_q[14]) # !C1_sour_reg[2] & (B1L753);


--Q01_q[14] is reg:r9|q[14]
--operation mode is normal

Q01_q[14]_lut_out = M1L03;
Q01_q[14] = DFFEAS(Q01_q[14]_lut_out, clk, reset, , R1L01, , , , );


--Q6_q[14] is reg:r5|q[14]
--operation mode is normal

Q6_q[14]_lut_out = M1L03;
Q6_q[14] = DFFEAS(Q6_q[14]_lut_out, clk, reset, , R1L6, , , , );


--Q2_q[14] is reg:r1|q[14]
--operation mode is normal

Q2_q[14]_lut_out = M1L03;
Q2_q[14] = DFFEAS(Q2_q[14]_lut_out, clk, reset, , R1L2, , , , );


--B1L953 is bus_mux:bm|alu_sr[14]~1793
--operation mode is normal

B1L953 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q6_q[14] # !C1_sour_reg[2] & (Q2_q[14]));


--Q41_q[14] is reg:r13|q[14]
--operation mode is normal

Q41_q[14]_lut_out = M1L03;
Q41_q[14] = DFFEAS(Q41_q[14]_lut_out, clk, reset, , R1L41, , , , );


--B1L063 is bus_mux:bm|alu_sr[14]~1794
--operation mode is normal

B1L063 = C1_sour_reg[3] & (B1L953 & (Q41_q[14]) # !B1L953 & Q01_q[14]) # !C1_sour_reg[3] & (B1L953);


--Q9_q[14] is reg:r8|q[14]
--operation mode is normal

Q9_q[14]_lut_out = M1L03;
Q9_q[14] = DFFEAS(Q9_q[14]_lut_out, clk, reset, , R1L9, , , , );


--Q5_q[14] is reg:r4|q[14]
--operation mode is normal

Q5_q[14]_lut_out = M1L03;
Q5_q[14] = DFFEAS(Q5_q[14]_lut_out, clk, reset, , R1L5, , , , );


--Q1_q[14] is reg:r0|q[14]
--operation mode is normal

Q1_q[14]_lut_out = M1L03;
Q1_q[14] = DFFEAS(Q1_q[14]_lut_out, clk, reset, , R1L1, , , , );


--B1L163 is bus_mux:bm|alu_sr[14]~1795
--operation mode is normal

B1L163 = C1_sour_reg[3] & (C1_sour_reg[2]) # !C1_sour_reg[3] & (C1_sour_reg[2] & Q5_q[14] # !C1_sour_reg[2] & (Q1_q[14]));


--Q31_q[14] is reg:r12|q[14]
--operation mode is normal

Q31_q[14]_lut_out = M1L03;
Q31_q[14] = DFFEAS(Q31_q[14]_lut_out, clk, reset, , R1L31, , , , );


--B1L263 is bus_mux:bm|alu_sr[14]~1796
--operation mode is normal

B1L263 = C1_sour_reg[3] & (B1L163 & (Q31_q[14]) # !B1L163 & Q9_q[14]) # !C1_sour_reg[3] & (B1L163);


--B1L363 is bus_mux:bm|alu_sr[14]~1797
--operation mode is normal

B1L363 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & B1L063 # !C1_sour_reg[0] & (B1L263));


--Q8_q[14] is reg:r7|q[14]
--operation mode is normal

Q8_q[14]_lut_out = M1L03;
Q8_q[14] = DFFEAS(Q8_q[14]_lut_out, clk, reset, , R1L8, , , , );


--Q21_q[14] is reg:r11|q[14]
--operation mode is normal

Q21_q[14]_lut_out = M1L03;
Q21_q[14] = DFFEAS(Q21_q[14]_lut_out, clk, reset, , R1L21, , , , );


--Q4_q[14] is reg:r3|q[14]
--operation mode is normal

Q4_q[14]_lut_out = M1L03;
Q4_q[14] = DFFEAS(Q4_q[14]_lut_out, clk, reset, , R1L4, , , , );


--B1L463 is bus_mux:bm|alu_sr[14]~1798
--operation mode is normal

B1L463 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & Q21_q[14] # !C1_sour_reg[3] & (Q4_q[14]));


--Q61_q[14] is reg:r15|q[14]
--operation mode is normal

Q61_q[14]_lut_out = M1L03;
Q61_q[14] = DFFEAS(Q61_q[14]_lut_out, clk, reset, , R1L61, , , , );


--B1L563 is bus_mux:bm|alu_sr[14]~1799
--operation mode is normal

B1L563 = C1_sour_reg[2] & (B1L463 & (Q61_q[14]) # !B1L463 & Q8_q[14]) # !C1_sour_reg[2] & (B1L463);


--B1L663 is bus_mux:bm|alu_sr[14]~1800
--operation mode is normal

B1L663 = C1_sour_reg[1] & (B1L363 & (B1L563) # !B1L363 & B1L853) # !C1_sour_reg[1] & (B1L363);


--B1L763 is bus_mux:bm|alu_sr[14]~1801
--operation mode is normal

B1L763 = !C1_alu_in_sel[2] & (B1L972 # B1L663 & !C1_alu_in_sel[1]);


--B1L271 is bus_mux:bm|alu_dr[14]~3108
--operation mode is normal

B1L271 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q11_q[14] # !C1_dest_reg[3] & (Q3_q[14]));


--B1L371 is bus_mux:bm|alu_dr[14]~3109
--operation mode is normal

B1L371 = C1_dest_reg[2] & (B1L271 & (Q51_q[14]) # !B1L271 & Q7_q[14]) # !C1_dest_reg[2] & (B1L271);


--B1L471 is bus_mux:bm|alu_dr[14]~3110
--operation mode is normal

B1L471 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q6_q[14] # !C1_dest_reg[2] & (Q2_q[14]));


--B1L571 is bus_mux:bm|alu_dr[14]~3111
--operation mode is normal

B1L571 = C1_dest_reg[3] & (B1L471 & (Q41_q[14]) # !B1L471 & Q01_q[14]) # !C1_dest_reg[3] & (B1L471);


--B1L671 is bus_mux:bm|alu_dr[14]~3112
--operation mode is normal

B1L671 = C1_dest_reg[3] & (C1_dest_reg[2]) # !C1_dest_reg[3] & (C1_dest_reg[2] & Q5_q[14] # !C1_dest_reg[2] & (Q1_q[14]));


--B1L771 is bus_mux:bm|alu_dr[14]~3113
--operation mode is normal

B1L771 = C1_dest_reg[3] & (B1L671 & (Q31_q[14]) # !B1L671 & Q9_q[14]) # !C1_dest_reg[3] & (B1L671);


--B1L871 is bus_mux:bm|alu_dr[14]~3114
--operation mode is normal

B1L871 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & B1L571 # !C1_dest_reg[0] & (B1L771));


--B1L971 is bus_mux:bm|alu_dr[14]~3115
--operation mode is normal

B1L971 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & Q21_q[14] # !C1_dest_reg[3] & (Q4_q[14]));


--B1L081 is bus_mux:bm|alu_dr[14]~3116
--operation mode is normal

B1L081 = C1_dest_reg[2] & (B1L971 & (Q61_q[14]) # !B1L971 & Q8_q[14]) # !C1_dest_reg[2] & (B1L971);


--B1L181 is bus_mux:bm|alu_dr[14]~3117
--operation mode is normal

B1L181 = C1_dest_reg[1] & (B1L871 & (B1L081) # !B1L871 & B1L371) # !C1_dest_reg[1] & (B1L871);


--B1L281 is bus_mux:bm|alu_dr[14]~3118
--operation mode is normal

B1L281 = B1L1 & (B1L181 # B1L21 & A1L05) # !B1L1 & B1L21 & A1L05;


--B1L381 is bus_mux:bm|alu_dr[14]~3119
--operation mode is normal

B1L381 = B1L281 # N1_q[14] & (!B1L481);


--G1_q[14] is reg_testa:f5|q[14]
--operation mode is normal

G1_q[14]_lut_out = !F1_output[2];
G1_q[14] = DFFEAS(G1_q[14]_lut_out, clk, reset, , , , , , );


--P1L352 is reg_out:f12|reg_data[14]~3105
--operation mode is normal

P1L352 = G1_q[14] & (!reg_sel[0]);


--P1L452 is reg_out:f12|reg_data[14]~3106
--operation mode is normal

P1L452 = P1L541 & (!P1L641) # !P1L541 & (P1L641 & B1L381 # !P1L641 & (P1L352));


--P1L552 is reg_out:f12|reg_data[14]~3107
--operation mode is normal

P1L552 = P1L441 & (P1L452) # !P1L441 & (P1L452 & (C1_offset[7]) # !P1L452 & B1L763);


--P1L652 is reg_out:f12|reg_data[14]~3108
--operation mode is normal

P1L652 = sel[1] & (!P1L241) # !sel[1] & (P1L241 & M1L03 # !P1L241 & (P1L552));


--P1L752 is reg_out:f12|reg_data[14]~3109
--operation mode is normal

P1L752 = P1L341 & (P1L652 & (P1L252) # !P1L652 & H1_q[14]) # !P1L341 & (P1L652);


--P1L852 is reg_out:f12|reg_data[14]~3110
--operation mode is normal

P1L852 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q7_q[14] # !reg_sel[1] & (Q5_q[14]));


--P1L952 is reg_out:f12|reg_data[14]~3111
--operation mode is normal

P1L952 = reg_sel[0] & (P1L852 & (Q8_q[14]) # !P1L852 & Q6_q[14]) # !reg_sel[0] & (P1L852);


--P1L062 is reg_out:f12|reg_data[14]~3112
--operation mode is normal

P1L062 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q01_q[14] # !reg_sel[0] & (Q9_q[14]));


--P1L162 is reg_out:f12|reg_data[14]~3113
--operation mode is normal

P1L162 = reg_sel[1] & (P1L062 & (Q21_q[14]) # !P1L062 & Q11_q[14]) # !reg_sel[1] & (P1L062);


--P1L262 is reg_out:f12|reg_data[14]~3114
--operation mode is normal

P1L262 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q2_q[14] # !reg_sel[0] & (Q1_q[14]));


--P1L362 is reg_out:f12|reg_data[14]~3115
--operation mode is normal

P1L362 = reg_sel[1] & (P1L262 & (Q4_q[14]) # !P1L262 & Q3_q[14]) # !reg_sel[1] & (P1L262);


--P1L462 is reg_out:f12|reg_data[14]~3116
--operation mode is normal

P1L462 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & P1L162 # !reg_sel[3] & (P1L362));


--P1L562 is reg_out:f12|reg_data[14]~3117
--operation mode is normal

P1L562 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q51_q[14] # !reg_sel[1] & (Q31_q[14]));


--P1L662 is reg_out:f12|reg_data[14]~3118
--operation mode is normal

P1L662 = reg_sel[0] & (P1L562 & (Q61_q[14]) # !P1L562 & Q41_q[14]) # !reg_sel[0] & (P1L562);


--P1L762 is reg_out:f12|reg_data[14]~3119
--operation mode is normal

P1L762 = reg_sel[2] & (P1L462 & (P1L662) # !P1L462 & P1L952) # !reg_sel[2] & (P1L462);


--P1L862 is reg_out:f12|reg_data[14]~3120
--operation mode is normal

P1L862 = P1L7 & (P1L762 # P1L81 & P1L752) # !P1L7 & P1L81 & P1L752;


--H1_q[15] is ir:f6|q[15]
--operation mode is normal

H1_q[15]_lut_out = A1L25;
H1_q[15] = DFFEAS(H1_q[15]_lut_out, clk, reset, , H1L1, , , , );


--N1_q[15] is pc:f11|q[15]
--operation mode is normal

N1_q[15]_lut_out = D1L181;
N1_q[15] = DFFEAS(N1_q[15]_lut_out, clk, reset, , C1L12, , , , );


--P1L962 is reg_out:f12|reg_data[15]~3121
--operation mode is normal

P1L962 = reg_sel[3] & reg_sel[2] & reg_sel[1] & N1_q[15];


--Q7_q[15] is reg:r6|q[15]
--operation mode is normal

Q7_q[15]_lut_out = D1L181;
Q7_q[15] = DFFEAS(Q7_q[15]_lut_out, clk, reset, , R1L7, , , , );


--Q6_q[15] is reg:r5|q[15]
--operation mode is normal

Q6_q[15]_lut_out = D1L181;
Q6_q[15] = DFFEAS(Q6_q[15]_lut_out, clk, reset, , R1L6, , , , );


--Q5_q[15] is reg:r4|q[15]
--operation mode is normal

Q5_q[15]_lut_out = D1L181;
Q5_q[15] = DFFEAS(Q5_q[15]_lut_out, clk, reset, , R1L5, , , , );


--B1L863 is bus_mux:bm|alu_sr[15]~1802
--operation mode is normal

B1L863 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q6_q[15] # !C1_sour_reg[0] & (Q5_q[15]));


--Q8_q[15] is reg:r7|q[15]
--operation mode is normal

Q8_q[15]_lut_out = D1L181;
Q8_q[15] = DFFEAS(Q8_q[15]_lut_out, clk, reset, , R1L8, , , , );


--B1L963 is bus_mux:bm|alu_sr[15]~1803
--operation mode is normal

B1L963 = C1_sour_reg[1] & (B1L863 & (Q8_q[15]) # !B1L863 & Q7_q[15]) # !C1_sour_reg[1] & (B1L863);


--Q01_q[15] is reg:r9|q[15]
--operation mode is normal

Q01_q[15]_lut_out = D1L181;
Q01_q[15] = DFFEAS(Q01_q[15]_lut_out, clk, reset, , R1L01, , , , );


--Q11_q[15] is reg:r10|q[15]
--operation mode is normal

Q11_q[15]_lut_out = D1L181;
Q11_q[15] = DFFEAS(Q11_q[15]_lut_out, clk, reset, , R1L11, , , , );


--Q9_q[15] is reg:r8|q[15]
--operation mode is normal

Q9_q[15]_lut_out = D1L181;
Q9_q[15] = DFFEAS(Q9_q[15]_lut_out, clk, reset, , R1L9, , , , );


--B1L073 is bus_mux:bm|alu_sr[15]~1804
--operation mode is normal

B1L073 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q11_q[15] # !C1_sour_reg[1] & (Q9_q[15]));


--Q21_q[15] is reg:r11|q[15]
--operation mode is normal

Q21_q[15]_lut_out = D1L181;
Q21_q[15] = DFFEAS(Q21_q[15]_lut_out, clk, reset, , R1L21, , , , );


--B1L173 is bus_mux:bm|alu_sr[15]~1805
--operation mode is normal

B1L173 = C1_sour_reg[0] & (B1L073 & (Q21_q[15]) # !B1L073 & Q01_q[15]) # !C1_sour_reg[0] & (B1L073);


--Q3_q[15] is reg:r2|q[15]
--operation mode is normal

Q3_q[15]_lut_out = D1L181;
Q3_q[15] = DFFEAS(Q3_q[15]_lut_out, clk, reset, , R1L3, , , , );


--Q2_q[15] is reg:r1|q[15]
--operation mode is normal

Q2_q[15]_lut_out = D1L181;
Q2_q[15] = DFFEAS(Q2_q[15]_lut_out, clk, reset, , R1L2, , , , );


--Q1_q[15] is reg:r0|q[15]
--operation mode is normal

Q1_q[15]_lut_out = D1L181;
Q1_q[15] = DFFEAS(Q1_q[15]_lut_out, clk, reset, , R1L1, , , , );


--B1L273 is bus_mux:bm|alu_sr[15]~1806
--operation mode is normal

B1L273 = C1_sour_reg[1] & (C1_sour_reg[0]) # !C1_sour_reg[1] & (C1_sour_reg[0] & Q2_q[15] # !C1_sour_reg[0] & (Q1_q[15]));


--Q4_q[15] is reg:r3|q[15]
--operation mode is normal

Q4_q[15]_lut_out = D1L181;
Q4_q[15] = DFFEAS(Q4_q[15]_lut_out, clk, reset, , R1L4, , , , );


--B1L373 is bus_mux:bm|alu_sr[15]~1807
--operation mode is normal

B1L373 = C1_sour_reg[1] & (B1L273 & (Q4_q[15]) # !B1L273 & Q3_q[15]) # !C1_sour_reg[1] & (B1L273);


--B1L473 is bus_mux:bm|alu_sr[15]~1808
--operation mode is normal

B1L473 = C1_sour_reg[2] & (C1_sour_reg[3]) # !C1_sour_reg[2] & (C1_sour_reg[3] & B1L173 # !C1_sour_reg[3] & (B1L373));


--Q41_q[15] is reg:r13|q[15]
--operation mode is normal

Q41_q[15]_lut_out = D1L181;
Q41_q[15] = DFFEAS(Q41_q[15]_lut_out, clk, reset, , R1L41, , , , );


--Q51_q[15] is reg:r14|q[15]
--operation mode is normal

Q51_q[15]_lut_out = D1L181;
Q51_q[15] = DFFEAS(Q51_q[15]_lut_out, clk, reset, , R1L51, , , , );


--Q31_q[15] is reg:r12|q[15]
--operation mode is normal

Q31_q[15]_lut_out = D1L181;
Q31_q[15] = DFFEAS(Q31_q[15]_lut_out, clk, reset, , R1L31, , , , );


--B1L573 is bus_mux:bm|alu_sr[15]~1809
--operation mode is normal

B1L573 = C1_sour_reg[0] & (C1_sour_reg[1]) # !C1_sour_reg[0] & (C1_sour_reg[1] & Q51_q[15] # !C1_sour_reg[1] & (Q31_q[15]));


--Q61_q[15] is reg:r15|q[15]
--operation mode is normal

Q61_q[15]_lut_out = D1L181;
Q61_q[15] = DFFEAS(Q61_q[15]_lut_out, clk, reset, , R1L61, , , , );


--B1L673 is bus_mux:bm|alu_sr[15]~1810
--operation mode is normal

B1L673 = C1_sour_reg[0] & (B1L573 & (Q61_q[15]) # !B1L573 & Q41_q[15]) # !C1_sour_reg[0] & (B1L573);


--B1L773 is bus_mux:bm|alu_sr[15]~1811
--operation mode is normal

B1L773 = C1_sour_reg[2] & (B1L473 & (B1L673) # !B1L473 & B1L963) # !C1_sour_reg[2] & (B1L473);


--B1L873 is bus_mux:bm|alu_sr[15]~1812
--operation mode is normal

B1L873 = !C1_alu_in_sel[2] & (B1L972 # B1L773 & !C1_alu_in_sel[1]);


--B1L581 is bus_mux:bm|alu_dr[15]~3120
--operation mode is normal

B1L581 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q6_q[15] # !C1_dest_reg[0] & (Q5_q[15]));


--B1L681 is bus_mux:bm|alu_dr[15]~3121
--operation mode is normal

B1L681 = C1_dest_reg[1] & (B1L581 & (Q8_q[15]) # !B1L581 & Q7_q[15]) # !C1_dest_reg[1] & (B1L581);


--B1L781 is bus_mux:bm|alu_dr[15]~3122
--operation mode is normal

B1L781 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q11_q[15] # !C1_dest_reg[1] & (Q9_q[15]));


--B1L881 is bus_mux:bm|alu_dr[15]~3123
--operation mode is normal

B1L881 = C1_dest_reg[0] & (B1L781 & (Q21_q[15]) # !B1L781 & Q01_q[15]) # !C1_dest_reg[0] & (B1L781);


--B1L981 is bus_mux:bm|alu_dr[15]~3124
--operation mode is normal

B1L981 = C1_dest_reg[1] & (C1_dest_reg[0]) # !C1_dest_reg[1] & (C1_dest_reg[0] & Q2_q[15] # !C1_dest_reg[0] & (Q1_q[15]));


--B1L091 is bus_mux:bm|alu_dr[15]~3125
--operation mode is normal

B1L091 = C1_dest_reg[1] & (B1L981 & (Q4_q[15]) # !B1L981 & Q3_q[15]) # !C1_dest_reg[1] & (B1L981);


--B1L191 is bus_mux:bm|alu_dr[15]~3126
--operation mode is normal

B1L191 = C1_dest_reg[2] & (C1_dest_reg[3]) # !C1_dest_reg[2] & (C1_dest_reg[3] & B1L881 # !C1_dest_reg[3] & (B1L091));


--B1L291 is bus_mux:bm|alu_dr[15]~3127
--operation mode is normal

B1L291 = C1_dest_reg[0] & (C1_dest_reg[1]) # !C1_dest_reg[0] & (C1_dest_reg[1] & Q51_q[15] # !C1_dest_reg[1] & (Q31_q[15]));


--B1L391 is bus_mux:bm|alu_dr[15]~3128
--operation mode is normal

B1L391 = C1_dest_reg[0] & (B1L291 & (Q61_q[15]) # !B1L291 & Q41_q[15]) # !C1_dest_reg[0] & (B1L291);


--B1L491 is bus_mux:bm|alu_dr[15]~3129
--operation mode is normal

B1L491 = C1_dest_reg[2] & (B1L191 & (B1L391) # !B1L191 & B1L681) # !C1_dest_reg[2] & (B1L191);


--B1L591 is bus_mux:bm|alu_dr[15]~3130
--operation mode is normal

B1L591 = B1L1 & (B1L491 # B1L21 & A1L25) # !B1L1 & B1L21 & A1L25;


--B1L691 is bus_mux:bm|alu_dr[15]~3131
--operation mode is normal

B1L691 = B1L591 # N1_q[15] & (!B1L481);


--P1L072 is reg_out:f12|reg_data[15]~3122
--operation mode is normal

P1L072 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L691 # !reg_sel[1] & (C1_offset[7]));


--D1L871 is alu:f2|alu_out[15]~5401
--operation mode is normal

D1L871 = C1_alu_func[0] & (B1L873 # B1L691) # !C1_alu_func[0] & B1L873 & B1L691;


--D1L6 is alu:f2|add~3290
--operation mode is normal

D1L6_carry_eqn = D1L43;
D1L6 = D1L14 $ D1L34 $ !D1L6_carry_eqn;


--D1L971 is alu:f2|alu_out[15]~5402
--operation mode is normal

D1L971 = !C1_alu_func[2] & (C1_alu_func[1] & D1L871 # !C1_alu_func[1] & (D1L6));


--D1L081 is alu:f2|alu_out[15]~5403
--operation mode is normal

D1L081 = C1_alu_func[0] & B1L381 # !C1_alu_func[0] & (B1L873 $ B1L691);


--D1L181 is alu:f2|alu_out[15]~5404
--operation mode is normal

D1L181 = D1L971 # C1_alu_func[2] & D1L081 & !C1_alu_func[1];


--P1L172 is reg_out:f12|reg_data[15]~3123
--operation mode is normal

P1L172 = reg_sel[0] & (P1L072 & (D1L181) # !P1L072 & B1L873) # !reg_sel[0] & (P1L072);


--P1L272 is reg_out:f12|reg_data[15]~3124
--operation mode is normal

P1L272 = P1L172 & (!reg_sel[3] & !reg_sel[2]);


--P1L372 is reg_out:f12|reg_data[15]~3125
--operation mode is normal

P1L372 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q11_q[15] # !reg_sel[1] & (Q9_q[15]));


--P1L472 is reg_out:f12|reg_data[15]~3126
--operation mode is normal

P1L472 = reg_sel[0] & (P1L372 & (Q21_q[15]) # !P1L372 & Q01_q[15]) # !reg_sel[0] & (P1L372);


--P1L572 is reg_out:f12|reg_data[15]~3127
--operation mode is normal

P1L572 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q6_q[15] # !reg_sel[0] & (Q5_q[15]));


--P1L672 is reg_out:f12|reg_data[15]~3128
--operation mode is normal

P1L672 = reg_sel[1] & (P1L572 & (Q8_q[15]) # !P1L572 & Q7_q[15]) # !reg_sel[1] & (P1L572);


--P1L772 is reg_out:f12|reg_data[15]~3129
--operation mode is normal

P1L772 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & Q3_q[15] # !reg_sel[1] & (Q1_q[15]));


--P1L872 is reg_out:f12|reg_data[15]~3130
--operation mode is normal

P1L872 = reg_sel[0] & (P1L772 & (Q4_q[15]) # !P1L772 & Q2_q[15]) # !reg_sel[0] & (P1L772);


--P1L972 is reg_out:f12|reg_data[15]~3131
--operation mode is normal

P1L972 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & P1L672 # !reg_sel[2] & (P1L872));


--P1L082 is reg_out:f12|reg_data[15]~3132
--operation mode is normal

P1L082 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & Q41_q[15] # !reg_sel[0] & (Q31_q[15]));


--P1L182 is reg_out:f12|reg_data[15]~3133
--operation mode is normal

P1L182 = reg_sel[1] & (P1L082 & (Q61_q[15]) # !P1L082 & Q51_q[15]) # !reg_sel[1] & (P1L082);


--P1L282 is reg_out:f12|reg_data[15]~3134
--operation mode is normal

P1L282 = reg_sel[3] & (P1L972 & (P1L182) # !P1L972 & P1L472) # !reg_sel[3] & (P1L972);


--P1L382 is reg_out:f12|reg_data[15]~3135
--operation mode is normal

P1L382 = P1L282 & (!sel[1]);


--P1L482 is reg_out:f12|reg_data[15]~3136
--operation mode is normal

P1L482 = P1L991 & (!P1L002) # !P1L991 & (P1L002 & P1L272 # !P1L002 & (P1L382));


--P1L582 is reg_out:f12|reg_data[15]~3137
--operation mode is normal

P1L582 = P1L102 & (P1L482 & (P1L962) # !P1L482 & H1_q[15]) # !P1L102 & (P1L482);


--F1_state.s0 is timer:f4|state.s0
--operation mode is normal

F1_state.s0_lut_out = VCC;
F1_state.s0 = DFFEAS(F1_state.s0_lut_out, clk, reset, , , , , , );


--F1_state.s4 is timer:f4|state.s4
--operation mode is normal

F1_state.s4_lut_out = A1L25 & F1_state.s2;
F1_state.s4 = DFFEAS(F1_state.s4_lut_out, clk, reset, , , , , , );


--F1_state.s5 is timer:f4|state.s5
--operation mode is normal

F1_state.s5_lut_out = F1_state.s4;
F1_state.s5 = DFFEAS(F1_state.s5_lut_out, clk, reset, , , , , , );


--F1_output[2] is timer:f4|output[2]
--operation mode is normal

F1_output[2] = F1_state.s0 & (!F1_state.s4 & !F1_state.s5);


--F1_state.s1 is timer:f4|state.s1
--operation mode is normal

F1_state.s1_lut_out = F1_state.s5 # F1_state.s3 # !F1_state.s0;
F1_state.s1 = DFFEAS(F1_state.s1_lut_out, clk, reset, , , , , , );


--F1L4 is timer:f4|output~1
--operation mode is normal

F1L4 = F1_state.s1 # !F1_state.s0;


--C1L09 is controller:f1|reduce_nor~1088
--operation mode is normal

C1L09 = H1_q[8] & H1_q[9];


--C1L501 is controller:f1|reduce_or~2486
--operation mode is normal

C1L501 = !H1_q[11] & !H1_q[12] & !H1_q[13];


--C1L19 is controller:f1|reduce_nor~1089
--operation mode is normal

C1L19 = H1_q[15] & C1L501 & !H1_q[10] & !H1_q[14];


--F1_state.s3 is timer:f4|state.s3
--operation mode is normal

F1_state.s3_lut_out = !A1L25 & (F1_state.s2);
F1_state.s3 = DFFEAS(F1_state.s3_lut_out, clk, reset, , , , , , );


--F1_output[1] is timer:f4|output[1]
--operation mode is normal

F1_output[1] = F1_state.s5 # F1_state.s3;


--C1L13 is controller:f1|Mux~4319
--operation mode is normal

C1L13 = F1_output[2] # !F1L4 & !C1L98 # !F1_output[1];


--C1L23 is controller:f1|Mux~4320
--operation mode is normal

C1L23 = !F1L4 & (F1_output[2] # C1L19) # !F1_output[1];


--C1_wr is controller:f1|wr
--operation mode is normal

C1_wr = C1L23 & !C1L13 # !C1L23 & (C1_wr);


--D1L7 is alu:f2|add~3295
--operation mode is arithmetic

D1L7_carry_eqn = D1L4;
D1L7 = D1L44 $ D1L74 $ !D1L7_carry_eqn;

--D1L8 is alu:f2|add~3297
--operation mode is arithmetic

D1L8 = CARRY(D1L44 & (D1L74 # !D1L4) # !D1L44 & D1L74 & !D1L4);


--D1L241 is alu:f2|alu_out[4]~5405
--operation mode is normal

D1L241 = C1_alu_func[2] & !C1_alu_func[0] # !C1_alu_func[1];


--D1L341 is alu:f2|alu_out[4]~5406
--operation mode is normal

D1L341 = C1_alu_func[1] & (C1_alu_func[0] # C1_alu_func[2]);


--D1L331 is alu:f2|alu_out[1]~5407
--operation mode is normal

D1L331 = D1L241 & (D1L341 & B1L83 # !D1L341 & (D1L7)) # !D1L241 & (!D1L341);


--D1L281 is alu:f2|alu_out[15]~5408
--operation mode is normal

D1L281 = C1_alu_func[1] & (!C1_alu_func[2]);


--D1L431 is alu:f2|alu_out[1]~5409
--operation mode is normal

D1L431 = D1L331 & (B1L022 & B1L62 # !D1L281) # !D1L331 & D1L281 & (B1L022 # B1L62);


--D1L531 is alu:f2|alu_out[1]~5410
--operation mode is normal

D1L531 = C1_alu_func[0] & B1L41 # !C1_alu_func[0] & (B1L62 $ B1L022);


--D1L441 is alu:f2|alu_out[4]~5411
--operation mode is normal

D1L441 = C1_alu_func[2] & (!C1_alu_func[1]);


--D1L9 is alu:f2|add~3300
--operation mode is arithmetic

D1L9_carry_eqn = D1L8;
D1L9 = D1L84 $ D1L15 $ D1L9_carry_eqn;

--D1L01 is alu:f2|add~3302
--operation mode is arithmetic

D1L01 = CARRY(D1L84 & !D1L15 & !D1L8 # !D1L84 & (!D1L8 # !D1L15));


--D1L631 is alu:f2|alu_out[2]~5412
--operation mode is normal

D1L631 = D1L241 & (D1L341 & B1L15 # !D1L341 & (D1L9)) # !D1L241 & (!D1L341);


--D1L731 is alu:f2|alu_out[2]~5413
--operation mode is normal

D1L731 = D1L631 & (B1L83 & B1L232 # !D1L281) # !D1L631 & D1L281 & (B1L83 # B1L232);


--D1L831 is alu:f2|alu_out[2]~5414
--operation mode is normal

D1L831 = C1_alu_func[0] & B1L62 # !C1_alu_func[0] & (B1L232 $ B1L83);


--D1L11 is alu:f2|add~3305
--operation mode is arithmetic

D1L11_carry_eqn = D1L01;
D1L11 = D1L25 $ D1L55 $ !D1L11_carry_eqn;

--D1L21 is alu:f2|add~3307
--operation mode is arithmetic

D1L21 = CARRY(D1L25 & (D1L55 # !D1L01) # !D1L25 & D1L55 & !D1L01);


--D1L931 is alu:f2|alu_out[3]~5415
--operation mode is normal

D1L931 = D1L241 & (D1L341 & B1L36 # !D1L341 & (D1L11)) # !D1L241 & (!D1L341);


--D1L041 is alu:f2|alu_out[3]~5416
--operation mode is normal

D1L041 = D1L931 & (B1L342 & B1L15 # !D1L281) # !D1L931 & D1L281 & (B1L342 # B1L15);


--D1L141 is alu:f2|alu_out[3]~5417
--operation mode is normal

D1L141 = C1_alu_func[0] & B1L83 # !C1_alu_func[0] & (B1L15 $ B1L342);


--D1L31 is alu:f2|add~3310
--operation mode is arithmetic

D1L31_carry_eqn = D1L21;
D1L31 = D1L65 $ D1L95 $ D1L31_carry_eqn;

--D1L41 is alu:f2|add~3312
--operation mode is arithmetic

D1L41 = CARRY(D1L65 & !D1L95 & !D1L21 # !D1L65 & (!D1L21 # !D1L95));


--D1L541 is alu:f2|alu_out[4]~5418
--operation mode is normal

D1L541 = D1L241 & (D1L341 & B1L57 # !D1L341 & (D1L31)) # !D1L241 & (!D1L341);


--D1L641 is alu:f2|alu_out[4]~5419
--operation mode is normal

D1L641 = D1L541 & (B1L36 & B1L552 # !D1L281) # !D1L541 & D1L281 & (B1L36 # B1L552);


--D1L741 is alu:f2|alu_out[4]~5420
--operation mode is normal

D1L741 = C1_alu_func[0] & B1L15 # !C1_alu_func[0] & (B1L552 $ B1L36);


--D1L51 is alu:f2|add~3315
--operation mode is arithmetic

D1L51_carry_eqn = D1L41;
D1L51 = D1L06 $ D1L36 $ !D1L51_carry_eqn;

--D1L61 is alu:f2|add~3317
--operation mode is arithmetic

D1L61 = CARRY(D1L06 & (D1L36 # !D1L41) # !D1L06 & D1L36 & !D1L41);


--D1L841 is alu:f2|alu_out[5]~5421
--operation mode is normal

D1L841 = D1L241 & (D1L341 & B1L78 # !D1L341 & (D1L51)) # !D1L241 & (!D1L341);


--D1L941 is alu:f2|alu_out[5]~5422
--operation mode is normal

D1L941 = D1L841 & (B1L662 & B1L57 # !D1L281) # !D1L841 & D1L281 & (B1L662 # B1L57);


--D1L051 is alu:f2|alu_out[5]~5423
--operation mode is normal

D1L051 = C1_alu_func[0] & B1L36 # !C1_alu_func[0] & (B1L57 $ B1L662);


--D1L71 is alu:f2|add~3320
--operation mode is arithmetic

D1L71_carry_eqn = D1L61;
D1L71 = D1L46 $ D1L76 $ D1L71_carry_eqn;

--D1L81 is alu:f2|add~3322
--operation mode is arithmetic

D1L81 = CARRY(D1L46 & !D1L76 & !D1L61 # !D1L46 & (!D1L61 # !D1L76));


--D1L151 is alu:f2|alu_out[6]~5424
--operation mode is normal

D1L151 = D1L241 & (D1L341 & B1L99 # !D1L341 & (D1L71)) # !D1L241 & (!D1L341);


--D1L251 is alu:f2|alu_out[6]~5425
--operation mode is normal

D1L251 = D1L151 & (B1L78 & B1L872 # !D1L281) # !D1L151 & D1L281 & (B1L78 # B1L872);


--D1L351 is alu:f2|alu_out[6]~5426
--operation mode is normal

D1L351 = C1_alu_func[0] & B1L57 # !C1_alu_func[0] & (B1L872 $ B1L78);


--D1L91 is alu:f2|add~3325
--operation mode is arithmetic

D1L91_carry_eqn = D1L81;
D1L91 = D1L86 $ D1L17 $ !D1L91_carry_eqn;

--D1L02 is alu:f2|add~3327
--operation mode is arithmetic

D1L02 = CARRY(D1L86 & (D1L17 # !D1L81) # !D1L86 & D1L17 & !D1L81);


--D1L451 is alu:f2|alu_out[7]~5427
--operation mode is normal

D1L451 = D1L241 & (D1L341 & B1L111 # !D1L341 & (D1L91)) # !D1L241 & (!D1L341);


--D1L551 is alu:f2|alu_out[7]~5428
--operation mode is normal

D1L551 = D1L451 & (B1L99 & B1L092 # !D1L281) # !D1L451 & D1L281 & (B1L99 # B1L092);


--D1L651 is alu:f2|alu_out[7]~5429
--operation mode is normal

D1L651 = C1_alu_func[0] & B1L78 # !C1_alu_func[0] & (B1L092 $ B1L99);


--D1L12 is alu:f2|add~3330
--operation mode is arithmetic

D1L12_carry_eqn = D1L02;
D1L12 = D1L27 $ D1L57 $ D1L12_carry_eqn;

--D1L22 is alu:f2|add~3332
--operation mode is arithmetic

D1L22 = CARRY(D1L27 & !D1L57 & !D1L02 # !D1L27 & (!D1L02 # !D1L57));


--D1L751 is alu:f2|alu_out[8]~5430
--operation mode is normal

D1L751 = D1L241 & (D1L341 & B1L321 # !D1L341 & (D1L12)) # !D1L241 & (!D1L341);


--D1L851 is alu:f2|alu_out[8]~5431
--operation mode is normal

D1L851 = D1L751 & (B1L111 & B1L103 # !D1L281) # !D1L751 & D1L281 & (B1L111 # B1L103);


--D1L951 is alu:f2|alu_out[8]~5432
--operation mode is normal

D1L951 = C1_alu_func[0] & B1L99 # !C1_alu_func[0] & (B1L103 $ B1L111);


--D1L32 is alu:f2|add~3335
--operation mode is arithmetic

D1L32_carry_eqn = D1L22;
D1L32 = D1L67 $ D1L97 $ !D1L32_carry_eqn;

--D1L42 is alu:f2|add~3337
--operation mode is arithmetic

D1L42 = CARRY(D1L67 & (D1L97 # !D1L22) # !D1L67 & D1L97 & !D1L22);


--D1L061 is alu:f2|alu_out[9]~5433
--operation mode is normal

D1L061 = D1L241 & (D1L341 & B1L531 # !D1L341 & (D1L32)) # !D1L241 & (!D1L341);


--D1L161 is alu:f2|alu_out[9]~5434
--operation mode is normal

D1L161 = D1L061 & (B1L321 & B1L213 # !D1L281) # !D1L061 & D1L281 & (B1L321 # B1L213);


--D1L261 is alu:f2|alu_out[9]~5435
--operation mode is normal

D1L261 = C1_alu_func[0] & B1L111 # !C1_alu_func[0] & (B1L213 $ B1L321);


--D1L52 is alu:f2|add~3340
--operation mode is arithmetic

D1L52_carry_eqn = D1L42;
D1L52 = D1L08 $ D1L38 $ D1L52_carry_eqn;

--D1L62 is alu:f2|add~3342
--operation mode is arithmetic

D1L62 = CARRY(D1L08 & !D1L38 & !D1L42 # !D1L08 & (!D1L42 # !D1L38));


--D1L361 is alu:f2|alu_out[10]~5436
--operation mode is normal

D1L361 = D1L241 & (D1L341 & B1L741 # !D1L341 & (D1L52)) # !D1L241 & (!D1L341);


--D1L461 is alu:f2|alu_out[10]~5437
--operation mode is normal

D1L461 = D1L361 & (B1L531 & B1L323 # !D1L281) # !D1L361 & D1L281 & (B1L531 # B1L323);


--D1L561 is alu:f2|alu_out[10]~5438
--operation mode is normal

D1L561 = C1_alu_func[0] & B1L321 # !C1_alu_func[0] & (B1L323 $ B1L531);


--D1L72 is alu:f2|add~3345
--operation mode is arithmetic

D1L72_carry_eqn = D1L62;
D1L72 = D1L48 $ D1L78 $ !D1L72_carry_eqn;

--D1L82 is alu:f2|add~3347
--operation mode is arithmetic

D1L82 = CARRY(D1L48 & (D1L78 # !D1L62) # !D1L48 & D1L78 & !D1L62);


--D1L661 is alu:f2|alu_out[11]~5439
--operation mode is normal

D1L661 = D1L241 & (D1L341 & B1L951 # !D1L341 & (D1L72)) # !D1L241 & (!D1L341);


--D1L761 is alu:f2|alu_out[11]~5440
--operation mode is normal

D1L761 = D1L661 & (B1L433 & B1L741 # !D1L281) # !D1L661 & D1L281 & (B1L433 # B1L741);


--D1L861 is alu:f2|alu_out[11]~5441
--operation mode is normal

D1L861 = C1_alu_func[0] & B1L531 # !C1_alu_func[0] & (B1L741 $ B1L433);


--D1L92 is alu:f2|add~3350
--operation mode is arithmetic

D1L92_carry_eqn = D1L82;
D1L92 = D1L88 $ D1L19 $ D1L92_carry_eqn;

--D1L03 is alu:f2|add~3352
--operation mode is arithmetic

D1L03 = CARRY(D1L88 & !D1L19 & !D1L82 # !D1L88 & (!D1L82 # !D1L19));


--D1L961 is alu:f2|alu_out[12]~5442
--operation mode is normal

D1L961 = D1L241 & (D1L341 & B1L171 # !D1L341 & (D1L92)) # !D1L241 & (!D1L341);


--D1L071 is alu:f2|alu_out[12]~5443
--operation mode is normal

D1L071 = D1L961 & (B1L951 & B1L543 # !D1L281) # !D1L961 & D1L281 & (B1L951 # B1L543);


--D1L171 is alu:f2|alu_out[12]~5444
--operation mode is normal

D1L171 = C1_alu_func[0] & B1L741 # !C1_alu_func[0] & (B1L543 $ B1L951);


--D1L13 is alu:f2|add~3355
--operation mode is arithmetic

D1L13_carry_eqn = D1L03;
D1L13 = D1L29 $ D1L59 $ !D1L13_carry_eqn;

--D1L23 is alu:f2|add~3357
--operation mode is arithmetic

D1L23 = CARRY(D1L29 & (D1L59 # !D1L03) # !D1L29 & D1L59 & !D1L03);


--D1L271 is alu:f2|alu_out[13]~5445
--operation mode is normal

D1L271 = D1L241 & (D1L341 & B1L381 # !D1L341 & (D1L13)) # !D1L241 & (!D1L341);


--D1L371 is alu:f2|alu_out[13]~5446
--operation mode is normal

D1L371 = D1L271 & (B1L171 & B1L653 # !D1L281) # !D1L271 & D1L281 & (B1L171 # B1L653);


--D1L471 is alu:f2|alu_out[13]~5447
--operation mode is normal

D1L471 = C1_alu_func[0] & B1L951 # !C1_alu_func[0] & (B1L653 $ B1L171);


--D1L33 is alu:f2|add~3360
--operation mode is arithmetic

D1L33_carry_eqn = D1L23;
D1L33 = D1L69 $ D1L99 $ D1L33_carry_eqn;

--D1L43 is alu:f2|add~3362
--operation mode is arithmetic

D1L43 = CARRY(D1L69 & !D1L99 & !D1L23 # !D1L69 & (!D1L23 # !D1L99));


--D1L571 is alu:f2|alu_out[14]~5448
--operation mode is normal

D1L571 = D1L241 & (D1L341 & B1L691 # !D1L341 & (D1L33)) # !D1L241 & (!D1L341);


--D1L671 is alu:f2|alu_out[14]~5449
--operation mode is normal

D1L671 = D1L571 & (B1L381 & B1L763 # !D1L281) # !D1L571 & D1L281 & (B1L381 # B1L763);


--D1L771 is alu:f2|alu_out[14]~5450
--operation mode is normal

D1L771 = C1_alu_func[0] & B1L171 # !C1_alu_func[0] & (B1L763 $ B1L381);


--H1L1 is ir:f6|Mux~135
--operation mode is normal

H1L1 = !C1_rec[1] & (!C1_rec[0]);


--C1L91 is controller:f1|en_pc~863
--operation mode is normal

C1L91 = F1_state.s0 & (F1_state.s1 $ (F1_state.s5 # F1_state.s3)) # !F1_state.s0 & !F1_state.s5 & !F1_state.s3;


--E1_flag_s is flag_reg:f3|flag_s
--operation mode is normal

E1_flag_s_lut_out = D1L181;
E1_flag_s = DFFEAS(E1_flag_s_lut_out, clk, reset, , E1L4, , , , );


--C1L33 is controller:f1|Mux~4321
--operation mode is normal

C1L33 = !H1_q[11] & !H1_q[12] & !H1_q[13] & !H1_q[15];


--E1_flag_z is flag_reg:f3|flag_z
--operation mode is normal

E1_flag_z_lut_out = !D1L181 & !D1L542 & !D1L642 & !D1L842;
E1_flag_z = DFFEAS(E1_flag_z_lut_out, clk, reset, , E1L4, , , , );


--C1L29 is controller:f1|reduce_nor~1090
--operation mode is normal

C1L29 = H1_q[9] & H1_q[10] & C1L33 & !H1_q[8];


--C1L39 is controller:f1|reduce_nor~1091
--operation mode is normal

C1L39 = H1_q[8] & (!H1_q[9]);


--E1_flag_c is flag_reg:f3|flag_c
--operation mode is normal

E1_flag_c_lut_out = C1_sst[1] & (E1_flag_c # !C1_sst[0]) # !C1_sst[1] & (!C1_sst[0] & E1L7);
E1_flag_c = DFFEAS(E1_flag_c_lut_out, clk, reset, , , , , , );


--C1L49 is controller:f1|reduce_nor~1092
--operation mode is normal

C1L49 = !H1_q[8] & !H1_q[9];


--C1L59 is controller:f1|reduce_nor~1093
--operation mode is normal

C1L59 = !H1_q[12] & !H1_q[13] & !H1_q[15];


--C1L601 is controller:f1|reduce_or~2487
--operation mode is normal

C1L601 = H1_q[12] & H1_q[13] & !H1_q[8] & !H1_q[10];


--C1L69 is controller:f1|reduce_nor~1094
--operation mode is normal

C1L69 = H1_q[11] & H1_q[14] & C1L601;


--C1L79 is controller:f1|reduce_nor~1095
--operation mode is normal

C1L79 = !H1_q[12] & !H1_q[13];


--C1L89 is controller:f1|reduce_nor~1096
--operation mode is normal

C1L89 = !H1_q[10] # !H1_q[9];


--C1L99 is controller:f1|reduce_nor~1097
--operation mode is normal

C1L99 = H1_q[9] & (!H1_q[8] & !H1_q[10]);


--C1L001 is controller:f1|reduce_nor~1098
--operation mode is normal

C1L001 = C1L89 & (!H1_q[11] & !C1L99 # !H1_q[14]) # !C1L89 & !H1_q[11] & !C1L99;


--C1L101 is controller:f1|reduce_nor~1099
--operation mode is normal

C1L101 = !H1_q[15] & (C1L69 # C1L79 & C1L001);


--C1L02 is controller:f1|en_pc~864
--operation mode is normal

C1L02 = F1_output[1] & C1L42 & (C1L101 # !C1_alu_out_sel[1]);


--C1L12 is controller:f1|en_pc~865
--operation mode is normal

C1L12 = F1_output[2] & (C1L91 & !C1L02) # !F1_output[2] & C1L62;


--C1L201 is controller:f1|reduce_nor~1100
--operation mode is normal

C1L201 = H1_q[11] & C1L59 & (!H1_q[14]);


--C1L321 is controller:f1|sci~21
--operation mode is normal

C1L321 = H1_q[9] # !C1L201 # !H1_q[10];


--C1L421 is controller:f1|Select~652
--operation mode is normal

C1L421 = H1_q[14] # !C1L29 & (!C1L99 # !C1L33);


--C1L521 is controller:f1|Select~653
--operation mode is normal

C1L521 = C1_alu_out_sel[0] & !C1L101 # !C1L421 # !C1L321;


--C1L621 is controller:f1|Select~654
--operation mode is normal

C1L621 = H1_q[9] & H1_q[8] & H1_q[10] # !H1_q[9] & (!H1_q[10]);


--C1L721 is controller:f1|Select~655
--operation mode is normal

C1L721 = C1L33 & C1L621 & (!H1_q[14]);


--C1L78 is controller:f1|reduce_nor~11
--operation mode is normal

C1L78 = H1_q[8] & H1_q[9] & C1L201 & !H1_q[10];


--C1L68 is controller:f1|reduce_nor~4
--operation mode is normal

C1L68 = H1_q[10] & C1L49 & C1L33 & !H1_q[14];


--C1L701 is controller:f1|reduce_or~2488
--operation mode is normal

C1L701 = !C1L78 & !C1L68 & (!C1L201 # !C1L99);


--C1L821 is controller:f1|Select~656
--operation mode is normal

C1L821 = H1_q[9] # H1_q[10] # !C1L201;


--C1L921 is controller:f1|Select~657
--operation mode is normal

C1L921 = C1L521 # C1L721 # !C1L821 # !C1L701;


--C1L72 is controller:f1|en_reg~773
--operation mode is normal

C1L72 = F1_state.s0 & F1_output[2] & F1_output[1] & !F1_state.s1;


--C1L301 is controller:f1|reduce_nor~1101
--operation mode is normal

C1L301 = H1_q[8] $ !H1_q[9] # !C1L19;


--C1L82 is controller:f1|en_reg~774
--operation mode is normal

C1L82 = F1_output[1] & (C1_alu_out_sel[0] & !C1L19 # !C1L301) # !F1_output[1] & C1_alu_out_sel[0] & (!C1L19);


--C1L92 is controller:f1|en_reg~775
--operation mode is normal

C1L92 = F1L4 & F1_output[1] & C1_alu_out_sel[0] # !F1L4 & (C1L82);


--C1L03 is controller:f1|en_reg~776
--operation mode is normal

C1L03 = C1L921 & (C1L72 # C1L92 & !F1_output[2]) # !C1L921 & (C1L92 & !F1_output[2]);


--C1L43 is controller:f1|Mux~4322
--operation mode is normal

C1L43 = F1_state.s0 & F1_state.s3 & !F1_state.s4 & !F1_state.s5;


--C1L801 is controller:f1|reduce_or~2489
--operation mode is normal

C1L801 = H1_q[13] # !H1_q[8] & !H1_q[10] & H1_q[9];


--C1L901 is controller:f1|reduce_or~2490
--operation mode is normal

C1L901 = H1_q[11] & C1L601 # !H1_q[11] & (!H1_q[12] & !C1L801);


--C1L011 is controller:f1|reduce_or~2491
--operation mode is normal

C1L011 = H1_q[14] & C1L901 & (!H1_q[15]);


--C1L53 is controller:f1|Mux~4323
--operation mode is normal

C1L53 = H1_q[0] & C1L43 & C1L011;


--C1L63 is controller:f1|Mux~4324
--operation mode is normal

C1L63 = !F1L4 & (C1L101 # !F1_output[2]) # !F1_output[1];


--C1_offset[0] is controller:f1|offset[0]
--operation mode is normal

C1_offset[0] = C1L63 & C1L53 # !C1L63 & (C1_offset[0]);


--R1L71 is reg_mux:rm|Mux~256
--operation mode is normal

R1L71 = C1_dest_reg[2] & !C1_dest_reg[3] & C1_dest_reg[0] & !C1_dest_reg[1];


--R1L6 is reg_mux:rm|en_5~9
--operation mode is normal

R1L6 = C1L03 & R1L71;


--C1L73 is controller:f1|Mux~4325
--operation mode is normal

C1L73 = H1_q[2] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_sour_reg[2] is controller:f1|sour_reg[2]
--operation mode is normal

C1_sour_reg[2] = C1L63 & C1L73 & !F1L4 # !C1L63 & (C1_sour_reg[2]);


--R1L81 is reg_mux:rm|Mux~257
--operation mode is normal

R1L81 = !C1_dest_reg[2] & C1_dest_reg[3] & C1_dest_reg[0] & !C1_dest_reg[1];


--R1L01 is reg_mux:rm|en_9~9
--operation mode is normal

R1L01 = C1L03 & R1L81;


--C1L83 is controller:f1|Mux~4326
--operation mode is normal

C1L83 = H1_q[3] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_sour_reg[3] is controller:f1|sour_reg[3]
--operation mode is normal

C1_sour_reg[3] = C1L63 & C1L83 & !F1L4 # !C1L63 & (C1_sour_reg[3]);


--R1L91 is reg_mux:rm|Mux~258
--operation mode is normal

R1L91 = !C1_dest_reg[2] & !C1_dest_reg[3] & C1_dest_reg[0] & !C1_dest_reg[1];


--R1L2 is reg_mux:rm|en_1~9
--operation mode is normal

R1L2 = C1L03 & R1L91;


--R1L02 is reg_mux:rm|Mux~259
--operation mode is normal

R1L02 = C1_dest_reg[2] & C1_dest_reg[3] & C1_dest_reg[0] & !C1_dest_reg[1];


--R1L41 is reg_mux:rm|en_d~9
--operation mode is normal

R1L41 = C1L03 & R1L02;


--C1L93 is controller:f1|Mux~4327
--operation mode is normal

C1L93 = H1_q[0] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_sour_reg[0] is controller:f1|sour_reg[0]
--operation mode is normal

C1_sour_reg[0] = C1L63 & C1L93 & !F1L4 # !C1L63 & (C1_sour_reg[0]);


--R1L12 is reg_mux:rm|Mux~260
--operation mode is normal

R1L12 = !C1_dest_reg[2] & C1_dest_reg[3] & !C1_dest_reg[0] & C1_dest_reg[1];


--R1L11 is reg_mux:rm|en_a~9
--operation mode is normal

R1L11 = C1L03 & R1L12;


--R1L22 is reg_mux:rm|Mux~261
--operation mode is normal

R1L22 = C1_dest_reg[2] & !C1_dest_reg[3] & !C1_dest_reg[0] & C1_dest_reg[1];


--R1L7 is reg_mux:rm|en_6~9
--operation mode is normal

R1L7 = C1L03 & R1L22;


--R1L32 is reg_mux:rm|Mux~262
--operation mode is normal

R1L32 = !C1_dest_reg[2] & !C1_dest_reg[3] & !C1_dest_reg[0] & C1_dest_reg[1];


--R1L3 is reg_mux:rm|en_2~9
--operation mode is normal

R1L3 = C1L03 & R1L32;


--R1L42 is reg_mux:rm|Mux~263
--operation mode is normal

R1L42 = C1_dest_reg[2] & C1_dest_reg[3] & !C1_dest_reg[0] & C1_dest_reg[1];


--R1L51 is reg_mux:rm|en_e~9
--operation mode is normal

R1L51 = C1L03 & R1L42;


--C1L04 is controller:f1|Mux~4328
--operation mode is normal

C1L04 = H1_q[1] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_sour_reg[1] is controller:f1|sour_reg[1]
--operation mode is normal

C1_sour_reg[1] = C1L63 & C1L04 & !F1L4 # !C1L63 & (C1_sour_reg[1]);


--R1L52 is reg_mux:rm|Mux~264
--operation mode is normal

R1L52 = C1_dest_reg[2] & !C1_dest_reg[3] & !C1_dest_reg[0] & !C1_dest_reg[1];


--R1L5 is reg_mux:rm|en_4~9
--operation mode is normal

R1L5 = C1L03 & R1L52;


--R1L62 is reg_mux:rm|Mux~265
--operation mode is normal

R1L62 = !C1_dest_reg[2] & C1_dest_reg[3] & !C1_dest_reg[0] & !C1_dest_reg[1];


--R1L9 is reg_mux:rm|en_8~9
--operation mode is normal

R1L9 = C1L03 & R1L62;


--R1L72 is reg_mux:rm|Mux~266
--operation mode is normal

R1L72 = !C1_dest_reg[2] & !C1_dest_reg[3] & !C1_dest_reg[0] & !C1_dest_reg[1];


--R1L1 is reg_mux:rm|en_0~9
--operation mode is normal

R1L1 = C1L03 & R1L72;


--R1L82 is reg_mux:rm|Mux~267
--operation mode is normal

R1L82 = C1_dest_reg[2] & C1_dest_reg[3] & !C1_dest_reg[0] & !C1_dest_reg[1];


--R1L31 is reg_mux:rm|en_c~9
--operation mode is normal

R1L31 = C1L03 & R1L82;


--R1L92 is reg_mux:rm|Mux~268
--operation mode is normal

R1L92 = !C1_dest_reg[2] & C1_dest_reg[3] & C1_dest_reg[0] & C1_dest_reg[1];


--R1L21 is reg_mux:rm|en_b~9
--operation mode is normal

R1L21 = C1L03 & R1L92;


--R1L03 is reg_mux:rm|Mux~269
--operation mode is normal

R1L03 = C1_dest_reg[2] & !C1_dest_reg[3] & C1_dest_reg[0] & C1_dest_reg[1];


--R1L8 is reg_mux:rm|en_7~9
--operation mode is normal

R1L8 = C1L03 & R1L03;


--R1L13 is reg_mux:rm|Mux~270
--operation mode is normal

R1L13 = !C1_dest_reg[2] & !C1_dest_reg[3] & C1_dest_reg[0] & C1_dest_reg[1];


--R1L4 is reg_mux:rm|en_3~9
--operation mode is normal

R1L4 = C1L03 & R1L13;


--R1L23 is reg_mux:rm|Mux~271
--operation mode is normal

R1L23 = C1_dest_reg[2] & C1_dest_reg[3] & C1_dest_reg[0] & C1_dest_reg[1];


--R1L61 is reg_mux:rm|en_f~9
--operation mode is normal

R1L61 = C1L03 & R1L23;


--C1L88 is controller:f1|reduce_nor~26
--operation mode is normal

C1L88 = H1_q[9] & C1L19 & (!H1_q[8]);


--C1L14 is controller:f1|Mux~4329
--operation mode is normal

C1L14 = F1L4 & F1_output[2] # !F1L4 & !F1_output[2] & !C1L98 & !C1L88;


--C1L24 is controller:f1|Mux~4330
--operation mode is normal

C1L24 = F1_output[2] & C1L101 # !F1_output[2] & (C1L19);


--C1L34 is controller:f1|Mux~4331
--operation mode is normal

C1L34 = F1L4 & (!F1_output[1]) # !F1L4 & (C1L24 # F1_output[2] & !F1_output[1]);


--C1_alu_in_sel[2] is controller:f1|alu_in_sel[2]
--operation mode is normal

C1_alu_in_sel[2] = C1L34 & C1L17 # !C1L34 & (C1_alu_in_sel[2]);


--C1L111 is controller:f1|reduce_or~2492
--operation mode is normal

C1L111 = H1_q[14] & !H1_q[11] & (H1_q[8] # !H1_q[9]) # !H1_q[14] & (H1_q[11]);


--C1L44 is controller:f1|Mux~4332
--operation mode is normal

C1L44 = H1_q[10] & (H1_q[14] & !H1_q[11]) # !H1_q[10] & C1L111;


--C1L54 is controller:f1|Mux~4333
--operation mode is normal

C1L54 = F1_output[1] & C1L59 & C1L44 # !F1_output[1] & (C1L98);


--C1_alu_in_sel[1] is controller:f1|alu_in_sel[1]
--operation mode is normal

C1_alu_in_sel[1] = C1L34 & C1L54 & C1L27 # !C1L34 & (C1_alu_in_sel[1]);


--C1L64 is controller:f1|Mux~4334
--operation mode is normal

C1L64 = !F1_output[2] & (F1_output[1] # C1L88 & !F1L4);


--C1L211 is controller:f1|reduce_or~2493
--operation mode is normal

C1L211 = H1_q[14] & (H1_q[10] # H1_q[8] # !H1_q[9]) # !H1_q[14] & H1_q[10] & H1_q[9] & H1_q[8];


--C1L74 is controller:f1|Mux~4335
--operation mode is normal

C1L74 = C1L64 # F1_output[1] & C1L33 & C1L211;


--C1_alu_in_sel[0] is controller:f1|alu_in_sel[0]
--operation mode is normal

C1_alu_in_sel[0] = C1L34 & C1L74 # !C1L34 & (C1_alu_in_sel[0]);


--C1L84 is controller:f1|Mux~4336
--operation mode is normal

C1L84 = H1_q[6] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_dest_reg[2] is controller:f1|dest_reg[2]
--operation mode is normal

C1_dest_reg[2] = C1L63 & C1L84 & !F1L4 # !C1L63 & (C1_dest_reg[2]);


--C1L94 is controller:f1|Mux~4337
--operation mode is normal

C1L94 = H1_q[7] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_dest_reg[3] is controller:f1|dest_reg[3]
--operation mode is normal

C1_dest_reg[3] = C1L63 & C1L94 & !F1L4 # !C1L63 & (C1_dest_reg[3]);


--C1L05 is controller:f1|Mux~4338
--operation mode is normal

C1L05 = H1_q[4] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_dest_reg[0] is controller:f1|dest_reg[0]
--operation mode is normal

C1_dest_reg[0] = C1L63 & C1L05 & !F1L4 # !C1L63 & (C1_dest_reg[0]);


--C1L15 is controller:f1|Mux~4339
--operation mode is normal

C1L15 = H1_q[5] & (F1_output[1] & !C1L011 # !F1_output[2]);


--C1_dest_reg[1] is controller:f1|dest_reg[1]
--operation mode is normal

C1_dest_reg[1] = C1L63 & C1L15 & !F1L4 # !C1L63 & (C1_dest_reg[1]);


--C1L311 is controller:f1|reduce_or~2494
--operation mode is normal

C1L311 = H1_q[10] & (H1_q[9] & !H1_q[8] & !H1_q[11] # !H1_q[9] & H1_q[8] & H1_q[11]) # !H1_q[10] & (H1_q[8] $ H1_q[11]);


--C1L25 is controller:f1|Mux~4340
--operation mode is normal

C1L25 = C1L59 & C1L43 & C1L311 & !H1_q[14];


--C1_alu_func[0] is controller:f1|alu_func[0]
--operation mode is normal

C1_alu_func[0] = C1L63 & C1L25 # !C1L63 & (C1_alu_func[0]);


--C1_alu_func[2] is controller:f1|alu_func[2]
--operation mode is normal

C1_alu_func[2] = C1L63 & !C1L701 & C1L43 # !C1L63 & (C1_alu_func[2]);


--C1L401 is controller:f1|reduce_nor~1102
--operation mode is normal

C1L401 = H1_q[10] & C1L33 & (!H1_q[14]);


--C1L411 is controller:f1|reduce_or~2495
--operation mode is normal

C1L411 = C1L78 # C1L39 & C1L401 # !C1L421;


--C1_alu_func[1] is controller:f1|alu_func[1]
--operation mode is normal

C1_alu_func[1] = C1L63 & C1L411 & C1L43 # !C1L63 & (C1_alu_func[1]);


--J1L1 is t1:f7|alu_cin~53
--operation mode is normal

J1L1 = C1_sci[1] & (C1_sci[0] # !E1_flag_c) # !C1_sci[1] & !C1_sci[0];


--D1L53 is alu:f2|add~3365
--operation mode is normal

D1L53 = C1_alu_func[0] & J1L1 # !C1_alu_func[0] & (B1L902);


--D1L63 is alu:f2|add~3366
--operation mode is arithmetic

D1L63 = B1L902 $ B1L41;

--D1L73 is alu:f2|add~3368
--operation mode is arithmetic

D1L73 = CARRY(B1L41 # !B1L902);


--D1L83 is alu:f2|add~3371
--operation mode is normal

D1L83 = C1_alu_func[0] & D1L63 # !C1_alu_func[0] & (B1L41);


--D1L04 is alu:f2|add~3374
--operation mode is arithmetic

D1L04 = CARRY(C1_alu_func[0] # !J1L1);


--C1L35 is controller:f1|Mux~4341
--operation mode is normal

C1L35 = H1_q[1] & C1L43 & C1L011;


--C1_offset[1] is controller:f1|offset[1]
--operation mode is normal

C1_offset[1] = C1L63 & C1L35 # !C1L63 & (C1_offset[1]);


--C1L45 is controller:f1|Mux~4342
--operation mode is normal

C1L45 = H1_q[2] & C1L43 & C1L011;


--C1_offset[2] is controller:f1|offset[2]
--operation mode is normal

C1_offset[2] = C1L63 & C1L45 # !C1L63 & (C1_offset[2]);


--C1L55 is controller:f1|Mux~4343
--operation mode is normal

C1L55 = H1_q[3] & C1L43 & C1L011;


--C1_offset[3] is controller:f1|offset[3]
--operation mode is normal

C1_offset[3] = C1L63 & C1L55 # !C1L63 & (C1_offset[3]);


--C1L65 is controller:f1|Mux~4344
--operation mode is normal

C1L65 = H1_q[4] & C1L43 & C1L011;


--C1_offset[4] is controller:f1|offset[4]
--operation mode is normal

C1_offset[4] = C1L63 & C1L65 # !C1L63 & (C1_offset[4]);


--C1L75 is controller:f1|Mux~4345
--operation mode is normal

C1L75 = H1_q[5] & C1L43 & C1L011;


--C1_offset[5] is controller:f1|offset[5]
--operation mode is normal

C1_offset[5] = C1L63 & C1L75 # !C1L63 & (C1_offset[5]);


--C1L85 is controller:f1|Mux~4346
--operation mode is normal

C1L85 = H1_q[6] & C1L43 & C1L011;


--C1_offset[6] is controller:f1|offset[6]
--operation mode is normal

C1_offset[6] = C1L63 & C1L85 # !C1L63 & (C1_offset[6]);


--C1L95 is controller:f1|Mux~4347
--operation mode is normal

C1L95 = H1_q[7] & C1L43 & C1L011;


--C1_offset[7] is controller:f1|offset[7]
--operation mode is normal

C1_offset[7] = C1L63 & C1L95 # !C1L63 & (C1_offset[7]);


--D1L14 is alu:f2|add~3377
--operation mode is normal

D1L14 = C1_alu_func[0] # B1L873;


--D1L24 is alu:f2|add~3378
--operation mode is normal

D1L24_carry_eqn = D1L89;
D1L24 = B1L873 $ B1L691 $ !D1L24_carry_eqn;


--D1L34 is alu:f2|add~3383
--operation mode is normal

D1L34 = C1_alu_func[0] & D1L24 # !C1_alu_func[0] & (B1L691);


--F1_state.s2 is timer:f4|state.s2
--operation mode is normal

F1_state.s2_lut_out = F1_state.s1;
F1_state.s2 = DFFEAS(F1_state.s2_lut_out, clk, reset, , , , , , );


--C1L06 is controller:f1|Mux~4348
--operation mode is normal

C1L06 = !F1L4 & !F1_output[1] & (C1L88 # !C1L07);


--C1L16 is controller:f1|Mux~4349
--operation mode is normal

C1L16 = F1L4 & (!F1_output[1]) # !F1L4 & (F1_output[2] # C1L19 # F1_output[1]);


--C1_rec[1] is controller:f1|rec[1]
--operation mode is normal

C1_rec[1] = C1L16 & !C1L06 # !C1L16 & (C1_rec[1]);


--C1L26 is controller:f1|Mux~4350
--operation mode is normal

C1L26 = F1_state.s1 $ (!F1_state.s4 & !F1_state.s5) # !F1_state.s0;


--C1_rec[0] is controller:f1|rec[0]
--operation mode is normal

C1_rec[0] = C1L16 & !C1L26 & !F1_output[1] # !C1L16 & (C1_rec[0]);


--D1L44 is alu:f2|add~3384
--operation mode is normal

D1L44 = C1_alu_func[0] # B1L022;


--D1L54 is alu:f2|add~3385
--operation mode is arithmetic

D1L54_carry_eqn = D1L73;
D1L54 = B1L022 $ B1L62 $ !D1L54_carry_eqn;

--D1L64 is alu:f2|add~3387
--operation mode is arithmetic

D1L64 = CARRY(B1L022 & (!D1L73 # !B1L62) # !B1L022 & !B1L62 & !D1L73);


--D1L74 is alu:f2|add~3390
--operation mode is normal

D1L74 = C1_alu_func[0] & D1L54 # !C1_alu_func[0] & (B1L62);


--D1L84 is alu:f2|add~3391
--operation mode is normal

D1L84 = C1_alu_func[0] # B1L132 & (!C1_alu_in_sel[2]);


--D1L94 is alu:f2|add~3392
--operation mode is arithmetic

D1L94_carry_eqn = D1L64;
D1L94 = B1L232 $ B1L83 $ D1L94_carry_eqn;

--D1L05 is alu:f2|add~3394
--operation mode is arithmetic

D1L05 = CARRY(B1L232 & B1L83 & !D1L64 # !B1L232 & (B1L83 # !D1L64));


--D1L15 is alu:f2|add~3397
--operation mode is normal

D1L15 = C1_alu_func[0] & D1L94 # !C1_alu_func[0] & (B1L83);


--D1L25 is alu:f2|add~3398
--operation mode is normal

D1L25 = C1_alu_func[0] # B1L342;


--D1L35 is alu:f2|add~3399
--operation mode is arithmetic

D1L35_carry_eqn = D1L05;
D1L35 = B1L342 $ B1L15 $ !D1L35_carry_eqn;

--D1L45 is alu:f2|add~3401
--operation mode is arithmetic

D1L45 = CARRY(B1L342 & (!D1L05 # !B1L15) # !B1L342 & !B1L15 & !D1L05);


--D1L55 is alu:f2|add~3404
--operation mode is normal

D1L55 = C1_alu_func[0] & D1L35 # !C1_alu_func[0] & (B1L15);


--D1L65 is alu:f2|add~3405
--operation mode is normal

D1L65 = C1_alu_func[0] # B1L452 & (!C1_alu_in_sel[2]);


--D1L75 is alu:f2|add~3406
--operation mode is arithmetic

D1L75_carry_eqn = D1L45;
D1L75 = B1L552 $ B1L36 $ D1L75_carry_eqn;

--D1L85 is alu:f2|add~3408
--operation mode is arithmetic

D1L85 = CARRY(B1L552 & B1L36 & !D1L45 # !B1L552 & (B1L36 # !D1L45));


--D1L95 is alu:f2|add~3411
--operation mode is normal

D1L95 = C1_alu_func[0] & D1L75 # !C1_alu_func[0] & (B1L36);


--D1L06 is alu:f2|add~3412
--operation mode is normal

D1L06 = C1_alu_func[0] # B1L662;


--D1L16 is alu:f2|add~3413
--operation mode is arithmetic

D1L16_carry_eqn = D1L85;
D1L16 = B1L662 $ B1L57 $ !D1L16_carry_eqn;

--D1L26 is alu:f2|add~3415
--operation mode is arithmetic

D1L26 = CARRY(B1L662 & (!D1L85 # !B1L57) # !B1L662 & !B1L57 & !D1L85);


--D1L36 is alu:f2|add~3418
--operation mode is normal

D1L36 = C1_alu_func[0] & D1L16 # !C1_alu_func[0] & (B1L57);


--D1L46 is alu:f2|add~3419
--operation mode is normal

D1L46 = C1_alu_func[0] # B1L772 & (!C1_alu_in_sel[2]);


--D1L56 is alu:f2|add~3420
--operation mode is arithmetic

D1L56_carry_eqn = D1L26;
D1L56 = B1L872 $ B1L78 $ D1L56_carry_eqn;

--D1L66 is alu:f2|add~3422
--operation mode is arithmetic

D1L66 = CARRY(B1L872 & B1L78 & !D1L26 # !B1L872 & (B1L78 # !D1L26));


--D1L76 is alu:f2|add~3425
--operation mode is normal

D1L76 = C1_alu_func[0] & D1L56 # !C1_alu_func[0] & (B1L78);


--D1L86 is alu:f2|add~3426
--operation mode is normal

D1L86 = C1_alu_func[0] # B1L092;


--D1L96 is alu:f2|add~3427
--operation mode is arithmetic

D1L96_carry_eqn = D1L66;
D1L96 = B1L092 $ B1L99 $ !D1L96_carry_eqn;

--D1L07 is alu:f2|add~3429
--operation mode is arithmetic

D1L07 = CARRY(B1L092 & (!D1L66 # !B1L99) # !B1L092 & !B1L99 & !D1L66);


--D1L17 is alu:f2|add~3432
--operation mode is normal

D1L17 = C1_alu_func[0] & D1L96 # !C1_alu_func[0] & (B1L99);


--D1L27 is alu:f2|add~3433
--operation mode is normal

D1L27 = C1_alu_func[0] # B1L103;


--D1L37 is alu:f2|add~3434
--operation mode is arithmetic

D1L37_carry_eqn = D1L07;
D1L37 = B1L103 $ B1L111 $ D1L37_carry_eqn;

--D1L47 is alu:f2|add~3436
--operation mode is arithmetic

D1L47 = CARRY(B1L103 & B1L111 & !D1L07 # !B1L103 & (B1L111 # !D1L07));


--D1L57 is alu:f2|add~3439
--operation mode is normal

D1L57 = C1_alu_func[0] & D1L37 # !C1_alu_func[0] & (B1L111);


--D1L67 is alu:f2|add~3440
--operation mode is normal

D1L67 = C1_alu_func[0] # B1L213;


--D1L77 is alu:f2|add~3441
--operation mode is arithmetic

D1L77_carry_eqn = D1L47;
D1L77 = B1L213 $ B1L321 $ !D1L77_carry_eqn;

--D1L87 is alu:f2|add~3443
--operation mode is arithmetic

D1L87 = CARRY(B1L213 & (!D1L47 # !B1L321) # !B1L213 & !B1L321 & !D1L47);


--D1L97 is alu:f2|add~3446
--operation mode is normal

D1L97 = C1_alu_func[0] & D1L77 # !C1_alu_func[0] & (B1L321);


--D1L08 is alu:f2|add~3447
--operation mode is normal

D1L08 = C1_alu_func[0] # B1L323;


--D1L18 is alu:f2|add~3448
--operation mode is arithmetic

D1L18_carry_eqn = D1L87;
D1L18 = B1L323 $ B1L531 $ D1L18_carry_eqn;

--D1L28 is alu:f2|add~3450
--operation mode is arithmetic

D1L28 = CARRY(B1L323 & B1L531 & !D1L87 # !B1L323 & (B1L531 # !D1L87));


--D1L38 is alu:f2|add~3453
--operation mode is normal

D1L38 = C1_alu_func[0] & D1L18 # !C1_alu_func[0] & (B1L531);


--D1L48 is alu:f2|add~3454
--operation mode is normal

D1L48 = C1_alu_func[0] # B1L433;


--D1L58 is alu:f2|add~3455
--operation mode is arithmetic

D1L58_carry_eqn = D1L28;
D1L58 = B1L433 $ B1L741 $ !D1L58_carry_eqn;

--D1L68 is alu:f2|add~3457
--operation mode is arithmetic

D1L68 = CARRY(B1L433 & (!D1L28 # !B1L741) # !B1L433 & !B1L741 & !D1L28);


--D1L78 is alu:f2|add~3460
--operation mode is normal

D1L78 = C1_alu_func[0] & D1L58 # !C1_alu_func[0] & (B1L741);


--D1L88 is alu:f2|add~3461
--operation mode is normal

D1L88 = C1_alu_func[0] # B1L543;


--D1L98 is alu:f2|add~3462
--operation mode is arithmetic

D1L98_carry_eqn = D1L68;
D1L98 = B1L543 $ B1L951 $ D1L98_carry_eqn;

--D1L09 is alu:f2|add~3464
--operation mode is arithmetic

D1L09 = CARRY(B1L543 & B1L951 & !D1L68 # !B1L543 & (B1L951 # !D1L68));


--D1L19 is alu:f2|add~3467
--operation mode is normal

D1L19 = C1_alu_func[0] & D1L98 # !C1_alu_func[0] & (B1L951);


--D1L29 is alu:f2|add~3468
--operation mode is normal

D1L29 = C1_alu_func[0] # B1L653;


--D1L39 is alu:f2|add~3469
--operation mode is arithmetic

D1L39_carry_eqn = D1L09;
D1L39 = B1L653 $ B1L171 $ !D1L39_carry_eqn;

--D1L49 is alu:f2|add~3471
--operation mode is arithmetic

D1L49 = CARRY(B1L653 & (!D1L09 # !B1L171) # !B1L653 & !B1L171 & !D1L09);


--D1L59 is alu:f2|add~3474
--operation mode is normal

D1L59 = C1_alu_func[0] & D1L39 # !C1_alu_func[0] & (B1L171);


--D1L69 is alu:f2|add~3475
--operation mode is normal

D1L69 = C1_alu_func[0] # B1L763;


--D1L79 is alu:f2|add~3476
--operation mode is arithmetic

D1L79_carry_eqn = D1L49;
D1L79 = B1L763 $ B1L381 $ D1L79_carry_eqn;

--D1L89 is alu:f2|add~3478
--operation mode is arithmetic

D1L89 = CARRY(B1L763 & B1L381 & !D1L49 # !B1L763 & (B1L381 # !D1L49));


--D1L99 is alu:f2|add~3481
--operation mode is normal

D1L99 = C1_alu_func[0] & D1L79 # !C1_alu_func[0] & (B1L381);


--C1L36 is controller:f1|Mux~4351
--operation mode is normal

C1L36 = F1_output[2] & (!C1L42) # !F1_output[2] & C1L19 & C1L49;


--C1_alu_out_sel[1] is controller:f1|alu_out_sel[1]
--operation mode is normal

C1_alu_out_sel[1] = C1L34 & C1L37 # !C1L34 & (C1_alu_out_sel[1]);


--E1L4 is flag_reg:f3|Mux~848
--operation mode is normal

E1L4 = !C1_sst[1] & !C1_sst[0];


--D1L542 is alu:f2|reduce_nor~100
--operation mode is normal

D1L542 = M1L4 # M1L6 # M1L8 # D1L231;


--D1L642 is alu:f2|reduce_nor~101
--operation mode is normal

D1L642 = M1L01 # M1L21 # M1L41 # M1L61;


--D1L742 is alu:f2|reduce_nor~102
--operation mode is normal

D1L742 = M1L81 # M1L02 # M1L22 # M1L42;


--D1L842 is alu:f2|reduce_nor~103
--operation mode is normal

D1L842 = M1L62 # M1L82 # M1L03 # D1L742;


--D1L381 is alu:f2|LessThan~418
--operation mode is normal

D1L381_carry_eqn = D1L681;
D1L381 = D1L001 & B1L873 & D1L381_carry_eqn # !D1L001 & (B1L873 # D1L381_carry_eqn);


--D1L481 is alu:f2|LessThan~423
--operation mode is normal

D1L481_carry_eqn = D1L881;
D1L481 = B1L691 & B1L873 & D1L481_carry_eqn # !B1L691 & (B1L873 # D1L481_carry_eqn);


--E1L5 is flag_reg:f3|Mux~849
--operation mode is normal

E1L5 = C1_alu_func[2] & (B1L691 # !C1_alu_func[0]) # !C1_alu_func[2] & C1_alu_func[0] & D1L481;


--E1L6 is flag_reg:f3|Mux~850
--operation mode is normal

E1L6 = C1_alu_func[1] & (B1L41 & !C1_alu_func[0] # !E1L5) # !C1_alu_func[1] & (C1_alu_func[0]);


--E1L7 is flag_reg:f3|Mux~851
--operation mode is normal

E1L7 = E1L5 & (E1L6) # !E1L5 & D1L381 & !E1L6;


--C1L46 is controller:f1|Mux~4352
--operation mode is normal

C1L46 = !F1_output[2] & (!C1L09 & !C1L49 # !C1L19);


--C1L511 is controller:f1|reduce_or~2496
--operation mode is normal

C1L511 = H1_q[14] & (H1_q[10] # H1_q[8] # !H1_q[9]) # !H1_q[14] & H1_q[8] & (H1_q[10] $ H1_q[9]);


--C1L611 is controller:f1|reduce_or~2497
--operation mode is normal

C1L611 = H1_q[14] & C1L601;


--C1L56 is controller:f1|Mux~4353
--operation mode is normal

C1L56 = H1_q[11] & (!C1L611) # !H1_q[11] & (!C1L511 # !C1L79);


--C1L66 is controller:f1|Mux~4354
--operation mode is normal

C1L66 = C1L46 # F1_output[2] & (H1_q[15] # C1L56);


--C1_alu_out_sel[0] is controller:f1|alu_out_sel[0]
--operation mode is normal

C1_alu_out_sel[0] = C1L34 & C1L66 & F1_output[1] # !C1L34 & (C1_alu_out_sel[0]);


--C1L76 is controller:f1|Mux~4355
--operation mode is normal

C1L76 = F1_output[2] & (C1L101) # !F1_output[2] & C1L19;


--C1L86 is controller:f1|Mux~4356
--operation mode is normal

C1L86 = F1L4 & !F1_output[1] # !F1L4 & (C1L76 # F1_output[1] $ F1_output[2]);


--C1_sci[1] is controller:f1|sci[1]
--operation mode is normal

C1_sci[1] = C1L86 & !C1L321 & C1L43 # !C1L86 & (C1_sci[1]);


--C1L96 is controller:f1|Mux~4357
--operation mode is normal

C1L96 = F1_output[1] & (F1_output[2] & !C1L821) # !F1_output[1] & C1L14;


--C1_sci[0] is controller:f1|sci[0]
--operation mode is normal

C1_sci[0] = C1L86 & C1L96 # !C1L86 & (C1_sci[0]);


--C1L711 is controller:f1|reduce_or~2498
--operation mode is normal

C1L711 = C1L211 & !H1_q[11] & !H1_q[12] & !H1_q[13];


--C1L811 is controller:f1|reduce_or~2499
--operation mode is normal

C1L811 = !H1_q[15] & (C1L711 # H1_q[9] & C1L69);


--C1_sst[1] is controller:f1|sst[1]
--operation mode is normal

C1_sst[1] = C1L63 & (C1L811 # !C1L43) # !C1L63 & (C1_sst[1]);


--C1L911 is controller:f1|reduce_or~2500
--operation mode is normal

C1L911 = !H1_q[15] & (C1L711 # C1L69 & !H1_q[9]);


--C1_sst[0] is controller:f1|sst[0]
--operation mode is normal

C1_sst[0] = C1L63 & (C1L911 # !C1L43) # !C1L63 & (C1_sst[0]);


--D1L001 is alu:f2|add~3482
--operation mode is normal

D1L001_carry_eqn = D1L201;
D1L001 = B1L691 $ (D1L001_carry_eqn);


--D1L681 is alu:f2|LessThan~430
--operation mode is arithmetic

D1L681 = CARRY(D1L101 & B1L763 & !D1L091 # !D1L101 & (B1L763 # !D1L091));


--D1L881 is alu:f2|LessThan~435
--operation mode is arithmetic

D1L881 = CARRY(B1L381 & B1L763 & !D1L291 # !B1L381 & (B1L763 # !D1L291));


--D1L101 is alu:f2|add~3487
--operation mode is arithmetic

D1L101_carry_eqn = D1L401;
D1L101 = B1L381 $ (!D1L101_carry_eqn);

--D1L201 is alu:f2|add~3489
--operation mode is arithmetic

D1L201 = CARRY(!D1L401 # !B1L381);


--D1L091 is alu:f2|LessThan~440
--operation mode is arithmetic

D1L091 = CARRY(D1L301 & (!D1L491 # !B1L653) # !D1L301 & !B1L653 & !D1L491);


--D1L291 is alu:f2|LessThan~445
--operation mode is arithmetic

D1L291 = CARRY(B1L171 & (!D1L691 # !B1L653) # !B1L171 & !B1L653 & !D1L691);


--D1L301 is alu:f2|add~3492
--operation mode is arithmetic

D1L301_carry_eqn = D1L601;
D1L301 = B1L171 $ (D1L301_carry_eqn);

--D1L401 is alu:f2|add~3494
--operation mode is arithmetic

D1L401 = CARRY(B1L171 & (!D1L601));


--D1L491 is alu:f2|LessThan~450
--operation mode is arithmetic

D1L491 = CARRY(D1L501 & B1L543 & !D1L891 # !D1L501 & (B1L543 # !D1L891));


--D1L691 is alu:f2|LessThan~455
--operation mode is arithmetic

D1L691 = CARRY(B1L951 & B1L543 & !D1L002 # !B1L951 & (B1L543 # !D1L002));


--D1L501 is alu:f2|add~3497
--operation mode is arithmetic

D1L501_carry_eqn = D1L801;
D1L501 = B1L951 $ (!D1L501_carry_eqn);

--D1L601 is alu:f2|add~3499
--operation mode is arithmetic

D1L601 = CARRY(!D1L801 # !B1L951);


--D1L891 is alu:f2|LessThan~460
--operation mode is arithmetic

D1L891 = CARRY(D1L701 & (!D1L202 # !B1L433) # !D1L701 & !B1L433 & !D1L202);


--D1L002 is alu:f2|LessThan~465
--operation mode is arithmetic

D1L002 = CARRY(B1L741 & (!D1L402 # !B1L433) # !B1L741 & !B1L433 & !D1L402);


--D1L701 is alu:f2|add~3502
--operation mode is arithmetic

D1L701_carry_eqn = D1L011;
D1L701 = B1L741 $ (D1L701_carry_eqn);

--D1L801 is alu:f2|add~3504
--operation mode is arithmetic

D1L801 = CARRY(B1L741 & (!D1L011));


--D1L202 is alu:f2|LessThan~470
--operation mode is arithmetic

D1L202 = CARRY(D1L901 & B1L323 & !D1L602 # !D1L901 & (B1L323 # !D1L602));


--D1L402 is alu:f2|LessThan~475
--operation mode is arithmetic

D1L402 = CARRY(B1L531 & B1L323 & !D1L802 # !B1L531 & (B1L323 # !D1L802));


--D1L901 is alu:f2|add~3507
--operation mode is arithmetic

D1L901_carry_eqn = D1L211;
D1L901 = B1L531 $ (!D1L901_carry_eqn);

--D1L011 is alu:f2|add~3509
--operation mode is arithmetic

D1L011 = CARRY(!D1L211 # !B1L531);


--D1L602 is alu:f2|LessThan~480
--operation mode is arithmetic

D1L602 = CARRY(D1L111 & (!D1L012 # !B1L213) # !D1L111 & !B1L213 & !D1L012);


--D1L802 is alu:f2|LessThan~485
--operation mode is arithmetic

D1L802 = CARRY(B1L321 & (!D1L212 # !B1L213) # !B1L321 & !B1L213 & !D1L212);


--D1L111 is alu:f2|add~3512
--operation mode is arithmetic

D1L111_carry_eqn = D1L411;
D1L111 = B1L321 $ (D1L111_carry_eqn);

--D1L211 is alu:f2|add~3514
--operation mode is arithmetic

D1L211 = CARRY(B1L321 & (!D1L411));


--D1L012 is alu:f2|LessThan~490
--operation mode is arithmetic

D1L012 = CARRY(D1L311 & B1L103 & !D1L412 # !D1L311 & (B1L103 # !D1L412));


--D1L212 is alu:f2|LessThan~495
--operation mode is arithmetic

D1L212 = CARRY(B1L111 & B1L103 & !D1L612 # !B1L111 & (B1L103 # !D1L612));


--D1L311 is alu:f2|add~3517
--operation mode is arithmetic

D1L311_carry_eqn = D1L611;
D1L311 = B1L111 $ (!D1L311_carry_eqn);

--D1L411 is alu:f2|add~3519
--operation mode is arithmetic

D1L411 = CARRY(!D1L611 # !B1L111);


--D1L412 is alu:f2|LessThan~500
--operation mode is arithmetic

D1L412 = CARRY(D1L511 & (!D1L812 # !B1L092) # !D1L511 & !B1L092 & !D1L812);


--D1L612 is alu:f2|LessThan~505
--operation mode is arithmetic

D1L612 = CARRY(B1L99 & (!D1L022 # !B1L092) # !B1L99 & !B1L092 & !D1L022);


--D1L511 is alu:f2|add~3522
--operation mode is arithmetic

D1L511_carry_eqn = D1L811;
D1L511 = B1L99 $ (D1L511_carry_eqn);

--D1L611 is alu:f2|add~3524
--operation mode is arithmetic

D1L611 = CARRY(B1L99 & (!D1L811));


--D1L812 is alu:f2|LessThan~510
--operation mode is arithmetic

D1L812 = CARRY(D1L711 & B1L872 & !D1L222 # !D1L711 & (B1L872 # !D1L222));


--D1L022 is alu:f2|LessThan~515
--operation mode is arithmetic

D1L022 = CARRY(B1L78 & B1L872 & !D1L422 # !B1L78 & (B1L872 # !D1L422));


--D1L711 is alu:f2|add~3527
--operation mode is arithmetic

D1L711_carry_eqn = D1L021;
D1L711 = B1L78 $ (!D1L711_carry_eqn);

--D1L811 is alu:f2|add~3529
--operation mode is arithmetic

D1L811 = CARRY(!D1L021 # !B1L78);


--D1L222 is alu:f2|LessThan~520
--operation mode is arithmetic

D1L222 = CARRY(D1L911 & (!D1L622 # !B1L662) # !D1L911 & !B1L662 & !D1L622);


--D1L422 is alu:f2|LessThan~525
--operation mode is arithmetic

D1L422 = CARRY(B1L57 & (!D1L822 # !B1L662) # !B1L57 & !B1L662 & !D1L822);


--D1L911 is alu:f2|add~3532
--operation mode is arithmetic

D1L911_carry_eqn = D1L221;
D1L911 = B1L57 $ (D1L911_carry_eqn);

--D1L021 is alu:f2|add~3534
--operation mode is arithmetic

D1L021 = CARRY(B1L57 & (!D1L221));


--D1L622 is alu:f2|LessThan~530
--operation mode is arithmetic

D1L622 = CARRY(D1L121 & B1L552 & !D1L032 # !D1L121 & (B1L552 # !D1L032));


--D1L822 is alu:f2|LessThan~535
--operation mode is arithmetic

D1L822 = CARRY(B1L36 & B1L552 & !D1L232 # !B1L36 & (B1L552 # !D1L232));


--D1L121 is alu:f2|add~3537
--operation mode is arithmetic

D1L121_carry_eqn = D1L421;
D1L121 = B1L36 $ (!D1L121_carry_eqn);

--D1L221 is alu:f2|add~3539
--operation mode is arithmetic

D1L221 = CARRY(!D1L421 # !B1L36);


--D1L032 is alu:f2|LessThan~540
--operation mode is arithmetic

D1L032 = CARRY(D1L321 & (!D1L432 # !B1L342) # !D1L321 & !B1L342 & !D1L432);


--D1L232 is alu:f2|LessThan~545
--operation mode is arithmetic

D1L232 = CARRY(B1L15 & (!D1L632 # !B1L342) # !B1L15 & !B1L342 & !D1L632);


--D1L321 is alu:f2|add~3542
--operation mode is arithmetic

D1L321_carry_eqn = D1L621;
D1L321 = B1L15 $ (D1L321_carry_eqn);

--D1L421 is alu:f2|add~3544
--operation mode is arithmetic

D1L421 = CARRY(B1L15 & (!D1L621));


--D1L432 is alu:f2|LessThan~550
--operation mode is arithmetic

D1L432 = CARRY(D1L521 & B1L232 & !D1L832 # !D1L521 & (B1L232 # !D1L832));


--D1L632 is alu:f2|LessThan~555
--operation mode is arithmetic

D1L632 = CARRY(B1L83 & B1L232 & !D1L042 # !B1L83 & (B1L232 # !D1L042));


--D1L521 is alu:f2|add~3547
--operation mode is arithmetic

D1L521_carry_eqn = D1L821;
D1L521 = B1L83 $ (!D1L521_carry_eqn);

--D1L621 is alu:f2|add~3549
--operation mode is arithmetic

D1L621 = CARRY(!D1L821 # !B1L83);


--D1L832 is alu:f2|LessThan~560
--operation mode is arithmetic

D1L832 = CARRY(D1L721 & (!D1L242 # !B1L022) # !D1L721 & !B1L022 & !D1L242);


--D1L042 is alu:f2|LessThan~565
--operation mode is arithmetic

D1L042 = CARRY(B1L62 & (!D1L442 # !B1L022) # !B1L62 & !B1L022 & !D1L442);


--D1L721 is alu:f2|add~3552
--operation mode is arithmetic

D1L721_carry_eqn = D1L031;
D1L721 = B1L62 $ (D1L721_carry_eqn);

--D1L821 is alu:f2|add~3554
--operation mode is arithmetic

D1L821 = CARRY(B1L62 & (!D1L031));


--D1L242 is alu:f2|LessThan~570
--operation mode is arithmetic

D1L242 = CARRY(!D1L921 & B1L902);


--D1L442 is alu:f2|LessThan~575
--operation mode is arithmetic

D1L442 = CARRY(!B1L41 & B1L902);


--D1L921 is alu:f2|add~3557
--operation mode is arithmetic

D1L921 = J1L1 $ B1L41;

--D1L031 is alu:f2|add~3559
--operation mode is arithmetic

D1L031 = CARRY(J1L1 # !B1L41);


--C1L98 is controller:f1|reduce_nor~27
--operation mode is normal

C1L98 = H1_q[8] & H1_q[9] & C1L19;


--C1L07 is controller:f1|Mux~4358
--operation mode is normal

C1L07 = !F1_output[2] & (!C1L19 # !H1_q[9] # !H1_q[8]);


--C1L17 is controller:f1|Mux~4359
--operation mode is normal

C1L17 = F1_state.s5 & (C1L07) # !F1_state.s5 & (F1_state.s3 & C1L07 # !F1_state.s3 & (C1L14));


--C1L27 is controller:f1|Mux~4360
--operation mode is normal

C1L27 = F1_state.s5 & (F1_output[2]) # !F1_state.s5 & (F1_state.s3 & F1_output[2] # !F1_state.s3 & !F1_output[2] & !F1L4);


--C1L37 is controller:f1|Mux~4361
--operation mode is normal

C1L37 = F1_state.s5 & (C1L36) # !F1_state.s5 & (F1_state.s3 & C1L36 # !F1_state.s3 & (C1L14));


--C1L81 is controller:f1|en_pc~852
--operation mode is normal

C1L81 = H1_q[8] $ (H1_q[9] & E1_flag_z # !H1_q[9] & (E1_flag_c));


--C1L22 is controller:f1|en_pc~866
--operation mode is normal

C1L22 = C1L71 & !H1_q[12] & !H1_q[11] & H1_q[10];


--C1L71 is controller:f1|en_pc~849
--operation mode is normal

C1L71 = C1L81 & !H1_q[15] & !H1_q[13];


--C1L32 is controller:f1|en_pc~867
--operation mode is normal

C1L32 = H1_q[10] # H1_q[9] $ (H1_q[8] & !E1_flag_s);


--C1L42 is controller:f1|en_pc~868
--operation mode is normal

C1L42 = !C1L22 & (C1L32 # !C1L33) # !H1_q[14];


--C1L52 is controller:f1|en_pc~869
--operation mode is normal

C1L52 = F1L4 & (F1_output[1]) # !F1L4 & !H1_q[9] & (!F1_output[1] # !H1_q[8]);


--C1L62 is controller:f1|en_pc~870
--operation mode is normal

C1L62 = F1L4 & C1L52 & (C1_alu_out_sel[1]) # !F1L4 & (C1L19 & C1L52 # !C1L19 & (C1_alu_out_sel[1]));


--reg_sel[3] is reg_sel[3]
--operation mode is input

reg_sel[3] = INPUT();


--reg_sel[2] is reg_sel[2]
--operation mode is input

reg_sel[2] = INPUT();


--reg_sel[1] is reg_sel[1]
--operation mode is input

reg_sel[1] = INPUT();


--sel[1] is sel[1]
--operation mode is input

sel[1] = INPUT();


--reg_sel[0] is reg_sel[0]
--operation mode is input

reg_sel[0] = INPUT();


--sel[0] is sel[0]
--operation mode is input

sel[0] = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--reset is reset
--operation mode is input

reset = INPUT();


--wr is wr
--operation mode is output

wr = OUTPUT(!C1_wr);


--c is c
--operation mode is output

c = OUTPUT(GND);


--z is z
--operation mode is output

z = OUTPUT(GND);


--v is v
--operation mode is output

v = OUTPUT(GND);


--s is s
--operation mode is output

s = OUTPUT(GND);


--address_bus[0] is address_bus[0]
--operation mode is output

address_bus[0] = OUTPUT(M1_q[0]);


--address_bus[1] is address_bus[1]
--operation mode is output

address_bus[1] = OUTPUT(M1_q[1]);


--address_bus[2] is address_bus[2]
--operation mode is output

address_bus[2] = OUTPUT(M1_q[2]);


--address_bus[3] is address_bus[3]
--operation mode is output

address_bus[3] = OUTPUT(M1_q[3]);


--address_bus[4] is address_bus[4]
--operation mode is output

address_bus[4] = OUTPUT(M1_q[4]);


--address_bus[5] is address_bus[5]
--operation mode is output

address_bus[5] = OUTPUT(M1_q[5]);


--address_bus[6] is address_bus[6]
--operation mode is output

address_bus[6] = OUTPUT(M1_q[6]);


--address_bus[7] is address_bus[7]
--operation mode is output

address_bus[7] = OUTPUT(M1_q[7]);


--address_bus[8] is address_bus[8]
--operation mode is output

address_bus[8] = OUTPUT(M1_q[8]);


--address_bus[9] is address_bus[9]
--operation mode is output

address_bus[9] = OUTPUT(M1_q[9]);


--address_bus[10] is address_bus[10]
--operation mode is output

address_bus[10] = OUTPUT(M1_q[10]);


--address_bus[11] is address_bus[11]
--operation mode is output

address_bus[11] = OUTPUT(M1_q[11]);


--address_bus[12] is address_bus[12]
--operation mode is output

address_bus[12] = OUTPUT(M1_q[12]);


--address_bus[13] is address_bus[13]
--operation mode is output

address_bus[13] = OUTPUT(M1_q[13]);


--address_bus[14] is address_bus[14]
--operation mode is output

address_bus[14] = OUTPUT(M1_q[14]);


--address_bus[15] is address_bus[15]
--operation mode is output

address_bus[15] = OUTPUT(M1_q[15]);


--reg_data[0] is reg_data[0]
--operation mode is output

reg_data[0] = OUTPUT(P1L91);


--reg_data[1] is reg_data[1]
--operation mode is output

reg_data[1] = OUTPUT(P1L63);


--reg_data[2] is reg_data[2]
--operation mode is output

reg_data[2] = OUTPUT(P1L35);


--reg_data[3] is reg_data[3]
--operation mode is output

reg_data[3] = OUTPUT(P1L07);


--reg_data[4] is reg_data[4]
--operation mode is output

reg_data[4] = OUTPUT(P1L78);


--reg_data[5] is reg_data[5]
--operation mode is output

reg_data[5] = OUTPUT(P1L401);


--reg_data[6] is reg_data[6]
--operation mode is output

reg_data[6] = OUTPUT(P1L421);


--reg_data[7] is reg_data[7]
--operation mode is output

reg_data[7] = OUTPUT(P1L141);


--reg_data[8] is reg_data[8]
--operation mode is output

reg_data[8] = OUTPUT(P1L361);


--reg_data[9] is reg_data[9]
--operation mode is output

reg_data[9] = OUTPUT(P1L081);


--reg_data[10] is reg_data[10]
--operation mode is output

reg_data[10] = OUTPUT(P1L791);


--reg_data[11] is reg_data[11]
--operation mode is output

reg_data[11] = OUTPUT(P1L712);


--reg_data[12] is reg_data[12]
--operation mode is output

reg_data[12] = OUTPUT(P1L432);


--reg_data[13] is reg_data[13]
--operation mode is output

reg_data[13] = OUTPUT(P1L152);


--reg_data[14] is reg_data[14]
--operation mode is output

reg_data[14] = OUTPUT(P1L862);


--reg_data[15] is reg_data[15]
--operation mode is output

reg_data[15] = OUTPUT(P1L582);


--A1L22 is data_bus[0]~15
--operation mode is bidir

A1L22 = data_bus[0];

--data_bus[0] is data_bus[0]
--operation mode is bidir

data_bus[0]_tri_out = TRI(D1L231, C1_wr);
data_bus[0] = BIDIR(data_bus[0]_tri_out);


--A1L42 is data_bus[1]~14
--operation mode is bidir

A1L42 = data_bus[1];

--data_bus[1] is data_bus[1]
--operation mode is bidir

data_bus[1]_tri_out = TRI(M1L4, C1_wr);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--A1L62 is data_bus[2]~13
--operation mode is bidir

A1L62 = data_bus[2];

--data_bus[2] is data_bus[2]
--operation mode is bidir

data_bus[2]_tri_out = TRI(M1L6, C1_wr);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--A1L82 is data_bus[3]~12
--operation mode is bidir

A1L82 = data_bus[3];

--data_bus[3] is data_bus[3]
--operation mode is bidir

data_bus[3]_tri_out = TRI(M1L8, C1_wr);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--A1L03 is data_bus[4]~11
--operation mode is bidir

A1L03 = data_bus[4];

--data_bus[4] is data_bus[4]
--operation mode is bidir

data_bus[4]_tri_out = TRI(M1L01, C1_wr);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--A1L23 is data_bus[5]~10
--operation mode is bidir

A1L23 = data_bus[5];

--data_bus[5] is data_bus[5]
--operation mode is bidir

data_bus[5]_tri_out = TRI(M1L21, C1_wr);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--A1L43 is data_bus[6]~9
--operation mode is bidir

A1L43 = data_bus[6];

--data_bus[6] is data_bus[6]
--operation mode is bidir

data_bus[6]_tri_out = TRI(M1L41, C1_wr);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--A1L63 is data_bus[7]~8
--operation mode is bidir

A1L63 = data_bus[7];

--data_bus[7] is data_bus[7]
--operation mode is bidir

data_bus[7]_tri_out = TRI(M1L61, C1_wr);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--A1L83 is data_bus[8]~7
--operation mode is bidir

A1L83 = data_bus[8];

--data_bus[8] is data_bus[8]
--operation mode is bidir

data_bus[8]_tri_out = TRI(M1L81, C1_wr);
data_bus[8] = BIDIR(data_bus[8]_tri_out);


--A1L04 is data_bus[9]~6
--operation mode is bidir

A1L04 = data_bus[9];

--data_bus[9] is data_bus[9]
--operation mode is bidir

data_bus[9]_tri_out = TRI(M1L02, C1_wr);
data_bus[9] = BIDIR(data_bus[9]_tri_out);


--A1L24 is data_bus[10]~5
--operation mode is bidir

A1L24 = data_bus[10];

--data_bus[10] is data_bus[10]
--operation mode is bidir

data_bus[10]_tri_out = TRI(M1L22, C1_wr);
data_bus[10] = BIDIR(data_bus[10]_tri_out);


--A1L44 is data_bus[11]~4
--operation mode is bidir

A1L44 = data_bus[11];

--data_bus[11] is data_bus[11]
--operation mode is bidir

data_bus[11]_tri_out = TRI(M1L42, C1_wr);
data_bus[11] = BIDIR(data_bus[11]_tri_out);


--A1L64 is data_bus[12]~3
--operation mode is bidir

A1L64 = data_bus[12];

--data_bus[12] is data_bus[12]
--operation mode is bidir

data_bus[12]_tri_out = TRI(M1L62, C1_wr);
data_bus[12] = BIDIR(data_bus[12]_tri_out);


--A1L84 is data_bus[13]~2
--operation mode is bidir

A1L84 = data_bus[13];

--data_bus[13] is data_bus[13]
--operation mode is bidir

data_bus[13]_tri_out = TRI(M1L82, C1_wr);
data_bus[13] = BIDIR(data_bus[13]_tri_out);


--A1L05 is data_bus[14]~1
--operation mode is bidir

A1L05 = data_bus[14];

--data_bus[14] is data_bus[14]
--operation mode is bidir

data_bus[14]_tri_out = TRI(M1L03, C1_wr);
data_bus[14] = BIDIR(data_bus[14]_tri_out);


--A1L25 is data_bus[15]~0
--operation mode is bidir

A1L25 = data_bus[15];

--data_bus[15] is data_bus[15]
--operation mode is bidir

data_bus[15]_tri_out = TRI(D1L181, C1_wr);
data_bus[15] = BIDIR(data_bus[15]_tri_out);


