{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681082954075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681082954083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 18:29:13 2023 " "Processing started: Sun Apr 09 18:29:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681082954083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082954083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082954083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681082955266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681082955266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/synthesizer_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/synthesizer_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc " "Found entity 1: synthesizer_soc" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_irq_mapper " "Found entity 1: synthesizer_soc_irq_mapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965325 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965360 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965360 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965360 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_016_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_016_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965397 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_016 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_016" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_002_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965404 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_002 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_002" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965411 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router " "Found entity 2: synthesizer_soc_mm_interconnect_0_router" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_rst " "Found entity 1: synthesizer_soc_usb_rst" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_gpx " "Found entity 1: synthesizer_soc_usb_gpx" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_timer_0 " "Found entity 1: synthesizer_soc_timer_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sysid_qsys_0 " "Found entity 1: synthesizer_soc_sysid_qsys_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_spi_0 " "Found entity 1: synthesizer_soc_spi_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdrampll_dffpipe_l2c " "Found entity 1: synthesizer_soc_sdrampll_dffpipe_l2c" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965474 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdrampll_stdsync_sv6 " "Found entity 2: synthesizer_soc_sdrampll_stdsync_sv6" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965474 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_sdrampll_altpll_vg92 " "Found entity 3: synthesizer_soc_sdrampll_altpll_vg92" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965474 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_sdrampll " "Found entity 4: synthesizer_soc_sdrampll" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdram_input_efifo_module " "Found entity 1: synthesizer_soc_sdram_input_efifo_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965481 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdram " "Found entity 2: synthesizer_soc_sdram" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_onchip_memory2_0 " "Found entity 1: synthesizer_soc_onchip_memory2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0 " "Found entity 1: synthesizer_soc_nios2_gen2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "6 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "7 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "8 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "9 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "10 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "11 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "12 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "13 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "14 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "15 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "16 synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "17 synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "18 synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "19 synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "20 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""} { "Info" "ISGN_ENTITY_NAME" "21 synthesizer_soc_nios2_gen2_0_cpu " "Found entity 21: synthesizer_soc_nios2_gen2_0_cpu" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_test_bench" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_leds_pio " "Found entity 1: synthesizer_soc_leds_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_keycode " "Found entity 1: synthesizer_soc_keycode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_key " "Found entity 1: synthesizer_soc_key" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: synthesizer_soc_jtag_uart_0_sim_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965586 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_jtag_uart_0_scfifo_w " "Found entity 2: synthesizer_soc_jtag_uart_0_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965586 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: synthesizer_soc_jtag_uart_0_sim_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965586 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_jtag_uart_0_scfifo_r " "Found entity 4: synthesizer_soc_jtag_uart_0_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965586 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_jtag_uart_0 " "Found entity 5: synthesizer_soc_jtag_uart_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681082965614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681082965635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_hex_digits_pio " "Found entity 1: synthesizer_soc_hex_digits_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_generator " "Found entity 1: square_wave_generator" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_interface " "Found entity 1: I2S_interface" {  } { { "I2S_Interface.sv" "" { Text "C:/ECE_385/FinalProject/I2S_Interface.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082965676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082965676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(318) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681082965699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(328) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681082965699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(338) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681082965699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(682) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681082965700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at synthesizer_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681082965701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synthesizer.sv(193) " "Verilog HDL Instantiation warning at synthesizer.sv(193): instance has no name" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 193 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681082965736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthesizer " "Elaborating entity \"synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681082965924 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Red synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Red used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681082965924 "|synthesizer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Blue synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Blue used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681082965925 "|synthesizer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Green synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Green used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681082965925 "|synthesizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 synthesizer.sv(128) " "Verilog HDL assignment warning at synthesizer.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082965925 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Red\[7..4\] 0 synthesizer.sv(72) " "Net \"Red\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blue\[7..4\] 0 synthesizer.sv(72) " "Net \"Blue\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Green\[7..4\] 0 synthesizer.sv(72) " "Net \"Green\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 synthesizer.sv(24) " "Output port \"HEX0\" at synthesizer.sv(24) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 synthesizer.sv(25) " "Output port \"HEX1\" at synthesizer.sv(25) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 synthesizer.sv(26) " "Output port \"HEX2\" at synthesizer.sv(26) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 synthesizer.sv(27) " "Output port \"HEX3\" at synthesizer.sv(27) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 synthesizer.sv(28) " "Output port \"HEX4\" at synthesizer.sv(28) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 synthesizer.sv(29) " "Output port \"HEX5\" at synthesizer.sv(29) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965926 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS synthesizer.sv(45) " "Output port \"VGA_HS\" at synthesizer.sv(45) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965927 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS synthesizer.sv(46) " "Output port \"VGA_VS\" at synthesizer.sv(46) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681082965927 "|synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_generator square_wave_generator:sq_wv " "Elaborating entity \"square_wave_generator\" for hierarchy \"square_wave_generator:sq_wv\"" {  } { { "synthesizer.sv" "sq_wv" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082965940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(17) " "Verilog HDL assignment warning at square_wave_generator.sv(17): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082965940 "|synthesizer|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(24) " "Verilog HDL assignment warning at square_wave_generator.sv(24): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082965941 "|synthesizer|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(32) " "Verilog HDL assignment warning at square_wave_generator.sv(32): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082965941 "|synthesizer|square_wave_generator:sq_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_interface I2S_interface:i2s " "Elaborating entity \"I2S_interface\" for hierarchy \"I2S_interface:i2s\"" {  } { { "synthesizer.sv" "i2s" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082965955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc synthesizer_soc:comb_55 " "Elaborating entity \"synthesizer_soc\" for hierarchy \"synthesizer_soc:comb_55\"" {  } { { "synthesizer.sv" "comb_55" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082965968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_hex_digits_pio synthesizer_soc:comb_55\|synthesizer_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"synthesizer_soc_hex_digits_pio\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "hex_digits_pio" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "i2c_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966059 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966059 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966060 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966060 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966060 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681082966060 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966276 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681082966277 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966444 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082966444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082966532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082966532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966576 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681082966577 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966614 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082966614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082966674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082966674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"synthesizer_soc_jtag_uart_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "jtag_uart_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_w synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_w\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_w" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "wfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082966960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082966960 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082966960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/ECE_385/FinalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/ECE_385/FinalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/ECE_385/FinalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/ECE_385/FinalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082967306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082967306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_r synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_r\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_r" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "synthesizer_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082967726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082967726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082967726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082967726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082967726 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082967726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_key synthesizer_soc:comb_55\|synthesizer_soc_key:key " "Elaborating entity \"synthesizer_soc_key\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_key:key\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "key" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_keycode synthesizer_soc:comb_55\|synthesizer_soc_keycode:keycode " "Elaborating entity \"synthesizer_soc_keycode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_keycode:keycode\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "keycode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_leds_pio synthesizer_soc:comb_55\|synthesizer_soc_leds_pio:leds_pio " "Elaborating entity \"synthesizer_soc_leds_pio\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_leds_pio:leds_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "leds_pio" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0 synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"synthesizer_soc_nios2_gen2_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "nios2_gen2_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "cpu" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_test_bench synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082968834 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082968834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681082968906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082968906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082968957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681082969135 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681082969135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681082969315 ""}
