<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv</a>
time_elapsed: 0.100s
</pre>
<pre class="log">
user_time: 0.07994699999999999
system_time: 0.019754999999999998
ram_usage: 11912

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
sequence abc;
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:1</a>: syntax error, unexpected IDENTIFIER
sequence abc;
         ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
endsequence
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
sequence de;
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
endsequence
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p221.sv:9</a>: Unsupported: wait statements
wait( abc.triggered || de.triggered );
^~~~
%Error: Exiting due to 6 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>