0.7
2020.2
Oct 13 2023
20:47:58
F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.gen/sources_1/bd/top/hdl/top_wrapper.v,1716621052,verilog,,F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.srcs/sim_1/new/top_TB.v,,top_wrapper,,,,,,,,
F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.ip_user_files/bd/top/ip/top_fir_compiler_0_0/sim/top_fir_compiler_0_0.vhd,1716621053,vhdl,,,,top_fir_compiler_0_0,,,,,,,,
F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.ip_user_files/bd/top/sim/top.v,1716621052,verilog,,F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.gen/sources_1/bd/top/hdl/top_wrapper.v,,top,,,,,,,,
F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.srcs/sim_1/new/top_TB.v,1716622189,verilog,,,,top_TB,,,,,,,,
