// Seed: 1042418912
module module_0 (
    input tri0 id_0
);
  assign id_2 = (id_2);
  supply1 id_3;
  tri0 id_4, id_5 = 1;
  wire id_6;
  id_7(
      1, id_5 == 1'b0, 1, id_3 ^ id_5, 1, 1
  );
  wire id_8;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1
    , id_4,
    input  tri   id_2
);
  assign id_0 = 1'b0;
  module_0(
      id_2
  );
endmodule
module module_2 (
    input  tri0 id_0,
    output wor  id_1,
    output wor  id_2
);
  id_4(
      id_0
  ); module_0(
      id_0
  );
endmodule
