
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _74292_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _73471_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _74292_/CK (DFF_X1)
   0.08    0.08 ^ _74292_/Q (DFF_X1)
   0.25    0.34 ^ _65697_/Z (BUF_X1)
   0.05    0.39 v _43179_/ZN (NAND2_X4)
   0.07    0.46 ^ _43748_/ZN (NAND3_X2)
   0.07    0.53 ^ _43749_/Z (CLKBUF_X3)
   0.03    0.56 v _43750_/ZN (NAND4_X4)
   0.03    0.59 v _43756_/ZN (AND2_X4)
   0.03    0.62 v _56346_/ZN (AND2_X4)
   0.04    0.66 v _56354_/ZN (AND2_X2)
   0.03    0.69 ^ _56389_/ZN (OAI211_X2)
   0.03    0.71 v _56395_/ZN (NAND4_X1)
   0.03    0.74 ^ _56399_/ZN (NOR2_X1)
   0.03    0.77 v _56404_/ZN (NAND4_X1)
   0.04    0.82 ^ _56411_/ZN (NOR4_X2)
   0.03    0.85 v _56420_/ZN (NAND4_X1)
   0.04    0.89 ^ _56424_/ZN (NOR3_X1)
   0.03    0.92 v _56432_/ZN (NAND4_X1)
   0.05    0.97 ^ _56439_/ZN (NOR4_X1)
   0.04    1.01 v _56448_/ZN (NAND4_X1)
   0.05    1.06 ^ _56458_/ZN (NOR4_X2)
   0.04    1.09 v _56462_/ZN (OAI211_X2)
   0.04    1.14 ^ _56471_/ZN (NOR4_X2)
   0.06    1.19 ^ _56476_/ZN (AND4_X2)
   0.02    1.21 v _56483_/ZN (NAND4_X1)
   0.05    1.26 ^ _56492_/ZN (NOR4_X1)
   0.03    1.30 v _56502_/ZN (NAND4_X1)
   0.05    1.35 ^ _56511_/ZN (NOR4_X1)
   0.03    1.38 v _56519_/ZN (NAND4_X1)
   0.05    1.44 ^ _56530_/ZN (NOR4_X1)
   0.03    1.47 v _56538_/ZN (NAND4_X1)
   0.05    1.52 ^ _56546_/ZN (NOR4_X1)
   0.03    1.56 v _56556_/ZN (NAND4_X1)
   0.05    1.61 ^ _56563_/ZN (NOR4_X1)
   0.03    1.64 v _56572_/ZN (NAND4_X1)
   0.05    1.69 ^ _56579_/ZN (NOR4_X1)
   0.03    1.73 v _56588_/ZN (NAND4_X1)
   0.05    1.78 ^ _56598_/ZN (NOR4_X1)
   0.03    1.81 v _56609_/ZN (NAND4_X1)
   0.05    1.86 ^ _56616_/ZN (NOR4_X1)
   0.03    1.90 v _56624_/ZN (NAND4_X1)
   0.05    1.95 ^ _56633_/ZN (NOR4_X1)
   0.03    1.98 v _56643_/ZN (NAND4_X1)
   0.05    2.04 ^ _56651_/ZN (NOR4_X1)
   0.03    2.07 v _56660_/ZN (NAND4_X1)
   0.05    2.12 ^ _56667_/ZN (NOR4_X1)
   0.03    2.16 v _56675_/ZN (NAND4_X1)
   0.05    2.21 ^ _56680_/ZN (NOR4_X1)
   0.03    2.24 v _56686_/ZN (NAND4_X1)
   0.05    2.29 ^ _56690_/ZN (NOR4_X1)
   0.05    2.34 ^ _56695_/ZN (AND3_X2)
   0.03    2.37 v _56699_/ZN (OAI211_X2)
   0.04    2.41 ^ _56706_/ZN (NOR4_X4)
   0.03    2.45 v _56709_/ZN (OAI211_X2)
   0.04    2.49 ^ _56716_/ZN (NOR4_X2)
   0.03    2.52 v _56721_/ZN (NAND4_X1)
   0.04    2.56 ^ _56723_/ZN (OAI221_X1)
   0.06    2.62 v _56727_/ZN (AOI221_X4)
   0.03    2.65 v _56729_/ZN (AND2_X4)
   0.03    2.67 v _61077_/ZN (AND2_X4)
   0.03    2.70 v _61078_/Z (BUF_X16)
   0.03    2.73 v _61079_/Z (BUF_X32)
   0.04    2.77 v _61907_/Z (MUX2_X1)
   0.06    2.83 v _61908_/Z (MUX2_X1)
   0.03    2.86 v _72207_/Z (BUF_X1)
   0.00    2.86 v _73471_/D (DFF_X1)
           2.86   data arrival time

   5.60    5.60   clock core_clock (rise edge)
   0.00    5.60   clock network delay (ideal)
   0.00    5.60   clock reconvergence pessimism
           5.60 ^ _73471_/CK (DFF_X1)
  -0.04    5.56   library setup time
           5.56   data required time
---------------------------------------------------------
           5.56   data required time
          -2.86   data arrival time
---------------------------------------------------------
           2.70   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 249315 u^2 9% utilization.
