
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001064c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  080107d8  080107d8  000207d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010db0  08010db0  00030274  2**0
                  CONTENTS
  4 .ARM          00000008  08010db0  08010db0  00020db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010db8  08010db8  00030274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010db8  08010db8  00020db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010dbc  08010dbc  00020dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  08010dc0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b1c  20000278  08011034  00030278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d94  08011034  00030d94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030274  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028772  00000000  00000000  000302a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054d9  00000000  00000000  00058a16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b88  00000000  00000000  0005def0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001988  00000000  00000000  0005fa78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262f8  00000000  00000000  00061400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025daa  00000000  00000000  000876f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d91c7  00000000  00000000  000ad4a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00186669  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007928  00000000  00000000  001866bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000278 	.word	0x20000278
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080107bc 	.word	0x080107bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000027c 	.word	0x2000027c
 80001c4:	080107bc 	.word	0x080107bc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba4:	f000 b96e 	b.w	8000e84 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468c      	mov	ip, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 8083 	bne.w	8000cd6 <__udivmoddi4+0x116>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d947      	bls.n	8000c66 <__udivmoddi4+0xa6>
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	b142      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	f1c2 0020 	rsb	r0, r2, #32
 8000be0:	fa24 f000 	lsr.w	r0, r4, r0
 8000be4:	4091      	lsls	r1, r2
 8000be6:	4097      	lsls	r7, r2
 8000be8:	ea40 0c01 	orr.w	ip, r0, r1
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf8:	fa1f fe87 	uxth.w	lr, r7
 8000bfc:	fb08 c116 	mls	r1, r8, r6, ip
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c04:	fb06 f10e 	mul.w	r1, r6, lr
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 8119 	bcs.w	8000e48 <__udivmoddi4+0x288>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8116 	bls.w	8000e48 <__udivmoddi4+0x288>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	443b      	add	r3, r7
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c34:	45a6      	cmp	lr, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c3e:	f080 8105 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8102 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c50:	eba4 040e 	sub.w	r4, r4, lr
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	b902      	cbnz	r2, 8000c6a <__udivmoddi4+0xaa>
 8000c68:	deff      	udf	#255	; 0xff
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d150      	bne.n	8000d14 <__udivmoddi4+0x154>
 8000c72:	1bcb      	subs	r3, r1, r7
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f f887 	uxth.w	r8, r7
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c82:	0c21      	lsrs	r1, r4, #16
 8000c84:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0xe2>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	f200 80e9 	bhi.w	8000e74 <__udivmoddi4+0x2b4>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1ac9      	subs	r1, r1, r3
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x10c>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x10a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80d9 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e7bf      	b.n	8000c56 <__udivmoddi4+0x96>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x12e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	f000 80b1 	beq.w	8000e42 <__udivmoddi4+0x282>
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	fab3 f683 	clz	r6, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d14a      	bne.n	8000d8c <__udivmoddi4+0x1cc>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0x140>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80b8 	bhi.w	8000e70 <__udivmoddi4+0x2b0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb61 0103 	sbc.w	r1, r1, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	468c      	mov	ip, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0a8      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000d0e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f603 	lsr.w	r6, r0, r3
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d22:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d26:	40d9      	lsrs	r1, r3
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f108 	mul.w	r1, r6, r8
 8000d40:	4299      	cmp	r1, r3
 8000d42:	fa04 f402 	lsl.w	r4, r4, r2
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x19c>
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 808d 	bcs.w	8000e6c <__udivmoddi4+0x2ac>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 808a 	bls.w	8000e6c <__udivmoddi4+0x2ac>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	443b      	add	r3, r7
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b281      	uxth	r1, r0
 8000d60:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d64:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb00 f308 	mul.w	r3, r0, r8
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x1c4>
 8000d74:	1879      	adds	r1, r7, r1
 8000d76:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d7a:	d273      	bcs.n	8000e64 <__udivmoddi4+0x2a4>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d971      	bls.n	8000e64 <__udivmoddi4+0x2a4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4439      	add	r1, r7
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8a:	e778      	b.n	8000c7e <__udivmoddi4+0xbe>
 8000d8c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d90:	fa03 f406 	lsl.w	r4, r3, r6
 8000d94:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000da2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000daa:	431f      	orrs	r7, r3
 8000dac:	0c3b      	lsrs	r3, r7, #16
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fa1f f884 	uxth.w	r8, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dbe:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc8:	fa00 f306 	lsl.w	r3, r0, r6
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x220>
 8000dce:	1861      	adds	r1, r4, r1
 8000dd0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dd4:	d248      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000dd6:	458a      	cmp	sl, r1
 8000dd8:	d946      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000dda:	f1a9 0902 	sub.w	r9, r9, #2
 8000dde:	4421      	add	r1, r4
 8000de0:	eba1 010a 	sub.w	r1, r1, sl
 8000de4:	b2bf      	uxth	r7, r7
 8000de6:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dea:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df2:	fb00 f808 	mul.w	r8, r0, r8
 8000df6:	45b8      	cmp	r8, r7
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x24a>
 8000dfa:	19e7      	adds	r7, r4, r7
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e00:	d22e      	bcs.n	8000e60 <__udivmoddi4+0x2a0>
 8000e02:	45b8      	cmp	r8, r7
 8000e04:	d92c      	bls.n	8000e60 <__udivmoddi4+0x2a0>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4427      	add	r7, r4
 8000e0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0e:	eba7 0708 	sub.w	r7, r7, r8
 8000e12:	fba0 8902 	umull	r8, r9, r0, r2
 8000e16:	454f      	cmp	r7, r9
 8000e18:	46c6      	mov	lr, r8
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	d31a      	bcc.n	8000e54 <__udivmoddi4+0x294>
 8000e1e:	d017      	beq.n	8000e50 <__udivmoddi4+0x290>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x27a>
 8000e22:	ebb3 020e 	subs.w	r2, r3, lr
 8000e26:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2e:	40f2      	lsrs	r2, r6
 8000e30:	ea4c 0202 	orr.w	r2, ip, r2
 8000e34:	40f7      	lsrs	r7, r6
 8000e36:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e70b      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fd      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e50:	4543      	cmp	r3, r8
 8000e52:	d2e5      	bcs.n	8000e20 <__udivmoddi4+0x260>
 8000e54:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e58:	eb69 0104 	sbc.w	r1, r9, r4
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7df      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e7d2      	b.n	8000e0a <__udivmoddi4+0x24a>
 8000e64:	4660      	mov	r0, ip
 8000e66:	e78d      	b.n	8000d84 <__udivmoddi4+0x1c4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7b9      	b.n	8000de0 <__udivmoddi4+0x220>
 8000e6c:	4666      	mov	r6, ip
 8000e6e:	e775      	b.n	8000d5c <__udivmoddi4+0x19c>
 8000e70:	4630      	mov	r0, r6
 8000e72:	e74a      	b.n	8000d0a <__udivmoddi4+0x14a>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	4439      	add	r1, r7
 8000e7a:	e713      	b.n	8000ca4 <__udivmoddi4+0xe4>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	443c      	add	r4, r7
 8000e80:	e724      	b.n	8000ccc <__udivmoddi4+0x10c>
 8000e82:	bf00      	nop

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <read_digits>:
#include <stdbool.h>


//----------------------------------------------------------------------------------------
void read_digits(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	char digith = 0;;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	71fb      	strb	r3, [r7, #7]

	digith = read_one_digit_from_keyboard();
 8000e92:	f000 f853 	bl	8000f3c <read_one_digit_from_keyboard>
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
	if(digith == '#')						// Clean buffer
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2b23      	cmp	r3, #35	; 0x23
 8000e9e:	d10a      	bne.n	8000eb6 <read_digits+0x2e>
	{
		memset(keyboard.keyboard_digits_buffer, '\0', sizeof(keyboard.keyboard_digits_buffer));
 8000ea0:	221e      	movs	r2, #30
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4824      	ldr	r0, [pc, #144]	; (8000f38 <read_digits+0xb0>)
 8000ea6:	f00f f847 	bl	800ff38 <memset>
		keyboard.read_digits_position = 0;
 8000eaa:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <read_digits+0xb0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	625a      	str	r2, [r3, #36]	; 0x24
		keyboard.read_one_digit_status = false;
 8000eb0:	4b21      	ldr	r3, [pc, #132]	; (8000f38 <read_digits+0xb0>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	77da      	strb	r2, [r3, #31]
	}
	if(digith == '*')						// If pressed enter
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8000eba:	d109      	bne.n	8000ed0 <read_digits+0x48>
	{
		keyboard.all_digits_was_read = true;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <read_digits+0xb0>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f883 2020 	strb.w	r2, [r3, #32]
		keyboard.read_one_digit_status = false;
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <read_digits+0xb0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	77da      	strb	r2, [r3, #31]
		keyboard.read_digits_position = 0;
 8000eca:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <read_digits+0xb0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if((digith != '\0') && (digith != '#')&& (digith != '*'))
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d028      	beq.n	8000f28 <read_digits+0xa0>
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b23      	cmp	r3, #35	; 0x23
 8000eda:	d025      	beq.n	8000f28 <read_digits+0xa0>
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b2a      	cmp	r3, #42	; 0x2a
 8000ee0:	d022      	beq.n	8000f28 <read_digits+0xa0>
	{
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <read_digits+0xb0>)
 8000ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee6:	4a14      	ldr	r2, [pc, #80]	; (8000f38 <read_digits+0xb0>)
 8000ee8:	7f92      	ldrb	r2, [r2, #30]
 8000eea:	4293      	cmp	r3, r2
 8000eec:	dc11      	bgt.n	8000f12 <read_digits+0x8a>
		{
			keyboard.keyboard_digits_buffer[keyboard.read_digits_position] = digith;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <read_digits+0xb0>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	4911      	ldr	r1, [pc, #68]	; (8000f38 <read_digits+0xb0>)
 8000ef4:	79fa      	ldrb	r2, [r7, #7]
 8000ef6:	54ca      	strb	r2, [r1, r3]
			keyboard.read_digits_position++;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <read_digits+0xb0>)
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	3301      	adds	r3, #1
 8000efe:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <read_digits+0xb0>)
 8000f00:	6253      	str	r3, [r2, #36]	; 0x24
			keyboard.all_digits_was_read = false;
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <read_digits+0xb0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = true;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <read_digits+0xb0>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	77da      	strb	r2, [r3, #31]
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f10:	e00e      	b.n	8000f30 <read_digits+0xa8>
		}
		else								// If entered all digits
		{
			keyboard.all_digits_was_read = true;
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <read_digits+0xb0>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = false;
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <read_digits+0xb0>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	77da      	strb	r2, [r3, #31]
			keyboard.read_digits_position = 0;
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <read_digits+0xb0>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f26:	e003      	b.n	8000f30 <read_digits+0xa8>
		}
	}
	else									// If didn't enter any key
	{
		keyboard.read_one_digit_status = false;
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <read_digits+0xb0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	77da      	strb	r2, [r3, #31]
	}
}
 8000f2e:	bf00      	nop
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	200002ac 	.word	0x200002ac

08000f3c <read_one_digit_from_keyboard>:

//----------------------------------------------------------------------------------------
char read_one_digit_from_keyboard(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
	char digit = '\0';
 8000f42:	2300      	movs	r3, #0
 8000f44:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f4c:	48cf      	ldr	r0, [pc, #828]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f4e:	f005 fdfd 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f58:	48cc      	ldr	r0, [pc, #816]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f5a:	f005 fdf7 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f64:	48c9      	ldr	r0, [pc, #804]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f66:	f005 fdf1 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f70:	48c6      	ldr	r0, [pc, #792]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f72:	f005 fdeb 	bl	8006b4c <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000f76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f7a:	48c5      	ldr	r0, [pc, #788]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000f7c:	f005 fdce 	bl	8006b1c <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d169      	bne.n	800105a <read_one_digit_from_keyboard+0x11e>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f8c:	48bf      	ldr	r0, [pc, #764]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f8e:	f005 fddd 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f98:	48bc      	ldr	r0, [pc, #752]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f9a:	f005 fdd7 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fa4:	48b9      	ldr	r0, [pc, #740]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fa6:	f005 fdd1 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb0:	48b6      	ldr	r0, [pc, #728]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fb2:	f005 fdcb 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000fb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fba:	48b5      	ldr	r0, [pc, #724]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000fbc:	f005 fdae 	bl	8006b1c <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <read_one_digit_from_keyboard+0x8e>
		{
			digit = '1';
 8000fc6:	2331      	movs	r3, #49	; 0x31
 8000fc8:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd0:	48ae      	ldr	r0, [pc, #696]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fd2:	f005 fdbb 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	48ab      	ldr	r0, [pc, #684]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fde:	f005 fdb5 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000fe2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fe6:	48aa      	ldr	r0, [pc, #680]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000fe8:	f005 fd98 	bl	8006b1c <HAL_GPIO_ReadPin>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d101      	bne.n	8000ff6 <read_one_digit_from_keyboard+0xba>
		{
			digit = '4';
 8000ff2:	2334      	movs	r3, #52	; 0x34
 8000ff4:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffc:	48a3      	ldr	r0, [pc, #652]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000ffe:	f005 fda5 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001008:	48a0      	ldr	r0, [pc, #640]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800100a:	f005 fd9f 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800100e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001012:	489f      	ldr	r0, [pc, #636]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001014:	f005 fd82 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <read_one_digit_from_keyboard+0xe6>
		{
			digit =  '7';
 800101e:	2337      	movs	r3, #55	; 0x37
 8001020:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001028:	4898      	ldr	r0, [pc, #608]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800102a:	f005 fd8f 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001034:	4895      	ldr	r0, [pc, #596]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001036:	f005 fd89 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800103a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103e:	4894      	ldr	r0, [pc, #592]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001040:	f005 fd6c 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <read_one_digit_from_keyboard+0x112>
		{
			digit =  '*';
 800104a:	232a      	movs	r3, #42	; 0x2a
 800104c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800104e:	2201      	movs	r2, #1
 8001050:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001054:	488d      	ldr	r0, [pc, #564]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001056:	f005 fd79 	bl	8006b4c <HAL_GPIO_WritePin>
	}
	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001060:	488a      	ldr	r0, [pc, #552]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001062:	f005 fd73 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106c:	4887      	ldr	r0, [pc, #540]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800106e:	f005 fd6d 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001078:	4884      	ldr	r0, [pc, #528]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800107a:	f005 fd67 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001084:	4881      	ldr	r0, [pc, #516]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001086:	f005 fd61 	bl	8006b4c <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)	// Entered 2 or 5 or 8 or 0
 800108a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108e:	4880      	ldr	r0, [pc, #512]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001090:	f005 fd44 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d169      	bne.n	800116e <read_one_digit_from_keyboard+0x232>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a0:	487a      	ldr	r0, [pc, #488]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010a2:	f005 fd53 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ac:	4877      	ldr	r0, [pc, #476]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010ae:	f005 fd4d 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b8:	4874      	ldr	r0, [pc, #464]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010ba:	f005 fd47 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80010be:	2201      	movs	r2, #1
 80010c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c4:	4871      	ldr	r0, [pc, #452]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010c6:	f005 fd41 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80010ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ce:	4870      	ldr	r0, [pc, #448]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 80010d0:	f005 fd24 	bl	8006b1c <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <read_one_digit_from_keyboard+0x1a2>
		{
			digit =  '2';
 80010da:	2332      	movs	r3, #50	; 0x32
 80010dc:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e4:	4869      	ldr	r0, [pc, #420]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010e6:	f005 fd31 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f0:	4866      	ldr	r0, [pc, #408]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010f2:	f005 fd2b 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80010f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010fa:	4865      	ldr	r0, [pc, #404]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 80010fc:	f005 fd0e 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <read_one_digit_from_keyboard+0x1ce>
		{
			digit =  '5';
 8001106:	2335      	movs	r3, #53	; 0x35
 8001108:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001110:	485e      	ldr	r0, [pc, #376]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001112:	f005 fd1b 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	485b      	ldr	r0, [pc, #364]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800111e:	f005 fd15 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 8001122:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001126:	485a      	ldr	r0, [pc, #360]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001128:	f005 fcf8 	bl	8006b1c <HAL_GPIO_ReadPin>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <read_one_digit_from_keyboard+0x1fa>
		{
			digit = '8';
 8001132:	2338      	movs	r3, #56	; 0x38
 8001134:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113c:	4853      	ldr	r0, [pc, #332]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800113e:	f005 fd05 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001148:	4850      	ldr	r0, [pc, #320]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800114a:	f005 fcff 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 800114e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001152:	484f      	ldr	r0, [pc, #316]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001154:	f005 fce2 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <read_one_digit_from_keyboard+0x226>
		{
			digit = '0';
 800115e:	2330      	movs	r3, #48	; 0x30
 8001160:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001168:	4848      	ldr	r0, [pc, #288]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800116a:	f005 fcef 	bl	8006b4c <HAL_GPIO_WritePin>
	}

	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001174:	4845      	ldr	r0, [pc, #276]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001176:	f005 fce9 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001180:	4842      	ldr	r0, [pc, #264]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001182:	f005 fce3 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118c:	483f      	ldr	r0, [pc, #252]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800118e:	f005 fcdd 	bl	8006b4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001198:	483c      	ldr	r0, [pc, #240]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800119a:	f005 fcd7 	bl	8006b4c <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)	// Entered 3 or 6 or 9 or    // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	483c      	ldr	r0, [pc, #240]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 80011a4:	f005 fcba 	bl	8006b1c <HAL_GPIO_ReadPin>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d169      	bne.n	8001282 <read_one_digit_from_keyboard+0x346>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011b4:	4835      	ldr	r0, [pc, #212]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011b6:	f005 fcc9 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c0:	4832      	ldr	r0, [pc, #200]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011c2:	f005 fcc3 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80011c6:	2201      	movs	r2, #1
 80011c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011cc:	482f      	ldr	r0, [pc, #188]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011ce:	f005 fcbd 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d8:	482c      	ldr	r0, [pc, #176]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011da:	f005 fcb7 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 80011de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011e2:	482c      	ldr	r0, [pc, #176]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 80011e4:	f005 fc9a 	bl	8006b1c <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <read_one_digit_from_keyboard+0x2b6>
		{
			digit = '3';
 80011ee:	2333      	movs	r3, #51	; 0x33
 80011f0:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f8:	4824      	ldr	r0, [pc, #144]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011fa:	f005 fca7 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001204:	4821      	ldr	r0, [pc, #132]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001206:	f005 fca1 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 800120a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800120e:	4821      	ldr	r0, [pc, #132]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 8001210:	f005 fc84 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <read_one_digit_from_keyboard+0x2e2>
		{
			digit = '6';
 800121a:	2336      	movs	r3, #54	; 0x36
 800121c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800121e:	2201      	movs	r2, #1
 8001220:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001224:	4819      	ldr	r0, [pc, #100]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001226:	f005 fc91 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001230:	4816      	ldr	r0, [pc, #88]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001232:	f005 fc8b 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001236:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123a:	4816      	ldr	r0, [pc, #88]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 800123c:	f005 fc6e 	bl	8006b1c <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <read_one_digit_from_keyboard+0x30e>
		{
			digit = '9';
 8001246:	2339      	movs	r3, #57	; 0x39
 8001248:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001250:	480e      	ldr	r0, [pc, #56]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001252:	f005 fc7b 	bl	8006b4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 7180 	mov.w	r1, #256	; 0x100
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800125e:	f005 fc75 	bl	8006b4c <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001262:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001266:	480b      	ldr	r0, [pc, #44]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 8001268:	f005 fc58 	bl	8006b1c <HAL_GPIO_ReadPin>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <read_one_digit_from_keyboard+0x33a>
		{
			digit = '#';
 8001272:	2323      	movs	r3, #35	; 0x23
 8001274:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	4803      	ldr	r0, [pc, #12]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800127e:	f005 fc65 	bl	8006b4c <HAL_GPIO_WritePin>
	}
	return digit;
 8001282:	79fb      	ldrb	r3, [r7, #7]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020c00 	.word	0x40020c00
 8001290:	40020400 	.word	0x40020400
 8001294:	40021000 	.word	0x40021000

08001298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129e:	f005 f8f9 	bl	8006494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a2:	f000 f847 	bl	8001334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a6:	f000 faf7 	bl	8001898 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012aa:	f000 f96f 	bl	800158c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80012ae:	f00e fb19 	bl	800f8e4 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 80012b2:	f000 fa2f 	bl	8001714 <MX_TIM2_Init>
  MX_SPI2_Init();
 80012b6:	f000 f99f 	bl	80015f8 <MX_SPI2_Init>
  MX_RNG_Init();
 80012ba:	f000 f953 	bl	8001564 <MX_RNG_Init>
  MX_TIM3_Init();
 80012be:	f000 fa77 	bl	80017b0 <MX_TIM3_Init>
  MX_TIM1_Init();
 80012c2:	f000 f9cf 	bl	8001664 <MX_TIM1_Init>
  MX_I2C3_Init();
 80012c6:	f000 f8f1 	bl	80014ac <MX_I2C3_Init>
  MX_I2C2_Init();
 80012ca:	f000 f8c1 	bl	8001450 <MX_I2C2_Init>
  MX_I2S3_Init();
 80012ce:	f000 f91b 	bl	8001508 <MX_I2S3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80012d2:	f000 f8b1 	bl	8001438 <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //int delay = 10;

  ILI9341_Init();
 80012d6:	f001 fa6b 	bl	80027b0 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 80012da:	2000      	movs	r0, #0
 80012dc:	f001 fc0e 	bl	8002afc <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);          // was  SCREEN_HORIZONTAL_2
 80012e0:	2003      	movs	r0, #3
 80012e2:	f001 fa07 	bl	80026f4 <ILI9341_Set_Rotation>


  ILI9341_Fill_Screen(BLACK);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f001 fc08 	bl	8002afc <ILI9341_Fill_Screen>
  int number_of_tests = 100;
 80012ec:	2364      	movs	r3, #100	; 0x64
 80012ee:	607b      	str	r3, [r7, #4]
  speed_test_LCD(number_of_tests);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f002 facf 	bl	8003894 <speed_test_LCD>

  ILI9341_Fill_Screen(BLACK);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f001 fc00 	bl	8002afc <ILI9341_Fill_Screen>

  // Start scan digits ///////////////////////////////
  HAL_TIM_Base_Start_IT(&htim3);			// Start read digits
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <main+0x94>)
 80012fe:	f00a fbb7 	bl	800ba70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001302:	2100      	movs	r1, #0
 8001304:	4809      	ldr	r0, [pc, #36]	; (800132c <main+0x94>)
 8001306:	f00a fc23 	bl	800bb50 <HAL_TIM_OC_Start_IT>
  keyboard.how_meny_digits_must_be_written = 10;
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <main+0x98>)
 800130c:	220a      	movs	r2, #10
 800130e:	779a      	strb	r2, [r3, #30]
  // Encoder /////////////////////////////////////////
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
//  int32_t prevCounter = 0;
  ////////////////////////////////////////////////////

  detect_all_sensors_and_init();			// Detect all devices which connected to i2c2 and i2c3
 8001310:	f003 fda4 	bl	8004e5c <detect_all_sensors_and_init>
  measure_sensors();
 8001314:	f003 fdca 	bl	8004eac <measure_sensors>
  HAL_Delay(500);
 8001318:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800131c:	f005 f92c 	bl	8006578 <HAL_Delay>
	  /////////////////////////////////////////////////////////////////


	  //I2C_3_scaner();

	 menu();
 8001320:	f001 fd36 	bl	8002d90 <menu>
//	  HAL_TIM_Base_Stop_IT(&htim3);				// Stop timer measure
//	  ARR_REG = TIM3-> CNT;


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001324:	f00e fb04 	bl	800f930 <MX_USB_HOST_Process>
	 menu();
 8001328:	e7fa      	b.n	8001320 <main+0x88>
 800132a:	bf00      	nop
 800132c:	200003d4 	.word	0x200003d4
 8001330:	200002ac 	.word	0x200002ac

08001334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b098      	sub	sp, #96	; 0x60
 8001338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800133e:	2230      	movs	r2, #48	; 0x30
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f00e fdf8 	bl	800ff38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	4b31      	ldr	r3, [pc, #196]	; (8001430 <SystemClock_Config+0xfc>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	4a30      	ldr	r2, [pc, #192]	; (8001430 <SystemClock_Config+0xfc>)
 8001370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001374:	6413      	str	r3, [r2, #64]	; 0x40
 8001376:	4b2e      	ldr	r3, [pc, #184]	; (8001430 <SystemClock_Config+0xfc>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b2b      	ldr	r3, [pc, #172]	; (8001434 <SystemClock_Config+0x100>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a2a      	ldr	r2, [pc, #168]	; (8001434 <SystemClock_Config+0x100>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b28      	ldr	r3, [pc, #160]	; (8001434 <SystemClock_Config+0x100>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800139e:	2301      	movs	r3, #1
 80013a0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a8:	2302      	movs	r3, #2
 80013aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013b2:	2308      	movs	r3, #8
 80013b4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013b6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80013ba:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013c0:	2307      	movs	r3, #7
 80013c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013c8:	4618      	mov	r0, r3
 80013ca:	f009 fa43 	bl	800a854 <HAL_RCC_OscConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80013d4:	f000 fbfc 	bl	8001bd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	230f      	movs	r3, #15
 80013da:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f0:	f107 031c 	add.w	r3, r7, #28
 80013f4:	2105      	movs	r1, #5
 80013f6:	4618      	mov	r0, r3
 80013f8:	f009 fca4 	bl	800ad44 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001402:	f000 fbe5 	bl	8001bd0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001406:	2301      	movs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800140a:	23c0      	movs	r3, #192	; 0xc0
 800140c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800140e:	2302      	movs	r3, #2
 8001410:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4618      	mov	r0, r3
 8001418:	f009 fe7c 	bl	800b114 <HAL_RCCEx_PeriphCLKConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001422:	f000 fbd5 	bl	8001bd0 <Error_Handler>
  }
}
 8001426:	bf00      	nop
 8001428:	3760      	adds	r7, #96	; 0x60
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800
 8001434:	40007000 	.word	0x40007000

08001438 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800143c:	2200      	movs	r2, #0
 800143e:	2100      	movs	r1, #0
 8001440:	201c      	movs	r0, #28
 8001442:	f005 f998 	bl	8006776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001446:	201c      	movs	r0, #28
 8001448:	f005 f9b1 	bl	80067ae <HAL_NVIC_EnableIRQ>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <MX_I2C2_Init+0x54>)
 8001458:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_I2C2_Init+0x50>)
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <MX_I2C2_Init+0x58>)
 800145e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_I2C2_Init+0x50>)
 800146e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001472:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_I2C2_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800148c:	4804      	ldr	r0, [pc, #16]	; (80014a0 <MX_I2C2_Init+0x50>)
 800148e:	f007 f90d 	bl	80086ac <HAL_I2C_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001498:	f000 fb9a 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000380 	.word	0x20000380
 80014a4:	40005800 	.word	0x40005800
 80014a8:	000186a0 	.word	0x000186a0

080014ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <MX_I2C3_Init+0x50>)
 80014b2:	4a13      	ldr	r2, [pc, #76]	; (8001500 <MX_I2C3_Init+0x54>)
 80014b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80014b6:	4b11      	ldr	r3, [pc, #68]	; (80014fc <MX_I2C3_Init+0x50>)
 80014b8:	4a12      	ldr	r2, [pc, #72]	; (8001504 <MX_I2C3_Init+0x58>)
 80014ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <MX_I2C3_Init+0x50>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80014c2:	4b0e      	ldr	r3, [pc, #56]	; (80014fc <MX_I2C3_Init+0x50>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <MX_I2C3_Init+0x50>)
 80014ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <MX_I2C3_Init+0x50>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <MX_I2C3_Init+0x50>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014dc:	4b07      	ldr	r3, [pc, #28]	; (80014fc <MX_I2C3_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <MX_I2C3_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014e8:	4804      	ldr	r0, [pc, #16]	; (80014fc <MX_I2C3_Init+0x50>)
 80014ea:	f007 f8df 	bl	80086ac <HAL_I2C_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80014f4:	f000 fb6c 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	200002d4 	.word	0x200002d4
 8001500:	40005c00 	.word	0x40005c00
 8001504:	000186a0 	.word	0x000186a0

08001508 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_I2S3_Init+0x54>)
 800150e:	4a14      	ldr	r2, [pc, #80]	; (8001560 <MX_I2S3_Init+0x58>)
 8001510:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <MX_I2S3_Init+0x54>)
 8001514:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001518:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_I2S3_Init+0x54>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001520:	4b0e      	ldr	r3, [pc, #56]	; (800155c <MX_I2S3_Init+0x54>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <MX_I2S3_Init+0x54>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <MX_I2S3_Init+0x54>)
 800152e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001532:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <MX_I2S3_Init+0x54>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <MX_I2S3_Init+0x54>)
 800153c:	2200      	movs	r2, #0
 800153e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <MX_I2S3_Init+0x54>)
 8001542:	2201      	movs	r2, #1
 8001544:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <MX_I2S3_Init+0x54>)
 8001548:	f008 fce4 	bl	8009f14 <HAL_I2S_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001552:	f000 fb3d 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000514 	.word	0x20000514
 8001560:	40003c00 	.word	0x40003c00

08001564 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_RNG_Init+0x20>)
 800156a:	4a07      	ldr	r2, [pc, #28]	; (8001588 <MX_RNG_Init+0x24>)
 800156c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_RNG_Init+0x20>)
 8001570:	f009 ff10 	bl	800b394 <HAL_RNG_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800157a:	f000 fb29 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000464 	.word	0x20000464
 8001588:	50060800 	.word	0x50060800

0800158c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001590:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <MX_SPI1_Init+0x64>)
 8001592:	4a18      	ldr	r2, [pc, #96]	; (80015f4 <MX_SPI1_Init+0x68>)
 8001594:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <MX_SPI1_Init+0x64>)
 8001598:	f44f 7282 	mov.w	r2, #260	; 0x104
 800159c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d0:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015d8:	220a      	movs	r2, #10
 80015da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015de:	f009 ff67 	bl	800b4b0 <HAL_SPI_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015e8:	f000 faf2 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000474 	.word	0x20000474
 80015f4:	40013000 	.word	0x40013000

080015f8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015fc:	4b17      	ldr	r3, [pc, #92]	; (800165c <MX_SPI2_Init+0x64>)
 80015fe:	4a18      	ldr	r2, [pc, #96]	; (8001660 <MX_SPI2_Init+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <MX_SPI2_Init+0x64>)
 8001604:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001608:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800160a:	4b14      	ldr	r3, [pc, #80]	; (800165c <MX_SPI2_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_SPI2_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_SPI2_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_SPI2_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_SPI2_Init+0x64>)
 8001624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001628:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_SPI2_Init+0x64>)
 800162c:	2200      	movs	r2, #0
 800162e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_SPI2_Init+0x64>)
 8001632:	2200      	movs	r2, #0
 8001634:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_SPI2_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_SPI2_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_SPI2_Init+0x64>)
 8001644:	220a      	movs	r2, #10
 8001646:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_SPI2_Init+0x64>)
 800164a:	f009 ff31 	bl	800b4b0 <HAL_SPI_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001654:	f000 fabc 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000328 	.word	0x20000328
 8001660:	40003800 	.word	0x40003800

08001664 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	; 0x30
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	2224      	movs	r2, #36	; 0x24
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f00e fc60 	bl	800ff38 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001680:	4b22      	ldr	r3, [pc, #136]	; (800170c <MX_TIM1_Init+0xa8>)
 8001682:	4a23      	ldr	r2, [pc, #140]	; (8001710 <MX_TIM1_Init+0xac>)
 8001684:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001686:	4b21      	ldr	r3, [pc, #132]	; (800170c <MX_TIM1_Init+0xa8>)
 8001688:	2200      	movs	r2, #0
 800168a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168c:	4b1f      	ldr	r3, [pc, #124]	; (800170c <MX_TIM1_Init+0xa8>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001692:	4b1e      	ldr	r3, [pc, #120]	; (800170c <MX_TIM1_Init+0xa8>)
 8001694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001698:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169a:	4b1c      	ldr	r3, [pc, #112]	; (800170c <MX_TIM1_Init+0xa8>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_TIM1_Init+0xa8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_TIM1_Init+0xa8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016ac:	2301      	movs	r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016b0:	2300      	movs	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016b4:	2301      	movs	r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016c0:	2300      	movs	r3, #0
 80016c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016c4:	2301      	movs	r3, #1
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	; (800170c <MX_TIM1_Init+0xa8>)
 80016d8:	f00a fba1 	bl	800be1e <HAL_TIM_Encoder_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80016e2:	f000 fa75 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_TIM1_Init+0xa8>)
 80016f4:	f00b fa06 	bl	800cb04 <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80016fe:	f000 fa67 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3730      	adds	r7, #48	; 0x30
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000041c 	.word	0x2000041c
 8001710:	40010000 	.word	0x40010000

08001714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001728:	463b      	mov	r3, r7
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_TIM2_Init+0x98>)
 8001732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001736:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <MX_TIM2_Init+0x98>)
 800173a:	f240 3247 	movw	r2, #839	; 0x347
 800173e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_TIM2_Init+0x98>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001746:	4b19      	ldr	r3, [pc, #100]	; (80017ac <MX_TIM2_Init+0x98>)
 8001748:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800174c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	4b17      	ldr	r3, [pc, #92]	; (80017ac <MX_TIM2_Init+0x98>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_TIM2_Init+0x98>)
 8001756:	2280      	movs	r2, #128	; 0x80
 8001758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175a:	4814      	ldr	r0, [pc, #80]	; (80017ac <MX_TIM2_Init+0x98>)
 800175c:	f00a f938 	bl	800b9d0 <HAL_TIM_Base_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001766:	f000 fa33 	bl	8001bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	4619      	mov	r1, r3
 8001776:	480d      	ldr	r0, [pc, #52]	; (80017ac <MX_TIM2_Init+0x98>)
 8001778:	f00a fdbe 	bl	800c2f8 <HAL_TIM_ConfigClockSource>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001782:	f000 fa25 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001786:	2310      	movs	r3, #16
 8001788:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800178e:	463b      	mov	r3, r7
 8001790:	4619      	mov	r1, r3
 8001792:	4806      	ldr	r0, [pc, #24]	; (80017ac <MX_TIM2_Init+0x98>)
 8001794:	f00b f9b6 	bl	800cb04 <HAL_TIMEx_MasterConfigSynchronization>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800179e:	f000 fa17 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200004cc 	.word	0x200004cc

080017b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	; 0x38
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c4:	f107 0320 	add.w	r3, r7, #32
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e0:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017e2:	4a2c      	ldr	r2, [pc, #176]	; (8001894 <MX_TIM3_Init+0xe4>)
 80017e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2099;
 80017e6:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017e8:	f640 0233 	movw	r2, #2099	; 0x833
 80017ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b28      	ldr	r3, [pc, #160]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80017f4:	4b26      	ldr	r3, [pc, #152]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80017fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b24      	ldr	r3, [pc, #144]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001802:	4b23      	ldr	r3, [pc, #140]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001804:	2280      	movs	r2, #128	; 0x80
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001808:	4821      	ldr	r0, [pc, #132]	; (8001890 <MX_TIM3_Init+0xe0>)
 800180a:	f00a f8e1 	bl	800b9d0 <HAL_TIM_Base_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001814:	f000 f9dc 	bl	8001bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800181e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001822:	4619      	mov	r1, r3
 8001824:	481a      	ldr	r0, [pc, #104]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001826:	f00a fd67 	bl	800c2f8 <HAL_TIM_ConfigClockSource>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001830:	f000 f9ce 	bl	8001bd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001834:	4816      	ldr	r0, [pc, #88]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001836:	f00a fa99 	bl	800bd6c <HAL_TIM_PWM_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001840:	f000 f9c6 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	480f      	ldr	r0, [pc, #60]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001854:	f00b f956 	bl	800cb04 <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800185e:	f000 f9b7 	bl	8001bd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001862:	2360      	movs	r3, #96	; 0x60
 8001864:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	; (8001890 <MX_TIM3_Init+0xe0>)
 800187a:	f00a fc7f 	bl	800c17c <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001884:	f000 f9a4 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3738      	adds	r7, #56	; 0x38
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200003d4 	.word	0x200003d4
 8001894:	40000400 	.word	0x40000400

08001898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	; 0x30
 800189c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	f107 031c 	add.w	r3, r7, #28
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
 80018b2:	4bb4      	ldr	r3, [pc, #720]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4ab3      	ldr	r2, [pc, #716]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018b8:	f043 0310 	orr.w	r3, r3, #16
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4bb1      	ldr	r3, [pc, #708]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0310 	and.w	r3, r3, #16
 80018c6:	61bb      	str	r3, [r7, #24]
 80018c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	4bad      	ldr	r3, [pc, #692]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4aac      	ldr	r2, [pc, #688]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4baa      	ldr	r3, [pc, #680]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4ba6      	ldr	r3, [pc, #664]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4aa5      	ldr	r2, [pc, #660]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4ba3      	ldr	r3, [pc, #652]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b9f      	ldr	r3, [pc, #636]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a9e      	ldr	r2, [pc, #632]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b9c      	ldr	r3, [pc, #624]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b98      	ldr	r3, [pc, #608]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a97      	ldr	r2, [pc, #604]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b95      	ldr	r3, [pc, #596]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4b91      	ldr	r3, [pc, #580]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a90      	ldr	r2, [pc, #576]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 8001944:	f043 0308 	orr.w	r3, r3, #8
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b8e      	ldr	r3, [pc, #568]	; (8001b84 <MX_GPIO_Init+0x2ec>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 8001956:	2200      	movs	r2, #0
 8001958:	217c      	movs	r1, #124	; 0x7c
 800195a:	488b      	ldr	r0, [pc, #556]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 800195c:	f005 f8f6 	bl	8006b4c <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2101      	movs	r1, #1
 8001964:	4889      	ldr	r0, [pc, #548]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001966:	f005 f8f1 	bl	8006b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_nrf_GPIO_Port, CE_nrf_Pin, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	2108      	movs	r1, #8
 800196e:	4888      	ldr	r0, [pc, #544]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001970:	f005 f8ec 	bl	8006b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CSN_nrf_Pin|CS_mcroSD_Pin|CS_M25Q_Pin, GPIO_PIN_RESET);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 6105 	mov.w	r1, #2128	; 0x850
 800197a:	4884      	ldr	r0, [pc, #528]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 800197c:	f005 f8e6 	bl	8006b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001980:	2200      	movs	r2, #0
 8001982:	f64f 7110 	movw	r1, #65296	; 0xff10
 8001986:	4883      	ldr	r0, [pc, #524]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001988:	f005 f8e0 	bl	8006b4c <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001992:	4881      	ldr	r0, [pc, #516]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001994:	f005 f8da 	bl	8006b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_LCD_Pin RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin;
 8001998:	2374      	movs	r3, #116	; 0x74
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4876      	ldr	r0, [pc, #472]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 80019b0:	f004 ff18 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80019b4:	2308      	movs	r3, #8
 80019b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	4619      	mov	r1, r3
 80019ca:	486f      	ldr	r0, [pc, #444]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 80019cc:	f004 ff0a 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_IRQ_Pin AM2302_Pin IRQ_nrf_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|AM2302_Pin|IRQ_nrf_Pin;
 80019d0:	f242 0322 	movw	r3, #8226	; 0x2022
 80019d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019de:	f107 031c 	add.w	r3, r7, #28
 80019e2:	4619      	mov	r1, r3
 80019e4:	4869      	ldr	r0, [pc, #420]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80019e6:	f004 fefd 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin CSN_nrf_Pin CS_mcroSD_Pin CS_M25Q_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|CSN_nrf_Pin|CS_mcroSD_Pin|CS_M25Q_Pin;
 80019ea:	f640 0351 	movw	r3, #2129	; 0x851
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	4619      	mov	r1, r3
 8001a02:	4862      	ldr	r0, [pc, #392]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001a04:	f004 feee 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001a08:	2308      	movs	r3, #8
 8001a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a18:	2305      	movs	r3, #5
 8001a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 031c 	add.w	r3, r7, #28
 8001a20:	4619      	mov	r1, r3
 8001a22:	485a      	ldr	r0, [pc, #360]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001a24:	f004 fede 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_nrf_Pin */
  GPIO_InitStruct.Pin = CE_nrf_Pin;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CE_nrf_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4854      	ldr	r0, [pc, #336]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001a40:	f004 fed0 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a44:	2304      	movs	r3, #4
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a50:	f107 031c 	add.w	r3, r7, #28
 8001a54:	4619      	mov	r1, r3
 8001a56:	4850      	ldr	r0, [pc, #320]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001a58:	f004 fec4 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTION_SENSOR_9960_Pin */
  GPIO_InitStruct.Pin = MOTION_SENSOR_9960_Pin;
 8001a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a62:	4b4e      	ldr	r3, [pc, #312]	; (8001b9c <MX_GPIO_Init+0x304>)
 8001a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MOTION_SENSOR_9960_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 031c 	add.w	r3, r7, #28
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4845      	ldr	r0, [pc, #276]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 8001a72:	f004 feb7 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_3_Pin encoder_button_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_3_Pin|encoder_button_Pin;
 8001a76:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a80:	2301      	movs	r3, #1
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	483f      	ldr	r0, [pc, #252]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 8001a8c:	f004 feaa 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_2_Pin KEYBOARD_COLUMN_1_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_2_Pin|KEYBOARD_COLUMN_1_Pin;
 8001a90:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a96:	2300      	movs	r3, #0
 8001a98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9e:	f107 031c 	add.w	r3, r7, #28
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	483c      	ldr	r0, [pc, #240]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001aa6:	f004 fe9d 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_ROW_4_Pin KEYBOARD_ROW_3_Pin KEYBOARD_ROW_2_Pin KEYBOARD_ROW_1_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001aaa:	f64f 7310 	movw	r3, #65296	; 0xff10
 8001aae:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001abc:	f107 031c 	add.w	r3, r7, #28
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4834      	ldr	r0, [pc, #208]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001ac4:	f004 fe8e 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ac8:	2320      	movs	r3, #32
 8001aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001acc:	2300      	movs	r3, #0
 8001ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	f107 031c 	add.w	r3, r7, #28
 8001ad8:	4619      	mov	r1, r3
 8001ada:	482e      	ldr	r0, [pc, #184]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001adc:	f004 fe82 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ae0:	2340      	movs	r3, #64	; 0x40
 8001ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	4619      	mov	r1, r3
 8001af6:	4828      	ldr	r0, [pc, #160]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001af8:	f004 fe74 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 8001afc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b02:	2301      	movs	r3, #1
 8001b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	4619      	mov	r1, r3
 8001b14:	4820      	ldr	r0, [pc, #128]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001b16:	f004 fe65 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 8001b1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b20:	2312      	movs	r3, #18
 8001b22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b24:	2301      	movs	r3, #1
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 8001b30:	f107 031c 	add.w	r3, r7, #28
 8001b34:	4619      	mov	r1, r3
 8001b36:	4818      	ldr	r0, [pc, #96]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001b38:	f004 fe54 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b40:	2300      	movs	r3, #0
 8001b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480e      	ldr	r0, [pc, #56]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 8001b50:	f004 fe48 	bl	80067e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001b54:	2302      	movs	r3, #2
 8001b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b58:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	4619      	mov	r1, r3
 8001b66:	4808      	ldr	r0, [pc, #32]	; (8001b88 <MX_GPIO_Init+0x2f0>)
 8001b68:	f004 fe3c 	bl	80067e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2100      	movs	r1, #0
 8001b70:	2028      	movs	r0, #40	; 0x28
 8001b72:	f004 fe00 	bl	8006776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b76:	2028      	movs	r0, #40	; 0x28
 8001b78:	f004 fe19 	bl	80067ae <HAL_NVIC_EnableIRQ>

}
 8001b7c:	bf00      	nop
 8001b7e:	3730      	adds	r7, #48	; 0x30
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40020800 	.word	0x40020800
 8001b90:	40020000 	.word	0x40020000
 8001b94:	40020c00 	.word	0x40020c00
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	10110000 	.word	0x10110000
 8001ba0:	10120000 	.word	0x10120000

08001ba4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MOTION_SENSOR_9960_Pin)
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bb4:	d105      	bne.n	8001bc2 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bbc:	4803      	ldr	r0, [pc, #12]	; (8001bcc <HAL_GPIO_EXTI_Callback+0x28>)
 8001bbe:	f004 ffc5 	bl	8006b4c <HAL_GPIO_WritePin>
	}
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40020c00 	.word	0x40020c00

08001bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <Error_Handler+0x8>
	...

08001bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <HAL_MspInit+0x5c>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bea:	4a13      	ldr	r2, [pc, #76]	; (8001c38 <HAL_MspInit+0x5c>)
 8001bec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <HAL_MspInit+0x5c>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <HAL_MspInit+0x5c>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	4a0c      	ldr	r2, [pc, #48]	; (8001c38 <HAL_MspInit+0x5c>)
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_MspInit+0x5c>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c1a:	2007      	movs	r0, #7
 8001c1c:	f004 fda0 	bl	8006760 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2100      	movs	r1, #0
 8001c24:	2005      	movs	r0, #5
 8001c26:	f004 fda6 	bl	8006776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001c2a:	2005      	movs	r0, #5
 8001c2c:	f004 fdbf 	bl	80067ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08c      	sub	sp, #48	; 0x30
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 031c 	add.w	r3, r7, #28
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a42      	ldr	r2, [pc, #264]	; (8001d64 <HAL_I2C_MspInit+0x128>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d12d      	bne.n	8001cba <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	4b41      	ldr	r3, [pc, #260]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a40      	ldr	r2, [pc, #256]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001c68:	f043 0302 	orr.w	r3, r3, #2
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b3e      	ldr	r3, [pc, #248]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	61bb      	str	r3, [r7, #24]
 8001c78:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c80:	2312      	movs	r3, #18
 8001c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c84:	2301      	movs	r3, #1
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	4619      	mov	r1, r3
 8001c96:	4835      	ldr	r0, [pc, #212]	; (8001d6c <HAL_I2C_MspInit+0x130>)
 8001c98:	f004 fda4 	bl	80067e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	617b      	str	r3, [r7, #20]
 8001ca0:	4b31      	ldr	r3, [pc, #196]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	4a30      	ldr	r2, [pc, #192]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001ca6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001caa:	6413      	str	r3, [r2, #64]	; 0x40
 8001cac:	4b2e      	ldr	r3, [pc, #184]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001cb8:	e050      	b.n	8001d5c <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a2c      	ldr	r2, [pc, #176]	; (8001d70 <HAL_I2C_MspInit+0x134>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d14b      	bne.n	8001d5c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ccc:	4a26      	ldr	r2, [pc, #152]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d02:	2312      	movs	r3, #18
 8001d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d06:	2301      	movs	r3, #1
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d0e:	2304      	movs	r3, #4
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d12:	f107 031c 	add.w	r3, r7, #28
 8001d16:	4619      	mov	r1, r3
 8001d18:	4816      	ldr	r0, [pc, #88]	; (8001d74 <HAL_I2C_MspInit+0x138>)
 8001d1a:	f004 fd63 	bl	80067e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d24:	2312      	movs	r3, #18
 8001d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d30:	2304      	movs	r3, #4
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 031c 	add.w	r3, r7, #28
 8001d38:	4619      	mov	r1, r3
 8001d3a:	480f      	ldr	r0, [pc, #60]	; (8001d78 <HAL_I2C_MspInit+0x13c>)
 8001d3c:	f004 fd52 	bl	80067e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d40:	2300      	movs	r3, #0
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	4a07      	ldr	r2, [pc, #28]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001d4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d50:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <HAL_I2C_MspInit+0x12c>)
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
}
 8001d5c:	bf00      	nop
 8001d5e:	3730      	adds	r7, #48	; 0x30
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40005800 	.word	0x40005800
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40005c00 	.word	0x40005c00
 8001d74:	40020800 	.word	0x40020800
 8001d78:	40020000 	.word	0x40020000

08001d7c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	; 0x30
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 031c 	add.w	r3, r7, #28
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a37      	ldr	r2, [pc, #220]	; (8001e78 <HAL_I2S_MspInit+0xfc>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d168      	bne.n	8001e70 <HAL_I2S_MspInit+0xf4>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61bb      	str	r3, [r7, #24]
 8001da2:	4b36      	ldr	r3, [pc, #216]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a35      	ldr	r2, [pc, #212]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001da8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b33      	ldr	r3, [pc, #204]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001db6:	61bb      	str	r3, [r7, #24]
 8001db8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	4b2f      	ldr	r3, [pc, #188]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a2e      	ldr	r2, [pc, #184]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b2c      	ldr	r3, [pc, #176]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a27      	ldr	r2, [pc, #156]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001de0:	f043 0304 	orr.w	r3, r3, #4
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0304 	and.w	r3, r3, #4
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	4b21      	ldr	r3, [pc, #132]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a20      	ldr	r2, [pc, #128]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <HAL_I2S_MspInit+0x100>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    PB4     ------> I2S3_ext_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001e0e:	2310      	movs	r3, #16
 8001e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e1e:	2306      	movs	r3, #6
 8001e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 031c 	add.w	r3, r7, #28
 8001e26:	4619      	mov	r1, r3
 8001e28:	4815      	ldr	r0, [pc, #84]	; (8001e80 <HAL_I2S_MspInit+0x104>)
 8001e2a:	f004 fcdb 	bl	80067e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8001e2e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e40:	2306      	movs	r3, #6
 8001e42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	4619      	mov	r1, r3
 8001e4a:	480e      	ldr	r0, [pc, #56]	; (8001e84 <HAL_I2S_MspInit+0x108>)
 8001e4c:	f004 fcca 	bl	80067e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e50:	2310      	movs	r3, #16
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_I2S3ext;
 8001e60:	2307      	movs	r3, #7
 8001e62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4807      	ldr	r0, [pc, #28]	; (8001e88 <HAL_I2S_MspInit+0x10c>)
 8001e6c:	f004 fcba 	bl	80067e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e70:	bf00      	nop
 8001e72:	3730      	adds	r7, #48	; 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40003c00 	.word	0x40003c00
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40020000 	.word	0x40020000
 8001e84:	40020800 	.word	0x40020800
 8001e88:	40020400 	.word	0x40020400

08001e8c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a0b      	ldr	r2, [pc, #44]	; (8001ec8 <HAL_RNG_MspInit+0x3c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d10d      	bne.n	8001eba <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_RNG_MspInit+0x40>)
 8001ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea6:	4a09      	ldr	r2, [pc, #36]	; (8001ecc <HAL_RNG_MspInit+0x40>)
 8001ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eac:	6353      	str	r3, [r2, #52]	; 0x34
 8001eae:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <HAL_RNG_MspInit+0x40>)
 8001eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	50060800 	.word	0x50060800
 8001ecc:	40023800 	.word	0x40023800

08001ed0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08c      	sub	sp, #48	; 0x30
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 031c 	add.w	r3, r7, #28
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a41      	ldr	r2, [pc, #260]	; (8001ff4 <HAL_SPI_MspInit+0x124>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d12c      	bne.n	8001f4c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	4b40      	ldr	r3, [pc, #256]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a3f      	ldr	r2, [pc, #252]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001efc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b3d      	ldr	r3, [pc, #244]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	4b39      	ldr	r3, [pc, #228]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a38      	ldr	r2, [pc, #224]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f2a:	23e0      	movs	r3, #224	; 0xe0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	482d      	ldr	r0, [pc, #180]	; (8001ffc <HAL_SPI_MspInit+0x12c>)
 8001f46:	f004 fc4d 	bl	80067e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f4a:	e04f      	b.n	8001fec <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a2b      	ldr	r2, [pc, #172]	; (8002000 <HAL_SPI_MspInit+0x130>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d14a      	bne.n	8001fec <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	4b27      	ldr	r3, [pc, #156]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	4a26      	ldr	r2, [pc, #152]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f64:	6413      	str	r3, [r2, #64]	; 0x40
 8001f66:	4b24      	ldr	r3, [pc, #144]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b20      	ldr	r3, [pc, #128]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f7c:	f043 0304 	orr.w	r3, r3, #4
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0304 	and.w	r3, r3, #4
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	4b19      	ldr	r3, [pc, #100]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a18      	ldr	r2, [pc, #96]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b16      	ldr	r3, [pc, #88]	; (8001ff8 <HAL_SPI_MspInit+0x128>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001faa:	2304      	movs	r3, #4
 8001fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fba:	2305      	movs	r3, #5
 8001fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	480f      	ldr	r0, [pc, #60]	; (8002004 <HAL_SPI_MspInit+0x134>)
 8001fc6:	f004 fc0d 	bl	80067e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001fca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fdc:	2305      	movs	r3, #5
 8001fde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe0:	f107 031c 	add.w	r3, r7, #28
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <HAL_SPI_MspInit+0x138>)
 8001fe8:	f004 fbfc 	bl	80067e4 <HAL_GPIO_Init>
}
 8001fec:	bf00      	nop
 8001fee:	3730      	adds	r7, #48	; 0x30
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40013000 	.word	0x40013000
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020000 	.word	0x40020000
 8002000:	40003800 	.word	0x40003800
 8002004:	40020800 	.word	0x40020800
 8002008:	40020400 	.word	0x40020400

0800200c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	; 0x28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a19      	ldr	r2, [pc, #100]	; (8002090 <HAL_TIM_Encoder_MspInit+0x84>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d12c      	bne.n	8002088 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	4a17      	ldr	r2, [pc, #92]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6453      	str	r3, [r2, #68]	; 0x44
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b0e      	ldr	r3, [pc, #56]	; (8002094 <HAL_TIM_Encoder_MspInit+0x88>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002066:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800206a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002070:	2301      	movs	r3, #1
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002074:	2300      	movs	r3, #0
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002078:	2301      	movs	r3, #1
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	4805      	ldr	r0, [pc, #20]	; (8002098 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002084:	f004 fbae 	bl	80067e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002088:	bf00      	nop
 800208a:	3728      	adds	r7, #40	; 0x28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40010000 	.word	0x40010000
 8002094:	40023800 	.word	0x40023800
 8002098:	40021000 	.word	0x40021000

0800209c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ac:	d10e      	bne.n	80020cc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	4b16      	ldr	r3, [pc, #88]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	4a15      	ldr	r2, [pc, #84]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6413      	str	r3, [r2, #64]	; 0x40
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020ca:	e01a      	b.n	8002102 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0f      	ldr	r2, [pc, #60]	; (8002110 <HAL_TIM_Base_MspInit+0x74>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d115      	bne.n	8002102 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	4b0c      	ldr	r3, [pc, #48]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	4a0b      	ldr	r2, [pc, #44]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020e0:	f043 0302 	orr.w	r3, r3, #2
 80020e4:	6413      	str	r3, [r2, #64]	; 0x40
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_TIM_Base_MspInit+0x70>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2100      	movs	r1, #0
 80020f6:	201d      	movs	r0, #29
 80020f8:	f004 fb3d 	bl	8006776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020fc:	201d      	movs	r0, #29
 80020fe:	f004 fb56 	bl	80067ae <HAL_NVIC_EnableIRQ>
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40023800 	.word	0x40023800
 8002110:	40000400 	.word	0x40000400

08002114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <NMI_Handler+0x4>

0800211a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <HardFault_Handler+0x4>

08002120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <MemManage_Handler+0x4>

08002126 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212a:	e7fe      	b.n	800212a <BusFault_Handler+0x4>

0800212c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002130:	e7fe      	b.n	8002130 <UsageFault_Handler+0x4>

08002132 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002160:	f004 f9ea 	bl	8006538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}

08002168 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  //const int i = 0;
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);			// For
 800217c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002180:	481b      	ldr	r0, [pc, #108]	; (80021f0 <TIM2_IRQHandler+0x78>)
 8002182:	f004 fcfc 	bl	8006b7e <HAL_GPIO_TogglePin>
  // Changing duty cycle every interrupt. (Period = 0,01 sec)
  // Duty cycle from 0 to 100 and back
  if(movement == 0)			// Up
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <TIM2_IRQHandler+0x7c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d111      	bne.n	80021b2 <TIM2_IRQHandler+0x3a>
  {
	  if(i <= 200)
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <TIM2_IRQHandler+0x80>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2bc8      	cmp	r3, #200	; 0xc8
 8002194:	dc0a      	bgt.n	80021ac <TIM2_IRQHandler+0x34>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <TIM2_IRQHandler+0x80>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	4b18      	ldr	r3, [pc, #96]	; (80021fc <TIM2_IRQHandler+0x84>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	635a      	str	r2, [r3, #52]	; 0x34
		  i++;
 80021a0:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a14      	ldr	r2, [pc, #80]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	e002      	b.n	80021b2 <TIM2_IRQHandler+0x3a>
	  }
	  else
	  {
		  movement = 1;
 80021ac:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <TIM2_IRQHandler+0x7c>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	601a      	str	r2, [r3, #0]
	  }
  }


  if(movement == 1)			// Down
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <TIM2_IRQHandler+0x7c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d114      	bne.n	80021e4 <TIM2_IRQHandler+0x6c>
  {
	  if( i >= 100)
 80021ba:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2b63      	cmp	r3, #99	; 0x63
 80021c0:	dd0a      	ble.n	80021d8 <TIM2_IRQHandler+0x60>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80021c2:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <TIM2_IRQHandler+0x84>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	635a      	str	r2, [r3, #52]	; 0x34
		  i--;
 80021cc:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	4a09      	ldr	r2, [pc, #36]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e005      	b.n	80021e4 <TIM2_IRQHandler+0x6c>
	  }
	  else
	  {
		  movement = 0;
 80021d8:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <TIM2_IRQHandler+0x7c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
		  i = 100;
 80021de:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <TIM2_IRQHandler+0x80>)
 80021e0:	2264      	movs	r2, #100	; 0x64
 80021e2:	601a      	str	r2, [r3, #0]
	  }
  }

 //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <TIM2_IRQHandler+0x84>)
 80021e6:	f009 fec0 	bl	800bf6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40020c00 	.word	0x40020c00
 80021f4:	20000294 	.word	0x20000294
 80021f8:	20000000 	.word	0x20000000
 80021fc:	200004cc 	.word	0x200004cc

08002200 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002204:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002208:	4804      	ldr	r0, [pc, #16]	; (800221c <TIM3_IRQHandler+0x1c>)
 800220a:	f004 fcb8 	bl	8006b7e <HAL_GPIO_TogglePin>
  read_digits();
 800220e:	f7fe fe3b 	bl	8000e88 <read_digits>

	//keyboard_test();
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002212:	4803      	ldr	r0, [pc, #12]	; (8002220 <TIM3_IRQHandler+0x20>)
 8002214:	f009 fea9 	bl	800bf6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40020c00 	.word	0x40020c00
 8002220:	200003d4 	.word	0x200003d4

08002224 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
//	{
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
//			// HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002228:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800222c:	f004 fcc2 	bl	8006bb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}

08002234 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <OTG_FS_IRQHandler+0x10>)
 800223a:	f004 ff3d 	bl	80070b8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000a80 	.word	0x20000a80

08002248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002250:	4a14      	ldr	r2, [pc, #80]	; (80022a4 <_sbrk+0x5c>)
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <_sbrk+0x60>)
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800225c:	4b13      	ldr	r3, [pc, #76]	; (80022ac <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d102      	bne.n	800226a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <_sbrk+0x64>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <_sbrk+0x68>)
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	429a      	cmp	r2, r3
 8002276:	d207      	bcs.n	8002288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002278:	f00d fe16 	bl	800fea8 <__errno>
 800227c:	4603      	mov	r3, r0
 800227e:	220c      	movs	r2, #12
 8002280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002286:	e009      	b.n	800229c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228e:	4b07      	ldr	r3, [pc, #28]	; (80022ac <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <_sbrk+0x64>)
 8002298:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20020000 	.word	0x20020000
 80022a8:	00000400 	.word	0x00000400
 80022ac:	20000298 	.word	0x20000298
 80022b0:	20000d98 	.word	0x20000d98

080022b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <SystemInit+0x20>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <SystemInit+0x20>)
 80022c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b08b      	sub	sp, #44	; 0x2c
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4604      	mov	r4, r0
 80022e0:	4608      	mov	r0, r1
 80022e2:	4611      	mov	r1, r2
 80022e4:	461a      	mov	r2, r3
 80022e6:	4623      	mov	r3, r4
 80022e8:	80fb      	strh	r3, [r7, #6]
 80022ea:	4603      	mov	r3, r0
 80022ec:	80bb      	strh	r3, [r7, #4]
 80022ee:	460b      	mov	r3, r1
 80022f0:	807b      	strh	r3, [r7, #2]
 80022f2:	4613      	mov	r3, r2
 80022f4:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 80022f6:	887b      	ldrh	r3, [r7, #2]
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 80022fe:	887b      	ldrh	r3, [r7, #2]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	f1c3 0301 	rsb	r3, r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8002310:	e061      	b.n	80023d6 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8002312:	88fa      	ldrh	r2, [r7, #6]
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	e018      	b.n	800234e <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	b298      	uxth	r0, r3
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	b29a      	uxth	r2, r3
 8002324:	88bb      	ldrh	r3, [r7, #4]
 8002326:	4413      	add	r3, r2
 8002328:	b29b      	uxth	r3, r3
 800232a:	883a      	ldrh	r2, [r7, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	f000 fc0b 	bl	8002b48 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	b298      	uxth	r0, r3
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	b29b      	uxth	r3, r3
 800233a:	88ba      	ldrh	r2, [r7, #4]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	b29b      	uxth	r3, r3
 8002340:	883a      	ldrh	r2, [r7, #0]
 8002342:	4619      	mov	r1, r3
 8002344:	f000 fc00 	bl	8002b48 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	3301      	adds	r3, #1
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	88fa      	ldrh	r2, [r7, #6]
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	4413      	add	r3, r2
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	429a      	cmp	r2, r3
 8002358:	dde0      	ble.n	800231c <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 800235a:	88fa      	ldrh	r2, [r7, #6]
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	e018      	b.n	8002396 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	b298      	uxth	r0, r3
 8002368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236a:	b29a      	uxth	r2, r3
 800236c:	88bb      	ldrh	r3, [r7, #4]
 800236e:	4413      	add	r3, r2
 8002370:	b29b      	uxth	r3, r3
 8002372:	883a      	ldrh	r2, [r7, #0]
 8002374:	4619      	mov	r1, r3
 8002376:	f000 fbe7 	bl	8002b48 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	b298      	uxth	r0, r3
 800237e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002380:	b29b      	uxth	r3, r3
 8002382:	88ba      	ldrh	r2, [r7, #4]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	b29b      	uxth	r3, r3
 8002388:	883a      	ldrh	r2, [r7, #0]
 800238a:	4619      	mov	r1, r3
 800238c:	f000 fbdc 	bl	8002b48 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	3301      	adds	r3, #1
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	88fa      	ldrh	r2, [r7, #6]
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	4413      	add	r3, r2
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	429a      	cmp	r2, r3
 80023a0:	dde0      	ble.n	8002364 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 80023a2:	6a3b      	ldr	r3, [r7, #32]
 80023a4:	3301      	adds	r3, #1
 80023a6:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	4413      	add	r3, r2
 80023ae:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	3302      	adds	r3, #2
 80023b4:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	005a      	lsls	r2, r3, #1
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	4413      	add	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	dd09      	ble.n	80023d6 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	3b01      	subs	r3, #1
 80023c6:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	4413      	add	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]
            xChange += 2;
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3302      	adds	r3, #2
 80023d4:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 80023d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023d8:	6a3b      	ldr	r3, [r7, #32]
 80023da:	429a      	cmp	r2, r3
 80023dc:	da99      	bge.n	8002312 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80023de:	bf00      	nop
 80023e0:	bf00      	nop
 80023e2:	372c      	adds	r7, #44	; 0x2c
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd90      	pop	{r4, r7, pc}

080023e8 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b089      	sub	sp, #36	; 0x24
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	4604      	mov	r4, r0
 80023f0:	4608      	mov	r0, r1
 80023f2:	4611      	mov	r1, r2
 80023f4:	461a      	mov	r2, r3
 80023f6:	4623      	mov	r3, r4
 80023f8:	71fb      	strb	r3, [r7, #7]
 80023fa:	4603      	mov	r3, r0
 80023fc:	80bb      	strh	r3, [r7, #4]
 80023fe:	460b      	mov	r3, r1
 8002400:	71bb      	strb	r3, [r7, #6]
 8002402:	4613      	mov	r3, r2
 8002404:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	2b1f      	cmp	r3, #31
 800240e:	d902      	bls.n	8002416 <ILI9341_Draw_Char+0x2e>
        //Character = 0;
    	//break;
    } else {
        function_char -= 32;
 8002410:	7dfb      	ldrb	r3, [r7, #23]
 8002412:	3b20      	subs	r3, #32
 8002414:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8002416:	2300      	movs	r3, #0
 8002418:	753b      	strb	r3, [r7, #20]
 800241a:	e012      	b.n	8002442 <ILI9341_Draw_Char+0x5a>
		{
		temp[k] = font[function_char][k];
 800241c:	7dfa      	ldrb	r2, [r7, #23]
 800241e:	7d38      	ldrb	r0, [r7, #20]
 8002420:	7d39      	ldrb	r1, [r7, #20]
 8002422:	4c3b      	ldr	r4, [pc, #236]	; (8002510 <ILI9341_Draw_Char+0x128>)
 8002424:	4613      	mov	r3, r2
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	4413      	add	r3, r2
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	4423      	add	r3, r4
 800242e:	4403      	add	r3, r0
 8002430:	781a      	ldrb	r2, [r3, #0]
 8002432:	f107 0318 	add.w	r3, r7, #24
 8002436:	440b      	add	r3, r1
 8002438:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800243c:	7d3b      	ldrb	r3, [r7, #20]
 800243e:	3301      	adds	r3, #1
 8002440:	753b      	strb	r3, [r7, #20]
 8002442:	7d3b      	ldrb	r3, [r7, #20]
 8002444:	2b05      	cmp	r3, #5
 8002446:	d9e9      	bls.n	800241c <ILI9341_Draw_Char+0x34>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8002448:	79bb      	ldrb	r3, [r7, #6]
 800244a:	b299      	uxth	r1, r3
 800244c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800244e:	461a      	mov	r2, r3
 8002450:	0052      	lsls	r2, r2, #1
 8002452:	4413      	add	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	b29a      	uxth	r2, r3
 8002458:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	b29c      	uxth	r4, r3
 800245e:	88b8      	ldrh	r0, [r7, #4]
 8002460:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	4623      	mov	r3, r4
 8002466:	f000 fc37 	bl	8002cd8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800246a:	2300      	movs	r3, #0
 800246c:	757b      	strb	r3, [r7, #21]
 800246e:	e046      	b.n	80024fe <ILI9341_Draw_Char+0x116>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002470:	2300      	movs	r3, #0
 8002472:	75bb      	strb	r3, [r7, #22]
 8002474:	e03d      	b.n	80024f2 <ILI9341_Draw_Char+0x10a>
            if (temp[j] & (1<<i)) {			
 8002476:	7d7b      	ldrb	r3, [r7, #21]
 8002478:	f107 0218 	add.w	r2, r7, #24
 800247c:	4413      	add	r3, r2
 800247e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002482:	461a      	mov	r2, r3
 8002484:	7dbb      	ldrb	r3, [r7, #22]
 8002486:	fa42 f303 	asr.w	r3, r2, r3
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d02c      	beq.n	80024ec <ILI9341_Draw_Char+0x104>
							if(Size == 1)
 8002492:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002494:	2b01      	cmp	r3, #1
 8002496:	d10f      	bne.n	80024b8 <ILI9341_Draw_Char+0xd0>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8002498:	7d7b      	ldrb	r3, [r7, #21]
 800249a:	b29a      	uxth	r2, r3
 800249c:	88bb      	ldrh	r3, [r7, #4]
 800249e:	4413      	add	r3, r2
 80024a0:	b298      	uxth	r0, r3
 80024a2:	79bb      	ldrb	r3, [r7, #6]
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	7dbb      	ldrb	r3, [r7, #22]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	4413      	add	r3, r2
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	887a      	ldrh	r2, [r7, #2]
 80024b0:	4619      	mov	r1, r3
 80024b2:	f000 fb49 	bl	8002b48 <ILI9341_Draw_Pixel>
 80024b6:	e019      	b.n	80024ec <ILI9341_Draw_Char+0x104>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80024b8:	7d7b      	ldrb	r3, [r7, #21]
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80024be:	fb12 f303 	smulbb	r3, r2, r3
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	88bb      	ldrh	r3, [r7, #4]
 80024c6:	4413      	add	r3, r2
 80024c8:	b298      	uxth	r0, r3
 80024ca:	79bb      	ldrb	r3, [r7, #6]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	7dbb      	ldrb	r3, [r7, #22]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80024d4:	fb11 f303 	smulbb	r3, r1, r3
 80024d8:	b29b      	uxth	r3, r3
 80024da:	4413      	add	r3, r2
 80024dc:	b299      	uxth	r1, r3
 80024de:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80024e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80024e2:	887b      	ldrh	r3, [r7, #2]
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	4623      	mov	r3, r4
 80024e8:	f000 fbf6 	bl	8002cd8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80024ec:	7dbb      	ldrb	r3, [r7, #22]
 80024ee:	3301      	adds	r3, #1
 80024f0:	75bb      	strb	r3, [r7, #22]
 80024f2:	7dbb      	ldrb	r3, [r7, #22]
 80024f4:	2b07      	cmp	r3, #7
 80024f6:	d9be      	bls.n	8002476 <ILI9341_Draw_Char+0x8e>
    for (j=0; j<CHAR_WIDTH; j++) {
 80024f8:	7d7b      	ldrb	r3, [r7, #21]
 80024fa:	3301      	adds	r3, #1
 80024fc:	757b      	strb	r3, [r7, #21]
 80024fe:	7d7b      	ldrb	r3, [r7, #21]
 8002500:	2b05      	cmp	r3, #5
 8002502:	d9b5      	bls.n	8002470 <ILI9341_Draw_Char+0x88>
							}
            }						
        }
    }
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	371c      	adds	r7, #28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd90      	pop	{r4, r7, pc}
 800250e:	bf00      	nop
 8002510:	0801090c 	.word	0x0801090c

08002514 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8002514:	b590      	push	{r4, r7, lr}
 8002516:	b087      	sub	sp, #28
 8002518:	af02      	add	r7, sp, #8
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	4608      	mov	r0, r1
 800251e:	4611      	mov	r1, r2
 8002520:	461a      	mov	r2, r3
 8002522:	4603      	mov	r3, r0
 8002524:	817b      	strh	r3, [r7, #10]
 8002526:	460b      	mov	r3, r1
 8002528:	727b      	strb	r3, [r7, #9]
 800252a:	4613      	mov	r3, r2
 800252c:	80fb      	strh	r3, [r7, #6]
    while (*Text) {
 800252e:	e016      	b.n	800255e <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1c5a      	adds	r2, r3, #1
 8002534:	60fa      	str	r2, [r7, #12]
 8002536:	7818      	ldrb	r0, [r3, #0]
 8002538:	88fc      	ldrh	r4, [r7, #6]
 800253a:	7a7a      	ldrb	r2, [r7, #9]
 800253c:	8979      	ldrh	r1, [r7, #10]
 800253e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002540:	9301      	str	r3, [sp, #4]
 8002542:	8c3b      	ldrh	r3, [r7, #32]
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	4623      	mov	r3, r4
 8002548:	f7ff ff4e 	bl	80023e8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 800254c:	8c3b      	ldrh	r3, [r7, #32]
 800254e:	461a      	mov	r2, r3
 8002550:	0052      	lsls	r2, r2, #1
 8002552:	4413      	add	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	897b      	ldrh	r3, [r7, #10]
 800255a:	4413      	add	r3, r2
 800255c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1e4      	bne.n	8002530 <ILI9341_Draw_Text+0x1c>
    }
}
 8002566:	bf00      	nop
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	bd90      	pop	{r4, r7, pc}

08002570 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002574:	2200      	movs	r2, #0
 8002576:	2110      	movs	r1, #16
 8002578:	4802      	ldr	r0, [pc, #8]	; (8002584 <ILI9341_SPI_Init+0x14>)
 800257a:	f004 fae7 	bl	8006b4c <HAL_GPIO_WritePin>
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000

08002588 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8002592:	1df9      	adds	r1, r7, #7
 8002594:	2301      	movs	r3, #1
 8002596:	2201      	movs	r2, #1
 8002598:	4803      	ldr	r0, [pc, #12]	; (80025a8 <ILI9341_SPI_Send+0x20>)
 800259a:	f009 f812 	bl	800b5c2 <HAL_SPI_Transmit>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000328 	.word	0x20000328

080025ac <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2110      	movs	r1, #16
 80025ba:	480a      	ldr	r0, [pc, #40]	; (80025e4 <ILI9341_Write_Command+0x38>)
 80025bc:	f004 fac6 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80025c0:	2200      	movs	r2, #0
 80025c2:	2140      	movs	r1, #64	; 0x40
 80025c4:	4807      	ldr	r0, [pc, #28]	; (80025e4 <ILI9341_Write_Command+0x38>)
 80025c6:	f004 fac1 	bl	8006b4c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ffdb 	bl	8002588 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80025d2:	2201      	movs	r2, #1
 80025d4:	2110      	movs	r1, #16
 80025d6:	4803      	ldr	r0, [pc, #12]	; (80025e4 <ILI9341_Write_Command+0x38>)
 80025d8:	f004 fab8 	bl	8006b4c <HAL_GPIO_WritePin>
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40021000 	.word	0x40021000

080025e8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80025f2:	2201      	movs	r2, #1
 80025f4:	2140      	movs	r1, #64	; 0x40
 80025f6:	480a      	ldr	r0, [pc, #40]	; (8002620 <ILI9341_Write_Data+0x38>)
 80025f8:	f004 faa8 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80025fc:	2200      	movs	r2, #0
 80025fe:	2110      	movs	r1, #16
 8002600:	4807      	ldr	r0, [pc, #28]	; (8002620 <ILI9341_Write_Data+0x38>)
 8002602:	f004 faa3 	bl	8006b4c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ffbd 	bl	8002588 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800260e:	2201      	movs	r2, #1
 8002610:	2110      	movs	r1, #16
 8002612:	4803      	ldr	r0, [pc, #12]	; (8002620 <ILI9341_Write_Data+0x38>)
 8002614:	f004 fa9a 	bl	8006b4c <HAL_GPIO_WritePin>
}
 8002618:	bf00      	nop
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000

08002624 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4604      	mov	r4, r0
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	461a      	mov	r2, r3
 8002632:	4623      	mov	r3, r4
 8002634:	80fb      	strh	r3, [r7, #6]
 8002636:	4603      	mov	r3, r0
 8002638:	80bb      	strh	r3, [r7, #4]
 800263a:	460b      	mov	r3, r1
 800263c:	807b      	strh	r3, [r7, #2]
 800263e:	4613      	mov	r3, r2
 8002640:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8002642:	202a      	movs	r0, #42	; 0x2a
 8002644:	f7ff ffb2 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	b29b      	uxth	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ffc9 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	b2db      	uxtb	r3, r3
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff ffc4 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8002660:	887b      	ldrh	r3, [r7, #2]
 8002662:	0a1b      	lsrs	r3, r3, #8
 8002664:	b29b      	uxth	r3, r3
 8002666:	b2db      	uxtb	r3, r3
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ffbd 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff ffb8 	bl	80025e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8002678:	202b      	movs	r0, #43	; 0x2b
 800267a:	f7ff ff97 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800267e:	88bb      	ldrh	r3, [r7, #4]
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	b29b      	uxth	r3, r3
 8002684:	b2db      	uxtb	r3, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff ffae 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 800268c:	88bb      	ldrh	r3, [r7, #4]
 800268e:	b2db      	uxtb	r3, r3
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff ffa9 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8002696:	883b      	ldrh	r3, [r7, #0]
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	b29b      	uxth	r3, r3
 800269c:	b2db      	uxtb	r3, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff ffa2 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80026a4:	883b      	ldrh	r3, [r7, #0]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff9d 	bl	80025e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80026ae:	202c      	movs	r0, #44	; 0x2c
 80026b0:	f7ff ff7c 	bl	80025ac <ILI9341_Write_Command>
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd90      	pop	{r4, r7, pc}

080026bc <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80026c0:	2200      	movs	r2, #0
 80026c2:	2120      	movs	r1, #32
 80026c4:	480a      	ldr	r0, [pc, #40]	; (80026f0 <ILI9341_Reset+0x34>)
 80026c6:	f004 fa41 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_Delay(200);
 80026ca:	20c8      	movs	r0, #200	; 0xc8
 80026cc:	f003 ff54 	bl	8006578 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80026d0:	2200      	movs	r2, #0
 80026d2:	2110      	movs	r1, #16
 80026d4:	4806      	ldr	r0, [pc, #24]	; (80026f0 <ILI9341_Reset+0x34>)
 80026d6:	f004 fa39 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_Delay(200);
 80026da:	20c8      	movs	r0, #200	; 0xc8
 80026dc:	f003 ff4c 	bl	8006578 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80026e0:	2201      	movs	r2, #1
 80026e2:	2120      	movs	r1, #32
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <ILI9341_Reset+0x34>)
 80026e6:	f004 fa31 	bl	8006b4c <HAL_GPIO_WritePin>
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40021000 	.word	0x40021000

080026f4 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8002702:	2036      	movs	r0, #54	; 0x36
 8002704:	f7ff ff52 	bl	80025ac <ILI9341_Write_Command>
HAL_Delay(1);
 8002708:	2001      	movs	r0, #1
 800270a:	f003 ff35 	bl	8006578 <HAL_Delay>
	
switch(screen_rotation) 
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d837      	bhi.n	8002784 <ILI9341_Set_Rotation+0x90>
 8002714:	a201      	add	r2, pc, #4	; (adr r2, 800271c <ILI9341_Set_Rotation+0x28>)
 8002716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271a:	bf00      	nop
 800271c:	0800272d 	.word	0x0800272d
 8002720:	08002743 	.word	0x08002743
 8002724:	08002759 	.word	0x08002759
 8002728:	0800276f 	.word	0x0800276f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 800272c:	2048      	movs	r0, #72	; 0x48
 800272e:	f7ff ff5b 	bl	80025e8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8002732:	4b17      	ldr	r3, [pc, #92]	; (8002790 <ILI9341_Set_Rotation+0x9c>)
 8002734:	22f0      	movs	r2, #240	; 0xf0
 8002736:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002738:	4b16      	ldr	r3, [pc, #88]	; (8002794 <ILI9341_Set_Rotation+0xa0>)
 800273a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800273e:	801a      	strh	r2, [r3, #0]
			break;
 8002740:	e021      	b.n	8002786 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8002742:	2028      	movs	r0, #40	; 0x28
 8002744:	f7ff ff50 	bl	80025e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002748:	4b11      	ldr	r3, [pc, #68]	; (8002790 <ILI9341_Set_Rotation+0x9c>)
 800274a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800274e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002750:	4b10      	ldr	r3, [pc, #64]	; (8002794 <ILI9341_Set_Rotation+0xa0>)
 8002752:	22f0      	movs	r2, #240	; 0xf0
 8002754:	801a      	strh	r2, [r3, #0]
			break;
 8002756:	e016      	b.n	8002786 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8002758:	2088      	movs	r0, #136	; 0x88
 800275a:	f7ff ff45 	bl	80025e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800275e:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <ILI9341_Set_Rotation+0x9c>)
 8002760:	22f0      	movs	r2, #240	; 0xf0
 8002762:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <ILI9341_Set_Rotation+0xa0>)
 8002766:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800276a:	801a      	strh	r2, [r3, #0]
			break;
 800276c:	e00b      	b.n	8002786 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800276e:	20e8      	movs	r0, #232	; 0xe8
 8002770:	f7ff ff3a 	bl	80025e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002774:	4b06      	ldr	r3, [pc, #24]	; (8002790 <ILI9341_Set_Rotation+0x9c>)
 8002776:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800277a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <ILI9341_Set_Rotation+0xa0>)
 800277e:	22f0      	movs	r2, #240	; 0xf0
 8002780:	801a      	strh	r2, [r3, #0]
			break;
 8002782:	e000      	b.n	8002786 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8002784:	bf00      	nop
	}
}
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	2000000a 	.word	0x2000000a
 8002794:	20000008 	.word	0x20000008

08002798 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800279c:	2201      	movs	r2, #1
 800279e:	2120      	movs	r1, #32
 80027a0:	4802      	ldr	r0, [pc, #8]	; (80027ac <ILI9341_Enable+0x14>)
 80027a2:	f004 f9d3 	bl	8006b4c <HAL_GPIO_WritePin>
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000

080027b0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80027b4:	f7ff fff0 	bl	8002798 <ILI9341_Enable>
ILI9341_SPI_Init();
 80027b8:	f7ff feda 	bl	8002570 <ILI9341_SPI_Init>
ILI9341_Reset();
 80027bc:	f7ff ff7e 	bl	80026bc <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80027c0:	2001      	movs	r0, #1
 80027c2:	f7ff fef3 	bl	80025ac <ILI9341_Write_Command>
HAL_Delay(1000);
 80027c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027ca:	f003 fed5 	bl	8006578 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80027ce:	20cb      	movs	r0, #203	; 0xcb
 80027d0:	f7ff feec 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80027d4:	2039      	movs	r0, #57	; 0x39
 80027d6:	f7ff ff07 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80027da:	202c      	movs	r0, #44	; 0x2c
 80027dc:	f7ff ff04 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80027e0:	2000      	movs	r0, #0
 80027e2:	f7ff ff01 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80027e6:	2034      	movs	r0, #52	; 0x34
 80027e8:	f7ff fefe 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80027ec:	2002      	movs	r0, #2
 80027ee:	f7ff fefb 	bl	80025e8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80027f2:	20cf      	movs	r0, #207	; 0xcf
 80027f4:	f7ff feda 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff fef5 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80027fe:	20c1      	movs	r0, #193	; 0xc1
 8002800:	f7ff fef2 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8002804:	2030      	movs	r0, #48	; 0x30
 8002806:	f7ff feef 	bl	80025e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800280a:	20e8      	movs	r0, #232	; 0xe8
 800280c:	f7ff fece 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8002810:	2085      	movs	r0, #133	; 0x85
 8002812:	f7ff fee9 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002816:	2000      	movs	r0, #0
 8002818:	f7ff fee6 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800281c:	2078      	movs	r0, #120	; 0x78
 800281e:	f7ff fee3 	bl	80025e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8002822:	20ea      	movs	r0, #234	; 0xea
 8002824:	f7ff fec2 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002828:	2000      	movs	r0, #0
 800282a:	f7ff fedd 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800282e:	2000      	movs	r0, #0
 8002830:	f7ff feda 	bl	80025e8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8002834:	20ed      	movs	r0, #237	; 0xed
 8002836:	f7ff feb9 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800283a:	2064      	movs	r0, #100	; 0x64
 800283c:	f7ff fed4 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002840:	2003      	movs	r0, #3
 8002842:	f7ff fed1 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8002846:	2012      	movs	r0, #18
 8002848:	f7ff fece 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800284c:	2081      	movs	r0, #129	; 0x81
 800284e:	f7ff fecb 	bl	80025e8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8002852:	20f7      	movs	r0, #247	; 0xf7
 8002854:	f7ff feaa 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8002858:	2020      	movs	r0, #32
 800285a:	f7ff fec5 	bl	80025e8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 800285e:	20c0      	movs	r0, #192	; 0xc0
 8002860:	f7ff fea4 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8002864:	2023      	movs	r0, #35	; 0x23
 8002866:	f7ff febf 	bl	80025e8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 800286a:	20c1      	movs	r0, #193	; 0xc1
 800286c:	f7ff fe9e 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8002870:	2010      	movs	r0, #16
 8002872:	f7ff feb9 	bl	80025e8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8002876:	20c5      	movs	r0, #197	; 0xc5
 8002878:	f7ff fe98 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 800287c:	203e      	movs	r0, #62	; 0x3e
 800287e:	f7ff feb3 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8002882:	2028      	movs	r0, #40	; 0x28
 8002884:	f7ff feb0 	bl	80025e8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8002888:	20c7      	movs	r0, #199	; 0xc7
 800288a:	f7ff fe8f 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 800288e:	2086      	movs	r0, #134	; 0x86
 8002890:	f7ff feaa 	bl	80025e8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8002894:	2036      	movs	r0, #54	; 0x36
 8002896:	f7ff fe89 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800289a:	2048      	movs	r0, #72	; 0x48
 800289c:	f7ff fea4 	bl	80025e8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80028a0:	203a      	movs	r0, #58	; 0x3a
 80028a2:	f7ff fe83 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80028a6:	2055      	movs	r0, #85	; 0x55
 80028a8:	f7ff fe9e 	bl	80025e8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80028ac:	20b1      	movs	r0, #177	; 0xb1
 80028ae:	f7ff fe7d 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028b2:	2000      	movs	r0, #0
 80028b4:	f7ff fe98 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80028b8:	2018      	movs	r0, #24
 80028ba:	f7ff fe95 	bl	80025e8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80028be:	20b6      	movs	r0, #182	; 0xb6
 80028c0:	f7ff fe74 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 80028c4:	2008      	movs	r0, #8
 80028c6:	f7ff fe8f 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 80028ca:	2082      	movs	r0, #130	; 0x82
 80028cc:	f7ff fe8c 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80028d0:	2027      	movs	r0, #39	; 0x27
 80028d2:	f7ff fe89 	bl	80025e8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80028d6:	20f2      	movs	r0, #242	; 0xf2
 80028d8:	f7ff fe68 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028dc:	2000      	movs	r0, #0
 80028de:	f7ff fe83 	bl	80025e8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 80028e2:	2026      	movs	r0, #38	; 0x26
 80028e4:	f7ff fe62 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 80028e8:	2001      	movs	r0, #1
 80028ea:	f7ff fe7d 	bl	80025e8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 80028ee:	20e0      	movs	r0, #224	; 0xe0
 80028f0:	f7ff fe5c 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 80028f4:	200f      	movs	r0, #15
 80028f6:	f7ff fe77 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80028fa:	2031      	movs	r0, #49	; 0x31
 80028fc:	f7ff fe74 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8002900:	202b      	movs	r0, #43	; 0x2b
 8002902:	f7ff fe71 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002906:	200c      	movs	r0, #12
 8002908:	f7ff fe6e 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800290c:	200e      	movs	r0, #14
 800290e:	f7ff fe6b 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8002912:	2008      	movs	r0, #8
 8002914:	f7ff fe68 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8002918:	204e      	movs	r0, #78	; 0x4e
 800291a:	f7ff fe65 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 800291e:	20f1      	movs	r0, #241	; 0xf1
 8002920:	f7ff fe62 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8002924:	2037      	movs	r0, #55	; 0x37
 8002926:	f7ff fe5f 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800292a:	2007      	movs	r0, #7
 800292c:	f7ff fe5c 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8002930:	2010      	movs	r0, #16
 8002932:	f7ff fe59 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002936:	2003      	movs	r0, #3
 8002938:	f7ff fe56 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800293c:	200e      	movs	r0, #14
 800293e:	f7ff fe53 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8002942:	2009      	movs	r0, #9
 8002944:	f7ff fe50 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002948:	2000      	movs	r0, #0
 800294a:	f7ff fe4d 	bl	80025e8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 800294e:	20e1      	movs	r0, #225	; 0xe1
 8002950:	f7ff fe2c 	bl	80025ac <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002954:	2000      	movs	r0, #0
 8002956:	f7ff fe47 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800295a:	200e      	movs	r0, #14
 800295c:	f7ff fe44 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8002960:	2014      	movs	r0, #20
 8002962:	f7ff fe41 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002966:	2003      	movs	r0, #3
 8002968:	f7ff fe3e 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 800296c:	2011      	movs	r0, #17
 800296e:	f7ff fe3b 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002972:	2007      	movs	r0, #7
 8002974:	f7ff fe38 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002978:	2031      	movs	r0, #49	; 0x31
 800297a:	f7ff fe35 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800297e:	20c1      	movs	r0, #193	; 0xc1
 8002980:	f7ff fe32 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8002984:	2048      	movs	r0, #72	; 0x48
 8002986:	f7ff fe2f 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800298a:	2008      	movs	r0, #8
 800298c:	f7ff fe2c 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002990:	200f      	movs	r0, #15
 8002992:	f7ff fe29 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002996:	200c      	movs	r0, #12
 8002998:	f7ff fe26 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800299c:	2031      	movs	r0, #49	; 0x31
 800299e:	f7ff fe23 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80029a2:	2036      	movs	r0, #54	; 0x36
 80029a4:	f7ff fe20 	bl	80025e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80029a8:	200f      	movs	r0, #15
 80029aa:	f7ff fe1d 	bl	80025e8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80029ae:	2011      	movs	r0, #17
 80029b0:	f7ff fdfc 	bl	80025ac <ILI9341_Write_Command>
HAL_Delay(120);
 80029b4:	2078      	movs	r0, #120	; 0x78
 80029b6:	f003 fddf 	bl	8006578 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80029ba:	2029      	movs	r0, #41	; 0x29
 80029bc:	f7ff fdf6 	bl	80025ac <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80029c0:	2003      	movs	r0, #3
 80029c2:	f7ff fe97 	bl	80026f4 <ILI9341_Set_Rotation>

HAL_Delay(10);
 80029c6:	200a      	movs	r0, #10
 80029c8:	f003 fdd6 	bl	8006578 <HAL_Delay>
//
}
 80029cc:	bf00      	nop
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 80029d0:	b5b0      	push	{r4, r5, r7, lr}
 80029d2:	b08c      	sub	sp, #48	; 0x30
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	6039      	str	r1, [r7, #0]
 80029da:	80fb      	strh	r3, [r7, #6]
 80029dc:	466b      	mov	r3, sp
 80029de:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029ec:	d202      	bcs.n	80029f4 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
 80029f2:	e002      	b.n	80029fa <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 80029f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80029fa:	2201      	movs	r2, #1
 80029fc:	2140      	movs	r1, #64	; 0x40
 80029fe:	483d      	ldr	r0, [pc, #244]	; (8002af4 <ILI9341_Draw_Colour_Burst+0x124>)
 8002a00:	f004 f8a4 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002a04:	2200      	movs	r2, #0
 8002a06:	2110      	movs	r1, #16
 8002a08:	483a      	ldr	r0, [pc, #232]	; (8002af4 <ILI9341_Draw_Colour_Burst+0x124>)
 8002a0a:	f004 f89f 	bl	8006b4c <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8002a0e:	88fb      	ldrh	r3, [r7, #6]
 8002a10:	0a1b      	lsrs	r3, r3, #8
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8002a18:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002a1a:	4623      	mov	r3, r4
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	4620      	mov	r0, r4
 8002a22:	f04f 0100 	mov.w	r1, #0
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	00cb      	lsls	r3, r1, #3
 8002a30:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a34:	00c2      	lsls	r2, r0, #3
 8002a36:	4620      	mov	r0, r4
 8002a38:	f04f 0100 	mov.w	r1, #0
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	00cb      	lsls	r3, r1, #3
 8002a46:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a4a:	00c2      	lsls	r2, r0, #3
 8002a4c:	1de3      	adds	r3, r4, #7
 8002a4e:	08db      	lsrs	r3, r3, #3
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	ebad 0d03 	sub.w	sp, sp, r3
 8002a56:	466b      	mov	r3, sp
 8002a58:	3300      	adds	r3, #0
 8002a5a:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a60:	e00e      	b.n	8002a80 <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	4413      	add	r3, r2
 8002a68:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002a6c:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8002a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a70:	3301      	adds	r3, #1
 8002a72:	88fa      	ldrh	r2, [r7, #6]
 8002a74:	b2d1      	uxtb	r1, r2
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d3ec      	bcc.n	8002a62 <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a96:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a9c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002aa0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002aa2:	fb01 f202 	mul.w	r2, r1, r2
 8002aa6:	1a9b      	subs	r3, r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d010      	beq.n	8002ad2 <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ab4:	e009      	b.n	8002aca <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002ab6:	69b9      	ldr	r1, [r7, #24]
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	230a      	movs	r3, #10
 8002abe:	480e      	ldr	r0, [pc, #56]	; (8002af8 <ILI9341_Draw_Colour_Burst+0x128>)
 8002ac0:	f008 fd7f 	bl	800b5c2 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d3f1      	bcc.n	8002ab6 <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8002ad2:	69b9      	ldr	r1, [r7, #24]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	230a      	movs	r3, #10
 8002ada:	4807      	ldr	r0, [pc, #28]	; (8002af8 <ILI9341_Draw_Colour_Burst+0x128>)
 8002adc:	f008 fd71 	bl	800b5c2 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	2110      	movs	r1, #16
 8002ae4:	4803      	ldr	r0, [pc, #12]	; (8002af4 <ILI9341_Draw_Colour_Burst+0x124>)
 8002ae6:	f004 f831 	bl	8006b4c <HAL_GPIO_WritePin>
 8002aea:	46ad      	mov	sp, r5
}
 8002aec:	bf00      	nop
 8002aee:	3730      	adds	r7, #48	; 0x30
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bdb0      	pop	{r4, r5, r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	20000328 	.word	0x20000328

08002afc <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002b06:	4b0e      	ldr	r3, [pc, #56]	; (8002b40 <ILI9341_Fill_Screen+0x44>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	4b0d      	ldr	r3, [pc, #52]	; (8002b44 <ILI9341_Fill_Screen+0x48>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	2100      	movs	r1, #0
 8002b14:	2000      	movs	r0, #0
 8002b16:	f7ff fd85 	bl	8002624 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8002b1a:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <ILI9341_Fill_Screen+0x44>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <ILI9341_Fill_Screen+0x48>)
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	fb03 f302 	mul.w	r3, r3, r2
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	4611      	mov	r1, r2
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff ff4c 	bl	80029d0 <ILI9341_Draw_Colour_Burst>
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	2000000a 	.word	0x2000000a
 8002b44:	20000008 	.word	0x20000008

08002b48 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	80fb      	strh	r3, [r7, #6]
 8002b52:	460b      	mov	r3, r1
 8002b54:	80bb      	strh	r3, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002b5a:	4b5b      	ldr	r3, [pc, #364]	; (8002cc8 <ILI9341_Draw_Pixel+0x180>)
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	88fa      	ldrh	r2, [r7, #6]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	f080 80ac 	bcs.w	8002cc0 <ILI9341_Draw_Pixel+0x178>
 8002b68:	4b58      	ldr	r3, [pc, #352]	; (8002ccc <ILI9341_Draw_Pixel+0x184>)
 8002b6a:	881b      	ldrh	r3, [r3, #0]
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	88ba      	ldrh	r2, [r7, #4]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	f080 80a5 	bcs.w	8002cc0 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002b76:	2200      	movs	r2, #0
 8002b78:	2140      	movs	r1, #64	; 0x40
 8002b7a:	4855      	ldr	r0, [pc, #340]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002b7c:	f003 ffe6 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002b80:	2200      	movs	r2, #0
 8002b82:	2110      	movs	r1, #16
 8002b84:	4852      	ldr	r0, [pc, #328]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002b86:	f003 ffe1 	bl	8006b4c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8002b8a:	202a      	movs	r0, #42	; 0x2a
 8002b8c:	f7ff fcfc 	bl	8002588 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002b90:	2201      	movs	r2, #1
 8002b92:	2140      	movs	r1, #64	; 0x40
 8002b94:	484e      	ldr	r0, [pc, #312]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002b96:	f003 ffd9 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	2110      	movs	r1, #16
 8002b9e:	484c      	ldr	r0, [pc, #304]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002ba0:	f003 ffd4 	bl	8006b4c <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2110      	movs	r1, #16
 8002ba8:	4849      	ldr	r0, [pc, #292]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002baa:	f003 ffcf 	bl	8006b4c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	0a1b      	lsrs	r3, r3, #8
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	753b      	strb	r3, [r7, #20]
 8002bb8:	88fb      	ldrh	r3, [r7, #6]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	757b      	strb	r3, [r7, #21]
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	121b      	asrs	r3, r3, #8
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	75bb      	strb	r3, [r7, #22]
 8002bc8:	88fb      	ldrh	r3, [r7, #6]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002bd2:	f107 0114 	add.w	r1, r7, #20
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	2204      	movs	r2, #4
 8002bda:	483e      	ldr	r0, [pc, #248]	; (8002cd4 <ILI9341_Draw_Pixel+0x18c>)
 8002bdc:	f008 fcf1 	bl	800b5c2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002be0:	2201      	movs	r2, #1
 8002be2:	2110      	movs	r1, #16
 8002be4:	483a      	ldr	r0, [pc, #232]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002be6:	f003 ffb1 	bl	8006b4c <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002bea:	2200      	movs	r2, #0
 8002bec:	2140      	movs	r1, #64	; 0x40
 8002bee:	4838      	ldr	r0, [pc, #224]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002bf0:	f003 ffac 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2110      	movs	r1, #16
 8002bf8:	4835      	ldr	r0, [pc, #212]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002bfa:	f003 ffa7 	bl	8006b4c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8002bfe:	202b      	movs	r0, #43	; 0x2b
 8002c00:	f7ff fcc2 	bl	8002588 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002c04:	2201      	movs	r2, #1
 8002c06:	2140      	movs	r1, #64	; 0x40
 8002c08:	4831      	ldr	r0, [pc, #196]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c0a:	f003 ff9f 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002c0e:	2201      	movs	r2, #1
 8002c10:	2110      	movs	r1, #16
 8002c12:	482f      	ldr	r0, [pc, #188]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c14:	f003 ff9a 	bl	8006b4c <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2110      	movs	r1, #16
 8002c1c:	482c      	ldr	r0, [pc, #176]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c1e:	f003 ff95 	bl	8006b4c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002c22:	88bb      	ldrh	r3, [r7, #4]
 8002c24:	0a1b      	lsrs	r3, r3, #8
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	743b      	strb	r3, [r7, #16]
 8002c2c:	88bb      	ldrh	r3, [r7, #4]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	747b      	strb	r3, [r7, #17]
 8002c32:	88bb      	ldrh	r3, [r7, #4]
 8002c34:	3301      	adds	r3, #1
 8002c36:	121b      	asrs	r3, r3, #8
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	74bb      	strb	r3, [r7, #18]
 8002c3c:	88bb      	ldrh	r3, [r7, #4]
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	3301      	adds	r3, #1
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8002c46:	f107 0110 	add.w	r1, r7, #16
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	2204      	movs	r2, #4
 8002c4e:	4821      	ldr	r0, [pc, #132]	; (8002cd4 <ILI9341_Draw_Pixel+0x18c>)
 8002c50:	f008 fcb7 	bl	800b5c2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002c54:	2201      	movs	r2, #1
 8002c56:	2110      	movs	r1, #16
 8002c58:	481d      	ldr	r0, [pc, #116]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c5a:	f003 ff77 	bl	8006b4c <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2140      	movs	r1, #64	; 0x40
 8002c62:	481b      	ldr	r0, [pc, #108]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c64:	f003 ff72 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2110      	movs	r1, #16
 8002c6c:	4818      	ldr	r0, [pc, #96]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c6e:	f003 ff6d 	bl	8006b4c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8002c72:	202c      	movs	r0, #44	; 0x2c
 8002c74:	f7ff fc88 	bl	8002588 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2140      	movs	r1, #64	; 0x40
 8002c7c:	4814      	ldr	r0, [pc, #80]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c7e:	f003 ff65 	bl	8006b4c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002c82:	2201      	movs	r2, #1
 8002c84:	2110      	movs	r1, #16
 8002c86:	4812      	ldr	r0, [pc, #72]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c88:	f003 ff60 	bl	8006b4c <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	2110      	movs	r1, #16
 8002c90:	480f      	ldr	r0, [pc, #60]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002c92:	f003 ff5b 	bl	8006b4c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002c96:	887b      	ldrh	r3, [r7, #2]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	733b      	strb	r3, [r7, #12]
 8002ca0:	887b      	ldrh	r3, [r7, #2]
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002ca6:	f107 010c 	add.w	r1, r7, #12
 8002caa:	2301      	movs	r3, #1
 8002cac:	2202      	movs	r2, #2
 8002cae:	4809      	ldr	r0, [pc, #36]	; (8002cd4 <ILI9341_Draw_Pixel+0x18c>)
 8002cb0:	f008 fc87 	bl	800b5c2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	2110      	movs	r1, #16
 8002cb8:	4805      	ldr	r0, [pc, #20]	; (8002cd0 <ILI9341_Draw_Pixel+0x188>)
 8002cba:	f003 ff47 	bl	8006b4c <HAL_GPIO_WritePin>
 8002cbe:	e000      	b.n	8002cc2 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002cc0:	bf00      	nop
	
}
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	2000000a 	.word	0x2000000a
 8002ccc:	20000008 	.word	0x20000008
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	20000328 	.word	0x20000328

08002cd8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	4623      	mov	r3, r4
 8002ce8:	80fb      	strh	r3, [r7, #6]
 8002cea:	4603      	mov	r3, r0
 8002cec:	80bb      	strh	r3, [r7, #4]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	807b      	strh	r3, [r7, #2]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002cf6:	4b24      	ldr	r3, [pc, #144]	; (8002d88 <ILI9341_Draw_Rectangle+0xb0>)
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	88fa      	ldrh	r2, [r7, #6]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d23d      	bcs.n	8002d7e <ILI9341_Draw_Rectangle+0xa6>
 8002d02:	4b22      	ldr	r3, [pc, #136]	; (8002d8c <ILI9341_Draw_Rectangle+0xb4>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	88ba      	ldrh	r2, [r7, #4]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d237      	bcs.n	8002d7e <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	887b      	ldrh	r3, [r7, #2]
 8002d12:	4413      	add	r3, r2
 8002d14:	4a1c      	ldr	r2, [pc, #112]	; (8002d88 <ILI9341_Draw_Rectangle+0xb0>)
 8002d16:	8812      	ldrh	r2, [r2, #0]
 8002d18:	b292      	uxth	r2, r2
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	dd05      	ble.n	8002d2a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	; (8002d88 <ILI9341_Draw_Rectangle+0xb0>)
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	88fb      	ldrh	r3, [r7, #6]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8002d2a:	88ba      	ldrh	r2, [r7, #4]
 8002d2c:	883b      	ldrh	r3, [r7, #0]
 8002d2e:	4413      	add	r3, r2
 8002d30:	4a16      	ldr	r2, [pc, #88]	; (8002d8c <ILI9341_Draw_Rectangle+0xb4>)
 8002d32:	8812      	ldrh	r2, [r2, #0]
 8002d34:	b292      	uxth	r2, r2
 8002d36:	4293      	cmp	r3, r2
 8002d38:	dd05      	ble.n	8002d46 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8002d3a:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <ILI9341_Draw_Rectangle+0xb4>)
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	88bb      	ldrh	r3, [r7, #4]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8002d46:	88fa      	ldrh	r2, [r7, #6]
 8002d48:	887b      	ldrh	r3, [r7, #2]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29c      	uxth	r4, r3
 8002d52:	88ba      	ldrh	r2, [r7, #4]
 8002d54:	883b      	ldrh	r3, [r7, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	88b9      	ldrh	r1, [r7, #4]
 8002d60:	88f8      	ldrh	r0, [r7, #6]
 8002d62:	4622      	mov	r2, r4
 8002d64:	f7ff fc5e 	bl	8002624 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8002d68:	883b      	ldrh	r3, [r7, #0]
 8002d6a:	887a      	ldrh	r2, [r7, #2]
 8002d6c:	fb02 f303 	mul.w	r3, r2, r3
 8002d70:	461a      	mov	r2, r3
 8002d72:	8b3b      	ldrh	r3, [r7, #24]
 8002d74:	4611      	mov	r1, r2
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fe2a 	bl	80029d0 <ILI9341_Draw_Colour_Burst>
 8002d7c:	e000      	b.n	8002d80 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002d7e:	bf00      	nop
}
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd90      	pop	{r4, r7, pc}
 8002d86:	bf00      	nop
 8002d88:	2000000a 	.word	0x2000000a
 8002d8c:	20000008 	.word	0x20000008

08002d90 <menu>:
uint8_t pointer_on_selected_menu =1;
//uint8_t p =0;
//void print_sign(p);

void menu()
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
	Menu_SetGenericWriteCallback(Generic_Write);  //   Generic_Write   point in Menu_SetGenericWriteCallback
 8002d96:	4832      	ldr	r0, [pc, #200]	; (8002e60 <menu+0xd0>)
 8002d98:	f000 fd4a 	bl	8003830 <Menu_SetGenericWriteCallback>

	//print_all_top_menu();
	Menu_Navigate(&Menu_1);
 8002d9c:	4831      	ldr	r0, [pc, #196]	; (8002e64 <menu+0xd4>)
 8002d9e:	f000 fd19 	bl	80037d4 <Menu_Navigate>
//	print_sign(p);
//	Menu_Navigate(&Menu_2);
//	Menu_Navigate(&Menu_3);
	while (1)
	  {
	   uint8_t pressed_key = getPressKey();
 8002da2:	f000 fc4f 	bl	8003644 <getPressKey>
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]

	   if (pressed_key != BUTTON_NOTHING && !flagPressed)
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2bff      	cmp	r3, #255	; 0xff
 8002dae:	d04a      	beq.n	8002e46 <menu+0xb6>
 8002db0:	4b2d      	ldr	r3, [pc, #180]	; (8002e68 <menu+0xd8>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	f083 0301 	eor.w	r3, r3, #1
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d043      	beq.n	8002e46 <menu+0xb6>
	   {
			flagPressed = true;
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	; (8002e68 <menu+0xd8>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]
			switch(pressed_key)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	d83b      	bhi.n	8002e42 <menu+0xb2>
 8002dca:	a201      	add	r2, pc, #4	; (adr r2, 8002dd0 <menu+0x40>)
 8002dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd0:	08002de5 	.word	0x08002de5
 8002dd4:	08002df5 	.word	0x08002df5
 8002dd8:	08002e11 	.word	0x08002e11
 8002ddc:	08002e2d 	.word	0x08002e2d
 8002de0:	08002e3d 	.word	0x08002e3d
			{
				case BUTTON_LEFT:
					Menu_Navigate(MENU_PARENT);
 8002de4:	f000 fcea 	bl	80037bc <Menu_GetCurrentMenu>
 8002de8:	4603      	mov	r3, r0
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 fcf1 	bl	80037d4 <Menu_Navigate>
					break;
 8002df2:	e027      	b.n	8002e44 <menu+0xb4>

				case BUTTON_UP:
					pointer_on_selected_menu--;			// <<<<<<<<<<<<<<<<
 8002df4:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <menu+0xdc>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <menu+0xdc>)
 8002dfe:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_PREVIOUS);
 8002e00:	f000 fcdc 	bl	80037bc <Menu_GetCurrentMenu>
 8002e04:	4603      	mov	r3, r0
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f000 fce3 	bl	80037d4 <Menu_Navigate>
					break;
 8002e0e:	e019      	b.n	8002e44 <menu+0xb4>

				case BUTTON_DOWN:
					pointer_on_selected_menu++;			// <<<<<<<<<<<<<<<<
 8002e10:	4b16      	ldr	r3, [pc, #88]	; (8002e6c <menu+0xdc>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	3301      	adds	r3, #1
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	4b14      	ldr	r3, [pc, #80]	; (8002e6c <menu+0xdc>)
 8002e1a:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_NEXT);
 8002e1c:	f000 fcce 	bl	80037bc <Menu_GetCurrentMenu>
 8002e20:	4603      	mov	r3, r0
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fcd5 	bl	80037d4 <Menu_Navigate>
					break;
 8002e2a:	e00b      	b.n	8002e44 <menu+0xb4>

				case BUTTON_RIGHT:
					Menu_Navigate(MENU_CHILD);
 8002e2c:	f000 fcc6 	bl	80037bc <Menu_GetCurrentMenu>
 8002e30:	4603      	mov	r3, r0
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f000 fccd 	bl	80037d4 <Menu_Navigate>
					break;
 8002e3a:	e003      	b.n	8002e44 <menu+0xb4>

				case BUTTON_SELECT:
					Menu_EnterCurrentItem();
 8002e3c:	f000 fd0c 	bl	8003858 <Menu_EnterCurrentItem>
					break;
 8002e40:	e000      	b.n	8002e44 <menu+0xb4>

			 default:
			  break;
 8002e42:	bf00      	nop
			switch(pressed_key)
 8002e44:	e00b      	b.n	8002e5e <menu+0xce>
			}
	   }
	   else if (getPressKey() == BUTTON_NOTHING && flagPressed)
 8002e46:	f000 fbfd 	bl	8003644 <getPressKey>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2bff      	cmp	r3, #255	; 0xff
 8002e4e:	d1a8      	bne.n	8002da2 <menu+0x12>
 8002e50:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <menu+0xd8>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0a4      	beq.n	8002da2 <menu+0x12>
	   {
		   flagPressed = false;
 8002e58:	4b03      	ldr	r3, [pc, #12]	; (8002e68 <menu+0xd8>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
	  {
 8002e5e:	e7a0      	b.n	8002da2 <menu+0x12>
 8002e60:	08003775 	.word	0x08003775
 8002e64:	08010b64 	.word	0x08010b64
 8002e68:	200002a0 	.word	0x200002a0
 8002e6c:	20000148 	.word	0x20000148

08002e70 <print_all_top_menu>:
	  }
}
// -----------------------------------------------------------------------
//// TEST PRINT FUNCTION <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
void print_all_top_menu(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 8002e76:	2300      	movs	r3, #0
 8002e78:	9301      	str	r3, [sp, #4]
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002e82:	226e      	movs	r2, #110	; 0x6e
 8002e84:	211e      	movs	r1, #30
 8002e86:	4884      	ldr	r0, [pc, #528]	; (8003098 <print_all_top_menu+0x228>)
 8002e88:	f7ff fb44 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	2302      	movs	r3, #2
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002e98:	2282      	movs	r2, #130	; 0x82
 8002e9a:	211e      	movs	r1, #30
 8002e9c:	487e      	ldr	r0, [pc, #504]	; (8003098 <print_all_top_menu+0x228>)
 8002e9e:	f7ff fb39 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	9301      	str	r3, [sp, #4]
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002eae:	2296      	movs	r2, #150	; 0x96
 8002eb0:	211e      	movs	r1, #30
 8002eb2:	4879      	ldr	r0, [pc, #484]	; (8003098 <print_all_top_menu+0x228>)
 8002eb4:	f7ff fb2e 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 8002eb8:	2300      	movs	r3, #0
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002ec4:	22aa      	movs	r2, #170	; 0xaa
 8002ec6:	211e      	movs	r1, #30
 8002ec8:	4873      	ldr	r0, [pc, #460]	; (8003098 <print_all_top_menu+0x228>)
 8002eca:	f7ff fb23 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 8002ece:	2300      	movs	r3, #0
 8002ed0:	9301      	str	r3, [sp, #4]
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002eda:	22be      	movs	r2, #190	; 0xbe
 8002edc:	211e      	movs	r1, #30
 8002ede:	486e      	ldr	r0, [pc, #440]	; (8003098 <print_all_top_menu+0x228>)
 8002ee0:	f7ff fb18 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	2302      	movs	r3, #2
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002ef0:	22d2      	movs	r2, #210	; 0xd2
 8002ef2:	211e      	movs	r1, #30
 8002ef4:	4868      	ldr	r0, [pc, #416]	; (8003098 <print_all_top_menu+0x228>)
 8002ef6:	f7ff fb0d 	bl	8002514 <ILI9341_Draw_Text>

	// Print all main menus
	ILI9341_Draw_Text(main_menus[0], 30, 110, WHITE, 2, BLACK);
 8002efa:	2300      	movs	r3, #0
 8002efc:	9301      	str	r3, [sp, #4]
 8002efe:	2302      	movs	r3, #2
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f06:	226e      	movs	r2, #110	; 0x6e
 8002f08:	211e      	movs	r1, #30
 8002f0a:	4864      	ldr	r0, [pc, #400]	; (800309c <print_all_top_menu+0x22c>)
 8002f0c:	f7ff fb02 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[1], 30, 130, WHITE, 2, BLACK);
 8002f10:	2300      	movs	r3, #0
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	2302      	movs	r3, #2
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f1c:	2282      	movs	r2, #130	; 0x82
 8002f1e:	211e      	movs	r1, #30
 8002f20:	485f      	ldr	r0, [pc, #380]	; (80030a0 <print_all_top_menu+0x230>)
 8002f22:	f7ff faf7 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[2], 30, 150, WHITE, 2, BLACK);
 8002f26:	2300      	movs	r3, #0
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f32:	2296      	movs	r2, #150	; 0x96
 8002f34:	211e      	movs	r1, #30
 8002f36:	485b      	ldr	r0, [pc, #364]	; (80030a4 <print_all_top_menu+0x234>)
 8002f38:	f7ff faec 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[3], 30, 170, WHITE, 2, BLACK);
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	9301      	str	r3, [sp, #4]
 8002f40:	2302      	movs	r3, #2
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f48:	22aa      	movs	r2, #170	; 0xaa
 8002f4a:	211e      	movs	r1, #30
 8002f4c:	4856      	ldr	r0, [pc, #344]	; (80030a8 <print_all_top_menu+0x238>)
 8002f4e:	f7ff fae1 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[4], 30, 190, WHITE, 2, BLACK);
 8002f52:	2300      	movs	r3, #0
 8002f54:	9301      	str	r3, [sp, #4]
 8002f56:	2302      	movs	r3, #2
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f5e:	22be      	movs	r2, #190	; 0xbe
 8002f60:	211e      	movs	r1, #30
 8002f62:	4852      	ldr	r0, [pc, #328]	; (80030ac <print_all_top_menu+0x23c>)
 8002f64:	f7ff fad6 	bl	8002514 <ILI9341_Draw_Text>

	//
	if(pointer_on_selected_menu <= 0)
 8002f68:	4b51      	ldr	r3, [pc, #324]	; (80030b0 <print_all_top_menu+0x240>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d102      	bne.n	8002f76 <print_all_top_menu+0x106>
	{
		pointer_on_selected_menu = 5;
 8002f70:	4b4f      	ldr	r3, [pc, #316]	; (80030b0 <print_all_top_menu+0x240>)
 8002f72:	2205      	movs	r2, #5
 8002f74:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 6)
 8002f76:	4b4e      	ldr	r3, [pc, #312]	; (80030b0 <print_all_top_menu+0x240>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	2b05      	cmp	r3, #5
 8002f7c:	d902      	bls.n	8002f84 <print_all_top_menu+0x114>
	{
		pointer_on_selected_menu = 1;
 8002f7e:	4b4c      	ldr	r3, [pc, #304]	; (80030b0 <print_all_top_menu+0x240>)
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
	}
	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 8002f84:	2300      	movs	r3, #0
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f90:	226e      	movs	r2, #110	; 0x6e
 8002f92:	2105      	movs	r1, #5
 8002f94:	4847      	ldr	r0, [pc, #284]	; (80030b4 <print_all_top_menu+0x244>)
 8002f96:	f7ff fabd 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	9301      	str	r3, [sp, #4]
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fa6:	2282      	movs	r2, #130	; 0x82
 8002fa8:	2105      	movs	r1, #5
 8002faa:	4842      	ldr	r0, [pc, #264]	; (80030b4 <print_all_top_menu+0x244>)
 8002fac:	f7ff fab2 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	9301      	str	r3, [sp, #4]
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	9300      	str	r3, [sp, #0]
 8002fb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fbc:	2296      	movs	r2, #150	; 0x96
 8002fbe:	2105      	movs	r1, #5
 8002fc0:	483c      	ldr	r0, [pc, #240]	; (80030b4 <print_all_top_menu+0x244>)
 8002fc2:	f7ff faa7 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	9301      	str	r3, [sp, #4]
 8002fca:	2302      	movs	r3, #2
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fd2:	22aa      	movs	r2, #170	; 0xaa
 8002fd4:	2105      	movs	r1, #5
 8002fd6:	4837      	ldr	r0, [pc, #220]	; (80030b4 <print_all_top_menu+0x244>)
 8002fd8:	f7ff fa9c 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 8002fdc:	2300      	movs	r3, #0
 8002fde:	9301      	str	r3, [sp, #4]
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fe8:	22be      	movs	r2, #190	; 0xbe
 8002fea:	2105      	movs	r1, #5
 8002fec:	4831      	ldr	r0, [pc, #196]	; (80030b4 <print_all_top_menu+0x244>)
 8002fee:	f7ff fa91 	bl	8002514 <ILI9341_Draw_Text>

	// Point pointer on menu
	switch (pointer_on_selected_menu)
 8002ff2:	4b2f      	ldr	r3, [pc, #188]	; (80030b0 <print_all_top_menu+0x240>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d849      	bhi.n	8003090 <print_all_top_menu+0x220>
 8002ffc:	a201      	add	r2, pc, #4	; (adr r2, 8003004 <print_all_top_menu+0x194>)
 8002ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003002:	bf00      	nop
 8003004:	08003019 	.word	0x08003019
 8003008:	08003031 	.word	0x08003031
 800300c:	08003049 	.word	0x08003049
 8003010:	08003061 	.word	0x08003061
 8003014:	08003079 	.word	0x08003079
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 8003018:	2300      	movs	r3, #0
 800301a:	9301      	str	r3, [sp, #4]
 800301c:	2302      	movs	r3, #2
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003024:	226e      	movs	r2, #110	; 0x6e
 8003026:	2105      	movs	r1, #5
 8003028:	4823      	ldr	r0, [pc, #140]	; (80030b8 <print_all_top_menu+0x248>)
 800302a:	f7ff fa73 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800302e:	e02f      	b.n	8003090 <print_all_top_menu+0x220>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003030:	2300      	movs	r3, #0
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	2302      	movs	r3, #2
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800303c:	2282      	movs	r2, #130	; 0x82
 800303e:	2105      	movs	r1, #5
 8003040:	481d      	ldr	r0, [pc, #116]	; (80030b8 <print_all_top_menu+0x248>)
 8003042:	f7ff fa67 	bl	8002514 <ILI9341_Draw_Text>
			break;
 8003046:	e023      	b.n	8003090 <print_all_top_menu+0x220>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 8003048:	2300      	movs	r3, #0
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	2302      	movs	r3, #2
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003054:	2296      	movs	r2, #150	; 0x96
 8003056:	2105      	movs	r1, #5
 8003058:	4817      	ldr	r0, [pc, #92]	; (80030b8 <print_all_top_menu+0x248>)
 800305a:	f7ff fa5b 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800305e:	e017      	b.n	8003090 <print_all_top_menu+0x220>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003060:	2300      	movs	r3, #0
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	2302      	movs	r3, #2
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800306c:	22aa      	movs	r2, #170	; 0xaa
 800306e:	2105      	movs	r1, #5
 8003070:	4811      	ldr	r0, [pc, #68]	; (80030b8 <print_all_top_menu+0x248>)
 8003072:	f7ff fa4f 	bl	8002514 <ILI9341_Draw_Text>
			break;
 8003076:	e00b      	b.n	8003090 <print_all_top_menu+0x220>
		case 5:
			ILI9341_Draw_Text( "->", 5, 190, RED, 2, BLACK);
 8003078:	2300      	movs	r3, #0
 800307a:	9301      	str	r3, [sp, #4]
 800307c:	2302      	movs	r3, #2
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003084:	22be      	movs	r2, #190	; 0xbe
 8003086:	2105      	movs	r1, #5
 8003088:	480b      	ldr	r0, [pc, #44]	; (80030b8 <print_all_top_menu+0x248>)
 800308a:	f7ff fa43 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800308e:	bf00      	nop
	}

}
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	080107d8 	.word	0x080107d8
 800309c:	20000010 	.word	0x20000010
 80030a0:	2000002e 	.word	0x2000002e
 80030a4:	2000004c 	.word	0x2000004c
 80030a8:	2000006a 	.word	0x2000006a
 80030ac:	20000088 	.word	0x20000088
 80030b0:	20000148 	.word	0x20000148
 80030b4:	080107fc 	.word	0x080107fc
 80030b8:	08010800 	.word	0x08010800

080030bc <print_all_menu_1_menus>:
// -----------------------------------------------------------------------
void print_all_menu_1_menus(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 80030c2:	2300      	movs	r3, #0
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	2302      	movs	r3, #2
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80030ce:	226e      	movs	r2, #110	; 0x6e
 80030d0:	211e      	movs	r1, #30
 80030d2:	4877      	ldr	r0, [pc, #476]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 80030d4:	f7ff fa1e 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 80030d8:	2300      	movs	r3, #0
 80030da:	9301      	str	r3, [sp, #4]
 80030dc:	2302      	movs	r3, #2
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80030e4:	2282      	movs	r2, #130	; 0x82
 80030e6:	211e      	movs	r1, #30
 80030e8:	4871      	ldr	r0, [pc, #452]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 80030ea:	f7ff fa13 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 80030ee:	2300      	movs	r3, #0
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	2302      	movs	r3, #2
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80030fa:	2296      	movs	r2, #150	; 0x96
 80030fc:	211e      	movs	r1, #30
 80030fe:	486c      	ldr	r0, [pc, #432]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 8003100:	f7ff fa08 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 8003104:	2300      	movs	r3, #0
 8003106:	9301      	str	r3, [sp, #4]
 8003108:	2302      	movs	r3, #2
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003110:	22aa      	movs	r2, #170	; 0xaa
 8003112:	211e      	movs	r1, #30
 8003114:	4866      	ldr	r0, [pc, #408]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 8003116:	f7ff f9fd 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 800311a:	2300      	movs	r3, #0
 800311c:	9301      	str	r3, [sp, #4]
 800311e:	2302      	movs	r3, #2
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003126:	22be      	movs	r2, #190	; 0xbe
 8003128:	211e      	movs	r1, #30
 800312a:	4861      	ldr	r0, [pc, #388]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 800312c:	f7ff f9f2 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 8003130:	2300      	movs	r3, #0
 8003132:	9301      	str	r3, [sp, #4]
 8003134:	2302      	movs	r3, #2
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800313c:	22d2      	movs	r2, #210	; 0xd2
 800313e:	211e      	movs	r1, #30
 8003140:	485b      	ldr	r0, [pc, #364]	; (80032b0 <print_all_menu_1_menus+0x1f4>)
 8003142:	f7ff f9e7 	bl	8002514 <ILI9341_Draw_Text>

	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 8003146:	2300      	movs	r3, #0
 8003148:	9301      	str	r3, [sp, #4]
 800314a:	2302      	movs	r3, #2
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003152:	226e      	movs	r2, #110	; 0x6e
 8003154:	2105      	movs	r1, #5
 8003156:	4857      	ldr	r0, [pc, #348]	; (80032b4 <print_all_menu_1_menus+0x1f8>)
 8003158:	f7ff f9dc 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 800315c:	2300      	movs	r3, #0
 800315e:	9301      	str	r3, [sp, #4]
 8003160:	2302      	movs	r3, #2
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003168:	2282      	movs	r2, #130	; 0x82
 800316a:	2105      	movs	r1, #5
 800316c:	4851      	ldr	r0, [pc, #324]	; (80032b4 <print_all_menu_1_menus+0x1f8>)
 800316e:	f7ff f9d1 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 8003172:	2300      	movs	r3, #0
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	2302      	movs	r3, #2
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800317e:	2296      	movs	r2, #150	; 0x96
 8003180:	2105      	movs	r1, #5
 8003182:	484c      	ldr	r0, [pc, #304]	; (80032b4 <print_all_menu_1_menus+0x1f8>)
 8003184:	f7ff f9c6 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 8003188:	2300      	movs	r3, #0
 800318a:	9301      	str	r3, [sp, #4]
 800318c:	2302      	movs	r3, #2
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003194:	22aa      	movs	r2, #170	; 0xaa
 8003196:	2105      	movs	r1, #5
 8003198:	4846      	ldr	r0, [pc, #280]	; (80032b4 <print_all_menu_1_menus+0x1f8>)
 800319a:	f7ff f9bb 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 800319e:	2300      	movs	r3, #0
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	2302      	movs	r3, #2
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031aa:	22be      	movs	r2, #190	; 0xbe
 80031ac:	2105      	movs	r1, #5
 80031ae:	4841      	ldr	r0, [pc, #260]	; (80032b4 <print_all_menu_1_menus+0x1f8>)
 80031b0:	f7ff f9b0 	bl	8002514 <ILI9341_Draw_Text>

	ILI9341_Draw_Text(menu_1[0], 30, 110, WHITE, 2, BLACK);
 80031b4:	2300      	movs	r3, #0
 80031b6:	9301      	str	r3, [sp, #4]
 80031b8:	2302      	movs	r3, #2
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031c0:	226e      	movs	r2, #110	; 0x6e
 80031c2:	211e      	movs	r1, #30
 80031c4:	483c      	ldr	r0, [pc, #240]	; (80032b8 <print_all_menu_1_menus+0x1fc>)
 80031c6:	f7ff f9a5 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[1], 30, 130, WHITE, 2, BLACK);
 80031ca:	2300      	movs	r3, #0
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	2302      	movs	r3, #2
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031d6:	2282      	movs	r2, #130	; 0x82
 80031d8:	211e      	movs	r1, #30
 80031da:	4838      	ldr	r0, [pc, #224]	; (80032bc <print_all_menu_1_menus+0x200>)
 80031dc:	f7ff f99a 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[2], 30, 150, WHITE, 2, BLACK);
 80031e0:	2300      	movs	r3, #0
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	2302      	movs	r3, #2
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031ec:	2296      	movs	r2, #150	; 0x96
 80031ee:	211e      	movs	r1, #30
 80031f0:	4833      	ldr	r0, [pc, #204]	; (80032c0 <print_all_menu_1_menus+0x204>)
 80031f2:	f7ff f98f 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[3], 30, 170, WHITE, 2, BLACK);
 80031f6:	2300      	movs	r3, #0
 80031f8:	9301      	str	r3, [sp, #4]
 80031fa:	2302      	movs	r3, #2
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003202:	22aa      	movs	r2, #170	; 0xaa
 8003204:	211e      	movs	r1, #30
 8003206:	482f      	ldr	r0, [pc, #188]	; (80032c4 <print_all_menu_1_menus+0x208>)
 8003208:	f7ff f984 	bl	8002514 <ILI9341_Draw_Text>

	if(pointer_on_selected_menu <= 0)
 800320c:	4b2e      	ldr	r3, [pc, #184]	; (80032c8 <print_all_menu_1_menus+0x20c>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <print_all_menu_1_menus+0x15e>
	{
		pointer_on_selected_menu = 4;
 8003214:	4b2c      	ldr	r3, [pc, #176]	; (80032c8 <print_all_menu_1_menus+0x20c>)
 8003216:	2204      	movs	r2, #4
 8003218:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 5)
 800321a:	4b2b      	ldr	r3, [pc, #172]	; (80032c8 <print_all_menu_1_menus+0x20c>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b04      	cmp	r3, #4
 8003220:	d902      	bls.n	8003228 <print_all_menu_1_menus+0x16c>
	{
		pointer_on_selected_menu = 1;
 8003222:	4b29      	ldr	r3, [pc, #164]	; (80032c8 <print_all_menu_1_menus+0x20c>)
 8003224:	2201      	movs	r2, #1
 8003226:	701a      	strb	r2, [r3, #0]
	}

	switch (pointer_on_selected_menu)
 8003228:	4b27      	ldr	r3, [pc, #156]	; (80032c8 <print_all_menu_1_menus+0x20c>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	3b01      	subs	r3, #1
 800322e:	2b03      	cmp	r3, #3
 8003230:	d83a      	bhi.n	80032a8 <print_all_menu_1_menus+0x1ec>
 8003232:	a201      	add	r2, pc, #4	; (adr r2, 8003238 <print_all_menu_1_menus+0x17c>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	08003249 	.word	0x08003249
 800323c:	08003261 	.word	0x08003261
 8003240:	08003279 	.word	0x08003279
 8003244:	08003291 	.word	0x08003291
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 8003248:	2300      	movs	r3, #0
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	2302      	movs	r3, #2
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003254:	226e      	movs	r2, #110	; 0x6e
 8003256:	2105      	movs	r1, #5
 8003258:	481c      	ldr	r0, [pc, #112]	; (80032cc <print_all_menu_1_menus+0x210>)
 800325a:	f7ff f95b 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800325e:	e023      	b.n	80032a8 <print_all_menu_1_menus+0x1ec>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003260:	2300      	movs	r3, #0
 8003262:	9301      	str	r3, [sp, #4]
 8003264:	2302      	movs	r3, #2
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800326c:	2282      	movs	r2, #130	; 0x82
 800326e:	2105      	movs	r1, #5
 8003270:	4816      	ldr	r0, [pc, #88]	; (80032cc <print_all_menu_1_menus+0x210>)
 8003272:	f7ff f94f 	bl	8002514 <ILI9341_Draw_Text>
			break;
 8003276:	e017      	b.n	80032a8 <print_all_menu_1_menus+0x1ec>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 8003278:	2300      	movs	r3, #0
 800327a:	9301      	str	r3, [sp, #4]
 800327c:	2302      	movs	r3, #2
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003284:	2296      	movs	r2, #150	; 0x96
 8003286:	2105      	movs	r1, #5
 8003288:	4810      	ldr	r0, [pc, #64]	; (80032cc <print_all_menu_1_menus+0x210>)
 800328a:	f7ff f943 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800328e:	e00b      	b.n	80032a8 <print_all_menu_1_menus+0x1ec>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003290:	2300      	movs	r3, #0
 8003292:	9301      	str	r3, [sp, #4]
 8003294:	2302      	movs	r3, #2
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800329c:	22aa      	movs	r2, #170	; 0xaa
 800329e:	2105      	movs	r1, #5
 80032a0:	480a      	ldr	r0, [pc, #40]	; (80032cc <print_all_menu_1_menus+0x210>)
 80032a2:	f7ff f937 	bl	8002514 <ILI9341_Draw_Text>
			break;
 80032a6:	bf00      	nop
	}
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	080107d8 	.word	0x080107d8
 80032b4:	080107fc 	.word	0x080107fc
 80032b8:	200000a8 	.word	0x200000a8
 80032bc:	200000bc 	.word	0x200000bc
 80032c0:	200000d0 	.word	0x200000d0
 80032c4:	200000e4 	.word	0x200000e4
 80032c8:	20000148 	.word	0x20000148
 80032cc:	08010800 	.word	0x08010800

080032d0 <print_all_menu_1_1_menus>:
// -----------------------------------------------------------------------
void print_all_menu_1_1_menus(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 80032d6:	2300      	movs	r3, #0
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	2302      	movs	r3, #2
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032e2:	226e      	movs	r2, #110	; 0x6e
 80032e4:	211e      	movs	r1, #30
 80032e6:	4877      	ldr	r0, [pc, #476]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 80032e8:	f7ff f914 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 80032ec:	2300      	movs	r3, #0
 80032ee:	9301      	str	r3, [sp, #4]
 80032f0:	2302      	movs	r3, #2
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032f8:	2282      	movs	r2, #130	; 0x82
 80032fa:	211e      	movs	r1, #30
 80032fc:	4871      	ldr	r0, [pc, #452]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 80032fe:	f7ff f909 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 8003302:	2300      	movs	r3, #0
 8003304:	9301      	str	r3, [sp, #4]
 8003306:	2302      	movs	r3, #2
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800330e:	2296      	movs	r2, #150	; 0x96
 8003310:	211e      	movs	r1, #30
 8003312:	486c      	ldr	r0, [pc, #432]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 8003314:	f7ff f8fe 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 8003318:	2300      	movs	r3, #0
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	2302      	movs	r3, #2
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003324:	22aa      	movs	r2, #170	; 0xaa
 8003326:	211e      	movs	r1, #30
 8003328:	4866      	ldr	r0, [pc, #408]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 800332a:	f7ff f8f3 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 800332e:	2300      	movs	r3, #0
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	2302      	movs	r3, #2
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800333a:	22be      	movs	r2, #190	; 0xbe
 800333c:	211e      	movs	r1, #30
 800333e:	4861      	ldr	r0, [pc, #388]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 8003340:	f7ff f8e8 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 8003344:	2300      	movs	r3, #0
 8003346:	9301      	str	r3, [sp, #4]
 8003348:	2302      	movs	r3, #2
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003350:	22d2      	movs	r2, #210	; 0xd2
 8003352:	211e      	movs	r1, #30
 8003354:	485b      	ldr	r0, [pc, #364]	; (80034c4 <print_all_menu_1_1_menus+0x1f4>)
 8003356:	f7ff f8dd 	bl	8002514 <ILI9341_Draw_Text>

	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 800335a:	2300      	movs	r3, #0
 800335c:	9301      	str	r3, [sp, #4]
 800335e:	2302      	movs	r3, #2
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003366:	226e      	movs	r2, #110	; 0x6e
 8003368:	2105      	movs	r1, #5
 800336a:	4857      	ldr	r0, [pc, #348]	; (80034c8 <print_all_menu_1_1_menus+0x1f8>)
 800336c:	f7ff f8d2 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 8003370:	2300      	movs	r3, #0
 8003372:	9301      	str	r3, [sp, #4]
 8003374:	2302      	movs	r3, #2
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800337c:	2282      	movs	r2, #130	; 0x82
 800337e:	2105      	movs	r1, #5
 8003380:	4851      	ldr	r0, [pc, #324]	; (80034c8 <print_all_menu_1_1_menus+0x1f8>)
 8003382:	f7ff f8c7 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 8003386:	2300      	movs	r3, #0
 8003388:	9301      	str	r3, [sp, #4]
 800338a:	2302      	movs	r3, #2
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003392:	2296      	movs	r2, #150	; 0x96
 8003394:	2105      	movs	r1, #5
 8003396:	484c      	ldr	r0, [pc, #304]	; (80034c8 <print_all_menu_1_1_menus+0x1f8>)
 8003398:	f7ff f8bc 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 800339c:	2300      	movs	r3, #0
 800339e:	9301      	str	r3, [sp, #4]
 80033a0:	2302      	movs	r3, #2
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033a8:	22aa      	movs	r2, #170	; 0xaa
 80033aa:	2105      	movs	r1, #5
 80033ac:	4846      	ldr	r0, [pc, #280]	; (80034c8 <print_all_menu_1_1_menus+0x1f8>)
 80033ae:	f7ff f8b1 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 80033b2:	2300      	movs	r3, #0
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2302      	movs	r3, #2
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033be:	22be      	movs	r2, #190	; 0xbe
 80033c0:	2105      	movs	r1, #5
 80033c2:	4841      	ldr	r0, [pc, #260]	; (80034c8 <print_all_menu_1_1_menus+0x1f8>)
 80033c4:	f7ff f8a6 	bl	8002514 <ILI9341_Draw_Text>

	ILI9341_Draw_Text(menu_1_1[0], 30, 110, WHITE, 2, BLACK);
 80033c8:	2300      	movs	r3, #0
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	2302      	movs	r3, #2
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d4:	226e      	movs	r2, #110	; 0x6e
 80033d6:	211e      	movs	r1, #30
 80033d8:	483c      	ldr	r0, [pc, #240]	; (80034cc <print_all_menu_1_1_menus+0x1fc>)
 80033da:	f7ff f89b 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[1], 30, 130, WHITE, 2, BLACK);
 80033de:	2300      	movs	r3, #0
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	2302      	movs	r3, #2
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033ea:	2282      	movs	r2, #130	; 0x82
 80033ec:	211e      	movs	r1, #30
 80033ee:	4838      	ldr	r0, [pc, #224]	; (80034d0 <print_all_menu_1_1_menus+0x200>)
 80033f0:	f7ff f890 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[2], 30, 150, WHITE, 2, BLACK);
 80033f4:	2300      	movs	r3, #0
 80033f6:	9301      	str	r3, [sp, #4]
 80033f8:	2302      	movs	r3, #2
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003400:	2296      	movs	r2, #150	; 0x96
 8003402:	211e      	movs	r1, #30
 8003404:	4833      	ldr	r0, [pc, #204]	; (80034d4 <print_all_menu_1_1_menus+0x204>)
 8003406:	f7ff f885 	bl	8002514 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[3], 30, 170, WHITE, 2, BLACK);
 800340a:	2300      	movs	r3, #0
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	2302      	movs	r3, #2
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003416:	22aa      	movs	r2, #170	; 0xaa
 8003418:	211e      	movs	r1, #30
 800341a:	482f      	ldr	r0, [pc, #188]	; (80034d8 <print_all_menu_1_1_menus+0x208>)
 800341c:	f7ff f87a 	bl	8002514 <ILI9341_Draw_Text>

	if(pointer_on_selected_menu <= 0)
 8003420:	4b2e      	ldr	r3, [pc, #184]	; (80034dc <print_all_menu_1_1_menus+0x20c>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d102      	bne.n	800342e <print_all_menu_1_1_menus+0x15e>
	{
		pointer_on_selected_menu = 4;
 8003428:	4b2c      	ldr	r3, [pc, #176]	; (80034dc <print_all_menu_1_1_menus+0x20c>)
 800342a:	2204      	movs	r2, #4
 800342c:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 5)
 800342e:	4b2b      	ldr	r3, [pc, #172]	; (80034dc <print_all_menu_1_1_menus+0x20c>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b04      	cmp	r3, #4
 8003434:	d902      	bls.n	800343c <print_all_menu_1_1_menus+0x16c>
	{
		pointer_on_selected_menu = 1;
 8003436:	4b29      	ldr	r3, [pc, #164]	; (80034dc <print_all_menu_1_1_menus+0x20c>)
 8003438:	2201      	movs	r2, #1
 800343a:	701a      	strb	r2, [r3, #0]
	}

	switch (pointer_on_selected_menu)
 800343c:	4b27      	ldr	r3, [pc, #156]	; (80034dc <print_all_menu_1_1_menus+0x20c>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	3b01      	subs	r3, #1
 8003442:	2b03      	cmp	r3, #3
 8003444:	d83a      	bhi.n	80034bc <print_all_menu_1_1_menus+0x1ec>
 8003446:	a201      	add	r2, pc, #4	; (adr r2, 800344c <print_all_menu_1_1_menus+0x17c>)
 8003448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003475 	.word	0x08003475
 8003454:	0800348d 	.word	0x0800348d
 8003458:	080034a5 	.word	0x080034a5
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 800345c:	2300      	movs	r3, #0
 800345e:	9301      	str	r3, [sp, #4]
 8003460:	2302      	movs	r3, #2
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003468:	226e      	movs	r2, #110	; 0x6e
 800346a:	2105      	movs	r1, #5
 800346c:	481c      	ldr	r0, [pc, #112]	; (80034e0 <print_all_menu_1_1_menus+0x210>)
 800346e:	f7ff f851 	bl	8002514 <ILI9341_Draw_Text>
			break;
 8003472:	e023      	b.n	80034bc <print_all_menu_1_1_menus+0x1ec>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003474:	2300      	movs	r3, #0
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	2302      	movs	r3, #2
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003480:	2282      	movs	r2, #130	; 0x82
 8003482:	2105      	movs	r1, #5
 8003484:	4816      	ldr	r0, [pc, #88]	; (80034e0 <print_all_menu_1_1_menus+0x210>)
 8003486:	f7ff f845 	bl	8002514 <ILI9341_Draw_Text>
			break;
 800348a:	e017      	b.n	80034bc <print_all_menu_1_1_menus+0x1ec>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 800348c:	2300      	movs	r3, #0
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	2302      	movs	r3, #2
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003498:	2296      	movs	r2, #150	; 0x96
 800349a:	2105      	movs	r1, #5
 800349c:	4810      	ldr	r0, [pc, #64]	; (80034e0 <print_all_menu_1_1_menus+0x210>)
 800349e:	f7ff f839 	bl	8002514 <ILI9341_Draw_Text>
			break;
 80034a2:	e00b      	b.n	80034bc <print_all_menu_1_1_menus+0x1ec>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 80034a4:	2300      	movs	r3, #0
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	2302      	movs	r3, #2
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034b0:	22aa      	movs	r2, #170	; 0xaa
 80034b2:	2105      	movs	r1, #5
 80034b4:	480a      	ldr	r0, [pc, #40]	; (80034e0 <print_all_menu_1_1_menus+0x210>)
 80034b6:	f7ff f82d 	bl	8002514 <ILI9341_Draw_Text>
			break;
 80034ba:	bf00      	nop
	}
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	080107d8 	.word	0x080107d8
 80034c8:	080107fc 	.word	0x080107fc
 80034cc:	200000f8 	.word	0x200000f8
 80034d0:	2000010c 	.word	0x2000010c
 80034d4:	20000120 	.word	0x20000120
 80034d8:	20000134 	.word	0x20000134
 80034dc:	20000148 	.word	0x20000148
 80034e0:	08010800 	.word	0x08010800

080034e4 <tongle_green_led>:
// -----------------------------------------------------------------------
void tongle_green_led(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12);
 80034e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034ec:	4802      	ldr	r0, [pc, #8]	; (80034f8 <tongle_green_led+0x14>)
 80034ee:	f003 fb46 	bl	8006b7e <HAL_GPIO_TogglePin>
}
 80034f2:	bf00      	nop
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	40020c00 	.word	0x40020c00

080034fc <RED_LED_ON>:
///////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
// -----------------------------------------------------------------------
void RED_LED_ON(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8003500:	2201      	movs	r2, #1
 8003502:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003506:	4802      	ldr	r0, [pc, #8]	; (8003510 <RED_LED_ON+0x14>)
 8003508:	f003 fb20 	bl	8006b4c <HAL_GPIO_WritePin>
}
 800350c:	bf00      	nop
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40020c00 	.word	0x40020c00

08003514 <RED_LED_OFF>:
// -----------------------------------------------------------------------
void RED_LED_OFF(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8003518:	2200      	movs	r2, #0
 800351a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800351e:	4802      	ldr	r0, [pc, #8]	; (8003528 <RED_LED_OFF+0x14>)
 8003520:	f003 fb14 	bl	8006b4c <HAL_GPIO_WritePin>
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40020c00 	.word	0x40020c00

0800352c <Level1Item3_Enter>:
// -----------------------------------------------------------------------
static void Level1Item3_Enter(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af02      	add	r7, sp, #8
 bool flagPressed = false;
 8003532:	2300      	movs	r3, #0
 8003534:	71fb      	strb	r3, [r7, #7]

 ILI9341_Draw_Text( "                          ", 10, 60, WHITE, 2, BLACK);   // Clearn lcd
 8003536:	2300      	movs	r3, #0
 8003538:	9301      	str	r3, [sp, #4]
 800353a:	2302      	movs	r3, #2
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003542:	223c      	movs	r2, #60	; 0x3c
 8003544:	210a      	movs	r1, #10
 8003546:	4838      	ldr	r0, [pc, #224]	; (8003628 <Level1Item3_Enter+0xfc>)
 8003548:	f7fe ffe4 	bl	8002514 <ILI9341_Draw_Text>

 ILI9341_Draw_Text( "Red LED is:", 10, 60, WHITE, 2, BLACK);
 800354c:	2300      	movs	r3, #0
 800354e:	9301      	str	r3, [sp, #4]
 8003550:	2302      	movs	r3, #2
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003558:	223c      	movs	r2, #60	; 0x3c
 800355a:	210a      	movs	r1, #10
 800355c:	4833      	ldr	r0, [pc, #204]	; (800362c <Level1Item3_Enter+0x100>)
 800355e:	f7fe ffd9 	bl	8002514 <ILI9341_Draw_Text>

 while(getPressKey() != BUTTON_LEFT)
 8003562:	e049      	b.n	80035f8 <Level1Item3_Enter+0xcc>
 {
	 // Read PIN
	 int led_status =  HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_14);
 8003564:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003568:	4831      	ldr	r0, [pc, #196]	; (8003630 <Level1Item3_Enter+0x104>)
 800356a:	f003 fad7 	bl	8006b1c <HAL_GPIO_ReadPin>
 800356e:	4603      	mov	r3, r0
 8003570:	603b      	str	r3, [r7, #0]

	 if(flagPressed == true)
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d019      	beq.n	80035ac <Level1Item3_Enter+0x80>
	 {
		 if(led_status == GPIO_PIN_SET)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d10b      	bne.n	8003596 <Level1Item3_Enter+0x6a>
		 {
			 ILI9341_Draw_Text( "ON ", 150, 60, WHITE, 2, BLACK);
 800357e:	2300      	movs	r3, #0
 8003580:	9301      	str	r3, [sp, #4]
 8003582:	2302      	movs	r3, #2
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800358a:	223c      	movs	r2, #60	; 0x3c
 800358c:	2196      	movs	r1, #150	; 0x96
 800358e:	4829      	ldr	r0, [pc, #164]	; (8003634 <Level1Item3_Enter+0x108>)
 8003590:	f7fe ffc0 	bl	8002514 <ILI9341_Draw_Text>
 8003594:	e00a      	b.n	80035ac <Level1Item3_Enter+0x80>
		 }
		 else
		 {
		 	 ILI9341_Draw_Text( "OFF", 150, 60, WHITE, 2, BLACK);
 8003596:	2300      	movs	r3, #0
 8003598:	9301      	str	r3, [sp, #4]
 800359a:	2302      	movs	r3, #2
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035a2:	223c      	movs	r2, #60	; 0x3c
 80035a4:	2196      	movs	r1, #150	; 0x96
 80035a6:	4824      	ldr	r0, [pc, #144]	; (8003638 <Level1Item3_Enter+0x10c>)
 80035a8:	f7fe ffb4 	bl	8002514 <ILI9341_Draw_Text>
		 }
	 }


	 if(getPressKey() != BUTTON_NOTHING && !flagPressed)
 80035ac:	f000 f84a 	bl	8003644 <getPressKey>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2bff      	cmp	r3, #255	; 0xff
 80035b4:	d016      	beq.n	80035e4 <Level1Item3_Enter+0xb8>
 80035b6:	79fb      	ldrb	r3, [r7, #7]
 80035b8:	f083 0301 	eor.w	r3, r3, #1
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d010      	beq.n	80035e4 <Level1Item3_Enter+0xb8>
	 {
		 flagPressed = true;
 80035c2:	2301      	movs	r3, #1
 80035c4:	71fb      	strb	r3, [r7, #7]

		 switch(getPressKey())  // If press any key
 80035c6:	f000 f83d 	bl	8003644 <getPressKey>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d002      	beq.n	80035d6 <Level1Item3_Enter+0xaa>
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d003      	beq.n	80035dc <Level1Item3_Enter+0xb0>
	  	  		  break;
	  	  	  case BUTTON_DOWN:
	  	  		  RED_LED_OFF();
	  	  		  break;
	  	  	  default:
	  	  		  break;
 80035d4:	e005      	b.n	80035e2 <Level1Item3_Enter+0xb6>
	  	  		  RED_LED_ON();
 80035d6:	f7ff ff91 	bl	80034fc <RED_LED_ON>
	  	  		  break;
 80035da:	e002      	b.n	80035e2 <Level1Item3_Enter+0xb6>
	  	  		  RED_LED_OFF();
 80035dc:	f7ff ff9a 	bl	8003514 <RED_LED_OFF>
	  	  		  break;
 80035e0:	bf00      	nop
		 switch(getPressKey())  // If press any key
 80035e2:	e009      	b.n	80035f8 <Level1Item3_Enter+0xcc>
		 }
	 }
	 else if(getPressKey() == BUTTON_NOTHING && flagPressed)
 80035e4:	f000 f82e 	bl	8003644 <getPressKey>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2bff      	cmp	r3, #255	; 0xff
 80035ec:	d104      	bne.n	80035f8 <Level1Item3_Enter+0xcc>
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <Level1Item3_Enter+0xcc>
	 {
		 flagPressed = false; 	// if button was release
 80035f4:	2300      	movs	r3, #0
 80035f6:	71fb      	strb	r3, [r7, #7]
 while(getPressKey() != BUTTON_LEFT)
 80035f8:	f000 f824 	bl	8003644 <getPressKey>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1b0      	bne.n	8003564 <Level1Item3_Enter+0x38>
	 }
 }

 ILI9341_Draw_Text( "                           ", 10, 60, WHITE, 2, BLACK); // Cleaning one row LCD
 8003602:	2300      	movs	r3, #0
 8003604:	9301      	str	r3, [sp, #4]
 8003606:	2302      	movs	r3, #2
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800360e:	223c      	movs	r2, #60	; 0x3c
 8003610:	210a      	movs	r1, #10
 8003612:	480a      	ldr	r0, [pc, #40]	; (800363c <Level1Item3_Enter+0x110>)
 8003614:	f7fe ff7e 	bl	8002514 <ILI9341_Draw_Text>
 Menu_Navigate(&Menu_3);  // Back to menu 3
 8003618:	4809      	ldr	r0, [pc, #36]	; (8003640 <Level1Item3_Enter+0x114>)
 800361a:	f000 f8db 	bl	80037d4 <Menu_Navigate>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	08010804 	.word	0x08010804
 800362c:	08010820 	.word	0x08010820
 8003630:	40020c00 	.word	0x40020c00
 8003634:	0801082c 	.word	0x0801082c
 8003638:	08010830 	.word	0x08010830
 800363c:	08010834 	.word	0x08010834
 8003640:	08010bbc 	.word	0x08010bbc

08003644 <getPressKey>:
// -----------------------------------------------------------------------
static uint8_t getPressKey()		// 3x4 keyboard
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b088      	sub	sp, #32
 8003648:	af02      	add	r7, sp, #8
	char digit = '\0';
 800364a:	2300      	movs	r3, #0
 800364c:	75fb      	strb	r3, [r7, #23]
	char buff_lcd[20] = "KEY: ";
 800364e:	4a48      	ldr	r2, [pc, #288]	; (8003770 <getPressKey+0x12c>)
 8003650:	463b      	mov	r3, r7
 8003652:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003656:	6018      	str	r0, [r3, #0]
 8003658:	3304      	adds	r3, #4
 800365a:	8019      	strh	r1, [r3, #0]
 800365c:	1dbb      	adds	r3, r7, #6
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	605a      	str	r2, [r3, #4]
 8003664:	609a      	str	r2, [r3, #8]
 8003666:	819a      	strh	r2, [r3, #12]
	digit = read_one_digit_from_keyboard();
 8003668:	f7fd fc68 	bl	8000f3c <read_one_digit_from_keyboard>
 800366c:	4603      	mov	r3, r0
 800366e:	75fb      	strb	r3, [r7, #23]
	switch(digit)
 8003670:	7dfb      	ldrb	r3, [r7, #23]
 8003672:	3b32      	subs	r3, #50	; 0x32
 8003674:	2b06      	cmp	r3, #6
 8003676:	d875      	bhi.n	8003764 <getPressKey+0x120>
 8003678:	a201      	add	r2, pc, #4	; (adr r2, 8003680 <getPressKey+0x3c>)
 800367a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367e:	bf00      	nop
 8003680:	080036c5 	.word	0x080036c5
 8003684:	08003765 	.word	0x08003765
 8003688:	0800369d 	.word	0x0800369d
 800368c:	0800373d 	.word	0x0800373d
 8003690:	08003715 	.word	0x08003715
 8003694:	08003765 	.word	0x08003765
 8003698:	080036ed 	.word	0x080036ed
	{
		case '4':
		{
			strncat(buff_lcd, &digit, 1);
 800369c:	f107 0117 	add.w	r1, r7, #23
 80036a0:	463b      	mov	r3, r7
 80036a2:	2201      	movs	r2, #1
 80036a4:	4618      	mov	r0, r3
 80036a6:	f00c fd09 	bl	80100bc <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 80036aa:	4638      	mov	r0, r7
 80036ac:	2300      	movs	r3, #0
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	2302      	movs	r3, #2
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036b8:	2200      	movs	r2, #0
 80036ba:	2100      	movs	r1, #0
 80036bc:	f7fe ff2a 	bl	8002514 <ILI9341_Draw_Text>
			return BUTTON_LEFT;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e050      	b.n	8003766 <getPressKey+0x122>
		}
		case '2':
		{
			strncat(buff_lcd, &digit, 1);
 80036c4:	f107 0117 	add.w	r1, r7, #23
 80036c8:	463b      	mov	r3, r7
 80036ca:	2201      	movs	r2, #1
 80036cc:	4618      	mov	r0, r3
 80036ce:	f00c fcf5 	bl	80100bc <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 80036d2:	4638      	mov	r0, r7
 80036d4:	2300      	movs	r3, #0
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	2302      	movs	r3, #2
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036e0:	2200      	movs	r2, #0
 80036e2:	2100      	movs	r1, #0
 80036e4:	f7fe ff16 	bl	8002514 <ILI9341_Draw_Text>
			return BUTTON_UP;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e03c      	b.n	8003766 <getPressKey+0x122>
		}
		case '8':
		{
			strncat(buff_lcd, &digit, 1);
 80036ec:	f107 0117 	add.w	r1, r7, #23
 80036f0:	463b      	mov	r3, r7
 80036f2:	2201      	movs	r2, #1
 80036f4:	4618      	mov	r0, r3
 80036f6:	f00c fce1 	bl	80100bc <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 80036fa:	4638      	mov	r0, r7
 80036fc:	2300      	movs	r3, #0
 80036fe:	9301      	str	r3, [sp, #4]
 8003700:	2302      	movs	r3, #2
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003708:	2200      	movs	r2, #0
 800370a:	2100      	movs	r1, #0
 800370c:	f7fe ff02 	bl	8002514 <ILI9341_Draw_Text>
			return BUTTON_DOWN;
 8003710:	2302      	movs	r3, #2
 8003712:	e028      	b.n	8003766 <getPressKey+0x122>
		}
		case '6':
		{
			strncat(buff_lcd, &digit, 1);
 8003714:	f107 0117 	add.w	r1, r7, #23
 8003718:	463b      	mov	r3, r7
 800371a:	2201      	movs	r2, #1
 800371c:	4618      	mov	r0, r3
 800371e:	f00c fccd 	bl	80100bc <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003722:	4638      	mov	r0, r7
 8003724:	2300      	movs	r3, #0
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	2302      	movs	r3, #2
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003730:	2200      	movs	r2, #0
 8003732:	2100      	movs	r1, #0
 8003734:	f7fe feee 	bl	8002514 <ILI9341_Draw_Text>
			return BUTTON_RIGHT;
 8003738:	2303      	movs	r3, #3
 800373a:	e014      	b.n	8003766 <getPressKey+0x122>
		}
		case '5':
		{
			strncat(buff_lcd, &digit, 1);
 800373c:	f107 0117 	add.w	r1, r7, #23
 8003740:	463b      	mov	r3, r7
 8003742:	2201      	movs	r2, #1
 8003744:	4618      	mov	r0, r3
 8003746:	f00c fcb9 	bl	80100bc <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 800374a:	4638      	mov	r0, r7
 800374c:	2300      	movs	r3, #0
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	2302      	movs	r3, #2
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003758:	2200      	movs	r2, #0
 800375a:	2100      	movs	r1, #0
 800375c:	f7fe feda 	bl	8002514 <ILI9341_Draw_Text>
			return BUTTON_SELECT;
 8003760:	2304      	movs	r3, #4
 8003762:	e000      	b.n	8003766 <getPressKey+0x122>
		}
		default:
			return BUTTON_NOTHING;
 8003764:	23ff      	movs	r3, #255	; 0xff
			break;


	}
}
 8003766:	4618      	mov	r0, r3
 8003768:	3718      	adds	r7, #24
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	08010850 	.word	0x08010850

08003774 <Generic_Write>:
// -----------------------------------------------------------------------
void Generic_Write(const char* Text)		// Print "Text" data on LCD
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af02      	add	r7, sp, #8
 800377a:	6078      	str	r0, [r7, #4]
	if (Text)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d015      	beq.n	80037ae <Generic_Write+0x3a>
	{
		ILI9341_Draw_Text( "                                 ", 10, 100, WHITE, 1, BLACK);
 8003782:	2300      	movs	r3, #0
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	2301      	movs	r3, #1
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800378e:	2264      	movs	r2, #100	; 0x64
 8003790:	210a      	movs	r1, #10
 8003792:	4809      	ldr	r0, [pc, #36]	; (80037b8 <Generic_Write+0x44>)
 8003794:	f7fe febe 	bl	8002514 <ILI9341_Draw_Text>
		ILI9341_Draw_Text( Text, 10, 100, WHITE, 1, BLACK);
 8003798:	2300      	movs	r3, #0
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	2301      	movs	r3, #1
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037a4:	2264      	movs	r2, #100	; 0x64
 80037a6:	210a      	movs	r1, #10
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fe feb3 	bl	8002514 <ILI9341_Draw_Text>
	}
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	08010864 	.word	0x08010864

080037bc <Menu_GetCurrentMenu>:
// -----------------------------------------------------------------------
Menu_Item_t* Menu_GetCurrentMenu(void)		//     
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
	return CurrentMenuItem;
 80037c0:	4b03      	ldr	r3, [pc, #12]	; (80037d0 <Menu_GetCurrentMenu+0x14>)
 80037c2:	681b      	ldr	r3, [r3, #0]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	2000000c 	.word	0x2000000c

080037d4 <Menu_Navigate>:
// -----------------------------------------------------------------------
//   
// in:     ,  
// MENU_PARENT, MENU_CHILD, MENU_NEXT   MENU_PREVIOUS
void Menu_Navigate(Menu_Item_t* const NewMenu)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
	if ((NewMenu == &NULL_MENU) || (NewMenu == NULL))  // What it mean???
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a11      	ldr	r2, [pc, #68]	; (8003824 <Menu_Navigate+0x50>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d01a      	beq.n	800381a <Menu_Navigate+0x46>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d017      	beq.n	800381a <Menu_Navigate+0x46>
	{
		return;		// Exit
	}

	CurrentMenuItem = NewMenu;    //    
 80037ea:	4a0f      	ldr	r2, [pc, #60]	; (8003828 <Menu_Navigate+0x54>)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6013      	str	r3, [r2, #0]

	if (MenuWriteFunc)    // If   MenuWriteFunc  != NULL  ???????
 80037f0:	4b0e      	ldr	r3, [pc, #56]	; (800382c <Menu_Navigate+0x58>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d006      	beq.n	8003806 <Menu_Navigate+0x32>
	{
		MenuWriteFunc(CurrentMenuItem->Text);			// Print Text string on LCD
 80037f8:	4b0c      	ldr	r3, [pc, #48]	; (800382c <Menu_Navigate+0x58>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <Menu_Navigate+0x54>)
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	3218      	adds	r2, #24
 8003802:	4610      	mov	r0, r2
 8003804:	4798      	blx	r3
	}

	//   void (*SelectCallback)(void) - Creating pointer on function
	// Write  CurrentMenuItem->SelectCallback in  void (*SelectCallback)(void) pinter
	void (*SelectCallback)(void) = CurrentMenuItem->SelectCallback;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <Menu_Navigate+0x54>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	60fb      	str	r3, [r7, #12]

	if (SelectCallback)		// If SelectCallback != NULL
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <Menu_Navigate+0x48>
	{
		SelectCallback();   // It does - CurrentMenuItem->SelectCallback;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4798      	blx	r3
 8003818:	e000      	b.n	800381c <Menu_Navigate+0x48>
		return;		// Exit
 800381a:	bf00      	nop
	}
}
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	08010b4c 	.word	0x08010b4c
 8003828:	2000000c 	.word	0x2000000c
 800382c:	2000029c 	.word	0x2000029c

08003830 <Menu_SetGenericWriteCallback>:
  .        
       ,  
   ref MENU_ITEM_STORAGE '.. */
// In:           .
void Menu_SetGenericWriteCallback(void (*WriteFunc)(const char* Text))    //  What doing this function??????? <<<<<<<<<<<
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	MenuWriteFunc = WriteFunc;  		//    WriteFunc 
 8003838:	4a05      	ldr	r2, [pc, #20]	; (8003850 <Menu_SetGenericWriteCallback+0x20>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6013      	str	r3, [r2, #0]
	//       MenuWriteFunc
	Menu_Navigate(CurrentMenuItem);      //      Menu_Navigate
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <Menu_SetGenericWriteCallback+0x24>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff ffc6 	bl	80037d4 <Menu_Navigate>
}
 8003848:	bf00      	nop
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	2000029c 	.word	0x2000029c
 8003854:	2000000c 	.word	0x2000000c

08003858 <Menu_EnterCurrentItem>:
// -----------------------------------------------------------------------
/*         ,  
      (  ) */
void Menu_EnterCurrentItem(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
	if ((CurrentMenuItem == &NULL_MENU) || (CurrentMenuItem == NULL))
 800385e:	4b0b      	ldr	r3, [pc, #44]	; (800388c <Menu_EnterCurrentItem+0x34>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a0b      	ldr	r2, [pc, #44]	; (8003890 <Menu_EnterCurrentItem+0x38>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d00d      	beq.n	8003884 <Menu_EnterCurrentItem+0x2c>
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <Menu_EnterCurrentItem+0x34>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d009      	beq.n	8003884 <Menu_EnterCurrentItem+0x2c>
	{
		return;
	}

	void (*EnterCallback)(void) = CurrentMenuItem->EnterCallback;
 8003870:	4b06      	ldr	r3, [pc, #24]	; (800388c <Menu_EnterCurrentItem+0x34>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	607b      	str	r3, [r7, #4]
	if (EnterCallback)		// If EnterCallback != NULL
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <Menu_EnterCurrentItem+0x2e>
	{
		EnterCallback();
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4798      	blx	r3
 8003882:	e000      	b.n	8003886 <Menu_EnterCurrentItem+0x2e>
		return;
 8003884:	bf00      	nop
	}

}// -----------------------------------------------------------------------
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	2000000c 	.word	0x2000000c
 8003890:	08010b4c 	.word	0x08010b4c

08003894 <speed_test_LCD>:
//-------------------------------------------------------------------------------------------
/*
 * Random generate circles
 */
void speed_test_LCD(int number_of_tests)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
	int i =0;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
	while(i <= number_of_tests)
 80038a0:	e036      	b.n	8003910 <speed_test_LCD+0x7c>
	{
		i ++;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	3301      	adds	r3, #1
 80038a6:	617b      	str	r3, [r7, #20]
		//ILI9341_Draw_Text("", i, 200, YELLOW, 4, BLACK);
		uint32_t random_num = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	613b      	str	r3, [r7, #16]
		uint16_t xr = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	81fb      	strh	r3, [r7, #14]
		uint16_t yr = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	81bb      	strh	r3, [r7, #12]
		uint16_t radiusr = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	817b      	strh	r3, [r7, #10]
		uint16_t colourr = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	813b      	strh	r3, [r7, #8]

		random_num = HAL_RNG_GetRandomNumber(&hrng);
 80038bc:	4819      	ldr	r0, [pc, #100]	; (8003924 <speed_test_LCD+0x90>)
 80038be:	f007 fde2 	bl	800b486 <HAL_RNG_GetRandomNumber>
 80038c2:	6138      	str	r0, [r7, #16]
		xr = random_num;
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	81fb      	strh	r3, [r7, #14]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 80038c8:	4816      	ldr	r0, [pc, #88]	; (8003924 <speed_test_LCD+0x90>)
 80038ca:	f007 fddc 	bl	800b486 <HAL_RNG_GetRandomNumber>
 80038ce:	6138      	str	r0, [r7, #16]
		yr = random_num;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	81bb      	strh	r3, [r7, #12]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 80038d4:	4813      	ldr	r0, [pc, #76]	; (8003924 <speed_test_LCD+0x90>)
 80038d6:	f007 fdd6 	bl	800b486 <HAL_RNG_GetRandomNumber>
 80038da:	6138      	str	r0, [r7, #16]
		radiusr = random_num;
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	817b      	strh	r3, [r7, #10]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 80038e0:	4810      	ldr	r0, [pc, #64]	; (8003924 <speed_test_LCD+0x90>)
 80038e2:	f007 fdd0 	bl	800b486 <HAL_RNG_GetRandomNumber>
 80038e6:	6138      	str	r0, [r7, #16]
		colourr = random_num;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	813b      	strh	r3, [r7, #8]

		xr &= 0x01FF;
 80038ec:	89fb      	ldrh	r3, [r7, #14]
 80038ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f2:	81fb      	strh	r3, [r7, #14]
		yr &= 0x01FF;
 80038f4:	89bb      	ldrh	r3, [r7, #12]
 80038f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038fa:	81bb      	strh	r3, [r7, #12]
		radiusr &= 0x001F;
 80038fc:	897b      	ldrh	r3, [r7, #10]
 80038fe:	f003 031f 	and.w	r3, r3, #31
 8003902:	817b      	strh	r3, [r7, #10]
		colourr &= 0xFFFF;
		ILI9341_Draw_Filled_Circle(xr, yr, radiusr, colourr);
 8003904:	893b      	ldrh	r3, [r7, #8]
 8003906:	897a      	ldrh	r2, [r7, #10]
 8003908:	89b9      	ldrh	r1, [r7, #12]
 800390a:	89f8      	ldrh	r0, [r7, #14]
 800390c:	f7fe fce4 	bl	80022d8 <ILI9341_Draw_Filled_Circle>
	while(i <= number_of_tests)
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	429a      	cmp	r2, r3
 8003916:	ddc4      	ble.n	80038a2 <speed_test_LCD+0xe>
		//ILI9341_Draw_Pixel(xr, yr, WHITE);
	}

}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000464 	.word	0x20000464

08003928 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8003930:	2305      	movs	r3, #5
 8003932:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8003934:	2300      	movs	r3, #0
 8003936:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f001 f9ef 	bl	8004d1c <null_ptr_check>
 800393e:	4603      	mov	r3, r0
 8003940:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8003942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d133      	bne.n	80039b2 <bme280_init+0x8a>
		while (try_count) {
 800394a:	e028      	b.n	800399e <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 800394c:	f107 010d 	add.w	r1, r7, #13
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	20d0      	movs	r0, #208	; 0xd0
 8003956:	f000 f832 	bl	80039be <bme280_get_regs>
 800395a:	4603      	mov	r3, r0
 800395c:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 800395e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d114      	bne.n	8003990 <bme280_init+0x68>
 8003966:	7b7b      	ldrb	r3, [r7, #13]
 8003968:	2b60      	cmp	r3, #96	; 0x60
 800396a:	d111      	bne.n	8003990 <bme280_init+0x68>
				dev->chip_id = chip_id;
 800396c:	7b7a      	ldrb	r2, [r7, #13]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f976 	bl	8003c64 <bme280_soft_reset>
 8003978:	4603      	mov	r3, r0
 800397a:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 800397c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d110      	bne.n	80039a6 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f001 f83f 	bl	8004a08 <get_calib_data>
 800398a:	4603      	mov	r3, r0
 800398c:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800398e:	e00a      	b.n	80039a6 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2001      	movs	r0, #1
 8003996:	4798      	blx	r3
			--try_count;
 8003998:	7bbb      	ldrb	r3, [r7, #14]
 800399a:	3b01      	subs	r3, #1
 800399c:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800399e:	7bbb      	ldrb	r3, [r7, #14]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1d3      	bne.n	800394c <bme280_init+0x24>
 80039a4:	e000      	b.n	80039a8 <bme280_init+0x80>
				break;
 80039a6:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 80039a8:	7bbb      	ldrb	r3, [r7, #14]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 80039ae:	23fe      	movs	r3, #254	; 0xfe
 80039b0:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80039b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 80039be:	b590      	push	{r4, r7, lr}
 80039c0:	b087      	sub	sp, #28
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607b      	str	r3, [r7, #4]
 80039c8:	4603      	mov	r3, r0
 80039ca:	73fb      	strb	r3, [r7, #15]
 80039cc:	4613      	mov	r3, r2
 80039ce:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f001 f9a3 	bl	8004d1c <null_ptr_check>
 80039d6:	4603      	mov	r3, r0
 80039d8:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80039da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d117      	bne.n	8003a12 <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	789b      	ldrb	r3, [r3, #2]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d003      	beq.n	80039f2 <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80039f0:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685c      	ldr	r4, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	7858      	ldrb	r0, [r3, #1]
 80039fa:	89bb      	ldrh	r3, [r7, #12]
 80039fc:	7bf9      	ldrb	r1, [r7, #15]
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	47a0      	blx	r4
 8003a02:	4603      	mov	r3, r0
 8003a04:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8003a06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8003a0e:	23fc      	movs	r3, #252	; 0xfc
 8003a10:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003a12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd90      	pop	{r4, r7, pc}

08003a1e <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8003a1e:	b590      	push	{r4, r7, lr}
 8003a20:	b08d      	sub	sp, #52	; 0x34
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	60f8      	str	r0, [r7, #12]
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	603b      	str	r3, [r7, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	2b0a      	cmp	r3, #10
 8003a32:	d901      	bls.n	8003a38 <bme280_set_regs+0x1a>
		len = 10;
 8003a34:	230a      	movs	r3, #10
 8003a36:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003a38:	6838      	ldr	r0, [r7, #0]
 8003a3a:	f001 f96f 	bl	8004d1c <null_ptr_check>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8003a44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d154      	bne.n	8003af6 <bme280_set_regs+0xd8>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d051      	beq.n	8003af6 <bme280_set_regs+0xd8>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d04e      	beq.n	8003af6 <bme280_set_regs+0xd8>
		if (len != 0) {
 8003a58:	79fb      	ldrb	r3, [r7, #7]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d047      	beq.n	8003aee <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	789b      	ldrb	r3, [r3, #2]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d01a      	beq.n	8003aa2 <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a72:	e011      	b.n	8003a98 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8003a74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	781a      	ldrb	r2, [r3, #0]
 8003a7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a82:	68f9      	ldr	r1, [r7, #12]
 8003a84:	440b      	add	r3, r1
 8003a86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003a8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a92:	3301      	adds	r3, #1
 8003a94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a98:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d3e8      	bcc.n	8003a74 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d90b      	bls.n	8003ac0 <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f107 0114 	add.w	r1, r7, #20
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 ffee 	bl	8004a92 <interleave_reg_addr>
				temp_len = len * 2;
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003abe:	e001      	b.n	8003ac4 <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 8003ac0:	79fb      	ldrb	r3, [r7, #7]
 8003ac2:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689c      	ldr	r4, [r3, #8]
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	7858      	ldrb	r0, [r3, #1]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	7819      	ldrb	r1, [r3, #0]
 8003ad0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003ad2:	f107 0214 	add.w	r2, r7, #20
 8003ad6:	47a0      	blx	r4
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8003ade:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8003ae6:	23fc      	movs	r3, #252	; 0xfc
 8003ae8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8003aec:	e007      	b.n	8003afe <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8003aee:	23fd      	movs	r3, #253	; 0xfd
 8003af0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8003af4:	e003      	b.n	8003afe <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003af6:	23ff      	movs	r3, #255	; 0xff
 8003af8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003afc:	e000      	b.n	8003b00 <bme280_set_regs+0xe2>
		if (len != 0) {
 8003afe:	bf00      	nop
	}


	return rslt;
 8003b00:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3734      	adds	r7, #52	; 0x34
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd90      	pop	{r4, r7, pc}

08003b0c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	6039      	str	r1, [r7, #0]
 8003b16:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003b18:	6838      	ldr	r0, [r7, #0]
 8003b1a:	f001 f8ff 	bl	8004d1c <null_ptr_check>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8003b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d13f      	bne.n	8003baa <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8003b2a:	f107 030e 	add.w	r3, r7, #14
 8003b2e:	6839      	ldr	r1, [r7, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 f874 	bl	8003c1e <bme280_get_sensor_mode>
 8003b36:	4603      	mov	r3, r0
 8003b38:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8003b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d107      	bne.n	8003b52 <bme280_set_sensor_settings+0x46>
 8003b42:	7bbb      	ldrb	r3, [r7, #14]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d004      	beq.n	8003b52 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8003b48:	6838      	ldr	r0, [r7, #0]
 8003b4a:	f000 fb4e 	bl	80041ea <put_device_to_sleep>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 8003b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d127      	bne.n	8003baa <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	2007      	movs	r0, #7
 8003b60:	f001 f8c0 	bl	8004ce4 <are_settings_changed>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 f98a 	bl	8003e8e <set_osr_settings>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8003b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d111      	bne.n	8003baa <bme280_set_sensor_settings+0x9e>
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	2018      	movs	r0, #24
 8003b8c:	f001 f8aa 	bl	8004ce4 <are_settings_changed>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d009      	beq.n	8003baa <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 fa11 	bl	8003fc8 <set_filter_standby_settings>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8003baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b084      	sub	sp, #16
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	6039      	str	r1, [r7, #0]
 8003bc0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003bc2:	6838      	ldr	r0, [r7, #0]
 8003bc4:	f001 f8aa 	bl	8004d1c <null_ptr_check>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8003bcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d11e      	bne.n	8003c12 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8003bd4:	f107 030e 	add.w	r3, r7, #14
 8003bd8:	6839      	ldr	r1, [r7, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 f81f 	bl	8003c1e <bme280_get_sensor_mode>
 8003be0:	4603      	mov	r3, r0
 8003be2:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8003be4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d107      	bne.n	8003bfc <bme280_set_sensor_mode+0x46>
 8003bec:	7bbb      	ldrb	r3, [r7, #14]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d004      	beq.n	8003bfc <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8003bf2:	6838      	ldr	r0, [r7, #0]
 8003bf4:	f000 faf9 	bl	80041ea <put_device_to_sleep>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8003bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d106      	bne.n	8003c12 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	6839      	ldr	r1, [r7, #0]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fabb 	bl	8004184 <write_power_mode>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b084      	sub	sp, #16
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003c28:	6838      	ldr	r0, [r7, #0]
 8003c2a:	f001 f877 	bl	8004d1c <null_ptr_check>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8003c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10e      	bne.n	8003c58 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	20f4      	movs	r0, #244	; 0xf4
 8003c42:	f7ff febc 	bl	80039be <bme280_get_regs>
 8003c46:	4603      	mov	r3, r0
 8003c48:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8003c58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8003c6c:	23e0      	movs	r3, #224	; 0xe0
 8003c6e:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8003c70:	23b6      	movs	r3, #182	; 0xb6
 8003c72:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f001 f851 	bl	8004d1c <null_ptr_check>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8003c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10d      	bne.n	8003ca2 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8003c86:	f107 010d 	add.w	r1, r7, #13
 8003c8a:	f107 000e 	add.w	r0, r7, #14
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f7ff fec4 	bl	8003a1e <bme280_set_regs>
 8003c96:	4603      	mov	r3, r0
 8003c98:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	2002      	movs	r0, #2
 8003ca0:	4798      	blx	r3
	}

	return rslt;
 8003ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b08a      	sub	sp, #40	; 0x28
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	607a      	str	r2, [r7, #4]
 8003cba:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8003cc4:	f107 0310 	add.w	r3, r7, #16
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f001 f823 	bl	8004d1c <null_ptr_check>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8003cdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d124      	bne.n	8003d2e <bme280_get_sensor_data+0x80>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d021      	beq.n	8003d2e <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8003cea:	f107 011c 	add.w	r1, r7, #28
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2208      	movs	r2, #8
 8003cf2:	20f7      	movs	r0, #247	; 0xf7
 8003cf4:	f7ff fe63 	bl	80039be <bme280_get_regs>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 8003cfe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d116      	bne.n	8003d34 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8003d06:	f107 0210 	add.w	r2, r7, #16
 8003d0a:	f107 031c 	add.w	r3, r7, #28
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 f815 	bl	8003d40 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	3310      	adds	r3, #16
 8003d1a:	f107 0110 	add.w	r1, r7, #16
 8003d1e:	7bf8      	ldrb	r0, [r7, #15]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	f000 f853 	bl	8003dcc <bme280_compensate_data>
 8003d26:	4603      	mov	r3, r0
 8003d28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8003d2c:	e002      	b.n	8003d34 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003d2e:	23ff      	movs	r3, #255	; 0xff
 8003d30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8003d34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3728      	adds	r7, #40	; 0x28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	031b      	lsls	r3, r3, #12
 8003d50:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3301      	adds	r3, #1
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3302      	adds	r3, #2
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	091b      	lsrs	r3, r3, #4
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3303      	adds	r3, #3
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	031b      	lsls	r3, r3, #12
 8003d7e:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3304      	adds	r3, #4
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	011b      	lsls	r3, r3, #4
 8003d88:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3305      	adds	r3, #5
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	091b      	lsrs	r3, r3, #4
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3306      	adds	r3, #6
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	021b      	lsls	r3, r3, #8
 8003dac:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	3307      	adds	r3, #7
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	609a      	str	r2, [r3, #8]
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	4603      	mov	r3, r0
 8003dda:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d04b      	beq.n	8003e7e <bme280_compensate_data+0xb2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d048      	beq.n	8003e7e <bme280_compensate_data+0xb2>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d045      	beq.n	8003e7e <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	f04f 0200 	mov.w	r2, #0
 8003e06:	f04f 0300 	mov.w	r3, #0
 8003e0a:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 8003e0e:	6879      	ldr	r1, [r7, #4]
 8003e10:	f04f 0200 	mov.w	r2, #0
 8003e14:	f04f 0300 	mov.w	r3, #0
 8003e18:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8003e26:	6839      	ldr	r1, [r7, #0]
 8003e28:	68b8      	ldr	r0, [r7, #8]
 8003e2a:	f000 fa2b 	bl	8004284 <compensate_temperature>
 8003e2e:	eeb0 7a40 	vmov.f32	s14, s0
 8003e32:	eef0 7a60 	vmov.f32	s15, s1
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8003e46:	6839      	ldr	r1, [r7, #0]
 8003e48:	68b8      	ldr	r0, [r7, #8]
 8003e4a:	f000 faed 	bl	8004428 <compensate_pressure>
 8003e4e:	eeb0 7a40 	vmov.f32	s14, s0
 8003e52:	eef0 7a60 	vmov.f32	s15, s1
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00d      	beq.n	8003e82 <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8003e66:	6839      	ldr	r1, [r7, #0]
 8003e68:	68b8      	ldr	r0, [r7, #8]
 8003e6a:	f000 fcad 	bl	80047c8 <compensate_humidity>
 8003e6e:	eeb0 7a40 	vmov.f32	s14, s0
 8003e72:	eef0 7a60 	vmov.f32	s15, s1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 8003e7c:	e001      	b.n	8003e82 <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003e7e:	23ff      	movs	r3, #255	; 0xff
 8003e80:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003e82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3718      	adds	r7, #24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b086      	sub	sp, #24
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	4603      	mov	r3, r0
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8003ea0:	7bfb      	ldrb	r3, [r7, #15]
 8003ea2:	f003 0304 	and.w	r3, r3, #4
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	68b8      	ldr	r0, [r7, #8]
 8003eae:	f000 f815 	bl	8003edc <set_osr_humidity_settings>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8003eb6:	7bfb      	ldrb	r3, [r7, #15]
 8003eb8:	f003 0303 	and.w	r3, r3, #3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68b9      	ldr	r1, [r7, #8]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 f842 	bl	8003f50 <set_osr_press_temp_settings>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8003ed0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8003ee6:	23f2      	movs	r3, #242	; 0xf2
 8003ee8:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	789b      	ldrb	r3, [r3, #2]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8003ef6:	f107 010e 	add.w	r1, r7, #14
 8003efa:	f107 000c 	add.w	r0, r7, #12
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f7ff fd8c 	bl	8003a1e <bme280_set_regs>
 8003f06:	4603      	mov	r3, r0
 8003f08:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8003f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d118      	bne.n	8003f44 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8003f12:	23f4      	movs	r3, #244	; 0xf4
 8003f14:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8003f16:	7b38      	ldrb	r0, [r7, #12]
 8003f18:	f107 010d 	add.w	r1, r7, #13
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f7ff fd4d 	bl	80039be <bme280_get_regs>
 8003f24:	4603      	mov	r3, r0
 8003f26:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8003f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d109      	bne.n	8003f44 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8003f30:	f107 010d 	add.w	r1, r7, #13
 8003f34:	f107 000c 	add.w	r0, r7, #12
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f7ff fd6f 	bl	8003a1e <bme280_set_regs>
 8003f40:	4603      	mov	r3, r0
 8003f42:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8003f5e:	23f4      	movs	r3, #244	; 0xf4
 8003f60:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8003f62:	7db8      	ldrb	r0, [r7, #22]
 8003f64:	f107 0115 	add.w	r1, r7, #21
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f7ff fd27 	bl	80039be <bme280_get_regs>
 8003f70:	4603      	mov	r3, r0
 8003f72:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8003f74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d11f      	bne.n	8003fbc <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 8003f86:	f107 0315 	add.w	r3, r7, #21
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 f88e 	bl	80040ae <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d005      	beq.n	8003fa8 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8003f9c:	f107 0315 	add.w	r3, r7, #21
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f8a0 	bl	80040e8 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8003fa8:	f107 0115 	add.w	r1, r7, #21
 8003fac:	f107 0016 	add.w	r0, r7, #22
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f7ff fd33 	bl	8003a1e <bme280_set_regs>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003fbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	4603      	mov	r3, r0
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8003fd6:	23f5      	movs	r3, #245	; 0xf5
 8003fd8:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8003fda:	7db8      	ldrb	r0, [r7, #22]
 8003fdc:	f107 0115 	add.w	r1, r7, #21
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f7ff fceb 	bl	80039be <bme280_get_regs>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8003fec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d11f      	bne.n	8004034 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d005      	beq.n	800400a <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8003ffe:	f107 0315 	add.w	r3, r7, #21
 8004002:	68b9      	ldr	r1, [r7, #8]
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f81b 	bl	8004040 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800400a:	7bfb      	ldrb	r3, [r7, #15]
 800400c:	f003 0310 	and.w	r3, r3, #16
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8004014:	f107 0315 	add.w	r3, r7, #21
 8004018:	68b9      	ldr	r1, [r7, #8]
 800401a:	4618      	mov	r0, r3
 800401c:	f000 f82d 	bl	800407a <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8004020:	f107 0115 	add.w	r1, r7, #21
 8004024:	f107 0016 	add.w	r0, r7, #22
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f7ff fcf7 	bl	8003a1e <bme280_set_regs>
 8004030:	4603      	mov	r3, r0
 8004032:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8004034:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	b25b      	sxtb	r3, r3
 8004050:	f023 031c 	bic.w	r3, r3, #28
 8004054:	b25a      	sxtb	r2, r3
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	78db      	ldrb	r3, [r3, #3]
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	b25b      	sxtb	r3, r3
 800405e:	f003 031c 	and.w	r3, r3, #28
 8004062:	b25b      	sxtb	r3, r3
 8004064:	4313      	orrs	r3, r2
 8004066:	b25b      	sxtb	r3, r3
 8004068:	b2da      	uxtb	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	701a      	strb	r2, [r3, #0]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800407a:	b480      	push	{r7}
 800407c:	b083      	sub	sp, #12
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
 8004082:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	b25b      	sxtb	r3, r3
 800408a:	f003 031f 	and.w	r3, r3, #31
 800408e:	b25a      	sxtb	r2, r3
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	791b      	ldrb	r3, [r3, #4]
 8004094:	015b      	lsls	r3, r3, #5
 8004096:	b25b      	sxtb	r3, r3
 8004098:	4313      	orrs	r3, r2
 800409a:	b25b      	sxtb	r3, r3
 800409c:	b2da      	uxtb	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	701a      	strb	r2, [r3, #0]
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	b25b      	sxtb	r3, r3
 80040be:	f023 031c 	bic.w	r3, r3, #28
 80040c2:	b25a      	sxtb	r2, r3
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	b25b      	sxtb	r3, r3
 80040cc:	f003 031c 	and.w	r3, r3, #28
 80040d0:	b25b      	sxtb	r3, r3
 80040d2:	4313      	orrs	r3, r2
 80040d4:	b25b      	sxtb	r3, r3
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	701a      	strb	r2, [r3, #0]
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	b25b      	sxtb	r3, r3
 80040f8:	f003 031f 	and.w	r3, r3, #31
 80040fc:	b25a      	sxtb	r2, r3
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	785b      	ldrb	r3, [r3, #1]
 8004102:	015b      	lsls	r3, r3, #5
 8004104:	b25b      	sxtb	r3, r3
 8004106:	4313      	orrs	r3, r2
 8004108:	b25b      	sxtb	r3, r3
 800410a:	b2da      	uxtb	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	701a      	strb	r2, [r3, #0]
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	f003 0307 	and.w	r3, r3, #7
 800412e:	b2da      	uxtb	r2, r3
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3302      	adds	r3, #2
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	109b      	asrs	r3, r3, #2
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	b2da      	uxtb	r2, r3
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3302      	adds	r3, #2
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	b2da      	uxtb	r2, r3
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3303      	adds	r3, #3
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	109b      	asrs	r3, r3, #2
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	b2da      	uxtb	r2, r3
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3303      	adds	r3, #3
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	095b      	lsrs	r3, r3, #5
 8004172:	b2da      	uxtb	r2, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	711a      	strb	r2, [r3, #4]
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	6039      	str	r1, [r7, #0]
 800418e:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8004190:	23f4      	movs	r3, #244	; 0xf4
 8004192:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8004194:	7bb8      	ldrb	r0, [r7, #14]
 8004196:	f107 010d 	add.w	r1, r7, #13
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2201      	movs	r2, #1
 800419e:	f7ff fc0e 	bl	80039be <bme280_get_regs>
 80041a2:	4603      	mov	r3, r0
 80041a4:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80041a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d117      	bne.n	80041de <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80041ae:	7b7b      	ldrb	r3, [r7, #13]
 80041b0:	b25b      	sxtb	r3, r3
 80041b2:	f023 0303 	bic.w	r3, r3, #3
 80041b6:	b25a      	sxtb	r2, r3
 80041b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041bc:	f003 0303 	and.w	r3, r3, #3
 80041c0:	b25b      	sxtb	r3, r3
 80041c2:	4313      	orrs	r3, r2
 80041c4:	b25b      	sxtb	r3, r3
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80041ca:	f107 010d 	add.w	r1, r7, #13
 80041ce:	f107 000e 	add.w	r0, r7, #14
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f7ff fc22 	bl	8003a1e <bme280_set_regs>
 80041da:	4603      	mov	r3, r0
 80041dc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80041de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b086      	sub	sp, #24
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 80041f2:	f107 0110 	add.w	r1, r7, #16
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2204      	movs	r2, #4
 80041fa:	20f2      	movs	r0, #242	; 0xf2
 80041fc:	f7ff fbdf 	bl	80039be <bme280_get_regs>
 8004200:	4603      	mov	r3, r0
 8004202:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8004204:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d118      	bne.n	800423e <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 800420c:	f107 0208 	add.w	r2, r7, #8
 8004210:	f107 0310 	add.w	r3, r7, #16
 8004214:	4611      	mov	r1, r2
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff ff80 	bl	800411c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff fd21 	bl	8003c64 <bme280_soft_reset>
 8004222:	4603      	mov	r3, r0
 8004224:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8004226:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d107      	bne.n	800423e <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800422e:	f107 0308 	add.w	r3, r7, #8
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	4618      	mov	r0, r3
 8004236:	f000 f808 	bl	800424a <reload_device_settings>
 800423a:	4603      	mov	r3, r0
 800423c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800423e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b084      	sub	sp, #16
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
 8004252:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	201f      	movs	r0, #31
 800425a:	f7ff fe18 	bl	8003e8e <set_osr_settings>
 800425e:	4603      	mov	r3, r0
 8004260:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 8004262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	201f      	movs	r0, #31
 8004270:	f7ff feaa 	bl	8003fc8 <set_filter_standby_settings>
 8004274:	4603      	mov	r3, r0
 8004276:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8004278:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 8004284:	b5b0      	push	{r4, r5, r7, lr}
 8004286:	b08c      	sub	sp, #48	; 0x30
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 800428e:	f04f 0200 	mov.w	r2, #0
 8004292:	4b5f      	ldr	r3, [pc, #380]	; (8004410 <compensate_temperature+0x18c>)
 8004294:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 8004298:	f04f 0200 	mov.w	r2, #0
 800429c:	4b5d      	ldr	r3, [pc, #372]	; (8004414 <compensate_temperature+0x190>)
 800429e:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fc f8d0 	bl	800044c <__aeabi_ui2d>
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	4b59      	ldr	r3, [pc, #356]	; (8004418 <compensate_temperature+0x194>)
 80042b2:	f7fc fa6f 	bl	8000794 <__aeabi_ddiv>
 80042b6:	4602      	mov	r2, r0
 80042b8:	460b      	mov	r3, r1
 80042ba:	4614      	mov	r4, r2
 80042bc:	461d      	mov	r5, r3
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fc f8c2 	bl	800044c <__aeabi_ui2d>
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	4b53      	ldr	r3, [pc, #332]	; (800441c <compensate_temperature+0x198>)
 80042ce:	f7fc fa61 	bl	8000794 <__aeabi_ddiv>
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	4620      	mov	r0, r4
 80042d8:	4629      	mov	r1, r5
 80042da:	f7fb ff79 	bl	80001d0 <__aeabi_dsub>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7fc f8bd 	bl	800046c <__aeabi_i2d>
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80042fa:	f7fc f921 	bl	8000540 <__aeabi_dmul>
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	4618      	mov	r0, r3
 800430c:	f7fc f89e 	bl	800044c <__aeabi_ui2d>
 8004310:	f04f 0200 	mov.w	r2, #0
 8004314:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8004318:	f7fc fa3c 	bl	8000794 <__aeabi_ddiv>
 800431c:	4602      	mov	r2, r0
 800431e:	460b      	mov	r3, r1
 8004320:	4614      	mov	r4, r2
 8004322:	461d      	mov	r5, r3
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	4618      	mov	r0, r3
 800432a:	f7fc f88f 	bl	800044c <__aeabi_ui2d>
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	4b3b      	ldr	r3, [pc, #236]	; (8004420 <compensate_temperature+0x19c>)
 8004334:	f7fc fa2e 	bl	8000794 <__aeabi_ddiv>
 8004338:	4602      	mov	r2, r0
 800433a:	460b      	mov	r3, r1
 800433c:	4620      	mov	r0, r4
 800433e:	4629      	mov	r1, r5
 8004340:	f7fb ff46 	bl	80001d0 <__aeabi_dsub>
 8004344:	4602      	mov	r2, r0
 8004346:	460b      	mov	r3, r1
 8004348:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 800434c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004350:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004354:	f7fc f8f4 	bl	8000540 <__aeabi_dmul>
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	4614      	mov	r4, r2
 800435e:	461d      	mov	r5, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004366:	4618      	mov	r0, r3
 8004368:	f7fc f880 	bl	800046c <__aeabi_i2d>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4620      	mov	r0, r4
 8004372:	4629      	mov	r1, r5
 8004374:	f7fc f8e4 	bl	8000540 <__aeabi_dmul>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 8004380:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004384:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004388:	f7fb ff24 	bl	80001d4 <__adddf3>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4610      	mov	r0, r2
 8004392:	4619      	mov	r1, r3
 8004394:	f7fc fb84 	bl	8000aa0 <__aeabi_d2iz>
 8004398:	4602      	mov	r2, r0
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 800439e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80043a6:	f7fb ff15 	bl	80001d4 <__adddf3>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	4610      	mov	r0, r2
 80043b0:	4619      	mov	r1, r3
 80043b2:	f04f 0200 	mov.w	r2, #0
 80043b6:	4b1b      	ldr	r3, [pc, #108]	; (8004424 <compensate_temperature+0x1a0>)
 80043b8:	f7fc f9ec 	bl	8000794 <__aeabi_ddiv>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80043c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80043cc:	f7fc fb2a 	bl	8000a24 <__aeabi_dcmplt>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d004      	beq.n	80043e0 <compensate_temperature+0x15c>
		temperature = temperature_min;
 80043d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043da:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80043de:	e00c      	b.n	80043fa <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 80043e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80043e8:	f7fc fb3a 	bl	8000a60 <__aeabi_dcmpgt>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <compensate_temperature+0x176>
		temperature = temperature_max;
 80043f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043f6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 80043fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043fe:	ec43 2b17 	vmov	d7, r2, r3
}
 8004402:	eeb0 0a47 	vmov.f32	s0, s14
 8004406:	eef0 0a67 	vmov.f32	s1, s15
 800440a:	3730      	adds	r7, #48	; 0x30
 800440c:	46bd      	mov	sp, r7
 800440e:	bdb0      	pop	{r4, r5, r7, pc}
 8004410:	c0440000 	.word	0xc0440000
 8004414:	40554000 	.word	0x40554000
 8004418:	40d00000 	.word	0x40d00000
 800441c:	40900000 	.word	0x40900000
 8004420:	40c00000 	.word	0x40c00000
 8004424:	40b40000 	.word	0x40b40000

08004428 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8004428:	b5b0      	push	{r4, r5, r7, lr}
 800442a:	b08e      	sub	sp, #56	; 0x38
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 8004432:	a3d9      	add	r3, pc, #868	; (adr r3, 8004798 <compensate_pressure+0x370>)
 8004434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004438:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 800443c:	a3d8      	add	r3, pc, #864	; (adr r3, 80047a0 <compensate_pressure+0x378>)
 800443e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004442:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	4618      	mov	r0, r3
 800444c:	f7fc f80e 	bl	800046c <__aeabi_i2d>
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004458:	f7fc f99c 	bl	8000794 <__aeabi_ddiv>
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4610      	mov	r0, r2
 8004462:	4619      	mov	r1, r3
 8004464:	f04f 0200 	mov.w	r2, #0
 8004468:	4bc1      	ldr	r3, [pc, #772]	; (8004770 <compensate_pressure+0x348>)
 800446a:	f7fb feb1 	bl	80001d0 <__aeabi_dsub>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8004476:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800447a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800447e:	f7fc f85f 	bl	8000540 <__aeabi_dmul>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4614      	mov	r4, r2
 8004488:	461d      	mov	r5, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004490:	4618      	mov	r0, r3
 8004492:	f7fb ffeb 	bl	800046c <__aeabi_i2d>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4620      	mov	r0, r4
 800449c:	4629      	mov	r1, r5
 800449e:	f7fc f84f 	bl	8000540 <__aeabi_dmul>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	4610      	mov	r0, r2
 80044a8:	4619      	mov	r1, r3
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	4bb1      	ldr	r3, [pc, #708]	; (8004774 <compensate_pressure+0x34c>)
 80044b0:	f7fc f970 	bl	8000794 <__aeabi_ddiv>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fb ffd2 	bl	800046c <__aeabi_i2d>
 80044c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044cc:	f7fc f838 	bl	8000540 <__aeabi_dmul>
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4610      	mov	r0, r2
 80044d6:	4619      	mov	r1, r3
 80044d8:	4602      	mov	r2, r0
 80044da:	460b      	mov	r3, r1
 80044dc:	f7fb fe7a 	bl	80001d4 <__adddf3>
 80044e0:	4602      	mov	r2, r0
 80044e2:	460b      	mov	r3, r1
 80044e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044e8:	f7fb fe74 	bl	80001d4 <__adddf3>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	4b9f      	ldr	r3, [pc, #636]	; (8004778 <compensate_pressure+0x350>)
 80044fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044fe:	f7fc f949 	bl	8000794 <__aeabi_ddiv>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4614      	mov	r4, r2
 8004508:	461d      	mov	r5, r3
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fb ffab 	bl	800046c <__aeabi_i2d>
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	4b98      	ldr	r3, [pc, #608]	; (800477c <compensate_pressure+0x354>)
 800451c:	f7fc f810 	bl	8000540 <__aeabi_dmul>
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	4620      	mov	r0, r4
 8004526:	4629      	mov	r1, r5
 8004528:	f7fb fe54 	bl	80001d4 <__adddf3>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fb ff96 	bl	800046c <__aeabi_i2d>
 8004540:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004544:	f7fb fffc 	bl	8000540 <__aeabi_dmul>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4610      	mov	r0, r2
 800454e:	4619      	mov	r1, r3
 8004550:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004554:	f7fb fff4 	bl	8000540 <__aeabi_dmul>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	4610      	mov	r0, r2
 800455e:	4619      	mov	r1, r3
 8004560:	f04f 0200 	mov.w	r2, #0
 8004564:	4b86      	ldr	r3, [pc, #536]	; (8004780 <compensate_pressure+0x358>)
 8004566:	f7fc f915 	bl	8000794 <__aeabi_ddiv>
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004578:	4618      	mov	r0, r3
 800457a:	f7fb ff77 	bl	800046c <__aeabi_i2d>
 800457e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004582:	f7fb ffdd 	bl	8000540 <__aeabi_dmul>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	4610      	mov	r0, r2
 800458c:	4619      	mov	r1, r3
 800458e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004592:	f7fb fe1f 	bl	80001d4 <__adddf3>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4610      	mov	r0, r2
 800459c:	4619      	mov	r1, r3
 800459e:	f04f 0200 	mov.w	r2, #0
 80045a2:	4b77      	ldr	r3, [pc, #476]	; (8004780 <compensate_pressure+0x358>)
 80045a4:	f7fc f8f6 	bl	8000794 <__aeabi_ddiv>
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 80045b0:	f04f 0200 	mov.w	r2, #0
 80045b4:	4b6f      	ldr	r3, [pc, #444]	; (8004774 <compensate_pressure+0x34c>)
 80045b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80045ba:	f7fc f8eb 	bl	8000794 <__aeabi_ddiv>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	4610      	mov	r0, r2
 80045c4:	4619      	mov	r1, r3
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	4b6e      	ldr	r3, [pc, #440]	; (8004784 <compensate_pressure+0x35c>)
 80045cc:	f7fb fe02 	bl	80001d4 <__adddf3>
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	4614      	mov	r4, r2
 80045d6:	461d      	mov	r5, r3
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	88db      	ldrh	r3, [r3, #6]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7fb ff35 	bl	800044c <__aeabi_ui2d>
 80045e2:	4602      	mov	r2, r0
 80045e4:	460b      	mov	r3, r1
 80045e6:	4620      	mov	r0, r4
 80045e8:	4629      	mov	r1, r5
 80045ea:	f7fb ffa9 	bl	8000540 <__aeabi_dmul>
 80045ee:	4602      	mov	r2, r0
 80045f0:	460b      	mov	r3, r1
 80045f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 80045f6:	f04f 0200 	mov.w	r2, #0
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004602:	f7fc fa05 	bl	8000a10 <__aeabi_dcmpeq>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	f040 80cd 	bne.w	80047a8 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7fb ff1a 	bl	800044c <__aeabi_ui2d>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	f04f 0000 	mov.w	r0, #0
 8004620:	4959      	ldr	r1, [pc, #356]	; (8004788 <compensate_pressure+0x360>)
 8004622:	f7fb fdd5 	bl	80001d0 <__aeabi_dsub>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 800462e:	f04f 0200 	mov.w	r2, #0
 8004632:	4b56      	ldr	r3, [pc, #344]	; (800478c <compensate_pressure+0x364>)
 8004634:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004638:	f7fc f8ac 	bl	8000794 <__aeabi_ddiv>
 800463c:	4602      	mov	r2, r0
 800463e:	460b      	mov	r3, r1
 8004640:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004644:	f7fb fdc4 	bl	80001d0 <__aeabi_dsub>
 8004648:	4602      	mov	r2, r0
 800464a:	460b      	mov	r3, r1
 800464c:	4610      	mov	r0, r2
 800464e:	4619      	mov	r1, r3
 8004650:	a345      	add	r3, pc, #276	; (adr r3, 8004768 <compensate_pressure+0x340>)
 8004652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004656:	f7fb ff73 	bl	8000540 <__aeabi_dmul>
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	4610      	mov	r0, r2
 8004660:	4619      	mov	r1, r3
 8004662:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004666:	f7fc f895 	bl	8000794 <__aeabi_ddiv>
 800466a:	4602      	mov	r2, r0
 800466c:	460b      	mov	r3, r1
 800466e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004678:	4618      	mov	r0, r3
 800467a:	f7fb fef7 	bl	800046c <__aeabi_i2d>
 800467e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004682:	f7fb ff5d 	bl	8000540 <__aeabi_dmul>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	4610      	mov	r0, r2
 800468c:	4619      	mov	r1, r3
 800468e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004692:	f7fb ff55 	bl	8000540 <__aeabi_dmul>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4610      	mov	r0, r2
 800469c:	4619      	mov	r1, r3
 800469e:	f04f 0200 	mov.w	r2, #0
 80046a2:	4b3b      	ldr	r3, [pc, #236]	; (8004790 <compensate_pressure+0x368>)
 80046a4:	f7fc f876 	bl	8000794 <__aeabi_ddiv>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fb fed8 	bl	800046c <__aeabi_i2d>
 80046bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80046c0:	f7fb ff3e 	bl	8000540 <__aeabi_dmul>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	4610      	mov	r0, r2
 80046ca:	4619      	mov	r1, r3
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	4b28      	ldr	r3, [pc, #160]	; (8004774 <compensate_pressure+0x34c>)
 80046d2:	f7fc f85f 	bl	8000794 <__aeabi_ddiv>
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 80046de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80046e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80046e6:	f7fb fd75 	bl	80001d4 <__adddf3>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4614      	mov	r4, r2
 80046f0:	461d      	mov	r5, r3
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fb feb7 	bl	800046c <__aeabi_i2d>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	4620      	mov	r0, r4
 8004704:	4629      	mov	r1, r5
 8004706:	f7fb fd65 	bl	80001d4 <__adddf3>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
 800470e:	4610      	mov	r0, r2
 8004710:	4619      	mov	r1, r3
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	4b1f      	ldr	r3, [pc, #124]	; (8004794 <compensate_pressure+0x36c>)
 8004718:	f7fc f83c 	bl	8000794 <__aeabi_ddiv>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004724:	f7fb fd56 	bl	80001d4 <__adddf3>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8004730:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004734:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004738:	f7fc f974 	bl	8000a24 <__aeabi_dcmplt>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d004      	beq.n	800474c <compensate_pressure+0x324>
			pressure = pressure_min;
 8004742:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004746:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800474a:	e031      	b.n	80047b0 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 800474c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004750:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004754:	f7fc f984 	bl	8000a60 <__aeabi_dcmpgt>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d028      	beq.n	80047b0 <compensate_pressure+0x388>
			pressure = pressure_max;
 800475e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004762:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004766:	e023      	b.n	80047b0 <compensate_pressure+0x388>
 8004768:	00000000 	.word	0x00000000
 800476c:	40b86a00 	.word	0x40b86a00
 8004770:	40ef4000 	.word	0x40ef4000
 8004774:	40e00000 	.word	0x40e00000
 8004778:	40100000 	.word	0x40100000
 800477c:	40f00000 	.word	0x40f00000
 8004780:	41200000 	.word	0x41200000
 8004784:	3ff00000 	.word	0x3ff00000
 8004788:	41300000 	.word	0x41300000
 800478c:	40b00000 	.word	0x40b00000
 8004790:	41e00000 	.word	0x41e00000
 8004794:	40300000 	.word	0x40300000
 8004798:	00000000 	.word	0x00000000
 800479c:	40dd4c00 	.word	0x40dd4c00
 80047a0:	00000000 	.word	0x00000000
 80047a4:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 80047a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 80047b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80047b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80047b8:	eeb0 0a47 	vmov.f32	s0, s14
 80047bc:	eef0 0a67 	vmov.f32	s1, s15
 80047c0:	3738      	adds	r7, #56	; 0x38
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bdb0      	pop	{r4, r5, r7, pc}
 80047c6:	bf00      	nop

080047c8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80047c8:	b5b0      	push	{r4, r5, r7, lr}
 80047ca:	b094      	sub	sp, #80	; 0x50
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 80047de:	f04f 0200 	mov.w	r2, #0
 80047e2:	4b81      	ldr	r3, [pc, #516]	; (80049e8 <compensate_humidity+0x220>)
 80047e4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fb fe3d 	bl	800046c <__aeabi_i2d>
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	4b7d      	ldr	r3, [pc, #500]	; (80049ec <compensate_humidity+0x224>)
 80047f8:	f7fb fcea 	bl	80001d0 <__aeabi_dsub>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fb fe2e 	bl	800046c <__aeabi_i2d>
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	4b76      	ldr	r3, [pc, #472]	; (80049f0 <compensate_humidity+0x228>)
 8004816:	f7fb fe93 	bl	8000540 <__aeabi_dmul>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	4614      	mov	r4, r2
 8004820:	461d      	mov	r5, r3
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004828:	4618      	mov	r0, r3
 800482a:	f7fb fe1f 	bl	800046c <__aeabi_i2d>
 800482e:	f04f 0200 	mov.w	r2, #0
 8004832:	4b70      	ldr	r3, [pc, #448]	; (80049f4 <compensate_humidity+0x22c>)
 8004834:	f7fb ffae 	bl	8000794 <__aeabi_ddiv>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4610      	mov	r0, r2
 800483e:	4619      	mov	r1, r3
 8004840:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004844:	f7fb fe7c 	bl	8000540 <__aeabi_dmul>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	4620      	mov	r0, r4
 800484e:	4629      	mov	r1, r5
 8004850:	f7fb fcc0 	bl	80001d4 <__adddf3>
 8004854:	4602      	mov	r2, r0
 8004856:	460b      	mov	r3, r1
 8004858:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	4618      	mov	r0, r3
 8004862:	f7fb fdf3 	bl	800044c <__aeabi_ui2d>
 8004866:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800486a:	f7fb fcb1 	bl	80001d0 <__aeabi_dsub>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800487c:	4618      	mov	r0, r3
 800487e:	f7fb fdf5 	bl	800046c <__aeabi_i2d>
 8004882:	f04f 0200 	mov.w	r2, #0
 8004886:	4b5c      	ldr	r3, [pc, #368]	; (80049f8 <compensate_humidity+0x230>)
 8004888:	f7fb ff84 	bl	8000794 <__aeabi_ddiv>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	7f1b      	ldrb	r3, [r3, #28]
 8004898:	4618      	mov	r0, r3
 800489a:	f7fb fdd7 	bl	800044c <__aeabi_ui2d>
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	4b56      	ldr	r3, [pc, #344]	; (80049fc <compensate_humidity+0x234>)
 80048a4:	f7fb ff76 	bl	8000794 <__aeabi_ddiv>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	4610      	mov	r0, r2
 80048ae:	4619      	mov	r1, r3
 80048b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80048b4:	f7fb fe44 	bl	8000540 <__aeabi_dmul>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
 80048bc:	4610      	mov	r0, r2
 80048be:	4619      	mov	r1, r3
 80048c0:	f04f 0200 	mov.w	r2, #0
 80048c4:	4b4e      	ldr	r3, [pc, #312]	; (8004a00 <compensate_humidity+0x238>)
 80048c6:	f7fb fc85 	bl	80001d4 <__adddf3>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 80048d8:	4618      	mov	r0, r3
 80048da:	f7fb fdc7 	bl	800046c <__aeabi_i2d>
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	4b46      	ldr	r3, [pc, #280]	; (80049fc <compensate_humidity+0x234>)
 80048e4:	f7fb ff56 	bl	8000794 <__aeabi_ddiv>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4610      	mov	r0, r2
 80048ee:	4619      	mov	r1, r3
 80048f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80048f4:	f7fb fe24 	bl	8000540 <__aeabi_dmul>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4610      	mov	r0, r2
 80048fe:	4619      	mov	r1, r3
 8004900:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004904:	f7fb fe1c 	bl	8000540 <__aeabi_dmul>
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	4610      	mov	r0, r2
 800490e:	4619      	mov	r1, r3
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	4b3a      	ldr	r3, [pc, #232]	; (8004a00 <compensate_humidity+0x238>)
 8004916:	f7fb fc5d 	bl	80001d4 <__adddf3>
 800491a:	4602      	mov	r2, r0
 800491c:	460b      	mov	r3, r1
 800491e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8004922:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004926:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800492a:	f7fb fe09 	bl	8000540 <__aeabi_dmul>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4614      	mov	r4, r2
 8004934:	461d      	mov	r5, r3
 8004936:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800493a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800493e:	f7fb fdff 	bl	8000540 <__aeabi_dmul>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	4620      	mov	r0, r4
 8004948:	4629      	mov	r1, r5
 800494a:	f7fb fdf9 	bl	8000540 <__aeabi_dmul>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	7e1b      	ldrb	r3, [r3, #24]
 800495a:	4618      	mov	r0, r3
 800495c:	f7fb fd76 	bl	800044c <__aeabi_ui2d>
 8004960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004964:	f7fb fdec 	bl	8000540 <__aeabi_dmul>
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	4610      	mov	r0, r2
 800496e:	4619      	mov	r1, r3
 8004970:	f04f 0200 	mov.w	r2, #0
 8004974:	4b23      	ldr	r3, [pc, #140]	; (8004a04 <compensate_humidity+0x23c>)
 8004976:	f7fb ff0d 	bl	8000794 <__aeabi_ddiv>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	f04f 0000 	mov.w	r0, #0
 8004982:	491f      	ldr	r1, [pc, #124]	; (8004a00 <compensate_humidity+0x238>)
 8004984:	f7fb fc24 	bl	80001d0 <__aeabi_dsub>
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004990:	f7fb fdd6 	bl	8000540 <__aeabi_dmul>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 800499c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80049a0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80049a4:	f7fc f85c 	bl	8000a60 <__aeabi_dcmpgt>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d004      	beq.n	80049b8 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 80049ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80049b2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80049b6:	e00c      	b.n	80049d2 <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 80049b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049bc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80049c0:	f7fc f830 	bl	8000a24 <__aeabi_dcmplt>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <compensate_humidity+0x20a>
		humidity = humidity_min;
 80049ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049ce:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 80049d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80049d6:	ec43 2b17 	vmov	d7, r2, r3
}
 80049da:	eeb0 0a47 	vmov.f32	s0, s14
 80049de:	eef0 0a67 	vmov.f32	s1, s15
 80049e2:	3750      	adds	r7, #80	; 0x50
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bdb0      	pop	{r4, r5, r7, pc}
 80049e8:	40590000 	.word	0x40590000
 80049ec:	40f2c000 	.word	0x40f2c000
 80049f0:	40500000 	.word	0x40500000
 80049f4:	40d00000 	.word	0x40d00000
 80049f8:	40f00000 	.word	0x40f00000
 80049fc:	41900000 	.word	0x41900000
 8004a00:	3ff00000 	.word	0x3ff00000
 8004a04:	41200000 	.word	0x41200000

08004a08 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08a      	sub	sp, #40	; 0x28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8004a10:	2388      	movs	r3, #136	; 0x88
 8004a12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8004a16:	2300      	movs	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	f107 0310 	add.w	r3, r7, #16
 8004a1e:	2200      	movs	r2, #0
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	605a      	str	r2, [r3, #4]
 8004a24:	609a      	str	r2, [r3, #8]
 8004a26:	60da      	str	r2, [r3, #12]
 8004a28:	611a      	str	r2, [r3, #16]
 8004a2a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8004a2c:	f107 010c 	add.w	r1, r7, #12
 8004a30:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	221a      	movs	r2, #26
 8004a38:	f7fe ffc1 	bl	80039be <bme280_get_regs>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8004a42:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d11d      	bne.n	8004a86 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8004a4a:	f107 030c 	add.w	r3, r7, #12
 8004a4e:	6879      	ldr	r1, [r7, #4]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 f84a 	bl	8004aea <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8004a56:	23e1      	movs	r3, #225	; 0xe1
 8004a58:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8004a5c:	f107 010c 	add.w	r1, r7, #12
 8004a60:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2207      	movs	r2, #7
 8004a68:	f7fe ffa9 	bl	80039be <bme280_get_regs>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8004a72:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d105      	bne.n	8004a86 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8004a7a:	f107 030c 	add.w	r3, r7, #12
 8004a7e:	6879      	ldr	r1, [r7, #4]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 f8e1 	bl	8004c48 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8004a86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3728      	adds	r7, #40	; 0x28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b087      	sub	sp, #28
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
 8004a9e:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	75fb      	strb	r3, [r7, #23]
 8004aa4:	e016      	b.n	8004ad4 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8004aa6:	7dfb      	ldrb	r3, [r7, #23]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	441a      	add	r2, r3
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	68b9      	ldr	r1, [r7, #8]
 8004ab4:	440b      	add	r3, r1
 8004ab6:	7812      	ldrb	r2, [r2, #0]
 8004ab8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8004aba:	7dfb      	ldrb	r3, [r7, #23]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	441a      	add	r2, r3
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	440b      	add	r3, r1
 8004aca:	7812      	ldrb	r2, [r2, #0]
 8004acc:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8004ace:	7dfb      	ldrb	r3, [r7, #23]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	75fb      	strb	r3, [r7, #23]
 8004ad4:	7dfa      	ldrb	r2, [r7, #23]
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d3e4      	bcc.n	8004aa6 <interleave_reg_addr+0x14>
	}
}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	371c      	adds	r7, #28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b085      	sub	sp, #20
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	3310      	adds	r3, #16
 8004af8:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3301      	adds	r3, #1
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	021b      	lsls	r3, r3, #8
 8004b02:	b21a      	sxth	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	b21b      	sxth	r3, r3
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	b21b      	sxth	r3, r3
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3303      	adds	r3, #3
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	021b      	lsls	r3, r3, #8
 8004b1c:	b21a      	sxth	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3302      	adds	r3, #2
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	b21b      	sxth	r3, r3
 8004b26:	4313      	orrs	r3, r2
 8004b28:	b21a      	sxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	3305      	adds	r3, #5
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	021b      	lsls	r3, r3, #8
 8004b36:	b21a      	sxth	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	b21b      	sxth	r3, r3
 8004b40:	4313      	orrs	r3, r2
 8004b42:	b21a      	sxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3307      	adds	r3, #7
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	021b      	lsls	r3, r3, #8
 8004b50:	b21a      	sxth	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3306      	adds	r3, #6
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	b21b      	sxth	r3, r3
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	b21b      	sxth	r3, r3
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3309      	adds	r3, #9
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	021b      	lsls	r3, r3, #8
 8004b6c:	b21a      	sxth	r2, r3
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	3308      	adds	r3, #8
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	b21b      	sxth	r3, r3
 8004b76:	4313      	orrs	r3, r2
 8004b78:	b21a      	sxth	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	330b      	adds	r3, #11
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	021b      	lsls	r3, r3, #8
 8004b86:	b21a      	sxth	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	330a      	adds	r3, #10
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	b21b      	sxth	r3, r3
 8004b90:	4313      	orrs	r3, r2
 8004b92:	b21a      	sxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	330d      	adds	r3, #13
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	b21a      	sxth	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	330c      	adds	r3, #12
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	b21b      	sxth	r3, r3
 8004baa:	4313      	orrs	r3, r2
 8004bac:	b21a      	sxth	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	330f      	adds	r3, #15
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	b21a      	sxth	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	330e      	adds	r3, #14
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	b21b      	sxth	r3, r3
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	b21a      	sxth	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	3311      	adds	r3, #17
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	021b      	lsls	r3, r3, #8
 8004bd4:	b21a      	sxth	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	3310      	adds	r3, #16
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	b21b      	sxth	r3, r3
 8004bde:	4313      	orrs	r3, r2
 8004be0:	b21a      	sxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3313      	adds	r3, #19
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	021b      	lsls	r3, r3, #8
 8004bee:	b21a      	sxth	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3312      	adds	r3, #18
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	b21b      	sxth	r3, r3
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	b21a      	sxth	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	3315      	adds	r3, #21
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	b21a      	sxth	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3314      	adds	r3, #20
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	b21b      	sxth	r3, r3
 8004c12:	4313      	orrs	r3, r2
 8004c14:	b21a      	sxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	3317      	adds	r3, #23
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	b21a      	sxth	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3316      	adds	r3, #22
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	b21b      	sxth	r3, r3
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	b21a      	sxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	7e5a      	ldrb	r2, [r3, #25]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	761a      	strb	r2, [r3, #24]

}
 8004c3c:	bf00      	nop
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	3310      	adds	r3, #16
 8004c56:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	021b      	lsls	r3, r3, #8
 8004c60:	b21a      	sxth	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	b21b      	sxth	r3, r3
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	b21a      	sxth	r2, r3
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	789a      	ldrb	r2, [r3, #2]
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3303      	adds	r3, #3
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	b25b      	sxtb	r3, r3
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	b21b      	sxth	r3, r3
 8004c90:	f003 030f 	and.w	r3, r3, #15
 8004c94:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8004c96:	8a7a      	ldrh	r2, [r7, #18]
 8004c98:	8a3b      	ldrh	r3, [r7, #16]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	b21a      	sxth	r2, r3
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3305      	adds	r3, #5
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	b25b      	sxtb	r3, r3
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8004cbe:	89fa      	ldrh	r2, [r7, #14]
 8004cc0:	89bb      	ldrh	r3, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	b21a      	sxth	r2, r3
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	3306      	adds	r3, #6
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	b25a      	sxtb	r2, r3
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8004cd8:	bf00      	nop
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	4603      	mov	r3, r0
 8004cec:	460a      	mov	r2, r1
 8004cee:	71fb      	strb	r3, [r7, #7]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8004cf8:	79fa      	ldrb	r2, [r7, #7]
 8004cfa:	79bb      	ldrb	r3, [r7, #6]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8004d04:	2301      	movs	r3, #1
 8004d06:	73fb      	strb	r3, [r7, #15]
 8004d08:	e001      	b.n	8004d0e <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00b      	beq.n	8004d42 <null_ptr_check+0x26>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d007      	beq.n	8004d42 <null_ptr_check+0x26>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <null_ptr_check+0x26>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d102      	bne.n	8004d48 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8004d42:	23ff      	movs	r3, #255	; 0xff
 8004d44:	73fb      	strb	r3, [r7, #15]
 8004d46:	e001      	b.n	8004d4c <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	603a      	str	r2, [r7, #0]
 8004d64:	461a      	mov	r2, r3
 8004d66:	4603      	mov	r3, r0
 8004d68:	71fb      	strb	r3, [r7, #7]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	71bb      	strb	r3, [r7, #6]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8004d72:	79fb      	ldrb	r3, [r7, #7]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	b299      	uxth	r1, r3
 8004d7a:	1dba      	adds	r2, r7, #6
 8004d7c:	230a      	movs	r3, #10
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	2301      	movs	r3, #1
 8004d82:	4811      	ldr	r0, [pc, #68]	; (8004dc8 <user_i2c_read+0x6c>)
 8004d84:	f003 fdd6 	bl	8008934 <HAL_I2C_Master_Transmit>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <user_i2c_read+0x38>
 8004d8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d92:	e014      	b.n	8004dbe <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8004d94:	79fb      	ldrb	r3, [r7, #7]
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	b21b      	sxth	r3, r3
 8004d9a:	f043 0301 	orr.w	r3, r3, #1
 8004d9e:	b21b      	sxth	r3, r3
 8004da0:	b299      	uxth	r1, r3
 8004da2:	88bb      	ldrh	r3, [r7, #4]
 8004da4:	220a      	movs	r2, #10
 8004da6:	9200      	str	r2, [sp, #0]
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	4807      	ldr	r0, [pc, #28]	; (8004dc8 <user_i2c_read+0x6c>)
 8004dac:	f003 fec0 	bl	8008b30 <HAL_I2C_Master_Receive>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <user_i2c_read+0x60>
 8004db6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004dba:	e000      	b.n	8004dbe <user_i2c_read+0x62>

  return 0;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	200002d4 	.word	0x200002d4

08004dcc <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f001 fbcf 	bl	8006578 <HAL_Delay>
}
 8004dda:	bf00      	nop
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
	...

08004de4 <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	603a      	str	r2, [r7, #0]
 8004dec:	461a      	mov	r2, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	71fb      	strb	r3, [r7, #7]
 8004df2:	460b      	mov	r3, r1
 8004df4:	71bb      	strb	r3, [r7, #6]
 8004df6:	4613      	mov	r3, r2
 8004df8:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 8004dfa:	88bb      	ldrh	r3, [r7, #4]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f00b f87c 	bl	800fefc <malloc>
 8004e04:	4603      	mov	r3, r0
 8004e06:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8004e08:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	3301      	adds	r3, #1
 8004e14:	88ba      	ldrh	r2, [r7, #4]
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f00b f87f 	bl	800ff1c <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8004e1e:	79fb      	ldrb	r3, [r7, #7]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	b299      	uxth	r1, r3
 8004e26:	88bb      	ldrh	r3, [r7, #4]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e30:	9200      	str	r2, [sp, #0]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4808      	ldr	r0, [pc, #32]	; (8004e58 <user_i2c_write+0x74>)
 8004e36:	f003 fd7d 	bl	8008934 <HAL_I2C_Master_Transmit>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <user_i2c_write+0x62>
 8004e40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e44:	e003      	b.n	8004e4e <user_i2c_write+0x6a>

  free(buf);
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f00b f860 	bl	800ff0c <free>
  return 0;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	200002d4 	.word	0x200002d4

08004e5c <detect_all_sensors_and_init>:
}i2c_device;


//----------------------------------------------------------------------------------------
void detect_all_sensors_and_init(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
	detect_bme280();
 8004e60:	f000 fa64 	bl	800532c <detect_bme280>
	if(i2c_device.BME280_ready_status == true)
 8004e64:	4b10      	ldr	r3, [pc, #64]	; (8004ea8 <detect_all_sensors_and_init+0x4c>)
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <detect_all_sensors_and_init+0x14>
	{
		init_bme280();
 8004e6c:	f000 f9dc 	bl	8005228 <init_bme280>
	}

	detect_mpu6050();
 8004e70:	f000 fa92 	bl	8005398 <detect_mpu6050>
	if(i2c_device.MPU6050_ready_status == true)
 8004e74:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <detect_all_sensors_and_init+0x4c>)
 8004e76:	785b      	ldrb	r3, [r3, #1]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <detect_all_sensors_and_init+0x24>
	{
		init_mpu6050();
 8004e7c:	f000 f98e 	bl	800519c <init_mpu6050>
	}



	detect_ms5611();
 8004e80:	f000 fb3a 	bl	80054f8 <detect_ms5611>
	if(i2c_device.MS5611_ready_status == true)
 8004e84:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <detect_all_sensors_and_init+0x4c>)
 8004e86:	78db      	ldrb	r3, [r3, #3]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <detect_all_sensors_and_init+0x34>
	{
		init_ms5611();
 8004e8c:	f000 f960 	bl	8005150 <init_ms5611>
	}

	init_am2302();			// Init AM2302 sensor
 8004e90:	f000 f846 	bl	8004f20 <init_am2302>

	//////////////////////////////////////////////////////////////
	// DON'T WORK
	denect_hmc5883l();								// Don't work
 8004e94:	f000 fb02 	bl	800549c <denect_hmc5883l>

	detect_apds9960();
 8004e98:	f000 fb5c 	bl	8005554 <detect_apds9960>
	if(i2c_device.APDS9960_ready_status == true)
	{
		//init_apds9960();
	}
	///////////////////////////////////////////////////////////////
	detect_oled_screen();
 8004e9c:	f000 fb90 	bl	80055c0 <detect_oled_screen>
	detect_ds3231();
 8004ea0:	f000 fbb4 	bl	800560c <detect_ds3231>

}
 8004ea4:	bf00      	nop
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	20000618 	.word	0x20000618

08004eac <measure_sensors>:
//---------------------------------------------------------------------------------------
// Measure one time
void measure_sensors(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
//	while(1)
//	{

		bme280_measure();
 8004eb2:	f000 fa03 	bl	80052bc <bme280_measure>
		mpu6050_measure();
 8004eb6:	f000 f981 	bl	80051bc <mpu6050_measure>
		ms5611_measure();
 8004eba:	f000 f955 	bl	8005168 <ms5611_measure>

		bool am2302_measure_ok = true;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	71fb      	strb	r3, [r7, #7]
		if(am2302_measure_ok)
 8004ec2:	79fb      	ldrb	r3, [r7, #7]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <measure_sensors+0x28>
		{
			HAL_Delay(1000);
 8004ec8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ecc:	f001 fb54 	bl	8006578 <HAL_Delay>
			am2302_measure();	// Measure must be less than one time per 2-3 seconds
 8004ed0:	f000 f84a 	bl	8004f68 <am2302_measure>
		//HAL_Delay(1000);
//	}



}
 8004ed4:	bf00      	nop
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8004ee4:	4b0c      	ldr	r3, [pc, #48]	; (8004f18 <DelayMicro+0x3c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8004eea:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <DelayMicro+0x3c>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a0b      	ldr	r2, [pc, #44]	; (8004f1c <DelayMicro+0x40>)
 8004ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef4:	0ddb      	lsrs	r3, r3, #23
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	fb02 f303 	mul.w	r3, r2, r3
 8004efc:	607b      	str	r3, [r7, #4]
	while (micros--);
 8004efe:	bf00      	nop
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	1e5a      	subs	r2, r3, #1
 8004f04:	607a      	str	r2, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1fa      	bne.n	8004f00 <DelayMicro+0x24>
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	20000004 	.word	0x20000004
 8004f1c:	ffa71ee7 	.word	0xffa71ee7

08004f20 <init_am2302>:
//----------------------------------------------------------------------------------------
void init_am2302(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004f24:	4b0f      	ldr	r3, [pc, #60]	; (8004f64 <init_am2302+0x44>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a0e      	ldr	r2, [pc, #56]	; (8004f64 <init_am2302+0x44>)
 8004f2a:	f043 0304 	orr.w	r3, r3, #4
 8004f2e:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8004f30:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <init_am2302+0x44>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <init_am2302+0x44>)
 8004f36:	f023 0302 	bic.w	r3, r3, #2
 8004f3a:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8004f3c:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <init_am2302+0x44>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	4a08      	ldr	r2, [pc, #32]	; (8004f64 <init_am2302+0x44>)
 8004f42:	f043 0302 	orr.w	r3, r3, #2
 8004f46:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 8004f48:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <init_am2302+0x44>)
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	4a05      	ldr	r2, [pc, #20]	; (8004f64 <init_am2302+0x44>)
 8004f4e:	f083 0302 	eor.w	r3, r3, #2
 8004f52:	6153      	str	r3, [r2, #20]
	HAL_Delay(2000); 							// First init must be 2 seconds delay
 8004f54:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004f58:	f001 fb0e 	bl	8006578 <HAL_Delay>
	am2302_measure(); 							// For fill in i2c_device.AM2302_ready_status
 8004f5c:	f000 f804 	bl	8004f68 <am2302_measure>
}
 8004f60:	bf00      	nop
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	40020800 	.word	0x40020800

08004f68 <am2302_measure>:
//----------------------------------------------------------------------------------------
void am2302_measure(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af00      	add	r7, sp, #0
 * __                ________________________
 * 	 \			    /				         \
 * 	  \____________/			              \_
 */

	bool get_data_status = false;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	75fb      	strb	r3, [r7, #23]
	int j = 0;   							// Counter bytes
 8004f72:	2300      	movs	r3, #0
 8004f74:	613b      	str	r3, [r7, #16]
	int i = 0;								// Counter bits
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	603b      	str	r3, [r7, #0]
	float temper, hum;						// Buffer variables

	// Init GPIO like output
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004f7e:	4b72      	ldr	r3, [pc, #456]	; (8005148 <am2302_measure+0x1e0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a71      	ldr	r2, [pc, #452]	; (8005148 <am2302_measure+0x1e0>)
 8004f84:	f043 0304 	orr.w	r3, r3, #4
 8004f88:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8004f8a:	4b6f      	ldr	r3, [pc, #444]	; (8005148 <am2302_measure+0x1e0>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	4a6e      	ldr	r2, [pc, #440]	; (8005148 <am2302_measure+0x1e0>)
 8004f90:	f023 0302 	bic.w	r3, r3, #2
 8004f94:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8004f96:	4b6c      	ldr	r3, [pc, #432]	; (8005148 <am2302_measure+0x1e0>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	4a6b      	ldr	r2, [pc, #428]	; (8005148 <am2302_measure+0x1e0>)
 8004f9c:	f043 0302 	orr.w	r3, r3, #2
 8004fa0:	6093      	str	r3, [r2, #8]

	// Make output pin C1
	GPIOC->ODR &= ~0x02;		// Low level
 8004fa2:	4b69      	ldr	r3, [pc, #420]	; (8005148 <am2302_measure+0x1e0>)
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	4a68      	ldr	r2, [pc, #416]	; (8005148 <am2302_measure+0x1e0>)
 8004fa8:	f023 0302 	bic.w	r3, r3, #2
 8004fac:	6153      	str	r3, [r2, #20]
	DelayMicro(18000);
 8004fae:	f244 6050 	movw	r0, #18000	; 0x4650
 8004fb2:	f7ff ff93 	bl	8004edc <DelayMicro>
	GPIOC->ODR ^= 0x02;			// High level
 8004fb6:	4b64      	ldr	r3, [pc, #400]	; (8005148 <am2302_measure+0x1e0>)
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	4a63      	ldr	r2, [pc, #396]	; (8005148 <am2302_measure+0x1e0>)
 8004fbc:	f083 0302 	eor.w	r3, r3, #2
 8004fc0:	6153      	str	r3, [r2, #20]
	DelayMicro(39);
 8004fc2:	2027      	movs	r0, #39	; 0x27
 8004fc4:	f7ff ff8a 	bl	8004edc <DelayMicro>

	// Make input pin C1
	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 8004fc8:	4b5f      	ldr	r3, [pc, #380]	; (8005148 <am2302_measure+0x1e0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a5e      	ldr	r2, [pc, #376]	; (8005148 <am2302_measure+0x1e0>)
 8004fce:	f023 0304 	bic.w	r3, r3, #4
 8004fd2:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 8004fd4:	4b5c      	ldr	r3, [pc, #368]	; (8005148 <am2302_measure+0x1e0>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	4a5b      	ldr	r2, [pc, #364]	; (8005148 <am2302_measure+0x1e0>)
 8004fda:	f023 0304 	bic.w	r3, r3, #4
 8004fde:	60d3      	str	r3, [r2, #12]

	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 8004fe0:	4b59      	ldr	r3, [pc, #356]	; (8005148 <am2302_measure+0x1e0>)
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d002      	beq.n	8004ff2 <am2302_measure+0x8a>
	{
		get_data_status = false; 					// Error. Sensor not response
 8004fec:	2300      	movs	r3, #0
 8004fee:	75fb      	strb	r3, [r7, #23]
 8004ff0:	e001      	b.n	8004ff6 <am2302_measure+0x8e>
	}
	else
	{
		get_data_status = true;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	75fb      	strb	r3, [r7, #23]
	}

	DelayMicro(80);
 8004ff6:	2050      	movs	r0, #80	; 0x50
 8004ff8:	f7ff ff70 	bl	8004edc <DelayMicro>
	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 8004ffc:	4b52      	ldr	r3, [pc, #328]	; (8005148 <am2302_measure+0x1e0>)
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <am2302_measure+0xa6>
	{
		get_data_status = false; 					// Error. Sensor not response
 8005008:	2300      	movs	r3, #0
 800500a:	75fb      	strb	r3, [r7, #23]
 800500c:	e001      	b.n	8005012 <am2302_measure+0xaa>
	}
	else
	{
		get_data_status = true;
 800500e:	2301      	movs	r3, #1
 8005010:	75fb      	strb	r3, [r7, #23]
	}
	DelayMicro(80);
 8005012:	2050      	movs	r0, #80	; 0x50
 8005014:	f7ff ff62 	bl	8004edc <DelayMicro>

	if(get_data_status == true)
 8005018:	7dfb      	ldrb	r3, [r7, #23]
 800501a:	2b00      	cmp	r3, #0
 800501c:	f000 808c 	beq.w	8005138 <am2302_measure+0x1d0>
	{
		for(j = 0; j <5; j++)							// Reading 5 bytes
 8005020:	2300      	movs	r3, #0
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e048      	b.n	80050b8 <am2302_measure+0x150>
		{
			data[4-j] = 0;
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	f1c3 0304 	rsb	r3, r3, #4
 800502c:	f107 0218 	add.w	r2, r7, #24
 8005030:	4413      	add	r3, r2
 8005032:	2200      	movs	r2, #0
 8005034:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(i = 0; i < 8; i++)						// Reading 8 bits
 8005038:	2300      	movs	r3, #0
 800503a:	60fb      	str	r3, [r7, #12]
 800503c:	e034      	b.n	80050a8 <am2302_measure+0x140>
			{
				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 800503e:	bf00      	nop
 8005040:	4b41      	ldr	r3, [pc, #260]	; (8005148 <am2302_measure+0x1e0>)
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0f9      	beq.n	8005040 <am2302_measure+0xd8>
				DelayMicro(30);
 800504c:	201e      	movs	r0, #30
 800504e:	f7ff ff45 	bl	8004edc <DelayMicro>
				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 8005052:	4b3d      	ldr	r3, [pc, #244]	; (8005148 <am2302_measure+0x1e0>)
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d01a      	beq.n	8005094 <am2302_measure+0x12c>
				{
					data[4-j] |= (1 << (7 - i));        // Shift received bite
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f1c3 0304 	rsb	r3, r3, #4
 8005064:	f107 0218 	add.w	r2, r7, #24
 8005068:	4413      	add	r3, r2
 800506a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800506e:	b25a      	sxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f1c3 0307 	rsb	r3, r3, #7
 8005076:	2101      	movs	r1, #1
 8005078:	fa01 f303 	lsl.w	r3, r1, r3
 800507c:	b25b      	sxtb	r3, r3
 800507e:	4313      	orrs	r3, r2
 8005080:	b25a      	sxtb	r2, r3
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f1c3 0304 	rsb	r3, r3, #4
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	f107 0118 	add.w	r1, r7, #24
 800508e:	440b      	add	r3, r1
 8005090:	f803 2c18 	strb.w	r2, [r3, #-24]
				}
				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 8005094:	bf00      	nop
 8005096:	4b2c      	ldr	r3, [pc, #176]	; (8005148 <am2302_measure+0x1e0>)
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f9      	bne.n	8005096 <am2302_measure+0x12e>
			for(i = 0; i < 8; i++)						// Reading 8 bits
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3301      	adds	r3, #1
 80050a6:	60fb      	str	r3, [r7, #12]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2b07      	cmp	r3, #7
 80050ac:	ddc7      	ble.n	800503e <am2302_measure+0xd6>
			}
			get_data_status = true;										// Data was been written okay
 80050ae:	2301      	movs	r3, #1
 80050b0:	75fb      	strb	r3, [r7, #23]
		for(j = 0; j <5; j++)							// Reading 5 bytes
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	3301      	adds	r3, #1
 80050b6:	613b      	str	r3, [r7, #16]
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	ddb3      	ble.n	8005026 <am2302_measure+0xbe>
		}

		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 80050be:	463b      	mov	r3, r7
 80050c0:	3301      	adds	r3, #1
 80050c2:	881b      	ldrh	r3, [r3, #0]
 80050c4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80050c8:	ee07 3a90 	vmov	s15, r3
 80050cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050d0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80050d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050d8:	edc7 7a02 	vstr	s15, [r7, #8]
		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 80050dc:	463b      	mov	r3, r7
 80050de:	3301      	adds	r3, #1
 80050e0:	881b      	ldrh	r3, [r3, #0]
 80050e2:	b21b      	sxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	da0f      	bge.n	8005108 <am2302_measure+0x1a0>
 80050e8:	68b8      	ldr	r0, [r7, #8]
 80050ea:	f7fb f9d1 	bl	8000490 <__aeabi_f2d>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	4610      	mov	r0, r2
 80050f4:	4619      	mov	r1, r3
 80050f6:	f7fb fcfb 	bl	8000af0 <__aeabi_d2f>
 80050fa:	4603      	mov	r3, r0
 80050fc:	ee07 3a90 	vmov	s15, r3
 8005100:	eef1 7a67 	vneg.f32	s15, s15
 8005104:	edc7 7a02 	vstr	s15, [r7, #8]

		i2c_device.AM2302_temperature = temper;
 8005108:	4a10      	ldr	r2, [pc, #64]	; (800514c <am2302_measure+0x1e4>)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	6613      	str	r3, [r2, #96]	; 0x60

		hum = (float)(*(int16_t*)(data+3)) / 10;
 800510e:	463b      	mov	r3, r7
 8005110:	3303      	adds	r3, #3
 8005112:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005116:	ee07 3a90 	vmov	s15, r3
 800511a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800511e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005126:	edc7 7a01 	vstr	s15, [r7, #4]
		i2c_device.AM2302_humidity = hum;
 800512a:	4a08      	ldr	r2, [pc, #32]	; (800514c <am2302_measure+0x1e4>)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6653      	str	r3, [r2, #100]	; 0x64

		i2c_device.AM2302_ready_status = true;
 8005130:	4b06      	ldr	r3, [pc, #24]	; (800514c <am2302_measure+0x1e4>)
 8005132:	2201      	movs	r2, #1
 8005134:	715a      	strb	r2, [r3, #5]
	}
	else
	{
		i2c_device.AM2302_ready_status = false;
	}
}
 8005136:	e002      	b.n	800513e <am2302_measure+0x1d6>
		i2c_device.AM2302_ready_status = false;
 8005138:	4b04      	ldr	r3, [pc, #16]	; (800514c <am2302_measure+0x1e4>)
 800513a:	2200      	movs	r2, #0
 800513c:	715a      	strb	r2, [r3, #5]
}
 800513e:	bf00      	nop
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	40020800 	.word	0x40020800
 800514c:	20000618 	.word	0x20000618

08005150 <init_ms5611>:
//----------------------------------------------------------------------------------------
void init_ms5611(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
	ms5611_set_i2c(&hi2c2);
 8005154:	4803      	ldr	r0, [pc, #12]	; (8005164 <init_ms5611+0x14>)
 8005156:	f000 fe21 	bl	8005d9c <ms5611_set_i2c>
	ms5611_init();
 800515a:	f000 fe73 	bl	8005e44 <ms5611_init>
}
 800515e:	bf00      	nop
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20000380 	.word	0x20000380

08005168 <ms5611_measure>:
//----------------------------------------------------------------------------------------
void ms5611_measure(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
	ms5611_update();
 800516c:	f000 ff08 	bl	8005f80 <ms5611_update>

	i2c_device.MS5611_temperature = ms5611_get_temperature();
 8005170:	f000 ff0e 	bl	8005f90 <ms5611_get_temperature>
 8005174:	eeb0 7a40 	vmov.f32	s14, s0
 8005178:	eef0 7a60 	vmov.f32	s15, s1
 800517c:	4b06      	ldr	r3, [pc, #24]	; (8005198 <ms5611_measure+0x30>)
 800517e:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
	i2c_device.MS5611_pressure = ms5611_get_pressure();
 8005182:	f000 ff81 	bl	8006088 <ms5611_get_pressure>
 8005186:	eeb0 7a40 	vmov.f32	s14, s0
 800518a:	eef0 7a60 	vmov.f32	s15, s1
 800518e:	4b02      	ldr	r3, [pc, #8]	; (8005198 <ms5611_measure+0x30>)
 8005190:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
}
 8005194:	bf00      	nop
 8005196:	bd80      	pop	{r7, pc}
 8005198:	20000618 	.word	0x20000618

0800519c <init_mpu6050>:
//----------------------------------------------------------------------------------------
int8_t init_mpu6050(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
	if(MPU6050_Init(&hi2c2) == 1)
 80051a0:	4805      	ldr	r0, [pc, #20]	; (80051b8 <init_mpu6050+0x1c>)
 80051a2:	f000 fa61 	bl	8005668 <MPU6050_Init>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d101      	bne.n	80051b0 <init_mpu6050+0x14>
	{
		return 0;
 80051ac:	2300      	movs	r3, #0
 80051ae:	e000      	b.n	80051b2 <init_mpu6050+0x16>
	}
	else
	{
		return 1;
 80051b0:	2301      	movs	r3, #1
	}
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	20000380 	.word	0x20000380

080051bc <mpu6050_measure>:
//----------------------------------------------------------------------------------------
void mpu6050_measure(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
	MPU6050_Read_All(&hi2c2, &MPU6050);
 80051c0:	4916      	ldr	r1, [pc, #88]	; (800521c <mpu6050_measure+0x60>)
 80051c2:	4817      	ldr	r0, [pc, #92]	; (8005220 <mpu6050_measure+0x64>)
 80051c4:	f000 faa8 	bl	8005718 <MPU6050_Read_All>

	i2c_device.MPU6050_acceleration_Ax = MPU6050.Ax;
 80051c8:	4b14      	ldr	r3, [pc, #80]	; (800521c <mpu6050_measure+0x60>)
 80051ca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80051ce:	4915      	ldr	r1, [pc, #84]	; (8005224 <mpu6050_measure+0x68>)
 80051d0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	i2c_device.MPU6050_acceleration_Ay = MPU6050.Ay;
 80051d4:	4b11      	ldr	r3, [pc, #68]	; (800521c <mpu6050_measure+0x60>)
 80051d6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80051da:	4912      	ldr	r1, [pc, #72]	; (8005224 <mpu6050_measure+0x68>)
 80051dc:	e9c1 2308 	strd	r2, r3, [r1, #32]
	i2c_device.MPU6050_acceleration_Az = MPU6050.Az;
 80051e0:	4b0e      	ldr	r3, [pc, #56]	; (800521c <mpu6050_measure+0x60>)
 80051e2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80051e6:	490f      	ldr	r1, [pc, #60]	; (8005224 <mpu6050_measure+0x68>)
 80051e8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	i2c_device.MPU6050_gyro_Gx = MPU6050.Gx;
 80051ec:	4b0b      	ldr	r3, [pc, #44]	; (800521c <mpu6050_measure+0x60>)
 80051ee:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80051f2:	490c      	ldr	r1, [pc, #48]	; (8005224 <mpu6050_measure+0x68>)
 80051f4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	i2c_device.MPU6050_gyro_Gy = MPU6050.Gy;
 80051f8:	4b08      	ldr	r3, [pc, #32]	; (800521c <mpu6050_measure+0x60>)
 80051fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80051fe:	4909      	ldr	r1, [pc, #36]	; (8005224 <mpu6050_measure+0x68>)
 8005200:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	i2c_device.MPU6050_gyro_Gz = MPU6050.Gz;
 8005204:	4b05      	ldr	r3, [pc, #20]	; (800521c <mpu6050_measure+0x60>)
 8005206:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800520a:	4906      	ldr	r1, [pc, #24]	; (8005224 <mpu6050_measure+0x68>)
 800520c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	i2c_device.MPU6050_temperature = MPU6050.Temperature;
 8005210:	4b02      	ldr	r3, [pc, #8]	; (800521c <mpu6050_measure+0x60>)
 8005212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005214:	4a03      	ldr	r2, [pc, #12]	; (8005224 <mpu6050_measure+0x68>)
 8005216:	6493      	str	r3, [r2, #72]	; 0x48
}
 8005218:	bf00      	nop
 800521a:	bd80      	pop	{r7, pc}
 800521c:	200005c0 	.word	0x200005c0
 8005220:	20000380 	.word	0x20000380
 8005224:	20000618 	.word	0x20000618

08005228 <init_bme280>:
//----------------------------------------------------------------------------------------
int8_t init_bme280(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 800522c:	4b1e      	ldr	r3, [pc, #120]	; (80052a8 <init_bme280+0x80>)
 800522e:	2276      	movs	r2, #118	; 0x76
 8005230:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 8005232:	4b1d      	ldr	r3, [pc, #116]	; (80052a8 <init_bme280+0x80>)
 8005234:	2201      	movs	r2, #1
 8005236:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8005238:	4b1b      	ldr	r3, [pc, #108]	; (80052a8 <init_bme280+0x80>)
 800523a:	4a1c      	ldr	r2, [pc, #112]	; (80052ac <init_bme280+0x84>)
 800523c:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 800523e:	4b1a      	ldr	r3, [pc, #104]	; (80052a8 <init_bme280+0x80>)
 8005240:	4a1b      	ldr	r2, [pc, #108]	; (80052b0 <init_bme280+0x88>)
 8005242:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 8005244:	4b18      	ldr	r3, [pc, #96]	; (80052a8 <init_bme280+0x80>)
 8005246:	4a1b      	ldr	r2, [pc, #108]	; (80052b4 <init_bme280+0x8c>)
 8005248:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 800524a:	4817      	ldr	r0, [pc, #92]	; (80052a8 <init_bme280+0x80>)
 800524c:	f7fe fb6c 	bl	8003928 <bme280_init>
 8005250:	4603      	mov	r3, r0
 8005252:	461a      	mov	r2, r3
 8005254:	4b18      	ldr	r3, [pc, #96]	; (80052b8 <init_bme280+0x90>)
 8005256:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8005258:	4b13      	ldr	r3, [pc, #76]	; (80052a8 <init_bme280+0x80>)
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8005260:	4b11      	ldr	r3, [pc, #68]	; (80052a8 <init_bme280+0x80>)
 8005262:	2205      	movs	r2, #5
 8005264:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8005268:	4b0f      	ldr	r3, [pc, #60]	; (80052a8 <init_bme280+0x80>)
 800526a:	2202      	movs	r2, #2
 800526c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8005270:	4b0d      	ldr	r3, [pc, #52]	; (80052a8 <init_bme280+0x80>)
 8005272:	2204      	movs	r2, #4
 8005274:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8005278:	490b      	ldr	r1, [pc, #44]	; (80052a8 <init_bme280+0x80>)
 800527a:	200f      	movs	r0, #15
 800527c:	f7fe fc46 	bl	8003b0c <bme280_set_sensor_settings>
 8005280:	4603      	mov	r3, r0
 8005282:	461a      	mov	r2, r3
 8005284:	4b0c      	ldr	r3, [pc, #48]	; (80052b8 <init_bme280+0x90>)
 8005286:	701a      	strb	r2, [r3, #0]

	//	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8005288:	4907      	ldr	r1, [pc, #28]	; (80052a8 <init_bme280+0x80>)
 800528a:	2003      	movs	r0, #3
 800528c:	f7fe fc93 	bl	8003bb6 <bme280_set_sensor_mode>
 8005290:	4603      	mov	r3, r0
 8005292:	461a      	mov	r2, r3
 8005294:	4b08      	ldr	r3, [pc, #32]	; (80052b8 <init_bme280+0x90>)
 8005296:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 8005298:	4b03      	ldr	r3, [pc, #12]	; (80052a8 <init_bme280+0x80>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2028      	movs	r0, #40	; 0x28
 800529e:	4798      	blx	r3
}
 80052a0:	bf00      	nop
 80052a2:	4618      	mov	r0, r3
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20000560 	.word	0x20000560
 80052ac:	08004d5d 	.word	0x08004d5d
 80052b0:	08004de5 	.word	0x08004de5
 80052b4:	08004dcd 	.word	0x08004dcd
 80052b8:	200005a0 	.word	0x200005a0

080052bc <bme280_measure>:
//----------------------------------------------------------------------------------------
void bme280_measure(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
	rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80052c0:	4a16      	ldr	r2, [pc, #88]	; (800531c <bme280_measure+0x60>)
 80052c2:	4917      	ldr	r1, [pc, #92]	; (8005320 <bme280_measure+0x64>)
 80052c4:	2007      	movs	r0, #7
 80052c6:	f7fe fcf2 	bl	8003cae <bme280_get_sensor_data>
 80052ca:	4603      	mov	r3, r0
 80052cc:	461a      	mov	r2, r3
 80052ce:	4b15      	ldr	r3, [pc, #84]	; (8005324 <bme280_measure+0x68>)
 80052d0:	701a      	strb	r2, [r3, #0]

	if(rslt == BME280_OK)
 80052d2:	4b14      	ldr	r3, [pc, #80]	; (8005324 <bme280_measure+0x68>)
 80052d4:	f993 3000 	ldrsb.w	r3, [r3]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d11d      	bne.n	8005318 <bme280_measure+0x5c>
	{
		// Save data in main structure
		i2c_device.BME280_temperature = comp_data.temperature;
 80052dc:	4b10      	ldr	r3, [pc, #64]	; (8005320 <bme280_measure+0x64>)
 80052de:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	f7fb fc03 	bl	8000af0 <__aeabi_d2f>
 80052ea:	4603      	mov	r3, r0
 80052ec:	4a0e      	ldr	r2, [pc, #56]	; (8005328 <bme280_measure+0x6c>)
 80052ee:	6093      	str	r3, [r2, #8]
		i2c_device.BME280_humidity = comp_data.humidity;
 80052f0:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <bme280_measure+0x64>)
 80052f2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80052f6:	4610      	mov	r0, r2
 80052f8:	4619      	mov	r1, r3
 80052fa:	f7fb fbf9 	bl	8000af0 <__aeabi_d2f>
 80052fe:	4603      	mov	r3, r0
 8005300:	4a09      	ldr	r2, [pc, #36]	; (8005328 <bme280_measure+0x6c>)
 8005302:	60d3      	str	r3, [r2, #12]
		i2c_device.BME280_preasure = comp_data.pressure;
 8005304:	4b06      	ldr	r3, [pc, #24]	; (8005320 <bme280_measure+0x64>)
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	4610      	mov	r0, r2
 800530c:	4619      	mov	r1, r3
 800530e:	f7fb fbef 	bl	8000af0 <__aeabi_d2f>
 8005312:	4603      	mov	r3, r0
 8005314:	4a04      	ldr	r2, [pc, #16]	; (8005328 <bme280_measure+0x6c>)
 8005316:	6113      	str	r3, [r2, #16]
		//temperature = comp_data.temperature / 100.0;      /* C  */
		//humidity = comp_data.humidity / 1024.0;           /* %   */
		//pressure = comp_data.pressure / 10000.0;          /* hPa */
	}
}
 8005318:	bf00      	nop
 800531a:	bd80      	pop	{r7, pc}
 800531c:	20000560 	.word	0x20000560
 8005320:	200005a8 	.word	0x200005a8
 8005324:	200005a0 	.word	0x200005a0
 8005328:	20000618 	.word	0x20000618

0800532c <detect_bme280>:

// Function for detect i2c devices ////////////////////////////////////////////////////////
//----------------------------------------------------------------------------------------
// Temperature, humidity and pressure sensor
void detect_bme280(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af04      	add	r7, sp, #16
	uint16_t STATUS=0;
 8005332:	2300      	movs	r3, #0
 8005334:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x76;  		 	// BME280
 8005336:	2376      	movs	r3, #118	; 0x76
 8005338:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0xD0;
 800533a:	23d0      	movs	r3, #208	; 0xd0
 800533c:	807b      	strh	r3, [r7, #2]
	uint8_t id = 96;							// in hex form
 800533e:	2360      	movs	r3, #96	; 0x60
 8005340:	707b      	strb	r3, [r7, #1]
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 8005342:	2300      	movs	r3, #0
 8005344:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005346:	88bb      	ldrh	r3, [r7, #4]
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	b299      	uxth	r1, r3
 800534c:	887a      	ldrh	r2, [r7, #2]
 800534e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005352:	9302      	str	r3, [sp, #8]
 8005354:	2301      	movs	r3, #1
 8005356:	9301      	str	r3, [sp, #4]
 8005358:	463b      	mov	r3, r7
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	2301      	movs	r3, #1
 800535e:	480c      	ldr	r0, [pc, #48]	; (8005390 <detect_bme280+0x64>)
 8005360:	f003 ff06 	bl	8009170 <HAL_I2C_Mem_Read>
 8005364:	4603      	mov	r3, r0
 8005366:	80fb      	strh	r3, [r7, #6]
	//HAL_OK == 0
	if((buff == id) && (STATUS == 0))
 8005368:	783b      	ldrb	r3, [r7, #0]
 800536a:	787a      	ldrb	r2, [r7, #1]
 800536c:	429a      	cmp	r2, r3
 800536e:	d106      	bne.n	800537e <detect_bme280+0x52>
 8005370:	88fb      	ldrh	r3, [r7, #6]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d103      	bne.n	800537e <detect_bme280+0x52>
	{
		i2c_device.BME280_ready_status = true;
 8005376:	4b07      	ldr	r3, [pc, #28]	; (8005394 <detect_bme280+0x68>)
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	e003      	b.n	8005386 <detect_bme280+0x5a>
	}
	else
	{
		i2c_device.BME280_ready_status = false;
 800537e:	4b05      	ldr	r3, [pc, #20]	; (8005394 <detect_bme280+0x68>)
 8005380:	2200      	movs	r2, #0
 8005382:	701a      	strb	r2, [r3, #0]
	}
}
 8005384:	bf00      	nop
 8005386:	bf00      	nop
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	200002d4 	.word	0x200002d4
 8005394:	20000618 	.word	0x20000618

08005398 <detect_mpu6050>:
//----------------------------------------------------------------------------------------
// 1. IMU Module. Measure Acceleration X, Y, Z and Gyroscope X, Y, Z.
// 2. Turn on ability work with  hmc5883l ( Magnetometer  sensor ).
void detect_mpu6050(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b088      	sub	sp, #32
 800539c:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	81fb      	strh	r3, [r7, #14]
	uint16_t addres_device = 0xD0;
 80053a2:	23d0      	movs	r3, #208	; 0xd0
 80053a4:	81bb      	strh	r3, [r7, #12]
	uint16_t id_addr = 0x75;
 80053a6:	2375      	movs	r3, #117	; 0x75
 80053a8:	817b      	strh	r3, [r7, #10]
	uint8_t id = 104;							// in hex form
 80053aa:	2368      	movs	r3, #104	; 0x68
 80053ac:	727b      	strb	r3, [r7, #9]
	uint8_t buff = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	723b      	strb	r3, [r7, #8]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, id_addr, 1, &buff, 1, 1000);
 80053b2:	897a      	ldrh	r2, [r7, #10]
 80053b4:	89b9      	ldrh	r1, [r7, #12]
 80053b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053ba:	9302      	str	r3, [sp, #8]
 80053bc:	2301      	movs	r3, #1
 80053be:	9301      	str	r3, [sp, #4]
 80053c0:	f107 0308 	add.w	r3, r7, #8
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	2301      	movs	r3, #1
 80053c8:	4832      	ldr	r0, [pc, #200]	; (8005494 <detect_mpu6050+0xfc>)
 80053ca:	f003 fed1 	bl	8009170 <HAL_I2C_Mem_Read>
 80053ce:	4603      	mov	r3, r0
 80053d0:	81fb      	strh	r3, [r7, #14]

	if((buff == id) && (STATUS == 0))
 80053d2:	7a3b      	ldrb	r3, [r7, #8]
 80053d4:	7a7a      	ldrb	r2, [r7, #9]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d106      	bne.n	80053e8 <detect_mpu6050+0x50>
 80053da:	89fb      	ldrh	r3, [r7, #14]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d103      	bne.n	80053e8 <detect_mpu6050+0x50>
	{
		i2c_device.MPU6050_ready_status = true;
 80053e0:	4b2d      	ldr	r3, [pc, #180]	; (8005498 <detect_mpu6050+0x100>)
 80053e2:	2201      	movs	r2, #1
 80053e4:	705a      	strb	r2, [r3, #1]
 80053e6:	e002      	b.n	80053ee <detect_mpu6050+0x56>
	}
	else
	{
		i2c_device.MPU6050_ready_status = false;
 80053e8:	4b2b      	ldr	r3, [pc, #172]	; (8005498 <detect_mpu6050+0x100>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	705a      	strb	r2, [r3, #1]
	}

	// turn on direct i2c communication with hmc5883l
	if(i2c_device.MPU6050_ready_status == true)
 80053ee:	4b2a      	ldr	r3, [pc, #168]	; (8005498 <detect_mpu6050+0x100>)
 80053f0:	785b      	ldrb	r3, [r3, #1]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d04a      	beq.n	800548c <detect_mpu6050+0xf4>
	{
		uint8_t data = 0x00;
 80053f6:	2300      	movs	r3, #0
 80053f8:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x6A, 1, &data, 1, 1000);		// Disable i2c master mode
 80053fa:	89b9      	ldrh	r1, [r7, #12]
 80053fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005400:	9302      	str	r3, [sp, #8]
 8005402:	2301      	movs	r3, #1
 8005404:	9301      	str	r3, [sp, #4]
 8005406:	1dfb      	adds	r3, r7, #7
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	2301      	movs	r3, #1
 800540c:	226a      	movs	r2, #106	; 0x6a
 800540e:	4821      	ldr	r0, [pc, #132]	; (8005494 <detect_mpu6050+0xfc>)
 8005410:	f003 fdb4 	bl	8008f7c <HAL_I2C_Mem_Write>
 8005414:	4603      	mov	r3, r0
 8005416:	81fb      	strh	r3, [r7, #14]
		data = 0x02;
 8005418:	2302      	movs	r3, #2
 800541a:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);		// Enable i2c master bypass mode
 800541c:	89b9      	ldrh	r1, [r7, #12]
 800541e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005422:	9302      	str	r3, [sp, #8]
 8005424:	2301      	movs	r3, #1
 8005426:	9301      	str	r3, [sp, #4]
 8005428:	1dfb      	adds	r3, r7, #7
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	2301      	movs	r3, #1
 800542e:	2237      	movs	r2, #55	; 0x37
 8005430:	4818      	ldr	r0, [pc, #96]	; (8005494 <detect_mpu6050+0xfc>)
 8005432:	f003 fda3 	bl	8008f7c <HAL_I2C_Mem_Write>
 8005436:	4603      	mov	r3, r0
 8005438:	81fb      	strh	r3, [r7, #14]

		// Check waited registers
		buff = 0;
 800543a:	2300      	movs	r3, #0
 800543c:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x6A, 1, &buff, 1, 1000);
 800543e:	89b9      	ldrh	r1, [r7, #12]
 8005440:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005444:	9302      	str	r3, [sp, #8]
 8005446:	2301      	movs	r3, #1
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	f107 0308 	add.w	r3, r7, #8
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	2301      	movs	r3, #1
 8005452:	226a      	movs	r2, #106	; 0x6a
 8005454:	480f      	ldr	r0, [pc, #60]	; (8005494 <detect_mpu6050+0xfc>)
 8005456:	f003 fe8b 	bl	8009170 <HAL_I2C_Mem_Read>
 800545a:	4603      	mov	r3, r0
 800545c:	81fb      	strh	r3, [r7, #14]
		buff = 0;
 800545e:	2300      	movs	r3, #0
 8005460:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x37, 1, &buff, 1, 1000);
 8005462:	89b9      	ldrh	r1, [r7, #12]
 8005464:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005468:	9302      	str	r3, [sp, #8]
 800546a:	2301      	movs	r3, #1
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	f107 0308 	add.w	r3, r7, #8
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	2301      	movs	r3, #1
 8005476:	2237      	movs	r2, #55	; 0x37
 8005478:	4806      	ldr	r0, [pc, #24]	; (8005494 <detect_mpu6050+0xfc>)
 800547a:	f003 fe79 	bl	8009170 <HAL_I2C_Mem_Read>
 800547e:	4603      	mov	r3, r0
 8005480:	81fb      	strh	r3, [r7, #14]

		if(STATUS == 0)
 8005482:	89fb      	ldrh	r3, [r7, #14]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <detect_mpu6050+0xf4>
		{
			denect_hmc5883l();     // Don't work  !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
 8005488:	f000 f808 	bl	800549c <denect_hmc5883l>
		}
	}
}
 800548c:	bf00      	nop
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	20000380 	.word	0x20000380
 8005498:	20000618 	.word	0x20000618

0800549c <denect_hmc5883l>:
//----------------------------------------------------------------------------------------
void denect_hmc5883l(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 80054a2:	2300      	movs	r3, #0
 80054a4:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x1E;       //0x1E                		 ///// 0x3C
 80054a6:	231e      	movs	r3, #30
 80054a8:	80bb      	strh	r3, [r7, #4]
	uint16_t addr = 0x0A;				// HMC5883L_REG_IDENT_A      ///// 0xA0
 80054aa:	230a      	movs	r3, #10
 80054ac:	807b      	strh	r3, [r7, #2]
	//uint8_t id = 0xa8;							// in hex form
	uint8_t buff = 0;
 80054ae:	2300      	movs	r3, #0
 80054b0:	707b      	strb	r3, [r7, #1]

	//STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1 , addr, 1, &buff, 1, 1000);
 80054b2:	88bb      	ldrh	r3, [r7, #4]
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	b299      	uxth	r1, r3
 80054b8:	887a      	ldrh	r2, [r7, #2]
 80054ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054be:	9302      	str	r3, [sp, #8]
 80054c0:	2301      	movs	r3, #1
 80054c2:	9301      	str	r3, [sp, #4]
 80054c4:	1c7b      	adds	r3, r7, #1
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2301      	movs	r3, #1
 80054ca:	4809      	ldr	r0, [pc, #36]	; (80054f0 <denect_hmc5883l+0x54>)
 80054cc:	f003 fe50 	bl	8009170 <HAL_I2C_Mem_Read>
 80054d0:	4603      	mov	r3, r0
 80054d2:	80fb      	strh	r3, [r7, #6]
	if(STATUS == 0)
 80054d4:	88fb      	ldrh	r3, [r7, #6]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d103      	bne.n	80054e2 <denect_hmc5883l+0x46>
	{
		i2c_device.HMC5883L_ready_status = true;
 80054da:	4b06      	ldr	r3, [pc, #24]	; (80054f4 <denect_hmc5883l+0x58>)
 80054dc:	2201      	movs	r2, #1
 80054de:	709a      	strb	r2, [r3, #2]
//	HMC5883L_setDataRate(HMC5883L_DATARATE_15HZ);
//	HMC5883L_setSamples(HMC5883L_SAMPLES_1); HMC5883L_setOffset(0, 0);
//
//	Vector mag = HMC5883L_readRaw();

}
 80054e0:	e002      	b.n	80054e8 <denect_hmc5883l+0x4c>
		i2c_device.HMC5883L_ready_status = false;
 80054e2:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <denect_hmc5883l+0x58>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	709a      	strb	r2, [r3, #2]
}
 80054e8:	bf00      	nop
 80054ea:	3708      	adds	r7, #8
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	20000380 	.word	0x20000380
 80054f4:	20000618 	.word	0x20000618

080054f8 <detect_ms5611>:
//----------------------------------------------------------------------------------------
void detect_ms5611(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x77;
 8005502:	2377      	movs	r3, #119	; 0x77
 8005504:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00 ;
 8005506:	2300      	movs	r3, #0
 8005508:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 800550a:	2300      	movs	r3, #0
 800550c:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 800550e:	88bb      	ldrh	r3, [r7, #4]
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	b299      	uxth	r1, r3
 8005514:	887a      	ldrh	r2, [r7, #2]
 8005516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800551a:	9302      	str	r3, [sp, #8]
 800551c:	2301      	movs	r3, #1
 800551e:	9301      	str	r3, [sp, #4]
 8005520:	1c7b      	adds	r3, r7, #1
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	2301      	movs	r3, #1
 8005526:	4809      	ldr	r0, [pc, #36]	; (800554c <detect_ms5611+0x54>)
 8005528:	f003 fe22 	bl	8009170 <HAL_I2C_Mem_Read>
 800552c:	4603      	mov	r3, r0
 800552e:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d103      	bne.n	800553e <detect_ms5611+0x46>
	{
		i2c_device.MS5611_ready_status = true;
 8005536:	4b06      	ldr	r3, [pc, #24]	; (8005550 <detect_ms5611+0x58>)
 8005538:	2201      	movs	r2, #1
 800553a:	70da      	strb	r2, [r3, #3]
	}
	else
	{
		i2c_device.MS5611_ready_status = false;
	}
}
 800553c:	e002      	b.n	8005544 <detect_ms5611+0x4c>
		i2c_device.MS5611_ready_status = false;
 800553e:	4b04      	ldr	r3, [pc, #16]	; (8005550 <detect_ms5611+0x58>)
 8005540:	2200      	movs	r2, #0
 8005542:	70da      	strb	r2, [r3, #3]
}
 8005544:	bf00      	nop
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20000380 	.word	0x20000380
 8005550:	20000618 	.word	0x20000618

08005554 <detect_apds9960>:
//----------------------------------------------------------------------------------------
void detect_apds9960(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 800555a:	2300      	movs	r3, #0
 800555c:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x39;
 800555e:	2339      	movs	r3, #57	; 0x39
 8005560:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x92;
 8005562:	2392      	movs	r3, #146	; 0x92
 8005564:	807b      	strh	r3, [r7, #2]
	uint8_t id = 0xa8;							// in hex form
 8005566:	23a8      	movs	r3, #168	; 0xa8
 8005568:	707b      	strb	r3, [r7, #1]
	uint8_t buff = 0;
 800556a:	2300      	movs	r3, #0
 800556c:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 800556e:	88bb      	ldrh	r3, [r7, #4]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	b299      	uxth	r1, r3
 8005574:	887a      	ldrh	r2, [r7, #2]
 8005576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800557a:	9302      	str	r3, [sp, #8]
 800557c:	2301      	movs	r3, #1
 800557e:	9301      	str	r3, [sp, #4]
 8005580:	463b      	mov	r3, r7
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	2301      	movs	r3, #1
 8005586:	480c      	ldr	r0, [pc, #48]	; (80055b8 <detect_apds9960+0x64>)
 8005588:	f003 fdf2 	bl	8009170 <HAL_I2C_Mem_Read>
 800558c:	4603      	mov	r3, r0
 800558e:	80fb      	strh	r3, [r7, #6]

	if((buff == id) && (STATUS == 0))
 8005590:	783b      	ldrb	r3, [r7, #0]
 8005592:	787a      	ldrb	r2, [r7, #1]
 8005594:	429a      	cmp	r2, r3
 8005596:	d106      	bne.n	80055a6 <detect_apds9960+0x52>
 8005598:	88fb      	ldrh	r3, [r7, #6]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d103      	bne.n	80055a6 <detect_apds9960+0x52>
	{
		i2c_device.APDS9960_ready_status = true;
 800559e:	4b07      	ldr	r3, [pc, #28]	; (80055bc <detect_apds9960+0x68>)
 80055a0:	2201      	movs	r2, #1
 80055a2:	711a      	strb	r2, [r3, #4]
 80055a4:	e003      	b.n	80055ae <detect_apds9960+0x5a>
	}
	else
	{
		i2c_device.APDS9960_ready_status = false;
 80055a6:	4b05      	ldr	r3, [pc, #20]	; (80055bc <detect_apds9960+0x68>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	711a      	strb	r2, [r3, #4]
	}
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000380 	.word	0x20000380
 80055bc:	20000618 	.word	0x20000618

080055c0 <detect_oled_screen>:
//----------------------------------------------------------------------------------------
void detect_oled_screen(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af02      	add	r7, sp, #8
	uint16_t STATUS = 0;
 80055c6:	2300      	movs	r3, #0
 80055c8:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = 0x00;
 80055ca:	2300      	movs	r3, #0
 80055cc:	713b      	strb	r3, [r7, #4]
	buffer[1] = 0xAE;
 80055ce:	23ae      	movs	r3, #174	; 0xae
 80055d0:	717b      	strb	r3, [r7, #5]

	STATUS = HAL_I2C_Master_Transmit(&hi2c3, 0x78,buffer, 2, 1000);
 80055d2:	1d3a      	adds	r2, r7, #4
 80055d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	2302      	movs	r3, #2
 80055dc:	2178      	movs	r1, #120	; 0x78
 80055de:	4809      	ldr	r0, [pc, #36]	; (8005604 <detect_oled_screen+0x44>)
 80055e0:	f003 f9a8 	bl	8008934 <HAL_I2C_Master_Transmit>
 80055e4:	4603      	mov	r3, r0
 80055e6:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 80055e8:	88fb      	ldrh	r3, [r7, #6]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <detect_oled_screen+0x36>
	{
		i2c_device.OLED_ready_status = true;
 80055ee:	4b06      	ldr	r3, [pc, #24]	; (8005608 <detect_oled_screen+0x48>)
 80055f0:	2201      	movs	r2, #1
 80055f2:	719a      	strb	r2, [r3, #6]
	}
	else
	{
		i2c_device.OLED_ready_status = false;
	}
}
 80055f4:	e002      	b.n	80055fc <detect_oled_screen+0x3c>
		i2c_device.OLED_ready_status = false;
 80055f6:	4b04      	ldr	r3, [pc, #16]	; (8005608 <detect_oled_screen+0x48>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	719a      	strb	r2, [r3, #6]
}
 80055fc:	bf00      	nop
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	200002d4 	.word	0x200002d4
 8005608:	20000618 	.word	0x20000618

0800560c <detect_ds3231>:
//----------------------------------------------------------------------------------------
void detect_ds3231(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x68;
 8005616:	2368      	movs	r3, #104	; 0x68
 8005618:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00;						// Read seconds
 800561a:	2300      	movs	r3, #0
 800561c:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 800561e:	2300      	movs	r3, #0
 8005620:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005622:	88bb      	ldrh	r3, [r7, #4]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	b299      	uxth	r1, r3
 8005628:	887a      	ldrh	r2, [r7, #2]
 800562a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800562e:	9302      	str	r3, [sp, #8]
 8005630:	2301      	movs	r3, #1
 8005632:	9301      	str	r3, [sp, #4]
 8005634:	1c7b      	adds	r3, r7, #1
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	2301      	movs	r3, #1
 800563a:	4809      	ldr	r0, [pc, #36]	; (8005660 <detect_ds3231+0x54>)
 800563c:	f003 fd98 	bl	8009170 <HAL_I2C_Mem_Read>
 8005640:	4603      	mov	r3, r0
 8005642:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005644:	88fb      	ldrh	r3, [r7, #6]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d103      	bne.n	8005652 <detect_ds3231+0x46>
	{
		i2c_device.DS3231_ready_status = true;
 800564a:	4b06      	ldr	r3, [pc, #24]	; (8005664 <detect_ds3231+0x58>)
 800564c:	2201      	movs	r2, #1
 800564e:	71da      	strb	r2, [r3, #7]
	}
	else
	{
		i2c_device.DS3231_ready_status = false;
	}
}
 8005650:	e002      	b.n	8005658 <detect_ds3231+0x4c>
		i2c_device.DS3231_ready_status = false;
 8005652:	4b04      	ldr	r3, [pc, #16]	; (8005664 <detect_ds3231+0x58>)
 8005654:	2200      	movs	r2, #0
 8005656:	71da      	strb	r2, [r3, #7]
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	200002d4 	.word	0x200002d4
 8005664:	20000618 	.word	0x20000618

08005668 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af04      	add	r7, sp, #16
 800566e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8005670:	2364      	movs	r3, #100	; 0x64
 8005672:	9302      	str	r3, [sp, #8]
 8005674:	2301      	movs	r3, #1
 8005676:	9301      	str	r3, [sp, #4]
 8005678:	f107 030f 	add.w	r3, r7, #15
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	2301      	movs	r3, #1
 8005680:	2275      	movs	r2, #117	; 0x75
 8005682:	21d0      	movs	r1, #208	; 0xd0
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f003 fd73 	bl	8009170 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800568a:	7bfb      	ldrb	r3, [r7, #15]
 800568c:	2b68      	cmp	r3, #104	; 0x68
 800568e:	d13d      	bne.n	800570c <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8005690:	2300      	movs	r3, #0
 8005692:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8005694:	2364      	movs	r3, #100	; 0x64
 8005696:	9302      	str	r3, [sp, #8]
 8005698:	2301      	movs	r3, #1
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	f107 030e 	add.w	r3, r7, #14
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	2301      	movs	r3, #1
 80056a4:	226b      	movs	r2, #107	; 0x6b
 80056a6:	21d0      	movs	r1, #208	; 0xd0
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f003 fc67 	bl	8008f7c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80056ae:	2307      	movs	r3, #7
 80056b0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80056b2:	2364      	movs	r3, #100	; 0x64
 80056b4:	9302      	str	r3, [sp, #8]
 80056b6:	2301      	movs	r3, #1
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	f107 030e 	add.w	r3, r7, #14
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	2301      	movs	r3, #1
 80056c2:	2219      	movs	r2, #25
 80056c4:	21d0      	movs	r1, #208	; 0xd0
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f003 fc58 	bl	8008f7c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80056cc:	2300      	movs	r3, #0
 80056ce:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80056d0:	2364      	movs	r3, #100	; 0x64
 80056d2:	9302      	str	r3, [sp, #8]
 80056d4:	2301      	movs	r3, #1
 80056d6:	9301      	str	r3, [sp, #4]
 80056d8:	f107 030e 	add.w	r3, r7, #14
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	2301      	movs	r3, #1
 80056e0:	221c      	movs	r2, #28
 80056e2:	21d0      	movs	r1, #208	; 0xd0
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f003 fc49 	bl	8008f7c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80056ea:	2300      	movs	r3, #0
 80056ec:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80056ee:	2364      	movs	r3, #100	; 0x64
 80056f0:	9302      	str	r3, [sp, #8]
 80056f2:	2301      	movs	r3, #1
 80056f4:	9301      	str	r3, [sp, #4]
 80056f6:	f107 030e 	add.w	r3, r7, #14
 80056fa:	9300      	str	r3, [sp, #0]
 80056fc:	2301      	movs	r3, #1
 80056fe:	221b      	movs	r2, #27
 8005700:	21d0      	movs	r1, #208	; 0xd0
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f003 fc3a 	bl	8008f7c <HAL_I2C_Mem_Write>
        return 0;
 8005708:	2300      	movs	r3, #0
 800570a:	e000      	b.n	800570e <MPU6050_Init+0xa6>
    }
    return 1;
 800570c:	2301      	movs	r3, #1
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
	...

08005718 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8005718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800571c:	b094      	sub	sp, #80	; 0x50
 800571e:	af04      	add	r7, sp, #16
 8005720:	6078      	str	r0, [r7, #4]
 8005722:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8005724:	2364      	movs	r3, #100	; 0x64
 8005726:	9302      	str	r3, [sp, #8]
 8005728:	230e      	movs	r3, #14
 800572a:	9301      	str	r3, [sp, #4]
 800572c:	f107 0308 	add.w	r3, r7, #8
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	2301      	movs	r3, #1
 8005734:	223b      	movs	r2, #59	; 0x3b
 8005736:	21d0      	movs	r1, #208	; 0xd0
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f003 fd19 	bl	8009170 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800573e:	7a3b      	ldrb	r3, [r7, #8]
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	b21a      	sxth	r2, r3
 8005744:	7a7b      	ldrb	r3, [r7, #9]
 8005746:	b21b      	sxth	r3, r3
 8005748:	4313      	orrs	r3, r2
 800574a:	b21a      	sxth	r2, r3
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8005750:	7abb      	ldrb	r3, [r7, #10]
 8005752:	021b      	lsls	r3, r3, #8
 8005754:	b21a      	sxth	r2, r3
 8005756:	7afb      	ldrb	r3, [r7, #11]
 8005758:	b21b      	sxth	r3, r3
 800575a:	4313      	orrs	r3, r2
 800575c:	b21a      	sxth	r2, r3
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8005762:	7b3b      	ldrb	r3, [r7, #12]
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	b21a      	sxth	r2, r3
 8005768:	7b7b      	ldrb	r3, [r7, #13]
 800576a:	b21b      	sxth	r3, r3
 800576c:	4313      	orrs	r3, r2
 800576e:	b21a      	sxth	r2, r3
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8005774:	7bbb      	ldrb	r3, [r7, #14]
 8005776:	021b      	lsls	r3, r3, #8
 8005778:	b21a      	sxth	r2, r3
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	b21b      	sxth	r3, r3
 800577e:	4313      	orrs	r3, r2
 8005780:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8005782:	7c3b      	ldrb	r3, [r7, #16]
 8005784:	021b      	lsls	r3, r3, #8
 8005786:	b21a      	sxth	r2, r3
 8005788:	7c7b      	ldrb	r3, [r7, #17]
 800578a:	b21b      	sxth	r3, r3
 800578c:	4313      	orrs	r3, r2
 800578e:	b21a      	sxth	r2, r3
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8005794:	7cbb      	ldrb	r3, [r7, #18]
 8005796:	021b      	lsls	r3, r3, #8
 8005798:	b21a      	sxth	r2, r3
 800579a:	7cfb      	ldrb	r3, [r7, #19]
 800579c:	b21b      	sxth	r3, r3
 800579e:	4313      	orrs	r3, r2
 80057a0:	b21a      	sxth	r2, r3
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80057a6:	7d3b      	ldrb	r3, [r7, #20]
 80057a8:	021b      	lsls	r3, r3, #8
 80057aa:	b21a      	sxth	r2, r3
 80057ac:	7d7b      	ldrb	r3, [r7, #21]
 80057ae:	b21b      	sxth	r3, r3
 80057b0:	4313      	orrs	r3, r2
 80057b2:	b21a      	sxth	r2, r3
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fa fe54 	bl	800046c <__aeabi_i2d>
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	4bbd      	ldr	r3, [pc, #756]	; (8005ac0 <MPU6050_Read_All+0x3a8>)
 80057ca:	f7fa ffe3 	bl	8000794 <__aeabi_ddiv>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	6839      	ldr	r1, [r7, #0]
 80057d4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fa fe44 	bl	800046c <__aeabi_i2d>
 80057e4:	f04f 0200 	mov.w	r2, #0
 80057e8:	4bb5      	ldr	r3, [pc, #724]	; (8005ac0 <MPU6050_Read_All+0x3a8>)
 80057ea:	f7fa ffd3 	bl	8000794 <__aeabi_ddiv>
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	6839      	ldr	r1, [r7, #0]
 80057f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fa fe34 	bl	800046c <__aeabi_i2d>
 8005804:	a3a8      	add	r3, pc, #672	; (adr r3, 8005aa8 <MPU6050_Read_All+0x390>)
 8005806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580a:	f7fa ffc3 	bl	8000794 <__aeabi_ddiv>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	6839      	ldr	r1, [r7, #0]
 8005814:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8005818:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800581c:	ee07 3a90 	vmov	s15, r3
 8005820:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005824:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8005ac4 <MPU6050_Read_All+0x3ac>
 8005828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800582c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8005ac8 <MPU6050_Read_All+0x3b0>
 8005830:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8005840:	4618      	mov	r0, r3
 8005842:	f7fa fe13 	bl	800046c <__aeabi_i2d>
 8005846:	a39a      	add	r3, pc, #616	; (adr r3, 8005ab0 <MPU6050_Read_All+0x398>)
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	f7fa ffa2 	bl	8000794 <__aeabi_ddiv>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	6839      	ldr	r1, [r7, #0]
 8005856:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8005860:	4618      	mov	r0, r3
 8005862:	f7fa fe03 	bl	800046c <__aeabi_i2d>
 8005866:	a392      	add	r3, pc, #584	; (adr r3, 8005ab0 <MPU6050_Read_All+0x398>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f7fa ff92 	bl	8000794 <__aeabi_ddiv>
 8005870:	4602      	mov	r2, r0
 8005872:	460b      	mov	r3, r1
 8005874:	6839      	ldr	r1, [r7, #0]
 8005876:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005880:	4618      	mov	r0, r3
 8005882:	f7fa fdf3 	bl	800046c <__aeabi_i2d>
 8005886:	a38a      	add	r3, pc, #552	; (adr r3, 8005ab0 <MPU6050_Read_All+0x398>)
 8005888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588c:	f7fa ff82 	bl	8000794 <__aeabi_ddiv>
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	6839      	ldr	r1, [r7, #0]
 8005896:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 800589a:	f000 fe61 	bl	8006560 <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	4b8a      	ldr	r3, [pc, #552]	; (8005acc <MPU6050_Read_All+0x3b4>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fa fdd0 	bl	800044c <__aeabi_ui2d>
 80058ac:	f04f 0200 	mov.w	r2, #0
 80058b0:	4b87      	ldr	r3, [pc, #540]	; (8005ad0 <MPU6050_Read_All+0x3b8>)
 80058b2:	f7fa ff6f 	bl	8000794 <__aeabi_ddiv>
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 80058be:	f000 fe4f 	bl	8006560 <HAL_GetTick>
 80058c2:	4603      	mov	r3, r0
 80058c4:	4a81      	ldr	r2, [pc, #516]	; (8005acc <MPU6050_Read_All+0x3b4>)
 80058c6:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058ce:	461a      	mov	r2, r3
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058d6:	fb03 f202 	mul.w	r2, r3, r2
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80058e0:	4619      	mov	r1, r3
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80058e8:	fb03 f301 	mul.w	r3, r3, r1
 80058ec:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fa fdbc 	bl	800046c <__aeabi_i2d>
 80058f4:	4602      	mov	r2, r0
 80058f6:	460b      	mov	r3, r1
 80058f8:	ec43 2b10 	vmov	d0, r2, r3
 80058fc:	f00a fdac 	bl	8010458 <sqrt>
 8005900:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8005904:	f04f 0200 	mov.w	r2, #0
 8005908:	f04f 0300 	mov.w	r3, #0
 800590c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005910:	f7fb f87e 	bl	8000a10 <__aeabi_dcmpeq>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d11f      	bne.n	800595a <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005920:	4618      	mov	r0, r3
 8005922:	f7fa fda3 	bl	800046c <__aeabi_i2d>
 8005926:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800592a:	f7fa ff33 	bl	8000794 <__aeabi_ddiv>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	ec43 2b17 	vmov	d7, r2, r3
 8005936:	eeb0 0a47 	vmov.f32	s0, s14
 800593a:	eef0 0a67 	vmov.f32	s1, s15
 800593e:	f00a fbdf 	bl	8010100 <atan>
 8005942:	ec51 0b10 	vmov	r0, r1, d0
 8005946:	a35c      	add	r3, pc, #368	; (adr r3, 8005ab8 <MPU6050_Read_All+0x3a0>)
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	f7fa fdf8 	bl	8000540 <__aeabi_dmul>
 8005950:	4602      	mov	r2, r0
 8005952:	460b      	mov	r3, r1
 8005954:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8005958:	e005      	b.n	8005966 <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 800595a:	f04f 0200 	mov.w	r2, #0
 800595e:	f04f 0300 	mov.w	r3, #0
 8005962:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	f9b3 3000 	ldrsh.w	r3, [r3]
 800596c:	425b      	negs	r3, r3
 800596e:	4618      	mov	r0, r3
 8005970:	f7fa fd7c 	bl	800046c <__aeabi_i2d>
 8005974:	4682      	mov	sl, r0
 8005976:	468b      	mov	fp, r1
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800597e:	4618      	mov	r0, r3
 8005980:	f7fa fd74 	bl	800046c <__aeabi_i2d>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	ec43 2b11 	vmov	d1, r2, r3
 800598c:	ec4b ab10 	vmov	d0, sl, fp
 8005990:	f00a fd5f 	bl	8010452 <atan2>
 8005994:	ec51 0b10 	vmov	r0, r1, d0
 8005998:	a347      	add	r3, pc, #284	; (adr r3, 8005ab8 <MPU6050_Read_All+0x3a0>)
 800599a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599e:	f7fa fdcf 	bl	8000540 <__aeabi_dmul>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	4b49      	ldr	r3, [pc, #292]	; (8005ad4 <MPU6050_Read_All+0x3bc>)
 80059b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80059b4:	f7fb f836 	bl	8000a24 <__aeabi_dcmplt>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <MPU6050_Read_All+0x2bc>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80059c4:	f04f 0200 	mov.w	r2, #0
 80059c8:	4b43      	ldr	r3, [pc, #268]	; (8005ad8 <MPU6050_Read_All+0x3c0>)
 80059ca:	f7fb f849 	bl	8000a60 <__aeabi_dcmpgt>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d114      	bne.n	80059fe <MPU6050_Read_All+0x2e6>
 80059d4:	f04f 0200 	mov.w	r2, #0
 80059d8:	4b3f      	ldr	r3, [pc, #252]	; (8005ad8 <MPU6050_Read_All+0x3c0>)
 80059da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80059de:	f7fb f83f 	bl	8000a60 <__aeabi_dcmpgt>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d015      	beq.n	8005a14 <MPU6050_Read_All+0x2fc>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80059ee:	f04f 0200 	mov.w	r2, #0
 80059f2:	4b38      	ldr	r3, [pc, #224]	; (8005ad4 <MPU6050_Read_All+0x3bc>)
 80059f4:	f7fb f816 	bl	8000a24 <__aeabi_dcmplt>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 80059fe:	4937      	ldr	r1, [pc, #220]	; (8005adc <MPU6050_Read_All+0x3c4>)
 8005a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a04:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8005a08:	6839      	ldr	r1, [r7, #0]
 8005a0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a0e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8005a12:	e014      	b.n	8005a3e <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8005a1a:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8005a1e:	eeb0 1a47 	vmov.f32	s2, s14
 8005a22:	eef0 1a67 	vmov.f32	s3, s15
 8005a26:	ed97 0b06 	vldr	d0, [r7, #24]
 8005a2a:	482c      	ldr	r0, [pc, #176]	; (8005adc <MPU6050_Read_All+0x3c4>)
 8005a2c:	f000 f85a 	bl	8005ae4 <Kalman_getAngle>
 8005a30:	eeb0 7a40 	vmov.f32	s14, s0
 8005a34:	eef0 7a60 	vmov.f32	s15, s1
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8005a44:	4690      	mov	r8, r2
 8005a46:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005a4a:	f04f 0200 	mov.w	r2, #0
 8005a4e:	4b22      	ldr	r3, [pc, #136]	; (8005ad8 <MPU6050_Read_All+0x3c0>)
 8005a50:	4640      	mov	r0, r8
 8005a52:	4649      	mov	r1, r9
 8005a54:	f7fb f804 	bl	8000a60 <__aeabi_dcmpgt>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d008      	beq.n	8005a70 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005a64:	4614      	mov	r4, r2
 8005a66:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8005a76:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8005a7a:	eeb0 1a47 	vmov.f32	s2, s14
 8005a7e:	eef0 1a67 	vmov.f32	s3, s15
 8005a82:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8005a86:	4816      	ldr	r0, [pc, #88]	; (8005ae0 <MPU6050_Read_All+0x3c8>)
 8005a88:	f000 f82c 	bl	8005ae4 <Kalman_getAngle>
 8005a8c:	eeb0 7a40 	vmov.f32	s14, s0
 8005a90:	eef0 7a60 	vmov.f32	s15, s1
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 8005a9a:	bf00      	nop
 8005a9c:	3740      	adds	r7, #64	; 0x40
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aa4:	f3af 8000 	nop.w
 8005aa8:	00000000 	.word	0x00000000
 8005aac:	40cc2900 	.word	0x40cc2900
 8005ab0:	00000000 	.word	0x00000000
 8005ab4:	40606000 	.word	0x40606000
 8005ab8:	1a63c1f8 	.word	0x1a63c1f8
 8005abc:	404ca5dc 	.word	0x404ca5dc
 8005ac0:	40d00000 	.word	0x40d00000
 8005ac4:	43aa0000 	.word	0x43aa0000
 8005ac8:	42121eb8 	.word	0x42121eb8
 8005acc:	2000068c 	.word	0x2000068c
 8005ad0:	408f4000 	.word	0x408f4000
 8005ad4:	c0568000 	.word	0xc0568000
 8005ad8:	40568000 	.word	0x40568000
 8005adc:	20000198 	.word	0x20000198
 8005ae0:	20000150 	.word	0x20000150

08005ae4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8005ae4:	b5b0      	push	{r4, r5, r7, lr}
 8005ae6:	b096      	sub	sp, #88	; 0x58
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	61f8      	str	r0, [r7, #28]
 8005aec:	ed87 0b04 	vstr	d0, [r7, #16]
 8005af0:	ed87 1b02 	vstr	d1, [r7, #8]
 8005af4:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005afe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b02:	f7fa fb65 	bl	80001d0 <__aeabi_dsub>
 8005b06:	4602      	mov	r2, r0
 8005b08:	460b      	mov	r3, r1
 8005b0a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005b14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b1c:	f7fa fd10 	bl	8000540 <__aeabi_dmul>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4620      	mov	r0, r4
 8005b26:	4629      	mov	r1, r5
 8005b28:	f7fa fb54 	bl	80001d4 <__adddf3>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	69f9      	ldr	r1, [r7, #28]
 8005b32:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8005b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b46:	f7fa fcfb 	bl	8000540 <__aeabi_dmul>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4610      	mov	r0, r2
 8005b50:	4619      	mov	r1, r3
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005b58:	f7fa fb3a 	bl	80001d0 <__aeabi_dsub>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4610      	mov	r0, r2
 8005b62:	4619      	mov	r1, r3
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8005b6a:	f7fa fb31 	bl	80001d0 <__aeabi_dsub>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4610      	mov	r0, r2
 8005b74:	4619      	mov	r1, r3
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f7fa fb2a 	bl	80001d4 <__adddf3>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4610      	mov	r0, r2
 8005b86:	4619      	mov	r1, r3
 8005b88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b8c:	f7fa fcd8 	bl	8000540 <__aeabi_dmul>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4620      	mov	r0, r4
 8005b96:	4629      	mov	r1, r5
 8005b98:	f7fa fb1c 	bl	80001d4 <__adddf3>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	69f9      	ldr	r1, [r7, #28]
 8005ba2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8005bb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bb6:	f7fa fcc3 	bl	8000540 <__aeabi_dmul>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	f7fa fb05 	bl	80001d0 <__aeabi_dsub>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	69f9      	ldr	r1, [r7, #28]
 8005bcc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8005bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005be0:	f7fa fcae 	bl	8000540 <__aeabi_dmul>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4620      	mov	r0, r4
 8005bea:	4629      	mov	r1, r5
 8005bec:	f7fa faf0 	bl	80001d0 <__aeabi_dsub>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	69f9      	ldr	r1, [r7, #28]
 8005bf6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c0a:	f7fa fc99 	bl	8000540 <__aeabi_dmul>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4620      	mov	r0, r4
 8005c14:	4629      	mov	r1, r5
 8005c16:	f7fa fadd 	bl	80001d4 <__adddf3>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	69f9      	ldr	r1, [r7, #28]
 8005c20:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005c30:	f7fa fad0 	bl	80001d4 <__adddf3>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8005c42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c46:	f7fa fda5 	bl	8000794 <__aeabi_ddiv>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8005c58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c5c:	f7fa fd9a 	bl	8000794 <__aeabi_ddiv>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005c6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005c72:	f7fa faad 	bl	80001d0 <__aeabi_dsub>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005c84:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005c88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c8c:	f7fa fc58 	bl	8000540 <__aeabi_dmul>
 8005c90:	4602      	mov	r2, r0
 8005c92:	460b      	mov	r3, r1
 8005c94:	4620      	mov	r0, r4
 8005c96:	4629      	mov	r1, r5
 8005c98:	f7fa fa9c 	bl	80001d4 <__adddf3>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	69f9      	ldr	r1, [r7, #28]
 8005ca2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8005cac:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005cb0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005cb4:	f7fa fc44 	bl	8000540 <__aeabi_dmul>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f7fa fa88 	bl	80001d4 <__adddf3>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	69f9      	ldr	r1, [r7, #28]
 8005cca:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005cd4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005cde:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8005ce8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005cec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005cf0:	f7fa fc26 	bl	8000540 <__aeabi_dmul>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	4629      	mov	r1, r5
 8005cfc:	f7fa fa68 	bl	80001d0 <__aeabi_dsub>
 8005d00:	4602      	mov	r2, r0
 8005d02:	460b      	mov	r3, r1
 8005d04:	69f9      	ldr	r1, [r7, #28]
 8005d06:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8005d10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005d14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d18:	f7fa fc12 	bl	8000540 <__aeabi_dmul>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	4620      	mov	r0, r4
 8005d22:	4629      	mov	r1, r5
 8005d24:	f7fa fa54 	bl	80001d0 <__aeabi_dsub>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	69f9      	ldr	r1, [r7, #28]
 8005d2e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8005d38:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005d3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d40:	f7fa fbfe 	bl	8000540 <__aeabi_dmul>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4620      	mov	r0, r4
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	f7fa fa40 	bl	80001d0 <__aeabi_dsub>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	69f9      	ldr	r1, [r7, #28]
 8005d56:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8005d60:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005d64:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d68:	f7fa fbea 	bl	8000540 <__aeabi_dmul>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4620      	mov	r0, r4
 8005d72:	4629      	mov	r1, r5
 8005d74:	f7fa fa2c 	bl	80001d0 <__aeabi_dsub>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	69f9      	ldr	r1, [r7, #28]
 8005d7e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005d88:	ec43 2b17 	vmov	d7, r2, r3
};
 8005d8c:	eeb0 0a47 	vmov.f32	s0, s14
 8005d90:	eef0 0a67 	vmov.f32	s1, s15
 8005d94:	3758      	adds	r7, #88	; 0x58
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005d9c <ms5611_set_i2c>:

/**
 * select a hal I2C to talk to MS5611
 * @param i2cx The i2c port to talk to MS5611
 */
void ms5611_set_i2c(I2C_HandleTypeDef* i2cx){
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
	ms5611_i2cx = i2cx;
 8005da4:	4a04      	ldr	r2, [pc, #16]	; (8005db8 <ms5611_set_i2c+0x1c>)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6013      	str	r3, [r2, #0]
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	20000688 	.word	0x20000688

08005dbc <ms5611_read_i2c>:
 * @param length length of bytes to request from MS5611
 * @param output output data
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_read_i2c(uint8_t register_address,uint8_t length,uint8_t* output)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b088      	sub	sp, #32
 8005dc0:	af04      	add	r7, sp, #16
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	603a      	str	r2, [r7, #0]
 8005dc6:	71fb      	strb	r3, [r7, #7]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	71bb      	strb	r3, [r7, #6]
	//return I2C_read(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,output);
	uint8_t STATUS = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, output, length, 1000);
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	79bb      	ldrb	r3, [r7, #6]
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005ddc:	9102      	str	r1, [sp, #8]
 8005dde:	9301      	str	r3, [sp, #4]
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	2301      	movs	r3, #1
 8005de6:	21ee      	movs	r1, #238	; 0xee
 8005de8:	4804      	ldr	r0, [pc, #16]	; (8005dfc <ms5611_read_i2c+0x40>)
 8005dea:	f003 f9c1 	bl	8009170 <HAL_I2C_Mem_Read>
 8005dee:	4603      	mov	r3, r0
 8005df0:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20000380 	.word	0x20000380

08005e00 <ms5611_write_i2c>:
 * @param length length of bytes to write to MS5611
 * @param output buffer to hold data to be sent
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_write_i2c(uint8_t register_address,uint8_t length,uint8_t* input)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af04      	add	r7, sp, #16
 8005e06:	4603      	mov	r3, r0
 8005e08:	603a      	str	r2, [r7, #0]
 8005e0a:	71fb      	strb	r3, [r7, #7]
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	71bb      	strb	r3, [r7, #6]
	//STATUS = I2C_write(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,input);
	uint8_t STATUS = 0;
 8005e10:	2300      	movs	r3, #0
 8005e12:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, input, length, 1000);
 8005e14:	79fb      	ldrb	r3, [r7, #7]
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	79bb      	ldrb	r3, [r7, #6]
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e20:	9102      	str	r1, [sp, #8]
 8005e22:	9301      	str	r3, [sp, #4]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	2301      	movs	r3, #1
 8005e2a:	21ee      	movs	r1, #238	; 0xee
 8005e2c:	4804      	ldr	r0, [pc, #16]	; (8005e40 <ms5611_write_i2c+0x40>)
 8005e2e:	f003 f99f 	bl	8009170 <HAL_I2C_Mem_Read>
 8005e32:	4603      	mov	r3, r0
 8005e34:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 8005e36:	7bfb      	ldrb	r3, [r7, #15]

}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	20000380 	.word	0x20000380

08005e44 <ms5611_init>:
}

/**
 * Initialize MS5611: read and store factory calibration data.
 */
void ms5611_init(){
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
	//read 6 factory calibration data
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	607b      	str	r3, [r7, #4]
 8005e4e:	e01c      	b.n	8005e8a <ms5611_init+0x46>
		uint8_t reg_addr = MS5611_CMD_READ_PROM + (i << 1);//interval 2
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	3b5e      	subs	r3, #94	; 0x5e
 8005e5a:	70fb      	strb	r3, [r7, #3]
		uint8_t buffer[2] = {0};
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	803b      	strh	r3, [r7, #0]
		ms5611_read_i2c(reg_addr,2,buffer);
 8005e60:	463a      	mov	r2, r7
 8005e62:	78fb      	ldrb	r3, [r7, #3]
 8005e64:	2102      	movs	r1, #2
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7ff ffa8 	bl	8005dbc <ms5611_read_i2c>

		fc[i] = (uint16_t)(buffer[0] << 8 | buffer[1]);
 8005e6c:	783b      	ldrb	r3, [r7, #0]
 8005e6e:	021b      	lsls	r3, r3, #8
 8005e70:	b21a      	sxth	r2, r3
 8005e72:	787b      	ldrb	r3, [r7, #1]
 8005e74:	b21b      	sxth	r3, r3
 8005e76:	4313      	orrs	r3, r2
 8005e78:	b21b      	sxth	r3, r3
 8005e7a:	b299      	uxth	r1, r3
 8005e7c:	4a07      	ldr	r2, [pc, #28]	; (8005e9c <ms5611_init+0x58>)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	3301      	adds	r3, #1
 8005e88:	607b      	str	r3, [r7, #4]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b05      	cmp	r3, #5
 8005e8e:	dddf      	ble.n	8005e50 <ms5611_init+0xc>
	}
}
 8005e90:	bf00      	nop
 8005e92:	bf00      	nop
 8005e94:	3708      	adds	r7, #8
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	20000694 	.word	0x20000694

08005ea0 <ms5611_update_pressure>:

/**
 * Read raw pressure from MS5611.
 */
void ms5611_update_pressure(){
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 8005ea6:	4a17      	ldr	r2, [pc, #92]	; (8005f04 <ms5611_update_pressure+0x64>)
 8005ea8:	463b      	mov	r3, r7
 8005eaa:	6812      	ldr	r2, [r2, #0]
 8005eac:	4611      	mov	r1, r2
 8005eae:	8019      	strh	r1, [r3, #0]
 8005eb0:	3302      	adds	r3, #2
 8005eb2:	0c12      	lsrs	r2, r2, #16
 8005eb4:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D1 | (selected_osr << 1),0,buffer);
 8005eb6:	4b14      	ldr	r3, [pc, #80]	; (8005f08 <ms5611_update_pressure+0x68>)
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	b25b      	sxtb	r3, r3
 8005ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ec2:	b25b      	sxtb	r3, r3
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	463a      	mov	r2, r7
 8005ec8:	2100      	movs	r1, #0
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7ff ff98 	bl	8005e00 <ms5611_write_i2c>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 8005ed4:	200c      	movs	r0, #12
 8005ed6:	f000 fb4f 	bl	8006578 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 8005eda:	463b      	mov	r3, r7
 8005edc:	461a      	mov	r2, r3
 8005ede:	2103      	movs	r1, #3
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	f7ff ff6b 	bl	8005dbc <ms5611_read_i2c>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	607b      	str	r3, [r7, #4]
	raw_pressure = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 8005eea:	783b      	ldrb	r3, [r7, #0]
 8005eec:	041a      	lsls	r2, r3, #16
 8005eee:	787b      	ldrb	r3, [r7, #1]
 8005ef0:	021b      	lsls	r3, r3, #8
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	78ba      	ldrb	r2, [r7, #2]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	4a04      	ldr	r2, [pc, #16]	; (8005f0c <ms5611_update_pressure+0x6c>)
 8005efa:	6013      	str	r3, [r2, #0]

}
 8005efc:	bf00      	nop
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	080108ec 	.word	0x080108ec
 8005f08:	200001e0 	.word	0x200001e0
 8005f0c:	20000690 	.word	0x20000690

08005f10 <ms5611_update_temperature>:

/**
 * Read raw temperature from MS5611.
 */
void ms5611_update_temperature(){
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 8005f16:	4a17      	ldr	r2, [pc, #92]	; (8005f74 <ms5611_update_temperature+0x64>)
 8005f18:	463b      	mov	r3, r7
 8005f1a:	6812      	ldr	r2, [r2, #0]
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	8019      	strh	r1, [r3, #0]
 8005f20:	3302      	adds	r3, #2
 8005f22:	0c12      	lsrs	r2, r2, #16
 8005f24:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D2 | (selected_osr << 1),0,buffer);
 8005f26:	4b14      	ldr	r3, [pc, #80]	; (8005f78 <ms5611_update_temperature+0x68>)
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	b25b      	sxtb	r3, r3
 8005f2e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8005f32:	b25b      	sxtb	r3, r3
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	463a      	mov	r2, r7
 8005f38:	2100      	movs	r1, #0
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff ff60 	bl	8005e00 <ms5611_write_i2c>
 8005f40:	4603      	mov	r3, r0
 8005f42:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 8005f44:	200c      	movs	r0, #12
 8005f46:	f000 fb17 	bl	8006578 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 8005f4a:	463b      	mov	r3, r7
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	2103      	movs	r1, #3
 8005f50:	2000      	movs	r0, #0
 8005f52:	f7ff ff33 	bl	8005dbc <ms5611_read_i2c>
 8005f56:	4603      	mov	r3, r0
 8005f58:	607b      	str	r3, [r7, #4]
	raw_temperature = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 8005f5a:	783b      	ldrb	r3, [r7, #0]
 8005f5c:	041a      	lsls	r2, r3, #16
 8005f5e:	787b      	ldrb	r3, [r7, #1]
 8005f60:	021b      	lsls	r3, r3, #8
 8005f62:	4313      	orrs	r3, r2
 8005f64:	78ba      	ldrb	r2, [r7, #2]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	4a04      	ldr	r2, [pc, #16]	; (8005f7c <ms5611_update_temperature+0x6c>)
 8005f6a:	6013      	str	r3, [r2, #0]
}
 8005f6c:	bf00      	nop
 8005f6e:	3708      	adds	r7, #8
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	080108ec 	.word	0x080108ec
 8005f78:	200001e0 	.word	0x200001e0
 8005f7c:	200006a0 	.word	0x200006a0

08005f80 <ms5611_update>:

/**
 *	Read raw temperature and pressure from MS5611
 */
void ms5611_update(){
 8005f80:	b580      	push	{r7, lr}
 8005f82:	af00      	add	r7, sp, #0
	ms5611_update_temperature();
 8005f84:	f7ff ffc4 	bl	8005f10 <ms5611_update_temperature>
	ms5611_update_pressure();
 8005f88:	f7ff ff8a 	bl	8005ea0 <ms5611_update_pressure>
}
 8005f8c:	bf00      	nop
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <ms5611_get_temperature>:

/**
 * Get calibrated temperature, unit: Celsius degrees
 * @return calibrated temperature
 */
double ms5611_get_temperature(){
 8005f90:	b5b0      	push	{r4, r5, r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 8005f96:	4b36      	ldr	r3, [pc, #216]	; (8006070 <ms5611_get_temperature+0xe0>)
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	4b36      	ldr	r3, [pc, #216]	; (8006074 <ms5611_get_temperature+0xe4>)
 8005f9c:	891b      	ldrh	r3, [r3, #8]
 8005f9e:	021b      	lsls	r3, r3, #8
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	60fb      	str	r3, [r7, #12]
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f7fa fa51 	bl	800044c <__aeabi_ui2d>
 8005faa:	4604      	mov	r4, r0
 8005fac:	460d      	mov	r5, r1
 8005fae:	4b31      	ldr	r3, [pc, #196]	; (8006074 <ms5611_get_temperature+0xe4>)
 8005fb0:	895b      	ldrh	r3, [r3, #10]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fa fa5a 	bl	800046c <__aeabi_i2d>
 8005fb8:	f04f 0200 	mov.w	r2, #0
 8005fbc:	4b2e      	ldr	r3, [pc, #184]	; (8006078 <ms5611_get_temperature+0xe8>)
 8005fbe:	f7fa fbe9 	bl	8000794 <__aeabi_ddiv>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	4629      	mov	r1, r5
 8005fca:	f7fa fab9 	bl	8000540 <__aeabi_dmul>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f04f 0200 	mov.w	r2, #0
 8005fda:	4b28      	ldr	r3, [pc, #160]	; (800607c <ms5611_get_temperature+0xec>)
 8005fdc:	f7fa f8fa 	bl	80001d4 <__adddf3>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0;
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (TEMP < 2000){
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	4b20      	ldr	r3, [pc, #128]	; (800607c <ms5611_get_temperature+0xec>)
 8005ffa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ffe:	f7fa fd11 	bl	8000a24 <__aeabi_dcmplt>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d016      	beq.n	8006036 <ms5611_get_temperature+0xa6>
		//temperature < 20 Celsius
		T2 = dT * (dT / (2147483648.0));
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f7fa fa1f 	bl	800044c <__aeabi_ui2d>
 800600e:	4604      	mov	r4, r0
 8006010:	460d      	mov	r5, r1
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f7fa fa1a 	bl	800044c <__aeabi_ui2d>
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	4b18      	ldr	r3, [pc, #96]	; (8006080 <ms5611_get_temperature+0xf0>)
 800601e:	f7fa fbb9 	bl	8000794 <__aeabi_ddiv>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4620      	mov	r0, r4
 8006028:	4629      	mov	r1, r5
 800602a:	f7fa fa89 	bl	8000540 <__aeabi_dmul>
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}

	TEMP = TEMP - T2;
 8006036:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800603a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800603e:	f7fa f8c7 	bl	80001d0 <__aeabi_dsub>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	e9c7 2300 	strd	r2, r3, [r7]
	return TEMP / 100;
 800604a:	f04f 0200 	mov.w	r2, #0
 800604e:	4b0d      	ldr	r3, [pc, #52]	; (8006084 <ms5611_get_temperature+0xf4>)
 8006050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006054:	f7fa fb9e 	bl	8000794 <__aeabi_ddiv>
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	ec43 2b17 	vmov	d7, r2, r3
}
 8006060:	eeb0 0a47 	vmov.f32	s0, s14
 8006064:	eef0 0a67 	vmov.f32	s1, s15
 8006068:	3718      	adds	r7, #24
 800606a:	46bd      	mov	sp, r7
 800606c:	bdb0      	pop	{r4, r5, r7, pc}
 800606e:	bf00      	nop
 8006070:	200006a0 	.word	0x200006a0
 8006074:	20000694 	.word	0x20000694
 8006078:	41600000 	.word	0x41600000
 800607c:	409f4000 	.word	0x409f4000
 8006080:	41e00000 	.word	0x41e00000
 8006084:	40590000 	.word	0x40590000

08006088 <ms5611_get_pressure>:

/**
 * Get calibrated pressure, unit: mBar
 * @return calibrated pressure
 */
double ms5611_get_pressure(){
 8006088:	b5b0      	push	{r4, r5, r7, lr}
 800608a:	b090      	sub	sp, #64	; 0x40
 800608c:	af00      	add	r7, sp, #0

	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 800608e:	4bc4      	ldr	r3, [pc, #784]	; (80063a0 <ms5611_get_pressure+0x318>)
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	4bc4      	ldr	r3, [pc, #784]	; (80063a4 <ms5611_get_pressure+0x31c>)
 8006094:	891b      	ldrh	r3, [r3, #8]
 8006096:	021b      	lsls	r3, r3, #8
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	627b      	str	r3, [r7, #36]	; 0x24
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 800609c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800609e:	f7fa f9d5 	bl	800044c <__aeabi_ui2d>
 80060a2:	4604      	mov	r4, r0
 80060a4:	460d      	mov	r5, r1
 80060a6:	4bbf      	ldr	r3, [pc, #764]	; (80063a4 <ms5611_get_pressure+0x31c>)
 80060a8:	895b      	ldrh	r3, [r3, #10]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fa f9de 	bl	800046c <__aeabi_i2d>
 80060b0:	f04f 0200 	mov.w	r2, #0
 80060b4:	4bbc      	ldr	r3, [pc, #752]	; (80063a8 <ms5611_get_pressure+0x320>)
 80060b6:	f7fa fb6d 	bl	8000794 <__aeabi_ddiv>
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	4620      	mov	r0, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	f7fa fa3d 	bl	8000540 <__aeabi_dmul>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4610      	mov	r0, r2
 80060cc:	4619      	mov	r1, r3
 80060ce:	f04f 0200 	mov.w	r2, #0
 80060d2:	4bb6      	ldr	r3, [pc, #728]	; (80063ac <ms5611_get_pressure+0x324>)
 80060d4:	f7fa f87e 	bl	80001d4 <__adddf3>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double OFF = fc[1] * (65536) + fc[3] * dT / (128);
 80060e0:	4bb0      	ldr	r3, [pc, #704]	; (80063a4 <ms5611_get_pressure+0x31c>)
 80060e2:	885b      	ldrh	r3, [r3, #2]
 80060e4:	041b      	lsls	r3, r3, #16
 80060e6:	461a      	mov	r2, r3
 80060e8:	4bae      	ldr	r3, [pc, #696]	; (80063a4 <ms5611_get_pressure+0x31c>)
 80060ea:	88db      	ldrh	r3, [r3, #6]
 80060ec:	4619      	mov	r1, r3
 80060ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f0:	fb03 f301 	mul.w	r3, r3, r1
 80060f4:	09db      	lsrs	r3, r3, #7
 80060f6:	4413      	add	r3, r2
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7fa f9a7 	bl	800044c <__aeabi_ui2d>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double SENS = fc[0] * (32768) + fc[2] * dT / (256);
 8006106:	4ba7      	ldr	r3, [pc, #668]	; (80063a4 <ms5611_get_pressure+0x31c>)
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	03db      	lsls	r3, r3, #15
 800610c:	461a      	mov	r2, r3
 800610e:	4ba5      	ldr	r3, [pc, #660]	; (80063a4 <ms5611_get_pressure+0x31c>)
 8006110:	889b      	ldrh	r3, [r3, #4]
 8006112:	4619      	mov	r1, r3
 8006114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006116:	fb03 f301 	mul.w	r3, r3, r1
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	4413      	add	r3, r2
 800611e:	4618      	mov	r0, r3
 8006120:	f7fa f994 	bl	800044c <__aeabi_ui2d>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	e9c7 2302 	strd	r2, r3, [r7, #8]

	double P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit 0.01mbar
 800612c:	4ba0      	ldr	r3, [pc, #640]	; (80063b0 <ms5611_get_pressure+0x328>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4618      	mov	r0, r3
 8006132:	f7fa f98b 	bl	800044c <__aeabi_ui2d>
 8006136:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800613a:	f7fa fa01 	bl	8000540 <__aeabi_dmul>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4610      	mov	r0, r2
 8006144:	4619      	mov	r1, r3
 8006146:	f04f 0200 	mov.w	r2, #0
 800614a:	4b9a      	ldr	r3, [pc, #616]	; (80063b4 <ms5611_get_pressure+0x32c>)
 800614c:	f7fa fb22 	bl	8000794 <__aeabi_ddiv>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	4610      	mov	r0, r2
 8006156:	4619      	mov	r1, r3
 8006158:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800615c:	f7fa f838 	bl	80001d0 <__aeabi_dsub>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4610      	mov	r0, r2
 8006166:	4619      	mov	r1, r3
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	4b92      	ldr	r3, [pc, #584]	; (80063b8 <ms5611_get_pressure+0x330>)
 800616e:	f7fa fb11 	bl	8000794 <__aeabi_ddiv>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0, OFF2=0, SENS2=0;
 800617a:	f04f 0200 	mov.w	r2, #0
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8006186:	f04f 0200 	mov.w	r2, #0
 800618a:	f04f 0300 	mov.w	r3, #0
 800618e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006192:	f04f 0200 	mov.w	r2, #0
 8006196:	f04f 0300 	mov.w	r3, #0
 800619a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	if (TEMP < 2000){
 800619e:	f04f 0200 	mov.w	r2, #0
 80061a2:	4b82      	ldr	r3, [pc, #520]	; (80063ac <ms5611_get_pressure+0x324>)
 80061a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80061a8:	f7fa fc3c 	bl	8000a24 <__aeabi_dcmplt>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f000 80cc 	beq.w	800634c <ms5611_get_pressure+0x2c4>
		//temperature < 20 Celsius
		T2 = dT * dT / (2147483648);
 80061b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b6:	fb03 f303 	mul.w	r3, r3, r3
 80061ba:	0fdb      	lsrs	r3, r3, #31
 80061bc:	461a      	mov	r2, r3
 80061be:	f04f 0300 	mov.w	r3, #0
 80061c2:	4610      	mov	r0, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	f7fa f98d 	bl	80004e4 <__aeabi_l2d>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		OFF2 = 5 * (TEMP-2000) * (TEMP-2000) / 2;
 80061d2:	f04f 0200 	mov.w	r2, #0
 80061d6:	4b75      	ldr	r3, [pc, #468]	; (80063ac <ms5611_get_pressure+0x324>)
 80061d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80061dc:	f7f9 fff8 	bl	80001d0 <__aeabi_dsub>
 80061e0:	4602      	mov	r2, r0
 80061e2:	460b      	mov	r3, r1
 80061e4:	4610      	mov	r0, r2
 80061e6:	4619      	mov	r1, r3
 80061e8:	f04f 0200 	mov.w	r2, #0
 80061ec:	4b73      	ldr	r3, [pc, #460]	; (80063bc <ms5611_get_pressure+0x334>)
 80061ee:	f7fa f9a7 	bl	8000540 <__aeabi_dmul>
 80061f2:	4602      	mov	r2, r0
 80061f4:	460b      	mov	r3, r1
 80061f6:	4614      	mov	r4, r2
 80061f8:	461d      	mov	r5, r3
 80061fa:	f04f 0200 	mov.w	r2, #0
 80061fe:	4b6b      	ldr	r3, [pc, #428]	; (80063ac <ms5611_get_pressure+0x324>)
 8006200:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006204:	f7f9 ffe4 	bl	80001d0 <__aeabi_dsub>
 8006208:	4602      	mov	r2, r0
 800620a:	460b      	mov	r3, r1
 800620c:	4620      	mov	r0, r4
 800620e:	4629      	mov	r1, r5
 8006210:	f7fa f996 	bl	8000540 <__aeabi_dmul>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4610      	mov	r0, r2
 800621a:	4619      	mov	r1, r3
 800621c:	f04f 0200 	mov.w	r2, #0
 8006220:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006224:	f7fa fab6 	bl	8000794 <__aeabi_ddiv>
 8006228:	4602      	mov	r2, r0
 800622a:	460b      	mov	r3, r1
 800622c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		SENS2 = 5 * (TEMP-2000) * (TEMP-2000) / 4;
 8006230:	f04f 0200 	mov.w	r2, #0
 8006234:	4b5d      	ldr	r3, [pc, #372]	; (80063ac <ms5611_get_pressure+0x324>)
 8006236:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800623a:	f7f9 ffc9 	bl	80001d0 <__aeabi_dsub>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4610      	mov	r0, r2
 8006244:	4619      	mov	r1, r3
 8006246:	f04f 0200 	mov.w	r2, #0
 800624a:	4b5c      	ldr	r3, [pc, #368]	; (80063bc <ms5611_get_pressure+0x334>)
 800624c:	f7fa f978 	bl	8000540 <__aeabi_dmul>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4614      	mov	r4, r2
 8006256:	461d      	mov	r5, r3
 8006258:	f04f 0200 	mov.w	r2, #0
 800625c:	4b53      	ldr	r3, [pc, #332]	; (80063ac <ms5611_get_pressure+0x324>)
 800625e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006262:	f7f9 ffb5 	bl	80001d0 <__aeabi_dsub>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4620      	mov	r0, r4
 800626c:	4629      	mov	r1, r5
 800626e:	f7fa f967 	bl	8000540 <__aeabi_dmul>
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	4610      	mov	r0, r2
 8006278:	4619      	mov	r1, r3
 800627a:	f04f 0200 	mov.w	r2, #0
 800627e:	4b50      	ldr	r3, [pc, #320]	; (80063c0 <ms5611_get_pressure+0x338>)
 8006280:	f7fa fa88 	bl	8000794 <__aeabi_ddiv>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (TEMP < -1500){
 800628c:	a340      	add	r3, pc, #256	; (adr r3, 8006390 <ms5611_get_pressure+0x308>)
 800628e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006292:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006296:	f7fa fbc5 	bl	8000a24 <__aeabi_dcmplt>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d055      	beq.n	800634c <ms5611_get_pressure+0x2c4>
			//temperature < -15 Celsius
			OFF2 = OFF2 + 7 * (TEMP + 1500) * (TEMP + 1500);
 80062a0:	a33d      	add	r3, pc, #244	; (adr r3, 8006398 <ms5611_get_pressure+0x310>)
 80062a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80062aa:	f7f9 ff93 	bl	80001d4 <__adddf3>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	4610      	mov	r0, r2
 80062b4:	4619      	mov	r1, r3
 80062b6:	f04f 0200 	mov.w	r2, #0
 80062ba:	4b42      	ldr	r3, [pc, #264]	; (80063c4 <ms5611_get_pressure+0x33c>)
 80062bc:	f7fa f940 	bl	8000540 <__aeabi_dmul>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4614      	mov	r4, r2
 80062c6:	461d      	mov	r5, r3
 80062c8:	a333      	add	r3, pc, #204	; (adr r3, 8006398 <ms5611_get_pressure+0x310>)
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80062d2:	f7f9 ff7f 	bl	80001d4 <__adddf3>
 80062d6:	4602      	mov	r2, r0
 80062d8:	460b      	mov	r3, r1
 80062da:	4620      	mov	r0, r4
 80062dc:	4629      	mov	r1, r5
 80062de:	f7fa f92f 	bl	8000540 <__aeabi_dmul>
 80062e2:	4602      	mov	r2, r0
 80062e4:	460b      	mov	r3, r1
 80062e6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80062ea:	f7f9 ff73 	bl	80001d4 <__adddf3>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			SENS2 = SENS2 + 11/2 * (TEMP + 1500) * (TEMP + 1500);
 80062f6:	a328      	add	r3, pc, #160	; (adr r3, 8006398 <ms5611_get_pressure+0x310>)
 80062f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006300:	f7f9 ff68 	bl	80001d4 <__adddf3>
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	4610      	mov	r0, r2
 800630a:	4619      	mov	r1, r3
 800630c:	f04f 0200 	mov.w	r2, #0
 8006310:	4b2a      	ldr	r3, [pc, #168]	; (80063bc <ms5611_get_pressure+0x334>)
 8006312:	f7fa f915 	bl	8000540 <__aeabi_dmul>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4614      	mov	r4, r2
 800631c:	461d      	mov	r5, r3
 800631e:	a31e      	add	r3, pc, #120	; (adr r3, 8006398 <ms5611_get_pressure+0x310>)
 8006320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006324:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006328:	f7f9 ff54 	bl	80001d4 <__adddf3>
 800632c:	4602      	mov	r2, r0
 800632e:	460b      	mov	r3, r1
 8006330:	4620      	mov	r0, r4
 8006332:	4629      	mov	r1, r5
 8006334:	f7fa f904 	bl	8000540 <__aeabi_dmul>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006340:	f7f9 ff48 	bl	80001d4 <__adddf3>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
	}

	TEMP = TEMP - T2;
 800634c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006350:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006354:	f7f9 ff3c 	bl	80001d0 <__aeabi_dsub>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	OFF = OFF - OFF2;
 8006360:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006364:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006368:	f7f9 ff32 	bl	80001d0 <__aeabi_dsub>
 800636c:	4602      	mov	r2, r0
 800636e:	460b      	mov	r3, r1
 8006370:	e9c7 2304 	strd	r2, r3, [r7, #16]
	SENS = SENS - SENS2;
 8006374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006378:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800637c:	f7f9 ff28 	bl	80001d0 <__aeabi_dsub>
 8006380:	4602      	mov	r2, r0
 8006382:	460b      	mov	r3, r1
 8006384:	e9c7 2302 	strd	r2, r3, [r7, #8]

	P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit mbar
 8006388:	4b09      	ldr	r3, [pc, #36]	; (80063b0 <ms5611_get_pressure+0x328>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	e01b      	b.n	80063c8 <ms5611_get_pressure+0x340>
 8006390:	00000000 	.word	0x00000000
 8006394:	c0977000 	.word	0xc0977000
 8006398:	00000000 	.word	0x00000000
 800639c:	40977000 	.word	0x40977000
 80063a0:	200006a0 	.word	0x200006a0
 80063a4:	20000694 	.word	0x20000694
 80063a8:	41600000 	.word	0x41600000
 80063ac:	409f4000 	.word	0x409f4000
 80063b0:	20000690 	.word	0x20000690
 80063b4:	41400000 	.word	0x41400000
 80063b8:	40e00000 	.word	0x40e00000
 80063bc:	40140000 	.word	0x40140000
 80063c0:	40100000 	.word	0x40100000
 80063c4:	401c0000 	.word	0x401c0000
 80063c8:	f7fa f840 	bl	800044c <__aeabi_ui2d>
 80063cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063d0:	f7fa f8b6 	bl	8000540 <__aeabi_dmul>
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4610      	mov	r0, r2
 80063da:	4619      	mov	r1, r3
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	4b14      	ldr	r3, [pc, #80]	; (8006434 <ms5611_get_pressure+0x3ac>)
 80063e2:	f7fa f9d7 	bl	8000794 <__aeabi_ddiv>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4610      	mov	r0, r2
 80063ec:	4619      	mov	r1, r3
 80063ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063f2:	f7f9 feed 	bl	80001d0 <__aeabi_dsub>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4610      	mov	r0, r2
 80063fc:	4619      	mov	r1, r3
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	4b0d      	ldr	r3, [pc, #52]	; (8006438 <ms5611_get_pressure+0x3b0>)
 8006404:	f7fa f9c6 	bl	8000794 <__aeabi_ddiv>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	e9c7 2300 	strd	r2, r3, [r7]
	return P / 100;//unit mbar
 8006410:	f04f 0200 	mov.w	r2, #0
 8006414:	4b09      	ldr	r3, [pc, #36]	; (800643c <ms5611_get_pressure+0x3b4>)
 8006416:	e9d7 0100 	ldrd	r0, r1, [r7]
 800641a:	f7fa f9bb 	bl	8000794 <__aeabi_ddiv>
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	ec43 2b17 	vmov	d7, r2, r3
}
 8006426:	eeb0 0a47 	vmov.f32	s0, s14
 800642a:	eef0 0a67 	vmov.f32	s1, s15
 800642e:	3740      	adds	r7, #64	; 0x40
 8006430:	46bd      	mov	sp, r7
 8006432:	bdb0      	pop	{r4, r5, r7, pc}
 8006434:	41400000 	.word	0x41400000
 8006438:	40e00000 	.word	0x40e00000
 800643c:	40590000 	.word	0x40590000

08006440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006440:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006478 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006444:	480d      	ldr	r0, [pc, #52]	; (800647c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006446:	490e      	ldr	r1, [pc, #56]	; (8006480 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006448:	4a0e      	ldr	r2, [pc, #56]	; (8006484 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800644a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800644c:	e002      	b.n	8006454 <LoopCopyDataInit>

0800644e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800644e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006452:	3304      	adds	r3, #4

08006454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006458:	d3f9      	bcc.n	800644e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800645a:	4a0b      	ldr	r2, [pc, #44]	; (8006488 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800645c:	4c0b      	ldr	r4, [pc, #44]	; (800648c <LoopFillZerobss+0x26>)
  movs r3, #0
 800645e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006460:	e001      	b.n	8006466 <LoopFillZerobss>

08006462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006464:	3204      	adds	r2, #4

08006466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006468:	d3fb      	bcc.n	8006462 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800646a:	f7fb ff23 	bl	80022b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800646e:	f009 fd21 	bl	800feb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006472:	f7fa ff11 	bl	8001298 <main>
  bx  lr    
 8006476:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006478:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800647c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006480:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8006484:	08010dc0 	.word	0x08010dc0
  ldr r2, =_sbss
 8006488:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 800648c:	20000d94 	.word	0x20000d94

08006490 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006490:	e7fe      	b.n	8006490 <ADC_IRQHandler>
	...

08006494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006498:	4b0e      	ldr	r3, [pc, #56]	; (80064d4 <HAL_Init+0x40>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a0d      	ldr	r2, [pc, #52]	; (80064d4 <HAL_Init+0x40>)
 800649e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80064a4:	4b0b      	ldr	r3, [pc, #44]	; (80064d4 <HAL_Init+0x40>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a0a      	ldr	r2, [pc, #40]	; (80064d4 <HAL_Init+0x40>)
 80064aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80064ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80064b0:	4b08      	ldr	r3, [pc, #32]	; (80064d4 <HAL_Init+0x40>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a07      	ldr	r2, [pc, #28]	; (80064d4 <HAL_Init+0x40>)
 80064b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064bc:	2003      	movs	r0, #3
 80064be:	f000 f94f 	bl	8006760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80064c2:	2000      	movs	r0, #0
 80064c4:	f000 f808 	bl	80064d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80064c8:	f7fb fb88 	bl	8001bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	40023c00 	.word	0x40023c00

080064d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_InitTick+0x54>)
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	4b12      	ldr	r3, [pc, #72]	; (8006530 <HAL_InitTick+0x58>)
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	4619      	mov	r1, r3
 80064ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 f967 	bl	80067ca <HAL_SYSTICK_Config>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d001      	beq.n	8006506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e00e      	b.n	8006524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b0f      	cmp	r3, #15
 800650a:	d80a      	bhi.n	8006522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800650c:	2200      	movs	r2, #0
 800650e:	6879      	ldr	r1, [r7, #4]
 8006510:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006514:	f000 f92f 	bl	8006776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006518:	4a06      	ldr	r2, [pc, #24]	; (8006534 <HAL_InitTick+0x5c>)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	e000      	b.n	8006524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
}
 8006524:	4618      	mov	r0, r3
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	20000004 	.word	0x20000004
 8006530:	200001e8 	.word	0x200001e8
 8006534:	200001e4 	.word	0x200001e4

08006538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800653c:	4b06      	ldr	r3, [pc, #24]	; (8006558 <HAL_IncTick+0x20>)
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	461a      	mov	r2, r3
 8006542:	4b06      	ldr	r3, [pc, #24]	; (800655c <HAL_IncTick+0x24>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4413      	add	r3, r2
 8006548:	4a04      	ldr	r2, [pc, #16]	; (800655c <HAL_IncTick+0x24>)
 800654a:	6013      	str	r3, [r2, #0]
}
 800654c:	bf00      	nop
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	200001e8 	.word	0x200001e8
 800655c:	200006a4 	.word	0x200006a4

08006560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
  return uwTick;
 8006564:	4b03      	ldr	r3, [pc, #12]	; (8006574 <HAL_GetTick+0x14>)
 8006566:	681b      	ldr	r3, [r3, #0]
}
 8006568:	4618      	mov	r0, r3
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	200006a4 	.word	0x200006a4

08006578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006580:	f7ff ffee 	bl	8006560 <HAL_GetTick>
 8006584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006590:	d005      	beq.n	800659e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006592:	4b0a      	ldr	r3, [pc, #40]	; (80065bc <HAL_Delay+0x44>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	461a      	mov	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800659e:	bf00      	nop
 80065a0:	f7ff ffde 	bl	8006560 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d8f7      	bhi.n	80065a0 <HAL_Delay+0x28>
  {
  }
}
 80065b0:	bf00      	nop
 80065b2:	bf00      	nop
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	200001e8 	.word	0x200001e8

080065c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065d0:	4b0c      	ldr	r3, [pc, #48]	; (8006604 <__NVIC_SetPriorityGrouping+0x44>)
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065dc:	4013      	ands	r3, r2
 80065de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065f2:	4a04      	ldr	r2, [pc, #16]	; (8006604 <__NVIC_SetPriorityGrouping+0x44>)
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	60d3      	str	r3, [r2, #12]
}
 80065f8:	bf00      	nop
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr
 8006604:	e000ed00 	.word	0xe000ed00

08006608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800660c:	4b04      	ldr	r3, [pc, #16]	; (8006620 <__NVIC_GetPriorityGrouping+0x18>)
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	0a1b      	lsrs	r3, r3, #8
 8006612:	f003 0307 	and.w	r3, r3, #7
}
 8006616:	4618      	mov	r0, r3
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	e000ed00 	.word	0xe000ed00

08006624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	4603      	mov	r3, r0
 800662c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800662e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006632:	2b00      	cmp	r3, #0
 8006634:	db0b      	blt.n	800664e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	f003 021f 	and.w	r2, r3, #31
 800663c:	4907      	ldr	r1, [pc, #28]	; (800665c <__NVIC_EnableIRQ+0x38>)
 800663e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006642:	095b      	lsrs	r3, r3, #5
 8006644:	2001      	movs	r0, #1
 8006646:	fa00 f202 	lsl.w	r2, r0, r2
 800664a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	e000e100 	.word	0xe000e100

08006660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	6039      	str	r1, [r7, #0]
 800666a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800666c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006670:	2b00      	cmp	r3, #0
 8006672:	db0a      	blt.n	800668a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	b2da      	uxtb	r2, r3
 8006678:	490c      	ldr	r1, [pc, #48]	; (80066ac <__NVIC_SetPriority+0x4c>)
 800667a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800667e:	0112      	lsls	r2, r2, #4
 8006680:	b2d2      	uxtb	r2, r2
 8006682:	440b      	add	r3, r1
 8006684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006688:	e00a      	b.n	80066a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	b2da      	uxtb	r2, r3
 800668e:	4908      	ldr	r1, [pc, #32]	; (80066b0 <__NVIC_SetPriority+0x50>)
 8006690:	79fb      	ldrb	r3, [r7, #7]
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	3b04      	subs	r3, #4
 8006698:	0112      	lsls	r2, r2, #4
 800669a:	b2d2      	uxtb	r2, r2
 800669c:	440b      	add	r3, r1
 800669e:	761a      	strb	r2, [r3, #24]
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	e000e100 	.word	0xe000e100
 80066b0:	e000ed00 	.word	0xe000ed00

080066b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b089      	sub	sp, #36	; 0x24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f003 0307 	and.w	r3, r3, #7
 80066c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	f1c3 0307 	rsb	r3, r3, #7
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	bf28      	it	cs
 80066d2:	2304      	movcs	r3, #4
 80066d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	3304      	adds	r3, #4
 80066da:	2b06      	cmp	r3, #6
 80066dc:	d902      	bls.n	80066e4 <NVIC_EncodePriority+0x30>
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	3b03      	subs	r3, #3
 80066e2:	e000      	b.n	80066e6 <NVIC_EncodePriority+0x32>
 80066e4:	2300      	movs	r3, #0
 80066e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	fa02 f303 	lsl.w	r3, r2, r3
 80066f2:	43da      	mvns	r2, r3
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	401a      	ands	r2, r3
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	fa01 f303 	lsl.w	r3, r1, r3
 8006706:	43d9      	mvns	r1, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800670c:	4313      	orrs	r3, r2
         );
}
 800670e:	4618      	mov	r0, r3
 8006710:	3724      	adds	r7, #36	; 0x24
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
	...

0800671c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3b01      	subs	r3, #1
 8006728:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800672c:	d301      	bcc.n	8006732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800672e:	2301      	movs	r3, #1
 8006730:	e00f      	b.n	8006752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006732:	4a0a      	ldr	r2, [pc, #40]	; (800675c <SysTick_Config+0x40>)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	3b01      	subs	r3, #1
 8006738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800673a:	210f      	movs	r1, #15
 800673c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006740:	f7ff ff8e 	bl	8006660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006744:	4b05      	ldr	r3, [pc, #20]	; (800675c <SysTick_Config+0x40>)
 8006746:	2200      	movs	r2, #0
 8006748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800674a:	4b04      	ldr	r3, [pc, #16]	; (800675c <SysTick_Config+0x40>)
 800674c:	2207      	movs	r2, #7
 800674e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3708      	adds	r7, #8
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	e000e010 	.word	0xe000e010

08006760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f7ff ff29 	bl	80065c0 <__NVIC_SetPriorityGrouping>
}
 800676e:	bf00      	nop
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006776:	b580      	push	{r7, lr}
 8006778:	b086      	sub	sp, #24
 800677a:	af00      	add	r7, sp, #0
 800677c:	4603      	mov	r3, r0
 800677e:	60b9      	str	r1, [r7, #8]
 8006780:	607a      	str	r2, [r7, #4]
 8006782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006784:	2300      	movs	r3, #0
 8006786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006788:	f7ff ff3e 	bl	8006608 <__NVIC_GetPriorityGrouping>
 800678c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	68b9      	ldr	r1, [r7, #8]
 8006792:	6978      	ldr	r0, [r7, #20]
 8006794:	f7ff ff8e 	bl	80066b4 <NVIC_EncodePriority>
 8006798:	4602      	mov	r2, r0
 800679a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800679e:	4611      	mov	r1, r2
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7ff ff5d 	bl	8006660 <__NVIC_SetPriority>
}
 80067a6:	bf00      	nop
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b082      	sub	sp, #8
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	4603      	mov	r3, r0
 80067b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067bc:	4618      	mov	r0, r3
 80067be:	f7ff ff31 	bl	8006624 <__NVIC_EnableIRQ>
}
 80067c2:	bf00      	nop
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}

080067ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067ca:	b580      	push	{r7, lr}
 80067cc:	b082      	sub	sp, #8
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff ffa2 	bl	800671c <SysTick_Config>
 80067d8:	4603      	mov	r3, r0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b089      	sub	sp, #36	; 0x24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80067f2:	2300      	movs	r3, #0
 80067f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067fa:	2300      	movs	r3, #0
 80067fc:	61fb      	str	r3, [r7, #28]
 80067fe:	e16b      	b.n	8006ad8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006800:	2201      	movs	r2, #1
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	4013      	ands	r3, r2
 8006812:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	429a      	cmp	r2, r3
 800681a:	f040 815a 	bne.w	8006ad2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f003 0303 	and.w	r3, r3, #3
 8006826:	2b01      	cmp	r3, #1
 8006828:	d005      	beq.n	8006836 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006832:	2b02      	cmp	r3, #2
 8006834:	d130      	bne.n	8006898 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	005b      	lsls	r3, r3, #1
 8006840:	2203      	movs	r2, #3
 8006842:	fa02 f303 	lsl.w	r3, r2, r3
 8006846:	43db      	mvns	r3, r3
 8006848:	69ba      	ldr	r2, [r7, #24]
 800684a:	4013      	ands	r3, r2
 800684c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	68da      	ldr	r2, [r3, #12]
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	fa02 f303 	lsl.w	r3, r2, r3
 800685a:	69ba      	ldr	r2, [r7, #24]
 800685c:	4313      	orrs	r3, r2
 800685e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69ba      	ldr	r2, [r7, #24]
 8006864:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800686c:	2201      	movs	r2, #1
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	fa02 f303 	lsl.w	r3, r2, r3
 8006874:	43db      	mvns	r3, r3
 8006876:	69ba      	ldr	r2, [r7, #24]
 8006878:	4013      	ands	r3, r2
 800687a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	091b      	lsrs	r3, r3, #4
 8006882:	f003 0201 	and.w	r2, r3, #1
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	fa02 f303 	lsl.w	r3, r2, r3
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	4313      	orrs	r3, r2
 8006890:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	69ba      	ldr	r2, [r7, #24]
 8006896:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f003 0303 	and.w	r3, r3, #3
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	d017      	beq.n	80068d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	2203      	movs	r2, #3
 80068b0:	fa02 f303 	lsl.w	r3, r2, r3
 80068b4:	43db      	mvns	r3, r3
 80068b6:	69ba      	ldr	r2, [r7, #24]
 80068b8:	4013      	ands	r3, r2
 80068ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	005b      	lsls	r3, r3, #1
 80068c4:	fa02 f303 	lsl.w	r3, r2, r3
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	69ba      	ldr	r2, [r7, #24]
 80068d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f003 0303 	and.w	r3, r3, #3
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d123      	bne.n	8006928 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	08da      	lsrs	r2, r3, #3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	3208      	adds	r2, #8
 80068e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	f003 0307 	and.w	r3, r3, #7
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	220f      	movs	r2, #15
 80068f8:	fa02 f303 	lsl.w	r3, r2, r3
 80068fc:	43db      	mvns	r3, r3
 80068fe:	69ba      	ldr	r2, [r7, #24]
 8006900:	4013      	ands	r3, r2
 8006902:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	691a      	ldr	r2, [r3, #16]
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	4313      	orrs	r3, r2
 8006918:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	08da      	lsrs	r2, r3, #3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	3208      	adds	r2, #8
 8006922:	69b9      	ldr	r1, [r7, #24]
 8006924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	005b      	lsls	r3, r3, #1
 8006932:	2203      	movs	r2, #3
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	43db      	mvns	r3, r3
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	4013      	ands	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f003 0203 	and.w	r2, r3, #3
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	4313      	orrs	r3, r2
 8006954:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	69ba      	ldr	r2, [r7, #24]
 800695a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 80b4 	beq.w	8006ad2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800696a:	2300      	movs	r3, #0
 800696c:	60fb      	str	r3, [r7, #12]
 800696e:	4b60      	ldr	r3, [pc, #384]	; (8006af0 <HAL_GPIO_Init+0x30c>)
 8006970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006972:	4a5f      	ldr	r2, [pc, #380]	; (8006af0 <HAL_GPIO_Init+0x30c>)
 8006974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006978:	6453      	str	r3, [r2, #68]	; 0x44
 800697a:	4b5d      	ldr	r3, [pc, #372]	; (8006af0 <HAL_GPIO_Init+0x30c>)
 800697c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006982:	60fb      	str	r3, [r7, #12]
 8006984:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006986:	4a5b      	ldr	r2, [pc, #364]	; (8006af4 <HAL_GPIO_Init+0x310>)
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	089b      	lsrs	r3, r3, #2
 800698c:	3302      	adds	r3, #2
 800698e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006992:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	f003 0303 	and.w	r3, r3, #3
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	220f      	movs	r2, #15
 800699e:	fa02 f303 	lsl.w	r3, r2, r3
 80069a2:	43db      	mvns	r3, r3
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	4013      	ands	r3, r2
 80069a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a52      	ldr	r2, [pc, #328]	; (8006af8 <HAL_GPIO_Init+0x314>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d02b      	beq.n	8006a0a <HAL_GPIO_Init+0x226>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a51      	ldr	r2, [pc, #324]	; (8006afc <HAL_GPIO_Init+0x318>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d025      	beq.n	8006a06 <HAL_GPIO_Init+0x222>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a50      	ldr	r2, [pc, #320]	; (8006b00 <HAL_GPIO_Init+0x31c>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d01f      	beq.n	8006a02 <HAL_GPIO_Init+0x21e>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a4f      	ldr	r2, [pc, #316]	; (8006b04 <HAL_GPIO_Init+0x320>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d019      	beq.n	80069fe <HAL_GPIO_Init+0x21a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a4e      	ldr	r2, [pc, #312]	; (8006b08 <HAL_GPIO_Init+0x324>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d013      	beq.n	80069fa <HAL_GPIO_Init+0x216>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a4d      	ldr	r2, [pc, #308]	; (8006b0c <HAL_GPIO_Init+0x328>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d00d      	beq.n	80069f6 <HAL_GPIO_Init+0x212>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a4c      	ldr	r2, [pc, #304]	; (8006b10 <HAL_GPIO_Init+0x32c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d007      	beq.n	80069f2 <HAL_GPIO_Init+0x20e>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a4b      	ldr	r2, [pc, #300]	; (8006b14 <HAL_GPIO_Init+0x330>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d101      	bne.n	80069ee <HAL_GPIO_Init+0x20a>
 80069ea:	2307      	movs	r3, #7
 80069ec:	e00e      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 80069ee:	2308      	movs	r3, #8
 80069f0:	e00c      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 80069f2:	2306      	movs	r3, #6
 80069f4:	e00a      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 80069f6:	2305      	movs	r3, #5
 80069f8:	e008      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 80069fa:	2304      	movs	r3, #4
 80069fc:	e006      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 80069fe:	2303      	movs	r3, #3
 8006a00:	e004      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 8006a02:	2302      	movs	r3, #2
 8006a04:	e002      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <HAL_GPIO_Init+0x228>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	69fa      	ldr	r2, [r7, #28]
 8006a0e:	f002 0203 	and.w	r2, r2, #3
 8006a12:	0092      	lsls	r2, r2, #2
 8006a14:	4093      	lsls	r3, r2
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a1c:	4935      	ldr	r1, [pc, #212]	; (8006af4 <HAL_GPIO_Init+0x310>)
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	089b      	lsrs	r3, r3, #2
 8006a22:	3302      	adds	r3, #2
 8006a24:	69ba      	ldr	r2, [r7, #24]
 8006a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a2a:	4b3b      	ldr	r3, [pc, #236]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	43db      	mvns	r3, r3
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	4013      	ands	r3, r2
 8006a38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006a46:	69ba      	ldr	r2, [r7, #24]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006a4e:	4a32      	ldr	r2, [pc, #200]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006a54:	4b30      	ldr	r3, [pc, #192]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	4013      	ands	r3, r2
 8006a62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a78:	4a27      	ldr	r2, [pc, #156]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a7e:	4b26      	ldr	r3, [pc, #152]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	43db      	mvns	r3, r3
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006aa2:	4a1d      	ldr	r2, [pc, #116]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	43db      	mvns	r3, r3
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d003      	beq.n	8006acc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006acc:	4a12      	ldr	r2, [pc, #72]	; (8006b18 <HAL_GPIO_Init+0x334>)
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	61fb      	str	r3, [r7, #28]
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	2b0f      	cmp	r3, #15
 8006adc:	f67f ae90 	bls.w	8006800 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006ae0:	bf00      	nop
 8006ae2:	bf00      	nop
 8006ae4:	3724      	adds	r7, #36	; 0x24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40023800 	.word	0x40023800
 8006af4:	40013800 	.word	0x40013800
 8006af8:	40020000 	.word	0x40020000
 8006afc:	40020400 	.word	0x40020400
 8006b00:	40020800 	.word	0x40020800
 8006b04:	40020c00 	.word	0x40020c00
 8006b08:	40021000 	.word	0x40021000
 8006b0c:	40021400 	.word	0x40021400
 8006b10:	40021800 	.word	0x40021800
 8006b14:	40021c00 	.word	0x40021c00
 8006b18:	40013c00 	.word	0x40013c00

08006b1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	691a      	ldr	r2, [r3, #16]
 8006b2c:	887b      	ldrh	r3, [r7, #2]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d002      	beq.n	8006b3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b34:	2301      	movs	r3, #1
 8006b36:	73fb      	strb	r3, [r7, #15]
 8006b38:	e001      	b.n	8006b3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	460b      	mov	r3, r1
 8006b56:	807b      	strh	r3, [r7, #2]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b5c:	787b      	ldrb	r3, [r7, #1]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b62:	887a      	ldrh	r2, [r7, #2]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b68:	e003      	b.n	8006b72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b6a:	887b      	ldrh	r3, [r7, #2]
 8006b6c:	041a      	lsls	r2, r3, #16
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	619a      	str	r2, [r3, #24]
}
 8006b72:	bf00      	nop
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr

08006b7e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b085      	sub	sp, #20
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
 8006b86:	460b      	mov	r3, r1
 8006b88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	695b      	ldr	r3, [r3, #20]
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b90:	887a      	ldrh	r2, [r7, #2]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	4013      	ands	r3, r2
 8006b96:	041a      	lsls	r2, r3, #16
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	43d9      	mvns	r1, r3
 8006b9c:	887b      	ldrh	r3, [r7, #2]
 8006b9e:	400b      	ands	r3, r1
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	619a      	str	r2, [r3, #24]
}
 8006ba6:	bf00      	nop
 8006ba8:	3714      	adds	r7, #20
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
	...

08006bb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	4603      	mov	r3, r0
 8006bbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006bbe:	4b08      	ldr	r3, [pc, #32]	; (8006be0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bc0:	695a      	ldr	r2, [r3, #20]
 8006bc2:	88fb      	ldrh	r3, [r7, #6]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d006      	beq.n	8006bd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bca:	4a05      	ldr	r2, [pc, #20]	; (8006be0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bcc:	88fb      	ldrh	r3, [r7, #6]
 8006bce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bd0:	88fb      	ldrh	r3, [r7, #6]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fa ffe6 	bl	8001ba4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bd8:	bf00      	nop
 8006bda:	3708      	adds	r7, #8
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	40013c00 	.word	0x40013c00

08006be4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8006be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006be6:	b08f      	sub	sp, #60	; 0x3c
 8006be8:	af0a      	add	r7, sp, #40	; 0x28
 8006bea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e054      	b.n	8006ca0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d106      	bne.n	8006c16 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f008 fec5 	bl	800f9a0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2203      	movs	r2, #3
 8006c1a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d102      	bne.n	8006c30 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f006 f867 	bl	800cd08 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	687e      	ldr	r6, [r7, #4]
 8006c42:	466d      	mov	r5, sp
 8006c44:	f106 0410 	add.w	r4, r6, #16
 8006c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006c54:	e885 0003 	stmia.w	r5, {r0, r1}
 8006c58:	1d33      	adds	r3, r6, #4
 8006c5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c5c:	6838      	ldr	r0, [r7, #0]
 8006c5e:	f005 ffe1 	bl	800cc24 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2101      	movs	r1, #1
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f006 f85e 	bl	800cd2a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	603b      	str	r3, [r7, #0]
 8006c74:	687e      	ldr	r6, [r7, #4]
 8006c76:	466d      	mov	r5, sp
 8006c78:	f106 0410 	add.w	r4, r6, #16
 8006c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c84:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006c88:	e885 0003 	stmia.w	r5, {r0, r1}
 8006c8c:	1d33      	adds	r3, r6, #4
 8006c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c90:	6838      	ldr	r0, [r7, #0]
 8006c92:	f006 f971 	bl	800cf78 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006ca8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8006ca8:	b590      	push	{r4, r7, lr}
 8006caa:	b089      	sub	sp, #36	; 0x24
 8006cac:	af04      	add	r7, sp, #16
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	4608      	mov	r0, r1
 8006cb2:	4611      	mov	r1, r2
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	70fb      	strb	r3, [r7, #3]
 8006cba:	460b      	mov	r3, r1
 8006cbc:	70bb      	strb	r3, [r7, #2]
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_HCD_HC_Init+0x28>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e076      	b.n	8006dbe <HAL_HCD_HC_Init+0x116>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8006cd8:	78fb      	ldrb	r3, [r7, #3]
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	212c      	movs	r1, #44	; 0x2c
 8006cde:	fb01 f303 	mul.w	r3, r1, r3
 8006ce2:	4413      	add	r3, r2
 8006ce4:	333d      	adds	r3, #61	; 0x3d
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8006cea:	78fb      	ldrb	r3, [r7, #3]
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	212c      	movs	r1, #44	; 0x2c
 8006cf0:	fb01 f303 	mul.w	r3, r1, r3
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3338      	adds	r3, #56	; 0x38
 8006cf8:	787a      	ldrb	r2, [r7, #1]
 8006cfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8006cfc:	78fb      	ldrb	r3, [r7, #3]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	212c      	movs	r1, #44	; 0x2c
 8006d02:	fb01 f303 	mul.w	r3, r1, r3
 8006d06:	4413      	add	r3, r2
 8006d08:	3340      	adds	r3, #64	; 0x40
 8006d0a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006d0c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	212c      	movs	r1, #44	; 0x2c
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	4413      	add	r3, r2
 8006d1a:	3339      	adds	r3, #57	; 0x39
 8006d1c:	78fa      	ldrb	r2, [r7, #3]
 8006d1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006d20:	78fb      	ldrb	r3, [r7, #3]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	212c      	movs	r1, #44	; 0x2c
 8006d26:	fb01 f303 	mul.w	r3, r1, r3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	333f      	adds	r3, #63	; 0x3f
 8006d2e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006d32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8006d34:	78fb      	ldrb	r3, [r7, #3]
 8006d36:	78ba      	ldrb	r2, [r7, #2]
 8006d38:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006d3c:	b2d0      	uxtb	r0, r2
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	212c      	movs	r1, #44	; 0x2c
 8006d42:	fb01 f303 	mul.w	r3, r1, r3
 8006d46:	4413      	add	r3, r2
 8006d48:	333a      	adds	r3, #58	; 0x3a
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8006d4e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	da09      	bge.n	8006d6a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8006d56:	78fb      	ldrb	r3, [r7, #3]
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	212c      	movs	r1, #44	; 0x2c
 8006d5c:	fb01 f303 	mul.w	r3, r1, r3
 8006d60:	4413      	add	r3, r2
 8006d62:	333b      	adds	r3, #59	; 0x3b
 8006d64:	2201      	movs	r2, #1
 8006d66:	701a      	strb	r2, [r3, #0]
 8006d68:	e008      	b.n	8006d7c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8006d6a:	78fb      	ldrb	r3, [r7, #3]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	212c      	movs	r1, #44	; 0x2c
 8006d70:	fb01 f303 	mul.w	r3, r1, r3
 8006d74:	4413      	add	r3, r2
 8006d76:	333b      	adds	r3, #59	; 0x3b
 8006d78:	2200      	movs	r2, #0
 8006d7a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8006d7c:	78fb      	ldrb	r3, [r7, #3]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	212c      	movs	r1, #44	; 0x2c
 8006d82:	fb01 f303 	mul.w	r3, r1, r3
 8006d86:	4413      	add	r3, r2
 8006d88:	333c      	adds	r3, #60	; 0x3c
 8006d8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006d8e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6818      	ldr	r0, [r3, #0]
 8006d94:	787c      	ldrb	r4, [r7, #1]
 8006d96:	78ba      	ldrb	r2, [r7, #2]
 8006d98:	78f9      	ldrb	r1, [r7, #3]
 8006d9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d9c:	9302      	str	r3, [sp, #8]
 8006d9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006da2:	9301      	str	r3, [sp, #4]
 8006da4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	4623      	mov	r3, r4
 8006dac:	f006 fa66 	bl	800d27c <USB_HC_Init>
 8006db0:	4603      	mov	r3, r0
 8006db2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd90      	pop	{r4, r7, pc}

08006dc6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b084      	sub	sp, #16
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	460b      	mov	r3, r1
 8006dd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_HCD_HC_Halt+0x1e>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e00f      	b.n	8006e04 <HAL_HCD_HC_Halt+0x3e>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	78fa      	ldrb	r2, [r7, #3]
 8006df2:	4611      	mov	r1, r2
 8006df4:	4618      	mov	r0, r3
 8006df6:	f006 fca2 	bl	800d73e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	4608      	mov	r0, r1
 8006e16:	4611      	mov	r1, r2
 8006e18:	461a      	mov	r2, r3
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	70fb      	strb	r3, [r7, #3]
 8006e1e:	460b      	mov	r3, r1
 8006e20:	70bb      	strb	r3, [r7, #2]
 8006e22:	4613      	mov	r3, r2
 8006e24:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8006e26:	78fb      	ldrb	r3, [r7, #3]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	212c      	movs	r1, #44	; 0x2c
 8006e2c:	fb01 f303 	mul.w	r3, r1, r3
 8006e30:	4413      	add	r3, r2
 8006e32:	333b      	adds	r3, #59	; 0x3b
 8006e34:	78ba      	ldrb	r2, [r7, #2]
 8006e36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006e38:	78fb      	ldrb	r3, [r7, #3]
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	212c      	movs	r1, #44	; 0x2c
 8006e3e:	fb01 f303 	mul.w	r3, r1, r3
 8006e42:	4413      	add	r3, r2
 8006e44:	333f      	adds	r3, #63	; 0x3f
 8006e46:	787a      	ldrb	r2, [r7, #1]
 8006e48:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8006e4a:	7c3b      	ldrb	r3, [r7, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d112      	bne.n	8006e76 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006e50:	78fb      	ldrb	r3, [r7, #3]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	212c      	movs	r1, #44	; 0x2c
 8006e56:	fb01 f303 	mul.w	r3, r1, r3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	3342      	adds	r3, #66	; 0x42
 8006e5e:	2203      	movs	r2, #3
 8006e60:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8006e62:	78fb      	ldrb	r3, [r7, #3]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	212c      	movs	r1, #44	; 0x2c
 8006e68:	fb01 f303 	mul.w	r3, r1, r3
 8006e6c:	4413      	add	r3, r2
 8006e6e:	333d      	adds	r3, #61	; 0x3d
 8006e70:	7f3a      	ldrb	r2, [r7, #28]
 8006e72:	701a      	strb	r2, [r3, #0]
 8006e74:	e008      	b.n	8006e88 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006e76:	78fb      	ldrb	r3, [r7, #3]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	212c      	movs	r1, #44	; 0x2c
 8006e7c:	fb01 f303 	mul.w	r3, r1, r3
 8006e80:	4413      	add	r3, r2
 8006e82:	3342      	adds	r3, #66	; 0x42
 8006e84:	2202      	movs	r2, #2
 8006e86:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006e88:	787b      	ldrb	r3, [r7, #1]
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	f200 80c6 	bhi.w	800701c <HAL_HCD_HC_SubmitRequest+0x210>
 8006e90:	a201      	add	r2, pc, #4	; (adr r2, 8006e98 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8006e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e96:	bf00      	nop
 8006e98:	08006ea9 	.word	0x08006ea9
 8006e9c:	08007009 	.word	0x08007009
 8006ea0:	08006f0d 	.word	0x08006f0d
 8006ea4:	08006f8b 	.word	0x08006f8b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8006ea8:	7c3b      	ldrb	r3, [r7, #16]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	f040 80b8 	bne.w	8007020 <HAL_HCD_HC_SubmitRequest+0x214>
 8006eb0:	78bb      	ldrb	r3, [r7, #2]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f040 80b4 	bne.w	8007020 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8006eb8:	8b3b      	ldrh	r3, [r7, #24]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d108      	bne.n	8006ed0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8006ebe:	78fb      	ldrb	r3, [r7, #3]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	212c      	movs	r1, #44	; 0x2c
 8006ec4:	fb01 f303 	mul.w	r3, r1, r3
 8006ec8:	4413      	add	r3, r2
 8006eca:	3355      	adds	r3, #85	; 0x55
 8006ecc:	2201      	movs	r2, #1
 8006ece:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006ed0:	78fb      	ldrb	r3, [r7, #3]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	212c      	movs	r1, #44	; 0x2c
 8006ed6:	fb01 f303 	mul.w	r3, r1, r3
 8006eda:	4413      	add	r3, r2
 8006edc:	3355      	adds	r3, #85	; 0x55
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d109      	bne.n	8006ef8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	212c      	movs	r1, #44	; 0x2c
 8006eea:	fb01 f303 	mul.w	r3, r1, r3
 8006eee:	4413      	add	r3, r2
 8006ef0:	3342      	adds	r3, #66	; 0x42
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006ef6:	e093      	b.n	8007020 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006ef8:	78fb      	ldrb	r3, [r7, #3]
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	212c      	movs	r1, #44	; 0x2c
 8006efe:	fb01 f303 	mul.w	r3, r1, r3
 8006f02:	4413      	add	r3, r2
 8006f04:	3342      	adds	r3, #66	; 0x42
 8006f06:	2202      	movs	r2, #2
 8006f08:	701a      	strb	r2, [r3, #0]
      break;
 8006f0a:	e089      	b.n	8007020 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006f0c:	78bb      	ldrb	r3, [r7, #2]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d11d      	bne.n	8006f4e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006f12:	78fb      	ldrb	r3, [r7, #3]
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	212c      	movs	r1, #44	; 0x2c
 8006f18:	fb01 f303 	mul.w	r3, r1, r3
 8006f1c:	4413      	add	r3, r2
 8006f1e:	3355      	adds	r3, #85	; 0x55
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d109      	bne.n	8006f3a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006f26:	78fb      	ldrb	r3, [r7, #3]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	212c      	movs	r1, #44	; 0x2c
 8006f2c:	fb01 f303 	mul.w	r3, r1, r3
 8006f30:	4413      	add	r3, r2
 8006f32:	3342      	adds	r3, #66	; 0x42
 8006f34:	2200      	movs	r2, #0
 8006f36:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006f38:	e073      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006f3a:	78fb      	ldrb	r3, [r7, #3]
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	212c      	movs	r1, #44	; 0x2c
 8006f40:	fb01 f303 	mul.w	r3, r1, r3
 8006f44:	4413      	add	r3, r2
 8006f46:	3342      	adds	r3, #66	; 0x42
 8006f48:	2202      	movs	r2, #2
 8006f4a:	701a      	strb	r2, [r3, #0]
      break;
 8006f4c:	e069      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006f4e:	78fb      	ldrb	r3, [r7, #3]
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	212c      	movs	r1, #44	; 0x2c
 8006f54:	fb01 f303 	mul.w	r3, r1, r3
 8006f58:	4413      	add	r3, r2
 8006f5a:	3354      	adds	r3, #84	; 0x54
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006f62:	78fb      	ldrb	r3, [r7, #3]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	212c      	movs	r1, #44	; 0x2c
 8006f68:	fb01 f303 	mul.w	r3, r1, r3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	3342      	adds	r3, #66	; 0x42
 8006f70:	2200      	movs	r2, #0
 8006f72:	701a      	strb	r2, [r3, #0]
      break;
 8006f74:	e055      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006f76:	78fb      	ldrb	r3, [r7, #3]
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	212c      	movs	r1, #44	; 0x2c
 8006f7c:	fb01 f303 	mul.w	r3, r1, r3
 8006f80:	4413      	add	r3, r2
 8006f82:	3342      	adds	r3, #66	; 0x42
 8006f84:	2202      	movs	r2, #2
 8006f86:	701a      	strb	r2, [r3, #0]
      break;
 8006f88:	e04b      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006f8a:	78bb      	ldrb	r3, [r7, #2]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d11d      	bne.n	8006fcc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006f90:	78fb      	ldrb	r3, [r7, #3]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	212c      	movs	r1, #44	; 0x2c
 8006f96:	fb01 f303 	mul.w	r3, r1, r3
 8006f9a:	4413      	add	r3, r2
 8006f9c:	3355      	adds	r3, #85	; 0x55
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d109      	bne.n	8006fb8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	212c      	movs	r1, #44	; 0x2c
 8006faa:	fb01 f303 	mul.w	r3, r1, r3
 8006fae:	4413      	add	r3, r2
 8006fb0:	3342      	adds	r3, #66	; 0x42
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006fb6:	e034      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006fb8:	78fb      	ldrb	r3, [r7, #3]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	212c      	movs	r1, #44	; 0x2c
 8006fbe:	fb01 f303 	mul.w	r3, r1, r3
 8006fc2:	4413      	add	r3, r2
 8006fc4:	3342      	adds	r3, #66	; 0x42
 8006fc6:	2202      	movs	r2, #2
 8006fc8:	701a      	strb	r2, [r3, #0]
      break;
 8006fca:	e02a      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006fcc:	78fb      	ldrb	r3, [r7, #3]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	212c      	movs	r1, #44	; 0x2c
 8006fd2:	fb01 f303 	mul.w	r3, r1, r3
 8006fd6:	4413      	add	r3, r2
 8006fd8:	3354      	adds	r3, #84	; 0x54
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d109      	bne.n	8006ff4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006fe0:	78fb      	ldrb	r3, [r7, #3]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	212c      	movs	r1, #44	; 0x2c
 8006fe6:	fb01 f303 	mul.w	r3, r1, r3
 8006fea:	4413      	add	r3, r2
 8006fec:	3342      	adds	r3, #66	; 0x42
 8006fee:	2200      	movs	r2, #0
 8006ff0:	701a      	strb	r2, [r3, #0]
      break;
 8006ff2:	e016      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006ff4:	78fb      	ldrb	r3, [r7, #3]
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	212c      	movs	r1, #44	; 0x2c
 8006ffa:	fb01 f303 	mul.w	r3, r1, r3
 8006ffe:	4413      	add	r3, r2
 8007000:	3342      	adds	r3, #66	; 0x42
 8007002:	2202      	movs	r2, #2
 8007004:	701a      	strb	r2, [r3, #0]
      break;
 8007006:	e00c      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007008:	78fb      	ldrb	r3, [r7, #3]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	212c      	movs	r1, #44	; 0x2c
 800700e:	fb01 f303 	mul.w	r3, r1, r3
 8007012:	4413      	add	r3, r2
 8007014:	3342      	adds	r3, #66	; 0x42
 8007016:	2200      	movs	r2, #0
 8007018:	701a      	strb	r2, [r3, #0]
      break;
 800701a:	e002      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800701c:	bf00      	nop
 800701e:	e000      	b.n	8007022 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8007020:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007022:	78fb      	ldrb	r3, [r7, #3]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	212c      	movs	r1, #44	; 0x2c
 8007028:	fb01 f303 	mul.w	r3, r1, r3
 800702c:	4413      	add	r3, r2
 800702e:	3344      	adds	r3, #68	; 0x44
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007034:	78fb      	ldrb	r3, [r7, #3]
 8007036:	8b3a      	ldrh	r2, [r7, #24]
 8007038:	6879      	ldr	r1, [r7, #4]
 800703a:	202c      	movs	r0, #44	; 0x2c
 800703c:	fb00 f303 	mul.w	r3, r0, r3
 8007040:	440b      	add	r3, r1
 8007042:	334c      	adds	r3, #76	; 0x4c
 8007044:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007046:	78fb      	ldrb	r3, [r7, #3]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	212c      	movs	r1, #44	; 0x2c
 800704c:	fb01 f303 	mul.w	r3, r1, r3
 8007050:	4413      	add	r3, r2
 8007052:	3360      	adds	r3, #96	; 0x60
 8007054:	2200      	movs	r2, #0
 8007056:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007058:	78fb      	ldrb	r3, [r7, #3]
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	212c      	movs	r1, #44	; 0x2c
 800705e:	fb01 f303 	mul.w	r3, r1, r3
 8007062:	4413      	add	r3, r2
 8007064:	3350      	adds	r3, #80	; 0x50
 8007066:	2200      	movs	r2, #0
 8007068:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800706a:	78fb      	ldrb	r3, [r7, #3]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	212c      	movs	r1, #44	; 0x2c
 8007070:	fb01 f303 	mul.w	r3, r1, r3
 8007074:	4413      	add	r3, r2
 8007076:	3339      	adds	r3, #57	; 0x39
 8007078:	78fa      	ldrb	r2, [r7, #3]
 800707a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800707c:	78fb      	ldrb	r3, [r7, #3]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	212c      	movs	r1, #44	; 0x2c
 8007082:	fb01 f303 	mul.w	r3, r1, r3
 8007086:	4413      	add	r3, r2
 8007088:	3361      	adds	r3, #97	; 0x61
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6818      	ldr	r0, [r3, #0]
 8007092:	78fb      	ldrb	r3, [r7, #3]
 8007094:	222c      	movs	r2, #44	; 0x2c
 8007096:	fb02 f303 	mul.w	r3, r2, r3
 800709a:	3338      	adds	r3, #56	; 0x38
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	18d1      	adds	r1, r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	461a      	mov	r2, r3
 80070a8:	f006 f9f6 	bl	800d498 <USB_HC_StartXfer>
 80070ac:	4603      	mov	r3, r0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop

080070b8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b086      	sub	sp, #24
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f005 ff0f 	bl	800cef2 <USB_GetMode>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	f040 80ef 	bne.w	80072ba <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f005 fef3 	bl	800cecc <USB_ReadInterrupts>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 80e5 	beq.w	80072b8 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f005 feea 	bl	800cecc <USB_ReadInterrupts>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007102:	d104      	bne.n	800710e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800710c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4618      	mov	r0, r3
 8007114:	f005 feda 	bl	800cecc <USB_ReadInterrupts>
 8007118:	4603      	mov	r3, r0
 800711a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800711e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007122:	d104      	bne.n	800712e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800712c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4618      	mov	r0, r3
 8007134:	f005 feca 	bl	800cecc <USB_ReadInterrupts>
 8007138:	4603      	mov	r3, r0
 800713a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800713e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007142:	d104      	bne.n	800714e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800714c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f005 feba 	bl	800cecc <USB_ReadInterrupts>
 8007158:	4603      	mov	r3, r0
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b02      	cmp	r3, #2
 8007160:	d103      	bne.n	800716a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2202      	movs	r2, #2
 8007168:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4618      	mov	r0, r3
 8007170:	f005 feac 	bl	800cecc <USB_ReadInterrupts>
 8007174:	4603      	mov	r3, r0
 8007176:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800717a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800717e:	d115      	bne.n	80071ac <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007188:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d108      	bne.n	80071ac <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f008 fc7e 	bl	800fa9c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2101      	movs	r1, #1
 80071a6:	4618      	mov	r0, r3
 80071a8:	f005 ffa2 	bl	800d0f0 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4618      	mov	r0, r3
 80071b2:	f005 fe8b 	bl	800cecc <USB_ReadInterrupts>
 80071b6:	4603      	mov	r3, r0
 80071b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80071c0:	d102      	bne.n	80071c8 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f001 f9ff 	bl	80085c6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f005 fe7d 	bl	800cecc <USB_ReadInterrupts>
 80071d2:	4603      	mov	r3, r0
 80071d4:	f003 0308 	and.w	r3, r3, #8
 80071d8:	2b08      	cmp	r3, #8
 80071da:	d106      	bne.n	80071ea <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f008 fc41 	bl	800fa64 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2208      	movs	r2, #8
 80071e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f005 fe6c 	bl	800cecc <USB_ReadInterrupts>
 80071f4:	4603      	mov	r3, r0
 80071f6:	f003 0310 	and.w	r3, r3, #16
 80071fa:	2b10      	cmp	r3, #16
 80071fc:	d101      	bne.n	8007202 <HAL_HCD_IRQHandler+0x14a>
 80071fe:	2301      	movs	r3, #1
 8007200:	e000      	b.n	8007204 <HAL_HCD_IRQHandler+0x14c>
 8007202:	2300      	movs	r3, #0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d012      	beq.n	800722e <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f022 0210 	bic.w	r2, r2, #16
 8007216:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f001 f902 	bl	8008422 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	699a      	ldr	r2, [r3, #24]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0210 	orr.w	r2, r2, #16
 800722c:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4618      	mov	r0, r3
 8007234:	f005 fe4a 	bl	800cecc <USB_ReadInterrupts>
 8007238:	4603      	mov	r3, r0
 800723a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800723e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007242:	d13a      	bne.n	80072ba <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4618      	mov	r0, r3
 800724a:	f006 fa67 	bl	800d71c <USB_HC_ReadInterrupt>
 800724e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007250:	2300      	movs	r3, #0
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e025      	b.n	80072a2 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f003 030f 	and.w	r3, r3, #15
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	fa22 f303 	lsr.w	r3, r2, r3
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d018      	beq.n	800729c <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	015a      	lsls	r2, r3, #5
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4413      	add	r3, r2
 8007272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800727c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007280:	d106      	bne.n	8007290 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	b2db      	uxtb	r3, r3
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f8ab 	bl	80073e4 <HCD_HC_IN_IRQHandler>
 800728e:	e005      	b.n	800729c <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	b2db      	uxtb	r3, r3
 8007294:	4619      	mov	r1, r3
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 fcc6 	bl	8007c28 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	3301      	adds	r3, #1
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d3d4      	bcc.n	8007256 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80072b4:	615a      	str	r2, [r3, #20]
 80072b6:	e000      	b.n	80072ba <HAL_HCD_IRQHandler+0x202>
      return;
 80072b8:	bf00      	nop
    }
  }
}
 80072ba:	3718      	adds	r7, #24
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <HAL_HCD_Start+0x16>
 80072d2:	2302      	movs	r3, #2
 80072d4:	e013      	b.n	80072fe <HAL_HCD_Start+0x3e>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4618      	mov	r0, r3
 80072e4:	f005 fcff 	bl	800cce6 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2101      	movs	r1, #1
 80072ee:	4618      	mov	r0, r3
 80072f0:	f005 ff62 	bl	800d1b8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b082      	sub	sp, #8
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007314:	2b01      	cmp	r3, #1
 8007316:	d101      	bne.n	800731c <HAL_HCD_Stop+0x16>
 8007318:	2302      	movs	r3, #2
 800731a:	e00d      	b.n	8007338 <HAL_HCD_Stop+0x32>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4618      	mov	r0, r3
 800732a:	f006 fb61 	bl	800d9f0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3708      	adds	r7, #8
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4618      	mov	r0, r3
 800734e:	f005 ff09 	bl	800d164 <USB_ResetPort>
 8007352:	4603      	mov	r3, r0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3708      	adds	r7, #8
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	460b      	mov	r3, r1
 8007366:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007368:	78fb      	ldrb	r3, [r7, #3]
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	212c      	movs	r1, #44	; 0x2c
 800736e:	fb01 f303 	mul.w	r3, r1, r3
 8007372:	4413      	add	r3, r2
 8007374:	3360      	adds	r3, #96	; 0x60
 8007376:	781b      	ldrb	r3, [r3, #0]
}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	460b      	mov	r3, r1
 800738e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8007390:	78fb      	ldrb	r3, [r7, #3]
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	212c      	movs	r1, #44	; 0x2c
 8007396:	fb01 f303 	mul.w	r3, r1, r3
 800739a:	4413      	add	r3, r2
 800739c:	3350      	adds	r3, #80	; 0x50
 800739e:	681b      	ldr	r3, [r3, #0]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f005 ff4d 	bl	800d258 <USB_GetCurrentFrame>
 80073be:	4603      	mov	r3, r0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f005 ff28 	bl	800d22a <USB_GetHostSpeed>
 80073da:	4603      	mov	r3, r0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3708      	adds	r7, #8
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	460b      	mov	r3, r1
 80073ee:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	4413      	add	r3, r2
 8007406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 0304 	and.w	r3, r3, #4
 8007410:	2b04      	cmp	r3, #4
 8007412:	d119      	bne.n	8007448 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	015a      	lsls	r2, r3, #5
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	4413      	add	r3, r2
 800741c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007420:	461a      	mov	r2, r3
 8007422:	2304      	movs	r3, #4
 8007424:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	015a      	lsls	r2, r3, #5
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	4413      	add	r3, r2
 800742e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	0151      	lsls	r1, r2, #5
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	440a      	add	r2, r1
 800743c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007440:	f043 0302 	orr.w	r3, r3, #2
 8007444:	60d3      	str	r3, [r2, #12]
 8007446:	e101      	b.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	015a      	lsls	r2, r3, #5
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	4413      	add	r3, r2
 8007450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800745a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800745e:	d12b      	bne.n	80074b8 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	4413      	add	r3, r2
 8007468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800746c:	461a      	mov	r2, r3
 800746e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007472:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	212c      	movs	r1, #44	; 0x2c
 800747a:	fb01 f303 	mul.w	r3, r1, r3
 800747e:	4413      	add	r3, r2
 8007480:	3361      	adds	r3, #97	; 0x61
 8007482:	2207      	movs	r2, #7
 8007484:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	015a      	lsls	r2, r3, #5
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	4413      	add	r3, r2
 800748e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	0151      	lsls	r1, r2, #5
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	440a      	add	r2, r1
 800749c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074a0:	f043 0302 	orr.w	r3, r3, #2
 80074a4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	b2d2      	uxtb	r2, r2
 80074ae:	4611      	mov	r1, r2
 80074b0:	4618      	mov	r0, r3
 80074b2:	f006 f944 	bl	800d73e <USB_HC_Halt>
 80074b6:	e0c9      	b.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	015a      	lsls	r2, r3, #5
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	4413      	add	r3, r2
 80074c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	2b20      	cmp	r3, #32
 80074cc:	d109      	bne.n	80074e2 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	015a      	lsls	r2, r3, #5
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	4413      	add	r3, r2
 80074d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074da:	461a      	mov	r2, r3
 80074dc:	2320      	movs	r3, #32
 80074de:	6093      	str	r3, [r2, #8]
 80074e0:	e0b4      	b.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	015a      	lsls	r2, r3, #5
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	4413      	add	r3, r2
 80074ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d133      	bne.n	8007560 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	0151      	lsls	r1, r2, #5
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	440a      	add	r2, r1
 800750e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007512:	f043 0302 	orr.w	r3, r3, #2
 8007516:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	212c      	movs	r1, #44	; 0x2c
 800751e:	fb01 f303 	mul.w	r3, r1, r3
 8007522:	4413      	add	r3, r2
 8007524:	3361      	adds	r3, #97	; 0x61
 8007526:	2205      	movs	r2, #5
 8007528:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	4413      	add	r3, r2
 8007532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007536:	461a      	mov	r2, r3
 8007538:	2310      	movs	r3, #16
 800753a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	015a      	lsls	r2, r3, #5
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	4413      	add	r3, r2
 8007544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007548:	461a      	mov	r2, r3
 800754a:	2308      	movs	r3, #8
 800754c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	b2d2      	uxtb	r2, r2
 8007556:	4611      	mov	r1, r2
 8007558:	4618      	mov	r0, r3
 800755a:	f006 f8f0 	bl	800d73e <USB_HC_Halt>
 800755e:	e075      	b.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	015a      	lsls	r2, r3, #5
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	4413      	add	r3, r2
 8007568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007576:	d134      	bne.n	80075e2 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	015a      	lsls	r2, r3, #5
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	4413      	add	r3, r2
 8007580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	68fa      	ldr	r2, [r7, #12]
 8007588:	0151      	lsls	r1, r2, #5
 800758a:	693a      	ldr	r2, [r7, #16]
 800758c:	440a      	add	r2, r1
 800758e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007592:	f043 0302 	orr.w	r3, r3, #2
 8007596:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	212c      	movs	r1, #44	; 0x2c
 800759e:	fb01 f303 	mul.w	r3, r1, r3
 80075a2:	4413      	add	r3, r2
 80075a4:	3361      	adds	r3, #97	; 0x61
 80075a6:	2208      	movs	r2, #8
 80075a8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075b6:	461a      	mov	r2, r3
 80075b8:	2310      	movs	r3, #16
 80075ba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	015a      	lsls	r2, r3, #5
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	4413      	add	r3, r2
 80075c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075c8:	461a      	mov	r2, r3
 80075ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075ce:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	b2d2      	uxtb	r2, r2
 80075d8:	4611      	mov	r1, r2
 80075da:	4618      	mov	r0, r3
 80075dc:	f006 f8af 	bl	800d73e <USB_HC_Halt>
 80075e0:	e034      	b.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f4:	2b80      	cmp	r3, #128	; 0x80
 80075f6:	d129      	bne.n	800764c <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	015a      	lsls	r2, r3, #5
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	4413      	add	r3, r2
 8007600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	0151      	lsls	r1, r2, #5
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	440a      	add	r2, r1
 800760e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007612:	f043 0302 	orr.w	r3, r3, #2
 8007616:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	212c      	movs	r1, #44	; 0x2c
 800761e:	fb01 f303 	mul.w	r3, r1, r3
 8007622:	4413      	add	r3, r2
 8007624:	3361      	adds	r3, #97	; 0x61
 8007626:	2206      	movs	r2, #6
 8007628:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	b2d2      	uxtb	r2, r2
 8007632:	4611      	mov	r1, r2
 8007634:	4618      	mov	r0, r3
 8007636:	f006 f882 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	4413      	add	r3, r2
 8007642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007646:	461a      	mov	r2, r3
 8007648:	2380      	movs	r3, #128	; 0x80
 800764a:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	4413      	add	r3, r2
 8007654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800765e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007662:	d122      	bne.n	80076aa <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	015a      	lsls	r2, r3, #5
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	4413      	add	r3, r2
 800766c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	0151      	lsls	r1, r2, #5
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	440a      	add	r2, r1
 800767a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800767e:	f043 0302 	orr.w	r3, r3, #2
 8007682:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	b2d2      	uxtb	r2, r2
 800768c:	4611      	mov	r1, r2
 800768e:	4618      	mov	r0, r3
 8007690:	f006 f855 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	015a      	lsls	r2, r3, #5
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	4413      	add	r3, r2
 800769c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076a0:	461a      	mov	r2, r3
 80076a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076a6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80076a8:	e2ba      	b.n	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	015a      	lsls	r2, r3, #5
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	4413      	add	r3, r2
 80076b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	2b01      	cmp	r3, #1
 80076be:	f040 811b 	bne.w	80078f8 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d019      	beq.n	80076fe <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	212c      	movs	r1, #44	; 0x2c
 80076d0:	fb01 f303 	mul.w	r3, r1, r3
 80076d4:	4413      	add	r3, r2
 80076d6:	3348      	adds	r3, #72	; 0x48
 80076d8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	0159      	lsls	r1, r3, #5
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	440b      	add	r3, r1
 80076e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80076ec:	1ad2      	subs	r2, r2, r3
 80076ee:	6879      	ldr	r1, [r7, #4]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	202c      	movs	r0, #44	; 0x2c
 80076f4:	fb00 f303 	mul.w	r3, r0, r3
 80076f8:	440b      	add	r3, r1
 80076fa:	3350      	adds	r3, #80	; 0x50
 80076fc:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	212c      	movs	r1, #44	; 0x2c
 8007704:	fb01 f303 	mul.w	r3, r1, r3
 8007708:	4413      	add	r3, r2
 800770a:	3361      	adds	r3, #97	; 0x61
 800770c:	2201      	movs	r2, #1
 800770e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	212c      	movs	r1, #44	; 0x2c
 8007716:	fb01 f303 	mul.w	r3, r1, r3
 800771a:	4413      	add	r3, r2
 800771c:	335c      	adds	r3, #92	; 0x5c
 800771e:	2200      	movs	r2, #0
 8007720:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	4413      	add	r3, r2
 800772a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800772e:	461a      	mov	r2, r3
 8007730:	2301      	movs	r3, #1
 8007732:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	212c      	movs	r1, #44	; 0x2c
 800773a:	fb01 f303 	mul.w	r3, r1, r3
 800773e:	4413      	add	r3, r2
 8007740:	333f      	adds	r3, #63	; 0x3f
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d009      	beq.n	800775c <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	212c      	movs	r1, #44	; 0x2c
 800774e:	fb01 f303 	mul.w	r3, r1, r3
 8007752:	4413      	add	r3, r2
 8007754:	333f      	adds	r3, #63	; 0x3f
 8007756:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007758:	2b02      	cmp	r3, #2
 800775a:	d121      	bne.n	80077a0 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	4413      	add	r3, r2
 8007764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	0151      	lsls	r1, r2, #5
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	440a      	add	r2, r1
 8007772:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007776:	f043 0302 	orr.w	r3, r3, #2
 800777a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	b2d2      	uxtb	r2, r2
 8007784:	4611      	mov	r1, r2
 8007786:	4618      	mov	r0, r3
 8007788:	f005 ffd9 	bl	800d73e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	015a      	lsls	r2, r3, #5
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	4413      	add	r3, r2
 8007794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007798:	461a      	mov	r2, r3
 800779a:	2310      	movs	r3, #16
 800779c:	6093      	str	r3, [r2, #8]
 800779e:	e066      	b.n	800786e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	212c      	movs	r1, #44	; 0x2c
 80077a6:	fb01 f303 	mul.w	r3, r1, r3
 80077aa:	4413      	add	r3, r2
 80077ac:	333f      	adds	r3, #63	; 0x3f
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d127      	bne.n	8007804 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	015a      	lsls	r2, r3, #5
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	4413      	add	r3, r2
 80077bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	0151      	lsls	r1, r2, #5
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	440a      	add	r2, r1
 80077ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80077d2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	212c      	movs	r1, #44	; 0x2c
 80077da:	fb01 f303 	mul.w	r3, r1, r3
 80077de:	4413      	add	r3, r2
 80077e0:	3360      	adds	r3, #96	; 0x60
 80077e2:	2201      	movs	r2, #1
 80077e4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	b2d9      	uxtb	r1, r3
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	202c      	movs	r0, #44	; 0x2c
 80077f0:	fb00 f303 	mul.w	r3, r0, r3
 80077f4:	4413      	add	r3, r2
 80077f6:	3360      	adds	r3, #96	; 0x60
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f008 f95b 	bl	800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007802:	e034      	b.n	800786e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	212c      	movs	r1, #44	; 0x2c
 800780a:	fb01 f303 	mul.w	r3, r1, r3
 800780e:	4413      	add	r3, r2
 8007810:	333f      	adds	r3, #63	; 0x3f
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	2b01      	cmp	r3, #1
 8007816:	d12a      	bne.n	800786e <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	212c      	movs	r1, #44	; 0x2c
 800781e:	fb01 f303 	mul.w	r3, r1, r3
 8007822:	4413      	add	r3, r2
 8007824:	3360      	adds	r3, #96	; 0x60
 8007826:	2201      	movs	r2, #1
 8007828:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	212c      	movs	r1, #44	; 0x2c
 8007830:	fb01 f303 	mul.w	r3, r1, r3
 8007834:	4413      	add	r3, r2
 8007836:	3354      	adds	r3, #84	; 0x54
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	f083 0301 	eor.w	r3, r3, #1
 800783e:	b2d8      	uxtb	r0, r3
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	212c      	movs	r1, #44	; 0x2c
 8007846:	fb01 f303 	mul.w	r3, r1, r3
 800784a:	4413      	add	r3, r2
 800784c:	3354      	adds	r3, #84	; 0x54
 800784e:	4602      	mov	r2, r0
 8007850:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	b2d9      	uxtb	r1, r3
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	202c      	movs	r0, #44	; 0x2c
 800785c:	fb00 f303 	mul.w	r3, r0, r3
 8007860:	4413      	add	r3, r2
 8007862:	3360      	adds	r3, #96	; 0x60
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	461a      	mov	r2, r3
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f008 f925 	bl	800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	2b01      	cmp	r3, #1
 8007874:	d12b      	bne.n	80078ce <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	212c      	movs	r1, #44	; 0x2c
 800787c:	fb01 f303 	mul.w	r3, r1, r3
 8007880:	4413      	add	r3, r2
 8007882:	3348      	adds	r3, #72	; 0x48
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6879      	ldr	r1, [r7, #4]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	202c      	movs	r0, #44	; 0x2c
 800788c:	fb00 f202 	mul.w	r2, r0, r2
 8007890:	440a      	add	r2, r1
 8007892:	3240      	adds	r2, #64	; 0x40
 8007894:	8812      	ldrh	r2, [r2, #0]
 8007896:	fbb3 f3f2 	udiv	r3, r3, r2
 800789a:	f003 0301 	and.w	r3, r3, #1
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 81be 	beq.w	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	212c      	movs	r1, #44	; 0x2c
 80078aa:	fb01 f303 	mul.w	r3, r1, r3
 80078ae:	4413      	add	r3, r2
 80078b0:	3354      	adds	r3, #84	; 0x54
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	f083 0301 	eor.w	r3, r3, #1
 80078b8:	b2d8      	uxtb	r0, r3
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	212c      	movs	r1, #44	; 0x2c
 80078c0:	fb01 f303 	mul.w	r3, r1, r3
 80078c4:	4413      	add	r3, r2
 80078c6:	3354      	adds	r3, #84	; 0x54
 80078c8:	4602      	mov	r2, r0
 80078ca:	701a      	strb	r2, [r3, #0]
}
 80078cc:	e1a8      	b.n	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	212c      	movs	r1, #44	; 0x2c
 80078d4:	fb01 f303 	mul.w	r3, r1, r3
 80078d8:	4413      	add	r3, r2
 80078da:	3354      	adds	r3, #84	; 0x54
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	f083 0301 	eor.w	r3, r3, #1
 80078e2:	b2d8      	uxtb	r0, r3
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	212c      	movs	r1, #44	; 0x2c
 80078ea:	fb01 f303 	mul.w	r3, r1, r3
 80078ee:	4413      	add	r3, r2
 80078f0:	3354      	adds	r3, #84	; 0x54
 80078f2:	4602      	mov	r2, r0
 80078f4:	701a      	strb	r2, [r3, #0]
}
 80078f6:	e193      	b.n	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b02      	cmp	r3, #2
 800790c:	f040 8106 	bne.w	8007b1c <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	015a      	lsls	r2, r3, #5
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	4413      	add	r3, r2
 8007918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	68fa      	ldr	r2, [r7, #12]
 8007920:	0151      	lsls	r1, r2, #5
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	440a      	add	r2, r1
 8007926:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800792a:	f023 0302 	bic.w	r3, r3, #2
 800792e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	212c      	movs	r1, #44	; 0x2c
 8007936:	fb01 f303 	mul.w	r3, r1, r3
 800793a:	4413      	add	r3, r2
 800793c:	3361      	adds	r3, #97	; 0x61
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d109      	bne.n	8007958 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	212c      	movs	r1, #44	; 0x2c
 800794a:	fb01 f303 	mul.w	r3, r1, r3
 800794e:	4413      	add	r3, r2
 8007950:	3360      	adds	r3, #96	; 0x60
 8007952:	2201      	movs	r2, #1
 8007954:	701a      	strb	r2, [r3, #0]
 8007956:	e0c9      	b.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	212c      	movs	r1, #44	; 0x2c
 800795e:	fb01 f303 	mul.w	r3, r1, r3
 8007962:	4413      	add	r3, r2
 8007964:	3361      	adds	r3, #97	; 0x61
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	2b05      	cmp	r3, #5
 800796a:	d109      	bne.n	8007980 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	212c      	movs	r1, #44	; 0x2c
 8007972:	fb01 f303 	mul.w	r3, r1, r3
 8007976:	4413      	add	r3, r2
 8007978:	3360      	adds	r3, #96	; 0x60
 800797a:	2205      	movs	r2, #5
 800797c:	701a      	strb	r2, [r3, #0]
 800797e:	e0b5      	b.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	212c      	movs	r1, #44	; 0x2c
 8007986:	fb01 f303 	mul.w	r3, r1, r3
 800798a:	4413      	add	r3, r2
 800798c:	3361      	adds	r3, #97	; 0x61
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	2b06      	cmp	r3, #6
 8007992:	d009      	beq.n	80079a8 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	212c      	movs	r1, #44	; 0x2c
 800799a:	fb01 f303 	mul.w	r3, r1, r3
 800799e:	4413      	add	r3, r2
 80079a0:	3361      	adds	r3, #97	; 0x61
 80079a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d150      	bne.n	8007a4a <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	212c      	movs	r1, #44	; 0x2c
 80079ae:	fb01 f303 	mul.w	r3, r1, r3
 80079b2:	4413      	add	r3, r2
 80079b4:	335c      	adds	r3, #92	; 0x5c
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	202c      	movs	r0, #44	; 0x2c
 80079c0:	fb00 f303 	mul.w	r3, r0, r3
 80079c4:	440b      	add	r3, r1
 80079c6:	335c      	adds	r3, #92	; 0x5c
 80079c8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	212c      	movs	r1, #44	; 0x2c
 80079d0:	fb01 f303 	mul.w	r3, r1, r3
 80079d4:	4413      	add	r3, r2
 80079d6:	335c      	adds	r3, #92	; 0x5c
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d912      	bls.n	8007a04 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	212c      	movs	r1, #44	; 0x2c
 80079e4:	fb01 f303 	mul.w	r3, r1, r3
 80079e8:	4413      	add	r3, r2
 80079ea:	335c      	adds	r3, #92	; 0x5c
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	212c      	movs	r1, #44	; 0x2c
 80079f6:	fb01 f303 	mul.w	r3, r1, r3
 80079fa:	4413      	add	r3, r2
 80079fc:	3360      	adds	r3, #96	; 0x60
 80079fe:	2204      	movs	r2, #4
 8007a00:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007a02:	e073      	b.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	212c      	movs	r1, #44	; 0x2c
 8007a0a:	fb01 f303 	mul.w	r3, r1, r3
 8007a0e:	4413      	add	r3, r2
 8007a10:	3360      	adds	r3, #96	; 0x60
 8007a12:	2202      	movs	r2, #2
 8007a14:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a2c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a34:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	015a      	lsls	r2, r3, #5
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a42:	461a      	mov	r2, r3
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007a48:	e050      	b.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	212c      	movs	r1, #44	; 0x2c
 8007a50:	fb01 f303 	mul.w	r3, r1, r3
 8007a54:	4413      	add	r3, r2
 8007a56:	3361      	adds	r3, #97	; 0x61
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b03      	cmp	r3, #3
 8007a5c:	d122      	bne.n	8007aa4 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	212c      	movs	r1, #44	; 0x2c
 8007a64:	fb01 f303 	mul.w	r3, r1, r3
 8007a68:	4413      	add	r3, r2
 8007a6a:	3360      	adds	r3, #96	; 0x60
 8007a6c:	2202      	movs	r2, #2
 8007a6e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a86:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a8e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	e023      	b.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	212c      	movs	r1, #44	; 0x2c
 8007aaa:	fb01 f303 	mul.w	r3, r1, r3
 8007aae:	4413      	add	r3, r2
 8007ab0:	3361      	adds	r3, #97	; 0x61
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	2b07      	cmp	r3, #7
 8007ab6:	d119      	bne.n	8007aec <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	212c      	movs	r1, #44	; 0x2c
 8007abe:	fb01 f303 	mul.w	r3, r1, r3
 8007ac2:	4413      	add	r3, r2
 8007ac4:	335c      	adds	r3, #92	; 0x5c
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	1c5a      	adds	r2, r3, #1
 8007aca:	6879      	ldr	r1, [r7, #4]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	202c      	movs	r0, #44	; 0x2c
 8007ad0:	fb00 f303 	mul.w	r3, r0, r3
 8007ad4:	440b      	add	r3, r1
 8007ad6:	335c      	adds	r3, #92	; 0x5c
 8007ad8:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	212c      	movs	r1, #44	; 0x2c
 8007ae0:	fb01 f303 	mul.w	r3, r1, r3
 8007ae4:	4413      	add	r3, r2
 8007ae6:	3360      	adds	r3, #96	; 0x60
 8007ae8:	2204      	movs	r2, #4
 8007aea:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007af8:	461a      	mov	r2, r3
 8007afa:	2302      	movs	r3, #2
 8007afc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	b2d9      	uxtb	r1, r3
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	202c      	movs	r0, #44	; 0x2c
 8007b08:	fb00 f303 	mul.w	r3, r0, r3
 8007b0c:	4413      	add	r3, r2
 8007b0e:	3360      	adds	r3, #96	; 0x60
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	461a      	mov	r2, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f007 ffcf 	bl	800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007b1a:	e081      	b.n	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	015a      	lsls	r2, r3, #5
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	4413      	add	r3, r2
 8007b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f003 0310 	and.w	r3, r3, #16
 8007b2e:	2b10      	cmp	r3, #16
 8007b30:	d176      	bne.n	8007c20 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	212c      	movs	r1, #44	; 0x2c
 8007b38:	fb01 f303 	mul.w	r3, r1, r3
 8007b3c:	4413      	add	r3, r2
 8007b3e:	333f      	adds	r3, #63	; 0x3f
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	d121      	bne.n	8007b8a <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	212c      	movs	r1, #44	; 0x2c
 8007b4c:	fb01 f303 	mul.w	r3, r1, r3
 8007b50:	4413      	add	r3, r2
 8007b52:	335c      	adds	r3, #92	; 0x5c
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	015a      	lsls	r2, r3, #5
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	4413      	add	r3, r2
 8007b60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	0151      	lsls	r1, r2, #5
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	440a      	add	r2, r1
 8007b6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b72:	f043 0302 	orr.w	r3, r3, #2
 8007b76:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	b2d2      	uxtb	r2, r2
 8007b80:	4611      	mov	r1, r2
 8007b82:	4618      	mov	r0, r3
 8007b84:	f005 fddb 	bl	800d73e <USB_HC_Halt>
 8007b88:	e041      	b.n	8007c0e <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	212c      	movs	r1, #44	; 0x2c
 8007b90:	fb01 f303 	mul.w	r3, r1, r3
 8007b94:	4413      	add	r3, r2
 8007b96:	333f      	adds	r3, #63	; 0x3f
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d009      	beq.n	8007bb2 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	212c      	movs	r1, #44	; 0x2c
 8007ba4:	fb01 f303 	mul.w	r3, r1, r3
 8007ba8:	4413      	add	r3, r2
 8007baa:	333f      	adds	r3, #63	; 0x3f
 8007bac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d12d      	bne.n	8007c0e <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	212c      	movs	r1, #44	; 0x2c
 8007bb8:	fb01 f303 	mul.w	r3, r1, r3
 8007bbc:	4413      	add	r3, r2
 8007bbe:	335c      	adds	r3, #92	; 0x5c
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	691b      	ldr	r3, [r3, #16]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d120      	bne.n	8007c0e <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	212c      	movs	r1, #44	; 0x2c
 8007bd2:	fb01 f303 	mul.w	r3, r1, r3
 8007bd6:	4413      	add	r3, r2
 8007bd8:	3361      	adds	r3, #97	; 0x61
 8007bda:	2203      	movs	r2, #3
 8007bdc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	015a      	lsls	r2, r3, #5
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	4413      	add	r3, r2
 8007be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	0151      	lsls	r1, r2, #5
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	440a      	add	r2, r1
 8007bf4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007bf8:	f043 0302 	orr.w	r3, r3, #2
 8007bfc:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	b2d2      	uxtb	r2, r2
 8007c06:	4611      	mov	r1, r2
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f005 fd98 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	015a      	lsls	r2, r3, #5
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	4413      	add	r3, r2
 8007c16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	2310      	movs	r3, #16
 8007c1e:	6093      	str	r3, [r2, #8]
}
 8007c20:	bf00      	nop
 8007c22:	3718      	adds	r7, #24
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	460b      	mov	r3, r1
 8007c32:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8007c3e:	78fb      	ldrb	r3, [r7, #3]
 8007c40:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	015a      	lsls	r2, r3, #5
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	4413      	add	r3, r2
 8007c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b04      	cmp	r3, #4
 8007c56:	d119      	bne.n	8007c8c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	015a      	lsls	r2, r3, #5
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	4413      	add	r3, r2
 8007c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c64:	461a      	mov	r2, r3
 8007c66:	2304      	movs	r3, #4
 8007c68:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	015a      	lsls	r2, r3, #5
 8007c6e:	69bb      	ldr	r3, [r7, #24]
 8007c70:	4413      	add	r3, r2
 8007c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	0151      	lsls	r1, r2, #5
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	440a      	add	r2, r1
 8007c80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c84:	f043 0302 	orr.w	r3, r3, #2
 8007c88:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8007c8a:	e3c6      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	015a      	lsls	r2, r3, #5
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	4413      	add	r3, r2
 8007c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f003 0320 	and.w	r3, r3, #32
 8007c9e:	2b20      	cmp	r3, #32
 8007ca0:	d13e      	bne.n	8007d20 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	015a      	lsls	r2, r3, #5
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cae:	461a      	mov	r2, r3
 8007cb0:	2320      	movs	r3, #32
 8007cb2:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	212c      	movs	r1, #44	; 0x2c
 8007cba:	fb01 f303 	mul.w	r3, r1, r3
 8007cbe:	4413      	add	r3, r2
 8007cc0:	333d      	adds	r3, #61	; 0x3d
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	f040 83a8 	bne.w	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	212c      	movs	r1, #44	; 0x2c
 8007cd0:	fb01 f303 	mul.w	r3, r1, r3
 8007cd4:	4413      	add	r3, r2
 8007cd6:	333d      	adds	r3, #61	; 0x3d
 8007cd8:	2200      	movs	r2, #0
 8007cda:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	212c      	movs	r1, #44	; 0x2c
 8007ce2:	fb01 f303 	mul.w	r3, r1, r3
 8007ce6:	4413      	add	r3, r2
 8007ce8:	3360      	adds	r3, #96	; 0x60
 8007cea:	2202      	movs	r2, #2
 8007cec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	0151      	lsls	r1, r2, #5
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	440a      	add	r2, r1
 8007d04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d08:	f043 0302 	orr.w	r3, r3, #2
 8007d0c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	b2d2      	uxtb	r2, r2
 8007d16:	4611      	mov	r1, r2
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f005 fd10 	bl	800d73e <USB_HC_Halt>
}
 8007d1e:	e37c      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	015a      	lsls	r2, r3, #5
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	4413      	add	r3, r2
 8007d28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d36:	d122      	bne.n	8007d7e <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	015a      	lsls	r2, r3, #5
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	4413      	add	r3, r2
 8007d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	0151      	lsls	r1, r2, #5
 8007d4a:	69ba      	ldr	r2, [r7, #24]
 8007d4c:	440a      	add	r2, r1
 8007d4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d52:	f043 0302 	orr.w	r3, r3, #2
 8007d56:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	b2d2      	uxtb	r2, r2
 8007d60:	4611      	mov	r1, r2
 8007d62:	4618      	mov	r0, r3
 8007d64:	f005 fceb 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	015a      	lsls	r2, r3, #5
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	4413      	add	r3, r2
 8007d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d74:	461a      	mov	r2, r3
 8007d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d7a:	6093      	str	r3, [r2, #8]
}
 8007d7c:	e34d      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f003 0301 	and.w	r3, r3, #1
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d150      	bne.n	8007e36 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	212c      	movs	r1, #44	; 0x2c
 8007d9a:	fb01 f303 	mul.w	r3, r1, r3
 8007d9e:	4413      	add	r3, r2
 8007da0:	335c      	adds	r3, #92	; 0x5c
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db8:	2b40      	cmp	r3, #64	; 0x40
 8007dba:	d111      	bne.n	8007de0 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	212c      	movs	r1, #44	; 0x2c
 8007dc2:	fb01 f303 	mul.w	r3, r1, r3
 8007dc6:	4413      	add	r3, r2
 8007dc8:	333d      	adds	r3, #61	; 0x3d
 8007dca:	2201      	movs	r2, #1
 8007dcc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	015a      	lsls	r2, r3, #5
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dda:	461a      	mov	r2, r3
 8007ddc:	2340      	movs	r3, #64	; 0x40
 8007dde:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	69ba      	ldr	r2, [r7, #24]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dfa:	f043 0302 	orr.w	r3, r3, #2
 8007dfe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	b2d2      	uxtb	r2, r2
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f005 fc97 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	69bb      	ldr	r3, [r7, #24]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	2301      	movs	r3, #1
 8007e20:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	212c      	movs	r1, #44	; 0x2c
 8007e28:	fb01 f303 	mul.w	r3, r1, r3
 8007e2c:	4413      	add	r3, r2
 8007e2e:	3361      	adds	r3, #97	; 0x61
 8007e30:	2201      	movs	r2, #1
 8007e32:	701a      	strb	r2, [r3, #0]
}
 8007e34:	e2f1      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	015a      	lsls	r2, r3, #5
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e48:	2b40      	cmp	r3, #64	; 0x40
 8007e4a:	d13c      	bne.n	8007ec6 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	212c      	movs	r1, #44	; 0x2c
 8007e52:	fb01 f303 	mul.w	r3, r1, r3
 8007e56:	4413      	add	r3, r2
 8007e58:	3361      	adds	r3, #97	; 0x61
 8007e5a:	2204      	movs	r2, #4
 8007e5c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	212c      	movs	r1, #44	; 0x2c
 8007e64:	fb01 f303 	mul.w	r3, r1, r3
 8007e68:	4413      	add	r3, r2
 8007e6a:	333d      	adds	r3, #61	; 0x3d
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	212c      	movs	r1, #44	; 0x2c
 8007e76:	fb01 f303 	mul.w	r3, r1, r3
 8007e7a:	4413      	add	r3, r2
 8007e7c:	335c      	adds	r3, #92	; 0x5c
 8007e7e:	2200      	movs	r2, #0
 8007e80:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	697a      	ldr	r2, [r7, #20]
 8007e92:	0151      	lsls	r1, r2, #5
 8007e94:	69ba      	ldr	r2, [r7, #24]
 8007e96:	440a      	add	r2, r1
 8007e98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e9c:	f043 0302 	orr.w	r3, r3, #2
 8007ea0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	697a      	ldr	r2, [r7, #20]
 8007ea8:	b2d2      	uxtb	r2, r2
 8007eaa:	4611      	mov	r1, r2
 8007eac:	4618      	mov	r0, r3
 8007eae:	f005 fc46 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	2340      	movs	r3, #64	; 0x40
 8007ec2:	6093      	str	r3, [r2, #8]
}
 8007ec4:	e2a9      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	015a      	lsls	r2, r3, #5
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	4413      	add	r3, r2
 8007ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f003 0308 	and.w	r3, r3, #8
 8007ed8:	2b08      	cmp	r3, #8
 8007eda:	d12a      	bne.n	8007f32 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	015a      	lsls	r2, r3, #5
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ee8:	461a      	mov	r2, r3
 8007eea:	2308      	movs	r3, #8
 8007eec:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	69bb      	ldr	r3, [r7, #24]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	697a      	ldr	r2, [r7, #20]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	69ba      	ldr	r2, [r7, #24]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f08:	f043 0302 	orr.w	r3, r3, #2
 8007f0c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	4611      	mov	r1, r2
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f005 fc10 	bl	800d73e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	212c      	movs	r1, #44	; 0x2c
 8007f24:	fb01 f303 	mul.w	r3, r1, r3
 8007f28:	4413      	add	r3, r2
 8007f2a:	3361      	adds	r3, #97	; 0x61
 8007f2c:	2205      	movs	r2, #5
 8007f2e:	701a      	strb	r2, [r3, #0]
}
 8007f30:	e273      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b10      	cmp	r3, #16
 8007f46:	d150      	bne.n	8007fea <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	212c      	movs	r1, #44	; 0x2c
 8007f4e:	fb01 f303 	mul.w	r3, r1, r3
 8007f52:	4413      	add	r3, r2
 8007f54:	335c      	adds	r3, #92	; 0x5c
 8007f56:	2200      	movs	r2, #0
 8007f58:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	212c      	movs	r1, #44	; 0x2c
 8007f60:	fb01 f303 	mul.w	r3, r1, r3
 8007f64:	4413      	add	r3, r2
 8007f66:	3361      	adds	r3, #97	; 0x61
 8007f68:	2203      	movs	r2, #3
 8007f6a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	212c      	movs	r1, #44	; 0x2c
 8007f72:	fb01 f303 	mul.w	r3, r1, r3
 8007f76:	4413      	add	r3, r2
 8007f78:	333d      	adds	r3, #61	; 0x3d
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d112      	bne.n	8007fa6 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	212c      	movs	r1, #44	; 0x2c
 8007f86:	fb01 f303 	mul.w	r3, r1, r3
 8007f8a:	4413      	add	r3, r2
 8007f8c:	333c      	adds	r3, #60	; 0x3c
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d108      	bne.n	8007fa6 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	212c      	movs	r1, #44	; 0x2c
 8007f9a:	fb01 f303 	mul.w	r3, r1, r3
 8007f9e:	4413      	add	r3, r2
 8007fa0:	333d      	adds	r3, #61	; 0x3d
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	015a      	lsls	r2, r3, #5
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	4413      	add	r3, r2
 8007fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	0151      	lsls	r1, r2, #5
 8007fb8:	69ba      	ldr	r2, [r7, #24]
 8007fba:	440a      	add	r2, r1
 8007fbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fc0:	f043 0302 	orr.w	r3, r3, #2
 8007fc4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	b2d2      	uxtb	r2, r2
 8007fce:	4611      	mov	r1, r2
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f005 fbb4 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	015a      	lsls	r2, r3, #5
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	4413      	add	r3, r2
 8007fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	2310      	movs	r3, #16
 8007fe6:	6093      	str	r3, [r2, #8]
}
 8007fe8:	e217      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ffc:	2b80      	cmp	r3, #128	; 0x80
 8007ffe:	d174      	bne.n	80080ea <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d121      	bne.n	800804c <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	212c      	movs	r1, #44	; 0x2c
 800800e:	fb01 f303 	mul.w	r3, r1, r3
 8008012:	4413      	add	r3, r2
 8008014:	3361      	adds	r3, #97	; 0x61
 8008016:	2206      	movs	r2, #6
 8008018:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	015a      	lsls	r2, r3, #5
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	4413      	add	r3, r2
 8008022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	0151      	lsls	r1, r2, #5
 800802c:	69ba      	ldr	r2, [r7, #24]
 800802e:	440a      	add	r2, r1
 8008030:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008034:	f043 0302 	orr.w	r3, r3, #2
 8008038:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	b2d2      	uxtb	r2, r2
 8008042:	4611      	mov	r1, r2
 8008044:	4618      	mov	r0, r3
 8008046:	f005 fb7a 	bl	800d73e <USB_HC_Halt>
 800804a:	e044      	b.n	80080d6 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	212c      	movs	r1, #44	; 0x2c
 8008052:	fb01 f303 	mul.w	r3, r1, r3
 8008056:	4413      	add	r3, r2
 8008058:	335c      	adds	r3, #92	; 0x5c
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	1c5a      	adds	r2, r3, #1
 800805e:	6879      	ldr	r1, [r7, #4]
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	202c      	movs	r0, #44	; 0x2c
 8008064:	fb00 f303 	mul.w	r3, r0, r3
 8008068:	440b      	add	r3, r1
 800806a:	335c      	adds	r3, #92	; 0x5c
 800806c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	212c      	movs	r1, #44	; 0x2c
 8008074:	fb01 f303 	mul.w	r3, r1, r3
 8008078:	4413      	add	r3, r2
 800807a:	335c      	adds	r3, #92	; 0x5c
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2b02      	cmp	r3, #2
 8008080:	d920      	bls.n	80080c4 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	212c      	movs	r1, #44	; 0x2c
 8008088:	fb01 f303 	mul.w	r3, r1, r3
 800808c:	4413      	add	r3, r2
 800808e:	335c      	adds	r3, #92	; 0x5c
 8008090:	2200      	movs	r2, #0
 8008092:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	212c      	movs	r1, #44	; 0x2c
 800809a:	fb01 f303 	mul.w	r3, r1, r3
 800809e:	4413      	add	r3, r2
 80080a0:	3360      	adds	r3, #96	; 0x60
 80080a2:	2204      	movs	r2, #4
 80080a4:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	b2d9      	uxtb	r1, r3
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	202c      	movs	r0, #44	; 0x2c
 80080b0:	fb00 f303 	mul.w	r3, r0, r3
 80080b4:	4413      	add	r3, r2
 80080b6:	3360      	adds	r3, #96	; 0x60
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f007 fcfb 	bl	800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80080c2:	e008      	b.n	80080d6 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	212c      	movs	r1, #44	; 0x2c
 80080ca:	fb01 f303 	mul.w	r3, r1, r3
 80080ce:	4413      	add	r3, r2
 80080d0:	3360      	adds	r3, #96	; 0x60
 80080d2:	2202      	movs	r2, #2
 80080d4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	015a      	lsls	r2, r3, #5
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	4413      	add	r3, r2
 80080de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080e2:	461a      	mov	r2, r3
 80080e4:	2380      	movs	r3, #128	; 0x80
 80080e6:	6093      	str	r3, [r2, #8]
}
 80080e8:	e197      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008100:	d134      	bne.n	800816c <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	4413      	add	r3, r2
 800810a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	697a      	ldr	r2, [r7, #20]
 8008112:	0151      	lsls	r1, r2, #5
 8008114:	69ba      	ldr	r2, [r7, #24]
 8008116:	440a      	add	r2, r1
 8008118:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800811c:	f043 0302 	orr.w	r3, r3, #2
 8008120:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	b2d2      	uxtb	r2, r2
 800812a:	4611      	mov	r1, r2
 800812c:	4618      	mov	r0, r3
 800812e:	f005 fb06 	bl	800d73e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	015a      	lsls	r2, r3, #5
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	4413      	add	r3, r2
 800813a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800813e:	461a      	mov	r2, r3
 8008140:	2310      	movs	r3, #16
 8008142:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	015a      	lsls	r2, r3, #5
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	4413      	add	r3, r2
 800814c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008150:	461a      	mov	r2, r3
 8008152:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008156:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	212c      	movs	r1, #44	; 0x2c
 800815e:	fb01 f303 	mul.w	r3, r1, r3
 8008162:	4413      	add	r3, r2
 8008164:	3361      	adds	r3, #97	; 0x61
 8008166:	2208      	movs	r2, #8
 8008168:	701a      	strb	r2, [r3, #0]
}
 800816a:	e156      	b.n	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	015a      	lsls	r2, r3, #5
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	4413      	add	r3, r2
 8008174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b02      	cmp	r3, #2
 8008180:	f040 814b 	bne.w	800841a <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	015a      	lsls	r2, r3, #5
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	4413      	add	r3, r2
 800818c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	0151      	lsls	r1, r2, #5
 8008196:	69ba      	ldr	r2, [r7, #24]
 8008198:	440a      	add	r2, r1
 800819a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800819e:	f023 0302 	bic.w	r3, r3, #2
 80081a2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	212c      	movs	r1, #44	; 0x2c
 80081aa:	fb01 f303 	mul.w	r3, r1, r3
 80081ae:	4413      	add	r3, r2
 80081b0:	3361      	adds	r3, #97	; 0x61
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d179      	bne.n	80082ac <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	212c      	movs	r1, #44	; 0x2c
 80081be:	fb01 f303 	mul.w	r3, r1, r3
 80081c2:	4413      	add	r3, r2
 80081c4:	3360      	adds	r3, #96	; 0x60
 80081c6:	2201      	movs	r2, #1
 80081c8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	212c      	movs	r1, #44	; 0x2c
 80081d0:	fb01 f303 	mul.w	r3, r1, r3
 80081d4:	4413      	add	r3, r2
 80081d6:	333f      	adds	r3, #63	; 0x3f
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d00a      	beq.n	80081f4 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	212c      	movs	r1, #44	; 0x2c
 80081e4:	fb01 f303 	mul.w	r3, r1, r3
 80081e8:	4413      	add	r3, r2
 80081ea:	333f      	adds	r3, #63	; 0x3f
 80081ec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	f040 80fc 	bne.w	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d142      	bne.n	8008282 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	212c      	movs	r1, #44	; 0x2c
 8008202:	fb01 f303 	mul.w	r3, r1, r3
 8008206:	4413      	add	r3, r2
 8008208:	334c      	adds	r3, #76	; 0x4c
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	f000 80ed 	beq.w	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	212c      	movs	r1, #44	; 0x2c
 8008218:	fb01 f303 	mul.w	r3, r1, r3
 800821c:	4413      	add	r3, r2
 800821e:	334c      	adds	r3, #76	; 0x4c
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6879      	ldr	r1, [r7, #4]
 8008224:	697a      	ldr	r2, [r7, #20]
 8008226:	202c      	movs	r0, #44	; 0x2c
 8008228:	fb00 f202 	mul.w	r2, r0, r2
 800822c:	440a      	add	r2, r1
 800822e:	3240      	adds	r2, #64	; 0x40
 8008230:	8812      	ldrh	r2, [r2, #0]
 8008232:	4413      	add	r3, r2
 8008234:	3b01      	subs	r3, #1
 8008236:	6879      	ldr	r1, [r7, #4]
 8008238:	697a      	ldr	r2, [r7, #20]
 800823a:	202c      	movs	r0, #44	; 0x2c
 800823c:	fb00 f202 	mul.w	r2, r0, r2
 8008240:	440a      	add	r2, r1
 8008242:	3240      	adds	r2, #64	; 0x40
 8008244:	8812      	ldrh	r2, [r2, #0]
 8008246:	fbb3 f3f2 	udiv	r3, r3, r2
 800824a:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 80ca 	beq.w	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	212c      	movs	r1, #44	; 0x2c
 800825e:	fb01 f303 	mul.w	r3, r1, r3
 8008262:	4413      	add	r3, r2
 8008264:	3355      	adds	r3, #85	; 0x55
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	f083 0301 	eor.w	r3, r3, #1
 800826c:	b2d8      	uxtb	r0, r3
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	212c      	movs	r1, #44	; 0x2c
 8008274:	fb01 f303 	mul.w	r3, r1, r3
 8008278:	4413      	add	r3, r2
 800827a:	3355      	adds	r3, #85	; 0x55
 800827c:	4602      	mov	r2, r0
 800827e:	701a      	strb	r2, [r3, #0]
 8008280:	e0b4      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	212c      	movs	r1, #44	; 0x2c
 8008288:	fb01 f303 	mul.w	r3, r1, r3
 800828c:	4413      	add	r3, r2
 800828e:	3355      	adds	r3, #85	; 0x55
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	f083 0301 	eor.w	r3, r3, #1
 8008296:	b2d8      	uxtb	r0, r3
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	212c      	movs	r1, #44	; 0x2c
 800829e:	fb01 f303 	mul.w	r3, r1, r3
 80082a2:	4413      	add	r3, r2
 80082a4:	3355      	adds	r3, #85	; 0x55
 80082a6:	4602      	mov	r2, r0
 80082a8:	701a      	strb	r2, [r3, #0]
 80082aa:	e09f      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	212c      	movs	r1, #44	; 0x2c
 80082b2:	fb01 f303 	mul.w	r3, r1, r3
 80082b6:	4413      	add	r3, r2
 80082b8:	3361      	adds	r3, #97	; 0x61
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	2b03      	cmp	r3, #3
 80082be:	d109      	bne.n	80082d4 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	212c      	movs	r1, #44	; 0x2c
 80082c6:	fb01 f303 	mul.w	r3, r1, r3
 80082ca:	4413      	add	r3, r2
 80082cc:	3360      	adds	r3, #96	; 0x60
 80082ce:	2202      	movs	r2, #2
 80082d0:	701a      	strb	r2, [r3, #0]
 80082d2:	e08b      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	212c      	movs	r1, #44	; 0x2c
 80082da:	fb01 f303 	mul.w	r3, r1, r3
 80082de:	4413      	add	r3, r2
 80082e0:	3361      	adds	r3, #97	; 0x61
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b04      	cmp	r3, #4
 80082e6:	d109      	bne.n	80082fc <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	212c      	movs	r1, #44	; 0x2c
 80082ee:	fb01 f303 	mul.w	r3, r1, r3
 80082f2:	4413      	add	r3, r2
 80082f4:	3360      	adds	r3, #96	; 0x60
 80082f6:	2202      	movs	r2, #2
 80082f8:	701a      	strb	r2, [r3, #0]
 80082fa:	e077      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	212c      	movs	r1, #44	; 0x2c
 8008302:	fb01 f303 	mul.w	r3, r1, r3
 8008306:	4413      	add	r3, r2
 8008308:	3361      	adds	r3, #97	; 0x61
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	2b05      	cmp	r3, #5
 800830e:	d109      	bne.n	8008324 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	212c      	movs	r1, #44	; 0x2c
 8008316:	fb01 f303 	mul.w	r3, r1, r3
 800831a:	4413      	add	r3, r2
 800831c:	3360      	adds	r3, #96	; 0x60
 800831e:	2205      	movs	r2, #5
 8008320:	701a      	strb	r2, [r3, #0]
 8008322:	e063      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	212c      	movs	r1, #44	; 0x2c
 800832a:	fb01 f303 	mul.w	r3, r1, r3
 800832e:	4413      	add	r3, r2
 8008330:	3361      	adds	r3, #97	; 0x61
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	2b06      	cmp	r3, #6
 8008336:	d009      	beq.n	800834c <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	212c      	movs	r1, #44	; 0x2c
 800833e:	fb01 f303 	mul.w	r3, r1, r3
 8008342:	4413      	add	r3, r2
 8008344:	3361      	adds	r3, #97	; 0x61
 8008346:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8008348:	2b08      	cmp	r3, #8
 800834a:	d14f      	bne.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	212c      	movs	r1, #44	; 0x2c
 8008352:	fb01 f303 	mul.w	r3, r1, r3
 8008356:	4413      	add	r3, r2
 8008358:	335c      	adds	r3, #92	; 0x5c
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	1c5a      	adds	r2, r3, #1
 800835e:	6879      	ldr	r1, [r7, #4]
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	202c      	movs	r0, #44	; 0x2c
 8008364:	fb00 f303 	mul.w	r3, r0, r3
 8008368:	440b      	add	r3, r1
 800836a:	335c      	adds	r3, #92	; 0x5c
 800836c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	212c      	movs	r1, #44	; 0x2c
 8008374:	fb01 f303 	mul.w	r3, r1, r3
 8008378:	4413      	add	r3, r2
 800837a:	335c      	adds	r3, #92	; 0x5c
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b02      	cmp	r3, #2
 8008380:	d912      	bls.n	80083a8 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	212c      	movs	r1, #44	; 0x2c
 8008388:	fb01 f303 	mul.w	r3, r1, r3
 800838c:	4413      	add	r3, r2
 800838e:	335c      	adds	r3, #92	; 0x5c
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	212c      	movs	r1, #44	; 0x2c
 800839a:	fb01 f303 	mul.w	r3, r1, r3
 800839e:	4413      	add	r3, r2
 80083a0:	3360      	adds	r3, #96	; 0x60
 80083a2:	2204      	movs	r2, #4
 80083a4:	701a      	strb	r2, [r3, #0]
 80083a6:	e021      	b.n	80083ec <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	212c      	movs	r1, #44	; 0x2c
 80083ae:	fb01 f303 	mul.w	r3, r1, r3
 80083b2:	4413      	add	r3, r2
 80083b4:	3360      	adds	r3, #96	; 0x60
 80083b6:	2202      	movs	r2, #2
 80083b8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80083d0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083d8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	015a      	lsls	r2, r3, #5
 80083de:	69bb      	ldr	r3, [r7, #24]
 80083e0:	4413      	add	r3, r2
 80083e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083e6:	461a      	mov	r2, r3
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083f8:	461a      	mov	r2, r3
 80083fa:	2302      	movs	r3, #2
 80083fc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	b2d9      	uxtb	r1, r3
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	202c      	movs	r0, #44	; 0x2c
 8008408:	fb00 f303 	mul.w	r3, r0, r3
 800840c:	4413      	add	r3, r2
 800840e:	3360      	adds	r3, #96	; 0x60
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f007 fb4f 	bl	800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800841a:	bf00      	nop
 800841c:	3720      	adds	r7, #32
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b08a      	sub	sp, #40	; 0x28
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008432:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6a1b      	ldr	r3, [r3, #32]
 800843a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	f003 030f 	and.w	r3, r3, #15
 8008442:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	0c5b      	lsrs	r3, r3, #17
 8008448:	f003 030f 	and.w	r3, r3, #15
 800844c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800844e:	69fb      	ldr	r3, [r7, #28]
 8008450:	091b      	lsrs	r3, r3, #4
 8008452:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008456:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2b02      	cmp	r3, #2
 800845c:	d004      	beq.n	8008468 <HCD_RXQLVL_IRQHandler+0x46>
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2b05      	cmp	r3, #5
 8008462:	f000 80a9 	beq.w	80085b8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8008466:	e0aa      	b.n	80085be <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 80a6 	beq.w	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	212c      	movs	r1, #44	; 0x2c
 8008476:	fb01 f303 	mul.w	r3, r1, r3
 800847a:	4413      	add	r3, r2
 800847c:	3344      	adds	r3, #68	; 0x44
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 809b 	beq.w	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	212c      	movs	r1, #44	; 0x2c
 800848c:	fb01 f303 	mul.w	r3, r1, r3
 8008490:	4413      	add	r3, r2
 8008492:	3350      	adds	r3, #80	; 0x50
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	441a      	add	r2, r3
 800849a:	6879      	ldr	r1, [r7, #4]
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	202c      	movs	r0, #44	; 0x2c
 80084a0:	fb00 f303 	mul.w	r3, r0, r3
 80084a4:	440b      	add	r3, r1
 80084a6:	334c      	adds	r3, #76	; 0x4c
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d87a      	bhi.n	80085a4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	212c      	movs	r1, #44	; 0x2c
 80084b8:	fb01 f303 	mul.w	r3, r1, r3
 80084bc:	4413      	add	r3, r2
 80084be:	3344      	adds	r3, #68	; 0x44
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	b292      	uxth	r2, r2
 80084c6:	4619      	mov	r1, r3
 80084c8:	f004 fcd7 	bl	800ce7a <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	212c      	movs	r1, #44	; 0x2c
 80084d2:	fb01 f303 	mul.w	r3, r1, r3
 80084d6:	4413      	add	r3, r2
 80084d8:	3344      	adds	r3, #68	; 0x44
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	441a      	add	r2, r3
 80084e0:	6879      	ldr	r1, [r7, #4]
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	202c      	movs	r0, #44	; 0x2c
 80084e6:	fb00 f303 	mul.w	r3, r0, r3
 80084ea:	440b      	add	r3, r1
 80084ec:	3344      	adds	r3, #68	; 0x44
 80084ee:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	212c      	movs	r1, #44	; 0x2c
 80084f6:	fb01 f303 	mul.w	r3, r1, r3
 80084fa:	4413      	add	r3, r2
 80084fc:	3350      	adds	r3, #80	; 0x50
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	441a      	add	r2, r3
 8008504:	6879      	ldr	r1, [r7, #4]
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	202c      	movs	r0, #44	; 0x2c
 800850a:	fb00 f303 	mul.w	r3, r0, r3
 800850e:	440b      	add	r3, r1
 8008510:	3350      	adds	r3, #80	; 0x50
 8008512:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	4413      	add	r3, r2
 800851c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	0cdb      	lsrs	r3, r3, #19
 8008524:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008528:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	212c      	movs	r1, #44	; 0x2c
 8008530:	fb01 f303 	mul.w	r3, r1, r3
 8008534:	4413      	add	r3, r2
 8008536:	3340      	adds	r3, #64	; 0x40
 8008538:	881b      	ldrh	r3, [r3, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	4293      	cmp	r3, r2
 8008540:	d13c      	bne.n	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d039      	beq.n	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	015a      	lsls	r2, r3, #5
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	4413      	add	r3, r2
 8008550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800855e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008566:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	6a3b      	ldr	r3, [r7, #32]
 800856e:	4413      	add	r3, r2
 8008570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008574:	461a      	mov	r2, r3
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	212c      	movs	r1, #44	; 0x2c
 8008580:	fb01 f303 	mul.w	r3, r1, r3
 8008584:	4413      	add	r3, r2
 8008586:	3354      	adds	r3, #84	; 0x54
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	f083 0301 	eor.w	r3, r3, #1
 800858e:	b2d8      	uxtb	r0, r3
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	212c      	movs	r1, #44	; 0x2c
 8008596:	fb01 f303 	mul.w	r3, r1, r3
 800859a:	4413      	add	r3, r2
 800859c:	3354      	adds	r3, #84	; 0x54
 800859e:	4602      	mov	r2, r0
 80085a0:	701a      	strb	r2, [r3, #0]
      break;
 80085a2:	e00b      	b.n	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	212c      	movs	r1, #44	; 0x2c
 80085aa:	fb01 f303 	mul.w	r3, r1, r3
 80085ae:	4413      	add	r3, r2
 80085b0:	3360      	adds	r3, #96	; 0x60
 80085b2:	2204      	movs	r2, #4
 80085b4:	701a      	strb	r2, [r3, #0]
      break;
 80085b6:	e001      	b.n	80085bc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80085b8:	bf00      	nop
 80085ba:	e000      	b.n	80085be <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80085bc:	bf00      	nop
  }
}
 80085be:	bf00      	nop
 80085c0:	3728      	adds	r7, #40	; 0x28
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b086      	sub	sp, #24
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80085f2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d10b      	bne.n	8008616 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f003 0301 	and.w	r3, r3, #1
 8008604:	2b01      	cmp	r3, #1
 8008606:	d102      	bne.n	800860e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f007 fa39 	bl	800fa80 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	f043 0302 	orr.w	r3, r3, #2
 8008614:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f003 0308 	and.w	r3, r3, #8
 800861c:	2b08      	cmp	r3, #8
 800861e:	d132      	bne.n	8008686 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	f043 0308 	orr.w	r3, r3, #8
 8008626:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f003 0304 	and.w	r3, r3, #4
 800862e:	2b04      	cmp	r3, #4
 8008630:	d126      	bne.n	8008680 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	2b02      	cmp	r3, #2
 8008638:	d113      	bne.n	8008662 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8008640:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008644:	d106      	bne.n	8008654 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2102      	movs	r1, #2
 800864c:	4618      	mov	r0, r3
 800864e:	f004 fd4f 	bl	800d0f0 <USB_InitFSLSPClkSel>
 8008652:	e011      	b.n	8008678 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2101      	movs	r1, #1
 800865a:	4618      	mov	r0, r3
 800865c:	f004 fd48 	bl	800d0f0 <USB_InitFSLSPClkSel>
 8008660:	e00a      	b.n	8008678 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d106      	bne.n	8008678 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008670:	461a      	mov	r2, r3
 8008672:	f64e 2360 	movw	r3, #60000	; 0xea60
 8008676:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f007 fa2b 	bl	800fad4 <HAL_HCD_PortEnabled_Callback>
 800867e:	e002      	b.n	8008686 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f007 fa35 	bl	800faf0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f003 0320 	and.w	r3, r3, #32
 800868c:	2b20      	cmp	r3, #32
 800868e:	d103      	bne.n	8008698 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	f043 0320 	orr.w	r3, r3, #32
 8008696:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800869e:	461a      	mov	r2, r3
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	6013      	str	r3, [r2, #0]
}
 80086a4:	bf00      	nop
 80086a6:	3718      	adds	r7, #24
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d101      	bne.n	80086be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e12b      	b.n	8008916 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d106      	bne.n	80086d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7f9 fab2 	bl	8001c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2224      	movs	r2, #36	; 0x24
 80086dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f022 0201 	bic.w	r2, r2, #1
 80086ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800870e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008710:	f002 fcec 	bl	800b0ec <HAL_RCC_GetPCLK1Freq>
 8008714:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	4a81      	ldr	r2, [pc, #516]	; (8008920 <HAL_I2C_Init+0x274>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d807      	bhi.n	8008730 <HAL_I2C_Init+0x84>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	4a80      	ldr	r2, [pc, #512]	; (8008924 <HAL_I2C_Init+0x278>)
 8008724:	4293      	cmp	r3, r2
 8008726:	bf94      	ite	ls
 8008728:	2301      	movls	r3, #1
 800872a:	2300      	movhi	r3, #0
 800872c:	b2db      	uxtb	r3, r3
 800872e:	e006      	b.n	800873e <HAL_I2C_Init+0x92>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4a7d      	ldr	r2, [pc, #500]	; (8008928 <HAL_I2C_Init+0x27c>)
 8008734:	4293      	cmp	r3, r2
 8008736:	bf94      	ite	ls
 8008738:	2301      	movls	r3, #1
 800873a:	2300      	movhi	r3, #0
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d001      	beq.n	8008746 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e0e7      	b.n	8008916 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	4a78      	ldr	r2, [pc, #480]	; (800892c <HAL_I2C_Init+0x280>)
 800874a:	fba2 2303 	umull	r2, r3, r2, r3
 800874e:	0c9b      	lsrs	r3, r3, #18
 8008750:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	430a      	orrs	r2, r1
 8008764:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	6a1b      	ldr	r3, [r3, #32]
 800876c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	4a6a      	ldr	r2, [pc, #424]	; (8008920 <HAL_I2C_Init+0x274>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d802      	bhi.n	8008780 <HAL_I2C_Init+0xd4>
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	3301      	adds	r3, #1
 800877e:	e009      	b.n	8008794 <HAL_I2C_Init+0xe8>
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008786:	fb02 f303 	mul.w	r3, r2, r3
 800878a:	4a69      	ldr	r2, [pc, #420]	; (8008930 <HAL_I2C_Init+0x284>)
 800878c:	fba2 2303 	umull	r2, r3, r2, r3
 8008790:	099b      	lsrs	r3, r3, #6
 8008792:	3301      	adds	r3, #1
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	6812      	ldr	r2, [r2, #0]
 8008798:	430b      	orrs	r3, r1
 800879a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	69db      	ldr	r3, [r3, #28]
 80087a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80087a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	495c      	ldr	r1, [pc, #368]	; (8008920 <HAL_I2C_Init+0x274>)
 80087b0:	428b      	cmp	r3, r1
 80087b2:	d819      	bhi.n	80087e8 <HAL_I2C_Init+0x13c>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	1e59      	subs	r1, r3, #1
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	005b      	lsls	r3, r3, #1
 80087be:	fbb1 f3f3 	udiv	r3, r1, r3
 80087c2:	1c59      	adds	r1, r3, #1
 80087c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80087c8:	400b      	ands	r3, r1
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00a      	beq.n	80087e4 <HAL_I2C_Init+0x138>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	1e59      	subs	r1, r3, #1
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	005b      	lsls	r3, r3, #1
 80087d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80087dc:	3301      	adds	r3, #1
 80087de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087e2:	e051      	b.n	8008888 <HAL_I2C_Init+0x1dc>
 80087e4:	2304      	movs	r3, #4
 80087e6:	e04f      	b.n	8008888 <HAL_I2C_Init+0x1dc>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d111      	bne.n	8008814 <HAL_I2C_Init+0x168>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	1e58      	subs	r0, r3, #1
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6859      	ldr	r1, [r3, #4]
 80087f8:	460b      	mov	r3, r1
 80087fa:	005b      	lsls	r3, r3, #1
 80087fc:	440b      	add	r3, r1
 80087fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008802:	3301      	adds	r3, #1
 8008804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008808:	2b00      	cmp	r3, #0
 800880a:	bf0c      	ite	eq
 800880c:	2301      	moveq	r3, #1
 800880e:	2300      	movne	r3, #0
 8008810:	b2db      	uxtb	r3, r3
 8008812:	e012      	b.n	800883a <HAL_I2C_Init+0x18e>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	1e58      	subs	r0, r3, #1
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6859      	ldr	r1, [r3, #4]
 800881c:	460b      	mov	r3, r1
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	0099      	lsls	r1, r3, #2
 8008824:	440b      	add	r3, r1
 8008826:	fbb0 f3f3 	udiv	r3, r0, r3
 800882a:	3301      	adds	r3, #1
 800882c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008830:	2b00      	cmp	r3, #0
 8008832:	bf0c      	ite	eq
 8008834:	2301      	moveq	r3, #1
 8008836:	2300      	movne	r3, #0
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <HAL_I2C_Init+0x196>
 800883e:	2301      	movs	r3, #1
 8008840:	e022      	b.n	8008888 <HAL_I2C_Init+0x1dc>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d10e      	bne.n	8008868 <HAL_I2C_Init+0x1bc>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	1e58      	subs	r0, r3, #1
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6859      	ldr	r1, [r3, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	005b      	lsls	r3, r3, #1
 8008856:	440b      	add	r3, r1
 8008858:	fbb0 f3f3 	udiv	r3, r0, r3
 800885c:	3301      	adds	r3, #1
 800885e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008862:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008866:	e00f      	b.n	8008888 <HAL_I2C_Init+0x1dc>
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	1e58      	subs	r0, r3, #1
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6859      	ldr	r1, [r3, #4]
 8008870:	460b      	mov	r3, r1
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	440b      	add	r3, r1
 8008876:	0099      	lsls	r1, r3, #2
 8008878:	440b      	add	r3, r1
 800887a:	fbb0 f3f3 	udiv	r3, r0, r3
 800887e:	3301      	adds	r3, #1
 8008880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008884:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008888:	6879      	ldr	r1, [r7, #4]
 800888a:	6809      	ldr	r1, [r1, #0]
 800888c:	4313      	orrs	r3, r2
 800888e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	69da      	ldr	r2, [r3, #28]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	431a      	orrs	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80088b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	6911      	ldr	r1, [r2, #16]
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	68d2      	ldr	r2, [r2, #12]
 80088c2:	4311      	orrs	r1, r2
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	6812      	ldr	r2, [r2, #0]
 80088c8:	430b      	orrs	r3, r1
 80088ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	695a      	ldr	r2, [r3, #20]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	431a      	orrs	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f042 0201 	orr.w	r2, r2, #1
 80088f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2220      	movs	r2, #32
 8008902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	000186a0 	.word	0x000186a0
 8008924:	001e847f 	.word	0x001e847f
 8008928:	003d08ff 	.word	0x003d08ff
 800892c:	431bde83 	.word	0x431bde83
 8008930:	10624dd3 	.word	0x10624dd3

08008934 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b088      	sub	sp, #32
 8008938:	af02      	add	r7, sp, #8
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	607a      	str	r2, [r7, #4]
 800893e:	461a      	mov	r2, r3
 8008940:	460b      	mov	r3, r1
 8008942:	817b      	strh	r3, [r7, #10]
 8008944:	4613      	mov	r3, r2
 8008946:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008948:	f7fd fe0a 	bl	8006560 <HAL_GetTick>
 800894c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008954:	b2db      	uxtb	r3, r3
 8008956:	2b20      	cmp	r3, #32
 8008958:	f040 80e0 	bne.w	8008b1c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	2319      	movs	r3, #25
 8008962:	2201      	movs	r2, #1
 8008964:	4970      	ldr	r1, [pc, #448]	; (8008b28 <HAL_I2C_Master_Transmit+0x1f4>)
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f001 f8f6 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d001      	beq.n	8008976 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008972:	2302      	movs	r3, #2
 8008974:	e0d3      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800897c:	2b01      	cmp	r3, #1
 800897e:	d101      	bne.n	8008984 <HAL_I2C_Master_Transmit+0x50>
 8008980:	2302      	movs	r3, #2
 8008982:	e0cc      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b01      	cmp	r3, #1
 8008998:	d007      	beq.n	80089aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f042 0201 	orr.w	r2, r2, #1
 80089a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2221      	movs	r2, #33	; 0x21
 80089be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2210      	movs	r2, #16
 80089c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2200      	movs	r2, #0
 80089ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	893a      	ldrh	r2, [r7, #8]
 80089da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	4a50      	ldr	r2, [pc, #320]	; (8008b2c <HAL_I2C_Master_Transmit+0x1f8>)
 80089ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80089ec:	8979      	ldrh	r1, [r7, #10]
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	6a3a      	ldr	r2, [r7, #32]
 80089f2:	68f8      	ldr	r0, [r7, #12]
 80089f4:	f000 fde2 	bl	80095bc <I2C_MasterRequestWrite>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d001      	beq.n	8008a02 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e08d      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a02:	2300      	movs	r3, #0
 8008a04:	613b      	str	r3, [r7, #16]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	695b      	ldr	r3, [r3, #20]
 8008a0c:	613b      	str	r3, [r7, #16]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	613b      	str	r3, [r7, #16]
 8008a16:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008a18:	e066      	b.n	8008ae8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a1a:	697a      	ldr	r2, [r7, #20]
 8008a1c:	6a39      	ldr	r1, [r7, #32]
 8008a1e:	68f8      	ldr	r0, [r7, #12]
 8008a20:	f001 f970 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00d      	beq.n	8008a46 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2e:	2b04      	cmp	r3, #4
 8008a30:	d107      	bne.n	8008a42 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e06b      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4a:	781a      	ldrb	r2, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	3b01      	subs	r3, #1
 8008a64:	b29a      	uxth	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	b29a      	uxth	r2, r3
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	f003 0304 	and.w	r3, r3, #4
 8008a80:	2b04      	cmp	r3, #4
 8008a82:	d11b      	bne.n	8008abc <HAL_I2C_Master_Transmit+0x188>
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d017      	beq.n	8008abc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a90:	781a      	ldrb	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9c:	1c5a      	adds	r2, r3, #1
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	b29a      	uxth	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008abc:	697a      	ldr	r2, [r7, #20]
 8008abe:	6a39      	ldr	r1, [r7, #32]
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f001 f960 	bl	8009d86 <I2C_WaitOnBTFFlagUntilTimeout>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00d      	beq.n	8008ae8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ad0:	2b04      	cmp	r3, #4
 8008ad2:	d107      	bne.n	8008ae4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ae2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	e01a      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d194      	bne.n	8008a1a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2220      	movs	r2, #32
 8008b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	e000      	b.n	8008b1e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008b1c:	2302      	movs	r3, #2
  }
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3718      	adds	r7, #24
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	00100002 	.word	0x00100002
 8008b2c:	ffff0000 	.word	0xffff0000

08008b30 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b08c      	sub	sp, #48	; 0x30
 8008b34:	af02      	add	r7, sp, #8
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	607a      	str	r2, [r7, #4]
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	817b      	strh	r3, [r7, #10]
 8008b40:	4613      	mov	r3, r2
 8008b42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008b44:	f7fd fd0c 	bl	8006560 <HAL_GetTick>
 8008b48:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	2b20      	cmp	r3, #32
 8008b54:	f040 820b 	bne.w	8008f6e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	2319      	movs	r3, #25
 8008b5e:	2201      	movs	r2, #1
 8008b60:	497c      	ldr	r1, [pc, #496]	; (8008d54 <HAL_I2C_Master_Receive+0x224>)
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f000 fff8 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d001      	beq.n	8008b72 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008b6e:	2302      	movs	r3, #2
 8008b70:	e1fe      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d101      	bne.n	8008b80 <HAL_I2C_Master_Receive+0x50>
 8008b7c:	2302      	movs	r3, #2
 8008b7e:	e1f7      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d007      	beq.n	8008ba6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f042 0201 	orr.w	r2, r2, #1
 8008ba4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2222      	movs	r2, #34	; 0x22
 8008bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2210      	movs	r2, #16
 8008bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	893a      	ldrh	r2, [r7, #8]
 8008bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bdc:	b29a      	uxth	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4a5c      	ldr	r2, [pc, #368]	; (8008d58 <HAL_I2C_Master_Receive+0x228>)
 8008be6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008be8:	8979      	ldrh	r1, [r7, #10]
 8008bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f000 fd66 	bl	80096c0 <I2C_MasterRequestRead>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e1b8      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d113      	bne.n	8008c2e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c06:	2300      	movs	r3, #0
 8008c08:	623b      	str	r3, [r7, #32]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	623b      	str	r3, [r7, #32]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	623b      	str	r3, [r7, #32]
 8008c1a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c2a:	601a      	str	r2, [r3, #0]
 8008c2c:	e18c      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	d11b      	bne.n	8008c6e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c46:	2300      	movs	r3, #0
 8008c48:	61fb      	str	r3, [r7, #28]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	695b      	ldr	r3, [r3, #20]
 8008c50:	61fb      	str	r3, [r7, #28]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	699b      	ldr	r3, [r3, #24]
 8008c58:	61fb      	str	r3, [r7, #28]
 8008c5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c6a:	601a      	str	r2, [r3, #0]
 8008c6c:	e16c      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c72:	2b02      	cmp	r3, #2
 8008c74:	d11b      	bne.n	8008cae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c84:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c96:	2300      	movs	r3, #0
 8008c98:	61bb      	str	r3, [r7, #24]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	695b      	ldr	r3, [r3, #20]
 8008ca0:	61bb      	str	r3, [r7, #24]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	61bb      	str	r3, [r7, #24]
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	e14c      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008cbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	617b      	str	r3, [r7, #20]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	695b      	ldr	r3, [r3, #20]
 8008cc8:	617b      	str	r3, [r7, #20]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	617b      	str	r3, [r7, #20]
 8008cd2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008cd4:	e138      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	f200 80f1 	bhi.w	8008ec2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d123      	bne.n	8008d30 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f001 f88b 	bl	8009e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d001      	beq.n	8008cfc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e139      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	691a      	ldr	r2, [r3, #16]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d06:	b2d2      	uxtb	r2, r2
 8008d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	3b01      	subs	r3, #1
 8008d28:	b29a      	uxth	r2, r3
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008d2e:	e10b      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d34:	2b02      	cmp	r3, #2
 8008d36:	d14e      	bne.n	8008dd6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d3e:	2200      	movs	r2, #0
 8008d40:	4906      	ldr	r1, [pc, #24]	; (8008d5c <HAL_I2C_Master_Receive+0x22c>)
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f000 ff08 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d008      	beq.n	8008d60 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e10e      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
 8008d52:	bf00      	nop
 8008d54:	00100002 	.word	0x00100002
 8008d58:	ffff0000 	.word	0xffff0000
 8008d5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681a      	ldr	r2, [r3, #0]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	691a      	ldr	r2, [r3, #16]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7a:	b2d2      	uxtb	r2, r2
 8008d7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d82:	1c5a      	adds	r2, r3, #1
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	3b01      	subs	r3, #1
 8008d9c:	b29a      	uxth	r2, r3
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	691a      	ldr	r2, [r3, #16]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dac:	b2d2      	uxtb	r2, r2
 8008dae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db4:	1c5a      	adds	r2, r3, #1
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	b29a      	uxth	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	3b01      	subs	r3, #1
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008dd4:	e0b8      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ddc:	2200      	movs	r2, #0
 8008dde:	4966      	ldr	r1, [pc, #408]	; (8008f78 <HAL_I2C_Master_Receive+0x448>)
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f000 feb9 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8008de6:	4603      	mov	r3, r0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d001      	beq.n	8008df0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	e0bf      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	691a      	ldr	r2, [r3, #16]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0a:	b2d2      	uxtb	r2, r2
 8008e0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e38:	2200      	movs	r2, #0
 8008e3a:	494f      	ldr	r1, [pc, #316]	; (8008f78 <HAL_I2C_Master_Receive+0x448>)
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 fe8b 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e091      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	691a      	ldr	r2, [r3, #16]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e66:	b2d2      	uxtb	r2, r2
 8008e68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6e:	1c5a      	adds	r2, r3, #1
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e78:	3b01      	subs	r3, #1
 8008e7a:	b29a      	uxth	r2, r3
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	3b01      	subs	r3, #1
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	691a      	ldr	r2, [r3, #16]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e98:	b2d2      	uxtb	r2, r2
 8008e9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	b29a      	uxth	r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008ec0:	e042      	b.n	8008f48 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ec4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ec6:	68f8      	ldr	r0, [r7, #12]
 8008ec8:	f000 ff9e 	bl	8009e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d001      	beq.n	8008ed6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e04c      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	691a      	ldr	r2, [r3, #16]
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee0:	b2d2      	uxtb	r2, r2
 8008ee2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee8:	1c5a      	adds	r2, r3, #1
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	b29a      	uxth	r2, r3
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	3b01      	subs	r3, #1
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	f003 0304 	and.w	r3, r3, #4
 8008f12:	2b04      	cmp	r3, #4
 8008f14:	d118      	bne.n	8008f48 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	691a      	ldr	r2, [r3, #16]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f20:	b2d2      	uxtb	r2, r2
 8008f22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	1c5a      	adds	r2, r3, #1
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f32:	3b01      	subs	r3, #1
 8008f34:	b29a      	uxth	r2, r3
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	3b01      	subs	r3, #1
 8008f42:	b29a      	uxth	r2, r3
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f47f aec2 	bne.w	8008cd6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	e000      	b.n	8008f70 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008f6e:	2302      	movs	r3, #2
  }
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3728      	adds	r7, #40	; 0x28
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	00010004 	.word	0x00010004

08008f7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af02      	add	r7, sp, #8
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	4608      	mov	r0, r1
 8008f86:	4611      	mov	r1, r2
 8008f88:	461a      	mov	r2, r3
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	817b      	strh	r3, [r7, #10]
 8008f8e:	460b      	mov	r3, r1
 8008f90:	813b      	strh	r3, [r7, #8]
 8008f92:	4613      	mov	r3, r2
 8008f94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008f96:	f7fd fae3 	bl	8006560 <HAL_GetTick>
 8008f9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	f040 80d9 	bne.w	800915c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	2319      	movs	r3, #25
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	496d      	ldr	r1, [pc, #436]	; (8009168 <HAL_I2C_Mem_Write+0x1ec>)
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	f000 fdcf 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d001      	beq.n	8008fc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e0cc      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d101      	bne.n	8008fd2 <HAL_I2C_Mem_Write+0x56>
 8008fce:	2302      	movs	r3, #2
 8008fd0:	e0c5      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f003 0301 	and.w	r3, r3, #1
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d007      	beq.n	8008ff8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f042 0201 	orr.w	r2, r2, #1
 8008ff6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009006:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2221      	movs	r2, #33	; 0x21
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2240      	movs	r2, #64	; 0x40
 8009014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2200      	movs	r2, #0
 800901c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6a3a      	ldr	r2, [r7, #32]
 8009022:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009028:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800902e:	b29a      	uxth	r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	4a4d      	ldr	r2, [pc, #308]	; (800916c <HAL_I2C_Mem_Write+0x1f0>)
 8009038:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800903a:	88f8      	ldrh	r0, [r7, #6]
 800903c:	893a      	ldrh	r2, [r7, #8]
 800903e:	8979      	ldrh	r1, [r7, #10]
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	9301      	str	r3, [sp, #4]
 8009044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	4603      	mov	r3, r0
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fc06 	bl	800985c <I2C_RequestMemoryWrite>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d052      	beq.n	80090fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e081      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f000 fe50 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8009064:	4603      	mov	r3, r0
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00d      	beq.n	8009086 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800906e:	2b04      	cmp	r3, #4
 8009070:	d107      	bne.n	8009082 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009080:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	e06b      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	781a      	ldrb	r2, [r3, #0]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009096:	1c5a      	adds	r2, r3, #1
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090a0:	3b01      	subs	r3, #1
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	3b01      	subs	r3, #1
 80090b0:	b29a      	uxth	r2, r3
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	695b      	ldr	r3, [r3, #20]
 80090bc:	f003 0304 	and.w	r3, r3, #4
 80090c0:	2b04      	cmp	r3, #4
 80090c2:	d11b      	bne.n	80090fc <HAL_I2C_Mem_Write+0x180>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d017      	beq.n	80090fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d0:	781a      	ldrb	r2, [r3, #0]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090dc:	1c5a      	adds	r2, r3, #1
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090e6:	3b01      	subs	r3, #1
 80090e8:	b29a      	uxth	r2, r3
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	3b01      	subs	r3, #1
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1aa      	bne.n	800905a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 fe3c 	bl	8009d86 <I2C_WaitOnBTFFlagUntilTimeout>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00d      	beq.n	8009130 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009118:	2b04      	cmp	r3, #4
 800911a:	d107      	bne.n	800912c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800912a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	e016      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800913e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2220      	movs	r2, #32
 8009144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009158:	2300      	movs	r3, #0
 800915a:	e000      	b.n	800915e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800915c:	2302      	movs	r3, #2
  }
}
 800915e:	4618      	mov	r0, r3
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	00100002 	.word	0x00100002
 800916c:	ffff0000 	.word	0xffff0000

08009170 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b08c      	sub	sp, #48	; 0x30
 8009174:	af02      	add	r7, sp, #8
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	4608      	mov	r0, r1
 800917a:	4611      	mov	r1, r2
 800917c:	461a      	mov	r2, r3
 800917e:	4603      	mov	r3, r0
 8009180:	817b      	strh	r3, [r7, #10]
 8009182:	460b      	mov	r3, r1
 8009184:	813b      	strh	r3, [r7, #8]
 8009186:	4613      	mov	r3, r2
 8009188:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800918a:	f7fd f9e9 	bl	8006560 <HAL_GetTick>
 800918e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009196:	b2db      	uxtb	r3, r3
 8009198:	2b20      	cmp	r3, #32
 800919a:	f040 8208 	bne.w	80095ae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800919e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a0:	9300      	str	r3, [sp, #0]
 80091a2:	2319      	movs	r3, #25
 80091a4:	2201      	movs	r2, #1
 80091a6:	497b      	ldr	r1, [pc, #492]	; (8009394 <HAL_I2C_Mem_Read+0x224>)
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f000 fcd5 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 80091ae:	4603      	mov	r3, r0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d001      	beq.n	80091b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80091b4:	2302      	movs	r3, #2
 80091b6:	e1fb      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d101      	bne.n	80091c6 <HAL_I2C_Mem_Read+0x56>
 80091c2:	2302      	movs	r3, #2
 80091c4:	e1f4      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2201      	movs	r2, #1
 80091ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f003 0301 	and.w	r3, r3, #1
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d007      	beq.n	80091ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f042 0201 	orr.w	r2, r2, #1
 80091ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2222      	movs	r2, #34	; 0x22
 8009200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2240      	movs	r2, #64	; 0x40
 8009208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009216:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800921c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009222:	b29a      	uxth	r2, r3
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	4a5b      	ldr	r2, [pc, #364]	; (8009398 <HAL_I2C_Mem_Read+0x228>)
 800922c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800922e:	88f8      	ldrh	r0, [r7, #6]
 8009230:	893a      	ldrh	r2, [r7, #8]
 8009232:	8979      	ldrh	r1, [r7, #10]
 8009234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009236:	9301      	str	r3, [sp, #4]
 8009238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800923a:	9300      	str	r3, [sp, #0]
 800923c:	4603      	mov	r3, r0
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f000 fba2 	bl	8009988 <I2C_RequestMemoryRead>
 8009244:	4603      	mov	r3, r0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d001      	beq.n	800924e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e1b0      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009252:	2b00      	cmp	r3, #0
 8009254:	d113      	bne.n	800927e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009256:	2300      	movs	r3, #0
 8009258:	623b      	str	r3, [r7, #32]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	695b      	ldr	r3, [r3, #20]
 8009260:	623b      	str	r3, [r7, #32]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	623b      	str	r3, [r7, #32]
 800926a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800927a:	601a      	str	r2, [r3, #0]
 800927c:	e184      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009282:	2b01      	cmp	r3, #1
 8009284:	d11b      	bne.n	80092be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009294:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009296:	2300      	movs	r3, #0
 8009298:	61fb      	str	r3, [r7, #28]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	61fb      	str	r3, [r7, #28]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	61fb      	str	r3, [r7, #28]
 80092aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092ba:	601a      	str	r2, [r3, #0]
 80092bc:	e164      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d11b      	bne.n	80092fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092e6:	2300      	movs	r3, #0
 80092e8:	61bb      	str	r3, [r7, #24]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	695b      	ldr	r3, [r3, #20]
 80092f0:	61bb      	str	r3, [r7, #24]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	699b      	ldr	r3, [r3, #24]
 80092f8:	61bb      	str	r3, [r7, #24]
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	e144      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092fe:	2300      	movs	r3, #0
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	617b      	str	r3, [r7, #20]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	617b      	str	r3, [r7, #20]
 8009312:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009314:	e138      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800931a:	2b03      	cmp	r3, #3
 800931c:	f200 80f1 	bhi.w	8009502 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009324:	2b01      	cmp	r3, #1
 8009326:	d123      	bne.n	8009370 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800932a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800932c:	68f8      	ldr	r0, [r7, #12]
 800932e:	f000 fd6b 	bl	8009e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	e139      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	691a      	ldr	r2, [r3, #16]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009346:	b2d2      	uxtb	r2, r2
 8009348:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800934e:	1c5a      	adds	r2, r3, #1
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009358:	3b01      	subs	r3, #1
 800935a:	b29a      	uxth	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009364:	b29b      	uxth	r3, r3
 8009366:	3b01      	subs	r3, #1
 8009368:	b29a      	uxth	r2, r3
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800936e:	e10b      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009374:	2b02      	cmp	r3, #2
 8009376:	d14e      	bne.n	8009416 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800937e:	2200      	movs	r2, #0
 8009380:	4906      	ldr	r1, [pc, #24]	; (800939c <HAL_I2C_Mem_Read+0x22c>)
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f000 fbe8 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009388:	4603      	mov	r3, r0
 800938a:	2b00      	cmp	r3, #0
 800938c:	d008      	beq.n	80093a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e10e      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
 8009392:	bf00      	nop
 8009394:	00100002 	.word	0x00100002
 8009398:	ffff0000 	.word	0xffff0000
 800939c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	681a      	ldr	r2, [r3, #0]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	691a      	ldr	r2, [r3, #16]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ba:	b2d2      	uxtb	r2, r2
 80093bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093cc:	3b01      	subs	r3, #1
 80093ce:	b29a      	uxth	r2, r3
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d8:	b29b      	uxth	r3, r3
 80093da:	3b01      	subs	r3, #1
 80093dc:	b29a      	uxth	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	691a      	ldr	r2, [r3, #16]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ec:	b2d2      	uxtb	r2, r2
 80093ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f4:	1c5a      	adds	r2, r3, #1
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093fe:	3b01      	subs	r3, #1
 8009400:	b29a      	uxth	r2, r3
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800940a:	b29b      	uxth	r3, r3
 800940c:	3b01      	subs	r3, #1
 800940e:	b29a      	uxth	r2, r3
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009414:	e0b8      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009418:	9300      	str	r3, [sp, #0]
 800941a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941c:	2200      	movs	r2, #0
 800941e:	4966      	ldr	r1, [pc, #408]	; (80095b8 <HAL_I2C_Mem_Read+0x448>)
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f000 fb99 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d001      	beq.n	8009430 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	e0bf      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800943e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	691a      	ldr	r2, [r3, #16]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800944a:	b2d2      	uxtb	r2, r2
 800944c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009452:	1c5a      	adds	r2, r3, #1
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800945c:	3b01      	subs	r3, #1
 800945e:	b29a      	uxth	r2, r3
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009468:	b29b      	uxth	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	b29a      	uxth	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009478:	2200      	movs	r2, #0
 800947a:	494f      	ldr	r1, [pc, #316]	; (80095b8 <HAL_I2C_Mem_Read+0x448>)
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f000 fb6b 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d001      	beq.n	800948c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	e091      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800949a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	691a      	ldr	r2, [r3, #16]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a6:	b2d2      	uxtb	r2, r2
 80094a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ae:	1c5a      	adds	r2, r3, #1
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094b8:	3b01      	subs	r3, #1
 80094ba:	b29a      	uxth	r2, r3
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	3b01      	subs	r3, #1
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	691a      	ldr	r2, [r3, #16]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d8:	b2d2      	uxtb	r2, r2
 80094da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e0:	1c5a      	adds	r2, r3, #1
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094ea:	3b01      	subs	r3, #1
 80094ec:	b29a      	uxth	r2, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	3b01      	subs	r3, #1
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009500:	e042      	b.n	8009588 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009506:	68f8      	ldr	r0, [r7, #12]
 8009508:	f000 fc7e 	bl	8009e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 800950c:	4603      	mov	r3, r0
 800950e:	2b00      	cmp	r3, #0
 8009510:	d001      	beq.n	8009516 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	e04c      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	691a      	ldr	r2, [r3, #16]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009520:	b2d2      	uxtb	r2, r2
 8009522:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009528:	1c5a      	adds	r2, r3, #1
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009532:	3b01      	subs	r3, #1
 8009534:	b29a      	uxth	r2, r3
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800953e:	b29b      	uxth	r3, r3
 8009540:	3b01      	subs	r3, #1
 8009542:	b29a      	uxth	r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	f003 0304 	and.w	r3, r3, #4
 8009552:	2b04      	cmp	r3, #4
 8009554:	d118      	bne.n	8009588 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	691a      	ldr	r2, [r3, #16]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009560:	b2d2      	uxtb	r2, r2
 8009562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009572:	3b01      	subs	r3, #1
 8009574:	b29a      	uxth	r2, r3
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29a      	uxth	r2, r3
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800958c:	2b00      	cmp	r3, #0
 800958e:	f47f aec2 	bne.w	8009316 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2220      	movs	r2, #32
 8009596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2200      	movs	r2, #0
 800959e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80095aa:	2300      	movs	r3, #0
 80095ac:	e000      	b.n	80095b0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80095ae:	2302      	movs	r3, #2
  }
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3728      	adds	r7, #40	; 0x28
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	00010004 	.word	0x00010004

080095bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b088      	sub	sp, #32
 80095c0:	af02      	add	r7, sp, #8
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	607a      	str	r2, [r7, #4]
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	460b      	mov	r3, r1
 80095ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	2b08      	cmp	r3, #8
 80095d6:	d006      	beq.n	80095e6 <I2C_MasterRequestWrite+0x2a>
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d003      	beq.n	80095e6 <I2C_MasterRequestWrite+0x2a>
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80095e4:	d108      	bne.n	80095f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095f4:	601a      	str	r2, [r3, #0]
 80095f6:	e00b      	b.n	8009610 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095fc:	2b12      	cmp	r3, #18
 80095fe:	d107      	bne.n	8009610 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800960e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 fa9b 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d00d      	beq.n	8009644 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009636:	d103      	bne.n	8009640 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800963e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009640:	2303      	movs	r3, #3
 8009642:	e035      	b.n	80096b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800964c:	d108      	bne.n	8009660 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800964e:	897b      	ldrh	r3, [r7, #10]
 8009650:	b2db      	uxtb	r3, r3
 8009652:	461a      	mov	r2, r3
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800965c:	611a      	str	r2, [r3, #16]
 800965e:	e01b      	b.n	8009698 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009660:	897b      	ldrh	r3, [r7, #10]
 8009662:	11db      	asrs	r3, r3, #7
 8009664:	b2db      	uxtb	r3, r3
 8009666:	f003 0306 	and.w	r3, r3, #6
 800966a:	b2db      	uxtb	r3, r3
 800966c:	f063 030f 	orn	r3, r3, #15
 8009670:	b2da      	uxtb	r2, r3
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	490e      	ldr	r1, [pc, #56]	; (80096b8 <I2C_MasterRequestWrite+0xfc>)
 800967e:	68f8      	ldr	r0, [r7, #12]
 8009680:	f000 fac1 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e010      	b.n	80096b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800968e:	897b      	ldrh	r3, [r7, #10]
 8009690:	b2da      	uxtb	r2, r3
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	4907      	ldr	r1, [pc, #28]	; (80096bc <I2C_MasterRequestWrite+0x100>)
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 fab1 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	e000      	b.n	80096b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3718      	adds	r7, #24
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	00010008 	.word	0x00010008
 80096bc:	00010002 	.word	0x00010002

080096c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b088      	sub	sp, #32
 80096c4:	af02      	add	r7, sp, #8
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	607a      	str	r2, [r7, #4]
 80096ca:	603b      	str	r3, [r7, #0]
 80096cc:	460b      	mov	r3, r1
 80096ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80096e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	2b08      	cmp	r3, #8
 80096ea:	d006      	beq.n	80096fa <I2C_MasterRequestRead+0x3a>
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d003      	beq.n	80096fa <I2C_MasterRequestRead+0x3a>
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096f8:	d108      	bne.n	800970c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009708:	601a      	str	r2, [r3, #0]
 800970a:	e00b      	b.n	8009724 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009710:	2b11      	cmp	r3, #17
 8009712:	d107      	bne.n	8009724 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	9300      	str	r3, [sp, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f000 fa11 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d00d      	beq.n	8009758 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800974a:	d103      	bne.n	8009754 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009754:	2303      	movs	r3, #3
 8009756:	e079      	b.n	800984c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009760:	d108      	bne.n	8009774 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009762:	897b      	ldrh	r3, [r7, #10]
 8009764:	b2db      	uxtb	r3, r3
 8009766:	f043 0301 	orr.w	r3, r3, #1
 800976a:	b2da      	uxtb	r2, r3
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	611a      	str	r2, [r3, #16]
 8009772:	e05f      	b.n	8009834 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009774:	897b      	ldrh	r3, [r7, #10]
 8009776:	11db      	asrs	r3, r3, #7
 8009778:	b2db      	uxtb	r3, r3
 800977a:	f003 0306 	and.w	r3, r3, #6
 800977e:	b2db      	uxtb	r3, r3
 8009780:	f063 030f 	orn	r3, r3, #15
 8009784:	b2da      	uxtb	r2, r3
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	4930      	ldr	r1, [pc, #192]	; (8009854 <I2C_MasterRequestRead+0x194>)
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f000 fa37 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d001      	beq.n	80097a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e054      	b.n	800984c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80097a2:	897b      	ldrh	r3, [r7, #10]
 80097a4:	b2da      	uxtb	r2, r3
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	4929      	ldr	r1, [pc, #164]	; (8009858 <I2C_MasterRequestRead+0x198>)
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	f000 fa27 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80097be:	2301      	movs	r3, #1
 80097c0:	e044      	b.n	800984c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097c2:	2300      	movs	r3, #0
 80097c4:	613b      	str	r3, [r7, #16]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	695b      	ldr	r3, [r3, #20]
 80097cc:	613b      	str	r3, [r7, #16]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	613b      	str	r3, [r7, #16]
 80097d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80097f4:	68f8      	ldr	r0, [r7, #12]
 80097f6:	f000 f9af 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d00d      	beq.n	800981c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800980a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800980e:	d103      	bne.n	8009818 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009816:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e017      	b.n	800984c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800981c:	897b      	ldrh	r3, [r7, #10]
 800981e:	11db      	asrs	r3, r3, #7
 8009820:	b2db      	uxtb	r3, r3
 8009822:	f003 0306 	and.w	r3, r3, #6
 8009826:	b2db      	uxtb	r3, r3
 8009828:	f063 030e 	orn	r3, r3, #14
 800982c:	b2da      	uxtb	r2, r3
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	4907      	ldr	r1, [pc, #28]	; (8009858 <I2C_MasterRequestRead+0x198>)
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f000 f9e3 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d001      	beq.n	800984a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009846:	2301      	movs	r3, #1
 8009848:	e000      	b.n	800984c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	00010008 	.word	0x00010008
 8009858:	00010002 	.word	0x00010002

0800985c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b088      	sub	sp, #32
 8009860:	af02      	add	r7, sp, #8
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	4608      	mov	r0, r1
 8009866:	4611      	mov	r1, r2
 8009868:	461a      	mov	r2, r3
 800986a:	4603      	mov	r3, r0
 800986c:	817b      	strh	r3, [r7, #10]
 800986e:	460b      	mov	r3, r1
 8009870:	813b      	strh	r3, [r7, #8]
 8009872:	4613      	mov	r3, r2
 8009874:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009884:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	6a3b      	ldr	r3, [r7, #32]
 800988c:	2200      	movs	r2, #0
 800988e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 f960 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00d      	beq.n	80098ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098ac:	d103      	bne.n	80098b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e05f      	b.n	800997a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80098ba:	897b      	ldrh	r3, [r7, #10]
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	461a      	mov	r2, r3
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80098c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80098ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098cc:	6a3a      	ldr	r2, [r7, #32]
 80098ce:	492d      	ldr	r1, [pc, #180]	; (8009984 <I2C_RequestMemoryWrite+0x128>)
 80098d0:	68f8      	ldr	r0, [r7, #12]
 80098d2:	f000 f998 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d001      	beq.n	80098e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e04c      	b.n	800997a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098e0:	2300      	movs	r3, #0
 80098e2:	617b      	str	r3, [r7, #20]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	695b      	ldr	r3, [r3, #20]
 80098ea:	617b      	str	r3, [r7, #20]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	699b      	ldr	r3, [r3, #24]
 80098f2:	617b      	str	r3, [r7, #20]
 80098f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80098f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098f8:	6a39      	ldr	r1, [r7, #32]
 80098fa:	68f8      	ldr	r0, [r7, #12]
 80098fc:	f000 fa02 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00d      	beq.n	8009922 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800990a:	2b04      	cmp	r3, #4
 800990c:	d107      	bne.n	800991e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800991c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800991e:	2301      	movs	r3, #1
 8009920:	e02b      	b.n	800997a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009922:	88fb      	ldrh	r3, [r7, #6]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d105      	bne.n	8009934 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009928:	893b      	ldrh	r3, [r7, #8]
 800992a:	b2da      	uxtb	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	611a      	str	r2, [r3, #16]
 8009932:	e021      	b.n	8009978 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009934:	893b      	ldrh	r3, [r7, #8]
 8009936:	0a1b      	lsrs	r3, r3, #8
 8009938:	b29b      	uxth	r3, r3
 800993a:	b2da      	uxtb	r2, r3
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009944:	6a39      	ldr	r1, [r7, #32]
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 f9dc 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00d      	beq.n	800996e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009956:	2b04      	cmp	r3, #4
 8009958:	d107      	bne.n	800996a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009968:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e005      	b.n	800997a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800996e:	893b      	ldrh	r3, [r7, #8]
 8009970:	b2da      	uxtb	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3718      	adds	r7, #24
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	00010002 	.word	0x00010002

08009988 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b088      	sub	sp, #32
 800998c:	af02      	add	r7, sp, #8
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	4608      	mov	r0, r1
 8009992:	4611      	mov	r1, r2
 8009994:	461a      	mov	r2, r3
 8009996:	4603      	mov	r3, r0
 8009998:	817b      	strh	r3, [r7, #10]
 800999a:	460b      	mov	r3, r1
 800999c:	813b      	strh	r3, [r7, #8]
 800999e:	4613      	mov	r3, r2
 80099a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80099b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80099ce:	68f8      	ldr	r0, [r7, #12]
 80099d0:	f000 f8c2 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00d      	beq.n	80099f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099e8:	d103      	bne.n	80099f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e0aa      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099f6:	897b      	ldrh	r3, [r7, #10]
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	461a      	mov	r2, r3
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009a04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a08:	6a3a      	ldr	r2, [r7, #32]
 8009a0a:	4952      	ldr	r1, [pc, #328]	; (8009b54 <I2C_RequestMemoryRead+0x1cc>)
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f000 f8fa 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d001      	beq.n	8009a1c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e097      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	617b      	str	r3, [r7, #20]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	695b      	ldr	r3, [r3, #20]
 8009a26:	617b      	str	r3, [r7, #20]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a34:	6a39      	ldr	r1, [r7, #32]
 8009a36:	68f8      	ldr	r0, [r7, #12]
 8009a38:	f000 f964 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00d      	beq.n	8009a5e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a46:	2b04      	cmp	r3, #4
 8009a48:	d107      	bne.n	8009a5a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e076      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009a5e:	88fb      	ldrh	r3, [r7, #6]
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d105      	bne.n	8009a70 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a64:	893b      	ldrh	r3, [r7, #8]
 8009a66:	b2da      	uxtb	r2, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	611a      	str	r2, [r3, #16]
 8009a6e:	e021      	b.n	8009ab4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009a70:	893b      	ldrh	r3, [r7, #8]
 8009a72:	0a1b      	lsrs	r3, r3, #8
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	b2da      	uxtb	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a80:	6a39      	ldr	r1, [r7, #32]
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f000 f93e 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00d      	beq.n	8009aaa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	2b04      	cmp	r3, #4
 8009a94:	d107      	bne.n	8009aa6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009aa4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e050      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009aaa:	893b      	ldrh	r3, [r7, #8]
 8009aac:	b2da      	uxtb	r2, r3
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ab6:	6a39      	ldr	r1, [r7, #32]
 8009ab8:	68f8      	ldr	r0, [r7, #12]
 8009aba:	f000 f923 	bl	8009d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d00d      	beq.n	8009ae0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ac8:	2b04      	cmp	r3, #4
 8009aca:	d107      	bne.n	8009adc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ada:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e035      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009aee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af2:	9300      	str	r3, [sp, #0]
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 f82b 	bl	8009b58 <I2C_WaitOnFlagUntilTimeout>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d00d      	beq.n	8009b24 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b16:	d103      	bne.n	8009b20 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009b1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009b20:	2303      	movs	r3, #3
 8009b22:	e013      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009b24:	897b      	ldrh	r3, [r7, #10]
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	f043 0301 	orr.w	r3, r3, #1
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b36:	6a3a      	ldr	r2, [r7, #32]
 8009b38:	4906      	ldr	r1, [pc, #24]	; (8009b54 <I2C_RequestMemoryRead+0x1cc>)
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f000 f863 	bl	8009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e000      	b.n	8009b4c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009b4a:	2300      	movs	r3, #0
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3718      	adds	r7, #24
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}
 8009b54:	00010002 	.word	0x00010002

08009b58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b084      	sub	sp, #16
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	603b      	str	r3, [r7, #0]
 8009b64:	4613      	mov	r3, r2
 8009b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009b68:	e025      	b.n	8009bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b70:	d021      	beq.n	8009bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b72:	f7fc fcf5 	bl	8006560 <HAL_GetTick>
 8009b76:	4602      	mov	r2, r0
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	1ad3      	subs	r3, r2, r3
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d302      	bcc.n	8009b88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d116      	bne.n	8009bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2220      	movs	r2, #32
 8009b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ba2:	f043 0220 	orr.w	r2, r3, #32
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2200      	movs	r2, #0
 8009bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e023      	b.n	8009bfe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	0c1b      	lsrs	r3, r3, #16
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d10d      	bne.n	8009bdc <I2C_WaitOnFlagUntilTimeout+0x84>
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	695b      	ldr	r3, [r3, #20]
 8009bc6:	43da      	mvns	r2, r3
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	4013      	ands	r3, r2
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	bf0c      	ite	eq
 8009bd2:	2301      	moveq	r3, #1
 8009bd4:	2300      	movne	r3, #0
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	461a      	mov	r2, r3
 8009bda:	e00c      	b.n	8009bf6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	699b      	ldr	r3, [r3, #24]
 8009be2:	43da      	mvns	r2, r3
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	4013      	ands	r3, r2
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	bf0c      	ite	eq
 8009bee:	2301      	moveq	r3, #1
 8009bf0:	2300      	movne	r3, #0
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	79fb      	ldrb	r3, [r7, #7]
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d0b6      	beq.n	8009b6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
 8009c0e:	60b9      	str	r1, [r7, #8]
 8009c10:	607a      	str	r2, [r7, #4]
 8009c12:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009c14:	e051      	b.n	8009cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c24:	d123      	bne.n	8009c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c34:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c3e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2200      	movs	r2, #0
 8009c44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2220      	movs	r2, #32
 8009c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c5a:	f043 0204 	orr.w	r2, r3, #4
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e046      	b.n	8009cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c74:	d021      	beq.n	8009cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c76:	f7fc fc73 	bl	8006560 <HAL_GetTick>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	1ad3      	subs	r3, r2, r3
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d302      	bcc.n	8009c8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d116      	bne.n	8009cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2220      	movs	r2, #32
 8009c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca6:	f043 0220 	orr.w	r2, r3, #32
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e020      	b.n	8009cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	0c1b      	lsrs	r3, r3, #16
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d10c      	bne.n	8009cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	43da      	mvns	r2, r3
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	4013      	ands	r3, r2
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	bf14      	ite	ne
 8009cd6:	2301      	movne	r3, #1
 8009cd8:	2300      	moveq	r3, #0
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	e00b      	b.n	8009cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	699b      	ldr	r3, [r3, #24]
 8009ce4:	43da      	mvns	r2, r3
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	4013      	ands	r3, r2
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	bf14      	ite	ne
 8009cf0:	2301      	movne	r3, #1
 8009cf2:	2300      	moveq	r3, #0
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d18d      	bne.n	8009c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d10:	e02d      	b.n	8009d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f000 f8ce 	bl	8009eb4 <I2C_IsAcknowledgeFailed>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d001      	beq.n	8009d22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e02d      	b.n	8009d7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d28:	d021      	beq.n	8009d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d2a:	f7fc fc19 	bl	8006560 <HAL_GetTick>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	68ba      	ldr	r2, [r7, #8]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d302      	bcc.n	8009d40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d116      	bne.n	8009d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2220      	movs	r2, #32
 8009d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d5a:	f043 0220 	orr.w	r2, r3, #32
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2200      	movs	r2, #0
 8009d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e007      	b.n	8009d7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	695b      	ldr	r3, [r3, #20]
 8009d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d78:	2b80      	cmp	r3, #128	; 0x80
 8009d7a:	d1ca      	bne.n	8009d12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b084      	sub	sp, #16
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	60f8      	str	r0, [r7, #12]
 8009d8e:	60b9      	str	r1, [r7, #8]
 8009d90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009d92:	e02d      	b.n	8009df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009d94:	68f8      	ldr	r0, [r7, #12]
 8009d96:	f000 f88d 	bl	8009eb4 <I2C_IsAcknowledgeFailed>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e02d      	b.n	8009e00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009daa:	d021      	beq.n	8009df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dac:	f7fc fbd8 	bl	8006560 <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d302      	bcc.n	8009dc2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d116      	bne.n	8009df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2220      	movs	r2, #32
 8009dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ddc:	f043 0220 	orr.w	r2, r3, #32
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009dec:	2301      	movs	r3, #1
 8009dee:	e007      	b.n	8009e00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	695b      	ldr	r3, [r3, #20]
 8009df6:	f003 0304 	and.w	r3, r3, #4
 8009dfa:	2b04      	cmp	r3, #4
 8009dfc:	d1ca      	bne.n	8009d94 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009e14:	e042      	b.n	8009e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	695b      	ldr	r3, [r3, #20]
 8009e1c:	f003 0310 	and.w	r3, r3, #16
 8009e20:	2b10      	cmp	r3, #16
 8009e22:	d119      	bne.n	8009e58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f06f 0210 	mvn.w	r2, #16
 8009e2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2220      	movs	r2, #32
 8009e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	e029      	b.n	8009eac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e58:	f7fc fb82 	bl	8006560 <HAL_GetTick>
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	1ad3      	subs	r3, r2, r3
 8009e62:	68ba      	ldr	r2, [r7, #8]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d302      	bcc.n	8009e6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d116      	bne.n	8009e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2220      	movs	r2, #32
 8009e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e88:	f043 0220 	orr.w	r2, r3, #32
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	2200      	movs	r2, #0
 8009e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e007      	b.n	8009eac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	695b      	ldr	r3, [r3, #20]
 8009ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea6:	2b40      	cmp	r3, #64	; 0x40
 8009ea8:	d1b5      	bne.n	8009e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009eaa:	2300      	movs	r3, #0
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3710      	adds	r7, #16
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	695b      	ldr	r3, [r3, #20]
 8009ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009eca:	d11b      	bne.n	8009f04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009ed4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef0:	f043 0204 	orr.w	r2, r3, #4
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	e000      	b.n	8009f06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	370c      	adds	r7, #12
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
	...

08009f14 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b088      	sub	sp, #32
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d101      	bne.n	8009f26 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e128      	b.n	800a178 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d109      	bne.n	8009f46 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a90      	ldr	r2, [pc, #576]	; (800a180 <HAL_I2S_Init+0x26c>)
 8009f3e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f7f7 ff1b 	bl	8001d7c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2202      	movs	r2, #2
 8009f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	6812      	ldr	r2, [r2, #0]
 8009f58:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009f5c:	f023 030f 	bic.w	r3, r3, #15
 8009f60:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2202      	movs	r2, #2
 8009f68:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	d060      	beq.n	800a034 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d102      	bne.n	8009f80 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8009f7a:	2310      	movs	r3, #16
 8009f7c:	617b      	str	r3, [r7, #20]
 8009f7e:	e001      	b.n	8009f84 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8009f80:	2320      	movs	r3, #32
 8009f82:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	2b20      	cmp	r3, #32
 8009f8a:	d802      	bhi.n	8009f92 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8009f92:	2001      	movs	r0, #1
 8009f94:	f001 f9a0 	bl	800b2d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8009f98:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fa2:	d125      	bne.n	8009ff0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d010      	beq.n	8009fce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8009fb6:	4613      	mov	r3, r2
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4413      	add	r3, r2
 8009fbc:	005b      	lsls	r3, r3, #1
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	695b      	ldr	r3, [r3, #20]
 8009fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fc8:	3305      	adds	r3, #5
 8009fca:	613b      	str	r3, [r7, #16]
 8009fcc:	e01f      	b.n	800a00e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	00db      	lsls	r3, r3, #3
 8009fd2:	68fa      	ldr	r2, [r7, #12]
 8009fd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8009fd8:	4613      	mov	r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	4413      	add	r3, r2
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fea:	3305      	adds	r3, #5
 8009fec:	613b      	str	r3, [r7, #16]
 8009fee:	e00e      	b.n	800a00e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	005b      	lsls	r3, r3, #1
 800a000:	461a      	mov	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	695b      	ldr	r3, [r3, #20]
 800a006:	fbb2 f3f3 	udiv	r3, r2, r3
 800a00a:	3305      	adds	r3, #5
 800a00c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	4a5c      	ldr	r2, [pc, #368]	; (800a184 <HAL_I2S_Init+0x270>)
 800a012:	fba2 2303 	umull	r2, r3, r2, r3
 800a016:	08db      	lsrs	r3, r3, #3
 800a018:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	f003 0301 	and.w	r3, r3, #1
 800a020:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a022:	693a      	ldr	r2, [r7, #16]
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	085b      	lsrs	r3, r3, #1
 800a02a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	021b      	lsls	r3, r3, #8
 800a030:	61bb      	str	r3, [r7, #24]
 800a032:	e003      	b.n	800a03c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a034:	2302      	movs	r3, #2
 800a036:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a038:	2300      	movs	r3, #0
 800a03a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d902      	bls.n	800a048 <HAL_I2S_Init+0x134>
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	2bff      	cmp	r3, #255	; 0xff
 800a046:	d907      	bls.n	800a058 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a04c:	f043 0210 	orr.w	r2, r3, #16
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e08f      	b.n	800a178 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	691a      	ldr	r2, [r3, #16]
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	ea42 0103 	orr.w	r1, r2, r3
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	69fa      	ldr	r2, [r7, #28]
 800a068:	430a      	orrs	r2, r1
 800a06a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	69db      	ldr	r3, [r3, #28]
 800a072:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a076:	f023 030f 	bic.w	r3, r3, #15
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	6851      	ldr	r1, [r2, #4]
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	6892      	ldr	r2, [r2, #8]
 800a082:	4311      	orrs	r1, r2
 800a084:	687a      	ldr	r2, [r7, #4]
 800a086:	68d2      	ldr	r2, [r2, #12]
 800a088:	4311      	orrs	r1, r2
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	6992      	ldr	r2, [r2, #24]
 800a08e:	430a      	orrs	r2, r1
 800a090:	431a      	orrs	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a09a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a1b      	ldr	r3, [r3, #32]
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d161      	bne.n	800a168 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a38      	ldr	r2, [pc, #224]	; (800a188 <HAL_I2S_Init+0x274>)
 800a0a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a37      	ldr	r2, [pc, #220]	; (800a18c <HAL_I2S_Init+0x278>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d101      	bne.n	800a0b8 <HAL_I2S_Init+0x1a4>
 800a0b4:	4b36      	ldr	r3, [pc, #216]	; (800a190 <HAL_I2S_Init+0x27c>)
 800a0b6:	e001      	b.n	800a0bc <HAL_I2S_Init+0x1a8>
 800a0b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a0bc:	69db      	ldr	r3, [r3, #28]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	6812      	ldr	r2, [r2, #0]
 800a0c2:	4932      	ldr	r1, [pc, #200]	; (800a18c <HAL_I2S_Init+0x278>)
 800a0c4:	428a      	cmp	r2, r1
 800a0c6:	d101      	bne.n	800a0cc <HAL_I2S_Init+0x1b8>
 800a0c8:	4a31      	ldr	r2, [pc, #196]	; (800a190 <HAL_I2S_Init+0x27c>)
 800a0ca:	e001      	b.n	800a0d0 <HAL_I2S_Init+0x1bc>
 800a0cc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a0d0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a0d4:	f023 030f 	bic.w	r3, r3, #15
 800a0d8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4a2b      	ldr	r2, [pc, #172]	; (800a18c <HAL_I2S_Init+0x278>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d101      	bne.n	800a0e8 <HAL_I2S_Init+0x1d4>
 800a0e4:	4b2a      	ldr	r3, [pc, #168]	; (800a190 <HAL_I2S_Init+0x27c>)
 800a0e6:	e001      	b.n	800a0ec <HAL_I2S_Init+0x1d8>
 800a0e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a0ec:	2202      	movs	r2, #2
 800a0ee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a25      	ldr	r2, [pc, #148]	; (800a18c <HAL_I2S_Init+0x278>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d101      	bne.n	800a0fe <HAL_I2S_Init+0x1ea>
 800a0fa:	4b25      	ldr	r3, [pc, #148]	; (800a190 <HAL_I2S_Init+0x27c>)
 800a0fc:	e001      	b.n	800a102 <HAL_I2S_Init+0x1ee>
 800a0fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a102:	69db      	ldr	r3, [r3, #28]
 800a104:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a10e:	d003      	beq.n	800a118 <HAL_I2S_Init+0x204>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d103      	bne.n	800a120 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a118:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a11c:	613b      	str	r3, [r7, #16]
 800a11e:	e001      	b.n	800a124 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a120:	2300      	movs	r3, #0
 800a122:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a12e:	4313      	orrs	r3, r2
 800a130:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a138:	4313      	orrs	r3, r2
 800a13a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	699b      	ldr	r3, [r3, #24]
 800a140:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a142:	4313      	orrs	r3, r2
 800a144:	b29a      	uxth	r2, r3
 800a146:	897b      	ldrh	r3, [r7, #10]
 800a148:	4313      	orrs	r3, r2
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a150:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a0d      	ldr	r2, [pc, #52]	; (800a18c <HAL_I2S_Init+0x278>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d101      	bne.n	800a160 <HAL_I2S_Init+0x24c>
 800a15c:	4b0c      	ldr	r3, [pc, #48]	; (800a190 <HAL_I2S_Init+0x27c>)
 800a15e:	e001      	b.n	800a164 <HAL_I2S_Init+0x250>
 800a160:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a164:	897a      	ldrh	r2, [r7, #10]
 800a166:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2201      	movs	r2, #1
 800a172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3720      	adds	r7, #32
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}
 800a180:	0800a28b 	.word	0x0800a28b
 800a184:	cccccccd 	.word	0xcccccccd
 800a188:	0800a3a1 	.word	0x0800a3a1
 800a18c:	40003800 	.word	0x40003800
 800a190:	40003400 	.word	0x40003400

0800a194 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a19c:	bf00      	nop
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a1b0:	bf00      	nop
 800a1b2:	370c      	adds	r7, #12
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr

0800a1bc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a1c4:	bf00      	nop
 800a1c6:	370c      	adds	r7, #12
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b082      	sub	sp, #8
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1dc:	881a      	ldrh	r2, [r3, #0]
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e8:	1c9a      	adds	r2, r3, #2
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1f2:	b29b      	uxth	r3, r3
 800a1f4:	3b01      	subs	r3, #1
 800a1f6:	b29a      	uxth	r2, r3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a200:	b29b      	uxth	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10e      	bne.n	800a224 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	685a      	ldr	r2, [r3, #4]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a214:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2201      	movs	r2, #1
 800a21a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f7ff ffb8 	bl	800a194 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}

0800a22c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68da      	ldr	r2, [r3, #12]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a23e:	b292      	uxth	r2, r2
 800a240:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a246:	1c9a      	adds	r2, r3, #2
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a250:	b29b      	uxth	r3, r3
 800a252:	3b01      	subs	r3, #1
 800a254:	b29a      	uxth	r2, r3
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a25e:	b29b      	uxth	r3, r3
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10e      	bne.n	800a282 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	685a      	ldr	r2, [r3, #4]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a272:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7ff ff93 	bl	800a1a8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a282:	bf00      	nop
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b086      	sub	sp, #24
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	2b04      	cmp	r3, #4
 800a2a4:	d13a      	bne.n	800a31c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	f003 0301 	and.w	r3, r3, #1
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d109      	bne.n	800a2c4 <I2S_IRQHandler+0x3a>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ba:	2b40      	cmp	r3, #64	; 0x40
 800a2bc:	d102      	bne.n	800a2c4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f7ff ffb4 	bl	800a22c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ca:	2b40      	cmp	r3, #64	; 0x40
 800a2cc:	d126      	bne.n	800a31c <I2S_IRQHandler+0x92>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	f003 0320 	and.w	r3, r3, #32
 800a2d8:	2b20      	cmp	r3, #32
 800a2da:	d11f      	bne.n	800a31c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	685a      	ldr	r2, [r3, #4]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a2ea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	613b      	str	r3, [r7, #16]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	613b      	str	r3, [r7, #16]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	613b      	str	r3, [r7, #16]
 800a300:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2201      	movs	r2, #1
 800a306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a30e:	f043 0202 	orr.w	r2, r3, #2
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f7ff ff50 	bl	800a1bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a322:	b2db      	uxtb	r3, r3
 800a324:	2b03      	cmp	r3, #3
 800a326:	d136      	bne.n	800a396 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f003 0302 	and.w	r3, r3, #2
 800a32e:	2b02      	cmp	r3, #2
 800a330:	d109      	bne.n	800a346 <I2S_IRQHandler+0xbc>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a33c:	2b80      	cmp	r3, #128	; 0x80
 800a33e:	d102      	bne.n	800a346 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f7ff ff45 	bl	800a1d0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f003 0308 	and.w	r3, r3, #8
 800a34c:	2b08      	cmp	r3, #8
 800a34e:	d122      	bne.n	800a396 <I2S_IRQHandler+0x10c>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	f003 0320 	and.w	r3, r3, #32
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	d11b      	bne.n	800a396 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	685a      	ldr	r2, [r3, #4]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a36c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a36e:	2300      	movs	r3, #0
 800a370:	60fb      	str	r3, [r7, #12]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	60fb      	str	r3, [r7, #12]
 800a37a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a388:	f043 0204 	orr.w	r2, r3, #4
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7ff ff13 	bl	800a1bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a396:	bf00      	nop
 800a398:	3718      	adds	r7, #24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
	...

0800a3a0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b088      	sub	sp, #32
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4aa2      	ldr	r2, [pc, #648]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d101      	bne.n	800a3be <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a3ba:	4ba2      	ldr	r3, [pc, #648]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a3bc:	e001      	b.n	800a3c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a3be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a3c2:	689b      	ldr	r3, [r3, #8]
 800a3c4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4a9b      	ldr	r2, [pc, #620]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d101      	bne.n	800a3dc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a3d8:	4b9a      	ldr	r3, [pc, #616]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a3da:	e001      	b.n	800a3e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a3dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3ec:	d004      	beq.n	800a3f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f040 8099 	bne.w	800a52a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	f003 0302 	and.w	r3, r3, #2
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d107      	bne.n	800a412 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d002      	beq.n	800a412 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 f925 	bl	800a65c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	f003 0301 	and.w	r3, r3, #1
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d107      	bne.n	800a42c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a422:	2b00      	cmp	r3, #0
 800a424:	d002      	beq.n	800a42c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 f9c8 	bl	800a7bc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a42c:	69bb      	ldr	r3, [r7, #24]
 800a42e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a432:	2b40      	cmp	r3, #64	; 0x40
 800a434:	d13a      	bne.n	800a4ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	f003 0320 	and.w	r3, r3, #32
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d035      	beq.n	800a4ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a7e      	ldr	r2, [pc, #504]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d101      	bne.n	800a44e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a44a:	4b7e      	ldr	r3, [pc, #504]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a44c:	e001      	b.n	800a452 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a44e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4979      	ldr	r1, [pc, #484]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a45a:	428b      	cmp	r3, r1
 800a45c:	d101      	bne.n	800a462 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a45e:	4b79      	ldr	r3, [pc, #484]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a460:	e001      	b.n	800a466 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a462:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a466:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a46a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	685a      	ldr	r2, [r3, #4]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a47a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a47c:	2300      	movs	r3, #0
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	60fb      	str	r3, [r7, #12]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a49e:	f043 0202 	orr.w	r2, r3, #2
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fe88 	bl	800a1bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a4ac:	69fb      	ldr	r3, [r7, #28]
 800a4ae:	f003 0308 	and.w	r3, r3, #8
 800a4b2:	2b08      	cmp	r3, #8
 800a4b4:	f040 80be 	bne.w	800a634 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	f003 0320 	and.w	r3, r3, #32
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 80b8 	beq.w	800a634 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a4d2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a59      	ldr	r2, [pc, #356]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d101      	bne.n	800a4e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a4de:	4b59      	ldr	r3, [pc, #356]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a4e0:	e001      	b.n	800a4e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a4e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a4e6:	685a      	ldr	r2, [r3, #4]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4954      	ldr	r1, [pc, #336]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a4ee:	428b      	cmp	r3, r1
 800a4f0:	d101      	bne.n	800a4f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a4f2:	4b54      	ldr	r3, [pc, #336]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a4f4:	e001      	b.n	800a4fa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a4f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a4fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a4fe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a500:	2300      	movs	r3, #0
 800a502:	60bb      	str	r3, [r7, #8]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	60bb      	str	r3, [r7, #8]
 800a50c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2201      	movs	r2, #1
 800a512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a51a:	f043 0204 	orr.w	r2, r3, #4
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7ff fe4a 	bl	800a1bc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a528:	e084      	b.n	800a634 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	f003 0302 	and.w	r3, r3, #2
 800a530:	2b02      	cmp	r3, #2
 800a532:	d107      	bne.n	800a544 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d002      	beq.n	800a544 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f8be 	bl	800a6c0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800a544:	69fb      	ldr	r3, [r7, #28]
 800a546:	f003 0301 	and.w	r3, r3, #1
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d107      	bne.n	800a55e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a554:	2b00      	cmp	r3, #0
 800a556:	d002      	beq.n	800a55e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 f8fd 	bl	800a758 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a564:	2b40      	cmp	r3, #64	; 0x40
 800a566:	d12f      	bne.n	800a5c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	f003 0320 	and.w	r3, r3, #32
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d02a      	beq.n	800a5c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	685a      	ldr	r2, [r3, #4]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a580:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a2e      	ldr	r2, [pc, #184]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d101      	bne.n	800a590 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800a58c:	4b2d      	ldr	r3, [pc, #180]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a58e:	e001      	b.n	800a594 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800a590:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4929      	ldr	r1, [pc, #164]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a59c:	428b      	cmp	r3, r1
 800a59e:	d101      	bne.n	800a5a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800a5a0:	4b28      	ldr	r3, [pc, #160]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a5a2:	e001      	b.n	800a5a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800a5a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a5ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5ba:	f043 0202 	orr.w	r2, r3, #2
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f7ff fdfa 	bl	800a1bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	f003 0308 	and.w	r3, r3, #8
 800a5ce:	2b08      	cmp	r3, #8
 800a5d0:	d131      	bne.n	800a636 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f003 0320 	and.w	r3, r3, #32
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d02c      	beq.n	800a636 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a17      	ldr	r2, [pc, #92]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d101      	bne.n	800a5ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a5e6:	4b17      	ldr	r3, [pc, #92]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a5e8:	e001      	b.n	800a5ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a5ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4912      	ldr	r1, [pc, #72]	; (800a640 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a5f6:	428b      	cmp	r3, r1
 800a5f8:	d101      	bne.n	800a5fe <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800a5fa:	4b12      	ldr	r3, [pc, #72]	; (800a644 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a5fc:	e001      	b.n	800a602 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800a5fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a602:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a606:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	685a      	ldr	r2, [r3, #4]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a616:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a624:	f043 0204 	orr.w	r2, r3, #4
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7ff fdc5 	bl	800a1bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a632:	e000      	b.n	800a636 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a634:	bf00      	nop
}
 800a636:	bf00      	nop
 800a638:	3720      	adds	r7, #32
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	bf00      	nop
 800a640:	40003800 	.word	0x40003800
 800a644:	40003400 	.word	0x40003400

0800a648 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800a650:	bf00      	nop
 800a652:	370c      	adds	r7, #12
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a668:	1c99      	adds	r1, r3, #2
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	6251      	str	r1, [r2, #36]	; 0x24
 800a66e:	881a      	ldrh	r2, [r3, #0]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	3b01      	subs	r3, #1
 800a67e:	b29a      	uxth	r2, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a688:	b29b      	uxth	r3, r3
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d113      	bne.n	800a6b6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	685a      	ldr	r2, [r3, #4]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a69c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d106      	bne.n	800a6b6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff ffc9 	bl	800a648 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a6b6:	bf00      	nop
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
	...

0800a6c0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6cc:	1c99      	adds	r1, r3, #2
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	6251      	str	r1, [r2, #36]	; 0x24
 800a6d2:	8819      	ldrh	r1, [r3, #0]
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a1d      	ldr	r2, [pc, #116]	; (800a750 <I2SEx_TxISR_I2SExt+0x90>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d101      	bne.n	800a6e2 <I2SEx_TxISR_I2SExt+0x22>
 800a6de:	4b1d      	ldr	r3, [pc, #116]	; (800a754 <I2SEx_TxISR_I2SExt+0x94>)
 800a6e0:	e001      	b.n	800a6e6 <I2SEx_TxISR_I2SExt+0x26>
 800a6e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6e6:	460a      	mov	r2, r1
 800a6e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	b29a      	uxth	r2, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6fc:	b29b      	uxth	r3, r3
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d121      	bne.n	800a746 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a12      	ldr	r2, [pc, #72]	; (800a750 <I2SEx_TxISR_I2SExt+0x90>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d101      	bne.n	800a710 <I2SEx_TxISR_I2SExt+0x50>
 800a70c:	4b11      	ldr	r3, [pc, #68]	; (800a754 <I2SEx_TxISR_I2SExt+0x94>)
 800a70e:	e001      	b.n	800a714 <I2SEx_TxISR_I2SExt+0x54>
 800a710:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a714:	685a      	ldr	r2, [r3, #4]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	490d      	ldr	r1, [pc, #52]	; (800a750 <I2SEx_TxISR_I2SExt+0x90>)
 800a71c:	428b      	cmp	r3, r1
 800a71e:	d101      	bne.n	800a724 <I2SEx_TxISR_I2SExt+0x64>
 800a720:	4b0c      	ldr	r3, [pc, #48]	; (800a754 <I2SEx_TxISR_I2SExt+0x94>)
 800a722:	e001      	b.n	800a728 <I2SEx_TxISR_I2SExt+0x68>
 800a724:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a728:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a72c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a732:	b29b      	uxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	d106      	bne.n	800a746 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f7ff ff81 	bl	800a648 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a746:	bf00      	nop
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	40003800 	.word	0x40003800
 800a754:	40003400 	.word	0x40003400

0800a758 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	68d8      	ldr	r0, [r3, #12]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a76a:	1c99      	adds	r1, r3, #2
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a770:	b282      	uxth	r2, r0
 800a772:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a778:	b29b      	uxth	r3, r3
 800a77a:	3b01      	subs	r3, #1
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a786:	b29b      	uxth	r3, r3
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d113      	bne.n	800a7b4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	685a      	ldr	r2, [r3, #4]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a79a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d106      	bne.n	800a7b4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f7ff ff4a 	bl	800a648 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a7b4:	bf00      	nop
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a20      	ldr	r2, [pc, #128]	; (800a84c <I2SEx_RxISR_I2SExt+0x90>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d101      	bne.n	800a7d2 <I2SEx_RxISR_I2SExt+0x16>
 800a7ce:	4b20      	ldr	r3, [pc, #128]	; (800a850 <I2SEx_RxISR_I2SExt+0x94>)
 800a7d0:	e001      	b.n	800a7d6 <I2SEx_RxISR_I2SExt+0x1a>
 800a7d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a7d6:	68d8      	ldr	r0, [r3, #12]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7dc:	1c99      	adds	r1, r3, #2
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a7e2:	b282      	uxth	r2, r0
 800a7e4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	b29a      	uxth	r2, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d121      	bne.n	800a842 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4a12      	ldr	r2, [pc, #72]	; (800a84c <I2SEx_RxISR_I2SExt+0x90>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d101      	bne.n	800a80c <I2SEx_RxISR_I2SExt+0x50>
 800a808:	4b11      	ldr	r3, [pc, #68]	; (800a850 <I2SEx_RxISR_I2SExt+0x94>)
 800a80a:	e001      	b.n	800a810 <I2SEx_RxISR_I2SExt+0x54>
 800a80c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a810:	685a      	ldr	r2, [r3, #4]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	490d      	ldr	r1, [pc, #52]	; (800a84c <I2SEx_RxISR_I2SExt+0x90>)
 800a818:	428b      	cmp	r3, r1
 800a81a:	d101      	bne.n	800a820 <I2SEx_RxISR_I2SExt+0x64>
 800a81c:	4b0c      	ldr	r3, [pc, #48]	; (800a850 <I2SEx_RxISR_I2SExt+0x94>)
 800a81e:	e001      	b.n	800a824 <I2SEx_RxISR_I2SExt+0x68>
 800a820:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a824:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a828:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a82e:	b29b      	uxth	r3, r3
 800a830:	2b00      	cmp	r3, #0
 800a832:	d106      	bne.n	800a842 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f7ff ff03 	bl	800a648 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a842:	bf00      	nop
 800a844:	3708      	adds	r7, #8
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	40003800 	.word	0x40003800
 800a850:	40003400 	.word	0x40003400

0800a854 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b086      	sub	sp, #24
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d101      	bne.n	800a866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a862:	2301      	movs	r3, #1
 800a864:	e264      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f003 0301 	and.w	r3, r3, #1
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d075      	beq.n	800a95e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a872:	4ba3      	ldr	r3, [pc, #652]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	f003 030c 	and.w	r3, r3, #12
 800a87a:	2b04      	cmp	r3, #4
 800a87c:	d00c      	beq.n	800a898 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a87e:	4ba0      	ldr	r3, [pc, #640]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a880:	689b      	ldr	r3, [r3, #8]
 800a882:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a886:	2b08      	cmp	r3, #8
 800a888:	d112      	bne.n	800a8b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a88a:	4b9d      	ldr	r3, [pc, #628]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a892:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a896:	d10b      	bne.n	800a8b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a898:	4b99      	ldr	r3, [pc, #612]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d05b      	beq.n	800a95c <HAL_RCC_OscConfig+0x108>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d157      	bne.n	800a95c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	e23f      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8b8:	d106      	bne.n	800a8c8 <HAL_RCC_OscConfig+0x74>
 800a8ba:	4b91      	ldr	r3, [pc, #580]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a90      	ldr	r2, [pc, #576]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8c4:	6013      	str	r3, [r2, #0]
 800a8c6:	e01d      	b.n	800a904 <HAL_RCC_OscConfig+0xb0>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8d0:	d10c      	bne.n	800a8ec <HAL_RCC_OscConfig+0x98>
 800a8d2:	4b8b      	ldr	r3, [pc, #556]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a8a      	ldr	r2, [pc, #552]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	4b88      	ldr	r3, [pc, #544]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a87      	ldr	r2, [pc, #540]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8e8:	6013      	str	r3, [r2, #0]
 800a8ea:	e00b      	b.n	800a904 <HAL_RCC_OscConfig+0xb0>
 800a8ec:	4b84      	ldr	r3, [pc, #528]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a83      	ldr	r2, [pc, #524]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8f6:	6013      	str	r3, [r2, #0]
 800a8f8:	4b81      	ldr	r3, [pc, #516]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a80      	ldr	r2, [pc, #512]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a8fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a902:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d013      	beq.n	800a934 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a90c:	f7fb fe28 	bl	8006560 <HAL_GetTick>
 800a910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a912:	e008      	b.n	800a926 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a914:	f7fb fe24 	bl	8006560 <HAL_GetTick>
 800a918:	4602      	mov	r2, r0
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	1ad3      	subs	r3, r2, r3
 800a91e:	2b64      	cmp	r3, #100	; 0x64
 800a920:	d901      	bls.n	800a926 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a922:	2303      	movs	r3, #3
 800a924:	e204      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a926:	4b76      	ldr	r3, [pc, #472]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0f0      	beq.n	800a914 <HAL_RCC_OscConfig+0xc0>
 800a932:	e014      	b.n	800a95e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a934:	f7fb fe14 	bl	8006560 <HAL_GetTick>
 800a938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a93a:	e008      	b.n	800a94e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a93c:	f7fb fe10 	bl	8006560 <HAL_GetTick>
 800a940:	4602      	mov	r2, r0
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	1ad3      	subs	r3, r2, r3
 800a946:	2b64      	cmp	r3, #100	; 0x64
 800a948:	d901      	bls.n	800a94e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a94a:	2303      	movs	r3, #3
 800a94c:	e1f0      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a94e:	4b6c      	ldr	r3, [pc, #432]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a956:	2b00      	cmp	r3, #0
 800a958:	d1f0      	bne.n	800a93c <HAL_RCC_OscConfig+0xe8>
 800a95a:	e000      	b.n	800a95e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a95c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 0302 	and.w	r3, r3, #2
 800a966:	2b00      	cmp	r3, #0
 800a968:	d063      	beq.n	800aa32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a96a:	4b65      	ldr	r3, [pc, #404]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	f003 030c 	and.w	r3, r3, #12
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00b      	beq.n	800a98e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a976:	4b62      	ldr	r3, [pc, #392]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a97e:	2b08      	cmp	r3, #8
 800a980:	d11c      	bne.n	800a9bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a982:	4b5f      	ldr	r3, [pc, #380]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d116      	bne.n	800a9bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a98e:	4b5c      	ldr	r3, [pc, #368]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f003 0302 	and.w	r3, r3, #2
 800a996:	2b00      	cmp	r3, #0
 800a998:	d005      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x152>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	68db      	ldr	r3, [r3, #12]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d001      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e1c4      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9a6:	4b56      	ldr	r3, [pc, #344]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	691b      	ldr	r3, [r3, #16]
 800a9b2:	00db      	lsls	r3, r3, #3
 800a9b4:	4952      	ldr	r1, [pc, #328]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9ba:	e03a      	b.n	800aa32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d020      	beq.n	800aa06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a9c4:	4b4f      	ldr	r3, [pc, #316]	; (800ab04 <HAL_RCC_OscConfig+0x2b0>)
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ca:	f7fb fdc9 	bl	8006560 <HAL_GetTick>
 800a9ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9d0:	e008      	b.n	800a9e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9d2:	f7fb fdc5 	bl	8006560 <HAL_GetTick>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	d901      	bls.n	800a9e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	e1a5      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9e4:	4b46      	ldr	r3, [pc, #280]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f003 0302 	and.w	r3, r3, #2
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d0f0      	beq.n	800a9d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9f0:	4b43      	ldr	r3, [pc, #268]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	691b      	ldr	r3, [r3, #16]
 800a9fc:	00db      	lsls	r3, r3, #3
 800a9fe:	4940      	ldr	r1, [pc, #256]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aa00:	4313      	orrs	r3, r2
 800aa02:	600b      	str	r3, [r1, #0]
 800aa04:	e015      	b.n	800aa32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa06:	4b3f      	ldr	r3, [pc, #252]	; (800ab04 <HAL_RCC_OscConfig+0x2b0>)
 800aa08:	2200      	movs	r2, #0
 800aa0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa0c:	f7fb fda8 	bl	8006560 <HAL_GetTick>
 800aa10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa12:	e008      	b.n	800aa26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa14:	f7fb fda4 	bl	8006560 <HAL_GetTick>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	1ad3      	subs	r3, r2, r3
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	d901      	bls.n	800aa26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aa22:	2303      	movs	r3, #3
 800aa24:	e184      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa26:	4b36      	ldr	r3, [pc, #216]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f003 0302 	and.w	r3, r3, #2
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1f0      	bne.n	800aa14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 0308 	and.w	r3, r3, #8
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d030      	beq.n	800aaa0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	695b      	ldr	r3, [r3, #20]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d016      	beq.n	800aa74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aa46:	4b30      	ldr	r3, [pc, #192]	; (800ab08 <HAL_RCC_OscConfig+0x2b4>)
 800aa48:	2201      	movs	r2, #1
 800aa4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa4c:	f7fb fd88 	bl	8006560 <HAL_GetTick>
 800aa50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa52:	e008      	b.n	800aa66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa54:	f7fb fd84 	bl	8006560 <HAL_GetTick>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	1ad3      	subs	r3, r2, r3
 800aa5e:	2b02      	cmp	r3, #2
 800aa60:	d901      	bls.n	800aa66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aa62:	2303      	movs	r3, #3
 800aa64:	e164      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa66:	4b26      	ldr	r3, [pc, #152]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aa68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa6a:	f003 0302 	and.w	r3, r3, #2
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d0f0      	beq.n	800aa54 <HAL_RCC_OscConfig+0x200>
 800aa72:	e015      	b.n	800aaa0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa74:	4b24      	ldr	r3, [pc, #144]	; (800ab08 <HAL_RCC_OscConfig+0x2b4>)
 800aa76:	2200      	movs	r2, #0
 800aa78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa7a:	f7fb fd71 	bl	8006560 <HAL_GetTick>
 800aa7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa80:	e008      	b.n	800aa94 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa82:	f7fb fd6d 	bl	8006560 <HAL_GetTick>
 800aa86:	4602      	mov	r2, r0
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	1ad3      	subs	r3, r2, r3
 800aa8c:	2b02      	cmp	r3, #2
 800aa8e:	d901      	bls.n	800aa94 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800aa90:	2303      	movs	r3, #3
 800aa92:	e14d      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa94:	4b1a      	ldr	r3, [pc, #104]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aa96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa98:	f003 0302 	and.w	r3, r3, #2
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d1f0      	bne.n	800aa82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f003 0304 	and.w	r3, r3, #4
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 80a0 	beq.w	800abee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aaae:	2300      	movs	r3, #0
 800aab0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aab2:	4b13      	ldr	r3, [pc, #76]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d10f      	bne.n	800aade <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aabe:	2300      	movs	r3, #0
 800aac0:	60bb      	str	r3, [r7, #8]
 800aac2:	4b0f      	ldr	r3, [pc, #60]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac6:	4a0e      	ldr	r2, [pc, #56]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aacc:	6413      	str	r3, [r2, #64]	; 0x40
 800aace:	4b0c      	ldr	r3, [pc, #48]	; (800ab00 <HAL_RCC_OscConfig+0x2ac>)
 800aad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aad6:	60bb      	str	r3, [r7, #8]
 800aad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aada:	2301      	movs	r3, #1
 800aadc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aade:	4b0b      	ldr	r3, [pc, #44]	; (800ab0c <HAL_RCC_OscConfig+0x2b8>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d121      	bne.n	800ab2e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800aaea:	4b08      	ldr	r3, [pc, #32]	; (800ab0c <HAL_RCC_OscConfig+0x2b8>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4a07      	ldr	r2, [pc, #28]	; (800ab0c <HAL_RCC_OscConfig+0x2b8>)
 800aaf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aaf6:	f7fb fd33 	bl	8006560 <HAL_GetTick>
 800aafa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aafc:	e011      	b.n	800ab22 <HAL_RCC_OscConfig+0x2ce>
 800aafe:	bf00      	nop
 800ab00:	40023800 	.word	0x40023800
 800ab04:	42470000 	.word	0x42470000
 800ab08:	42470e80 	.word	0x42470e80
 800ab0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab10:	f7fb fd26 	bl	8006560 <HAL_GetTick>
 800ab14:	4602      	mov	r2, r0
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	1ad3      	subs	r3, r2, r3
 800ab1a:	2b02      	cmp	r3, #2
 800ab1c:	d901      	bls.n	800ab22 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800ab1e:	2303      	movs	r3, #3
 800ab20:	e106      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab22:	4b85      	ldr	r3, [pc, #532]	; (800ad38 <HAL_RCC_OscConfig+0x4e4>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0f0      	beq.n	800ab10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d106      	bne.n	800ab44 <HAL_RCC_OscConfig+0x2f0>
 800ab36:	4b81      	ldr	r3, [pc, #516]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab3a:	4a80      	ldr	r2, [pc, #512]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab3c:	f043 0301 	orr.w	r3, r3, #1
 800ab40:	6713      	str	r3, [r2, #112]	; 0x70
 800ab42:	e01c      	b.n	800ab7e <HAL_RCC_OscConfig+0x32a>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	2b05      	cmp	r3, #5
 800ab4a:	d10c      	bne.n	800ab66 <HAL_RCC_OscConfig+0x312>
 800ab4c:	4b7b      	ldr	r3, [pc, #492]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab50:	4a7a      	ldr	r2, [pc, #488]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab52:	f043 0304 	orr.w	r3, r3, #4
 800ab56:	6713      	str	r3, [r2, #112]	; 0x70
 800ab58:	4b78      	ldr	r3, [pc, #480]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab5c:	4a77      	ldr	r2, [pc, #476]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab5e:	f043 0301 	orr.w	r3, r3, #1
 800ab62:	6713      	str	r3, [r2, #112]	; 0x70
 800ab64:	e00b      	b.n	800ab7e <HAL_RCC_OscConfig+0x32a>
 800ab66:	4b75      	ldr	r3, [pc, #468]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab6a:	4a74      	ldr	r2, [pc, #464]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab6c:	f023 0301 	bic.w	r3, r3, #1
 800ab70:	6713      	str	r3, [r2, #112]	; 0x70
 800ab72:	4b72      	ldr	r3, [pc, #456]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab76:	4a71      	ldr	r2, [pc, #452]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ab78:	f023 0304 	bic.w	r3, r3, #4
 800ab7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d015      	beq.n	800abb2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab86:	f7fb fceb 	bl	8006560 <HAL_GetTick>
 800ab8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ab8c:	e00a      	b.n	800aba4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab8e:	f7fb fce7 	bl	8006560 <HAL_GetTick>
 800ab92:	4602      	mov	r2, r0
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	1ad3      	subs	r3, r2, r3
 800ab98:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d901      	bls.n	800aba4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800aba0:	2303      	movs	r3, #3
 800aba2:	e0c5      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aba4:	4b65      	ldr	r3, [pc, #404]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800aba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aba8:	f003 0302 	and.w	r3, r3, #2
 800abac:	2b00      	cmp	r3, #0
 800abae:	d0ee      	beq.n	800ab8e <HAL_RCC_OscConfig+0x33a>
 800abb0:	e014      	b.n	800abdc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800abb2:	f7fb fcd5 	bl	8006560 <HAL_GetTick>
 800abb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abb8:	e00a      	b.n	800abd0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abba:	f7fb fcd1 	bl	8006560 <HAL_GetTick>
 800abbe:	4602      	mov	r2, r0
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	1ad3      	subs	r3, r2, r3
 800abc4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abc8:	4293      	cmp	r3, r2
 800abca:	d901      	bls.n	800abd0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800abcc:	2303      	movs	r3, #3
 800abce:	e0af      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abd0:	4b5a      	ldr	r3, [pc, #360]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800abd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd4:	f003 0302 	and.w	r3, r3, #2
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d1ee      	bne.n	800abba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800abdc:	7dfb      	ldrb	r3, [r7, #23]
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d105      	bne.n	800abee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800abe2:	4b56      	ldr	r3, [pc, #344]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800abe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abe6:	4a55      	ldr	r2, [pc, #340]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800abe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800abec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	699b      	ldr	r3, [r3, #24]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	f000 809b 	beq.w	800ad2e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800abf8:	4b50      	ldr	r3, [pc, #320]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	f003 030c 	and.w	r3, r3, #12
 800ac00:	2b08      	cmp	r3, #8
 800ac02:	d05c      	beq.n	800acbe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	2b02      	cmp	r3, #2
 800ac0a:	d141      	bne.n	800ac90 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac0c:	4b4c      	ldr	r3, [pc, #304]	; (800ad40 <HAL_RCC_OscConfig+0x4ec>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac12:	f7fb fca5 	bl	8006560 <HAL_GetTick>
 800ac16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac18:	e008      	b.n	800ac2c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac1a:	f7fb fca1 	bl	8006560 <HAL_GetTick>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	1ad3      	subs	r3, r2, r3
 800ac24:	2b02      	cmp	r3, #2
 800ac26:	d901      	bls.n	800ac2c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e081      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac2c:	4b43      	ldr	r3, [pc, #268]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1f0      	bne.n	800ac1a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	69da      	ldr	r2, [r3, #28]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6a1b      	ldr	r3, [r3, #32]
 800ac40:	431a      	orrs	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac46:	019b      	lsls	r3, r3, #6
 800ac48:	431a      	orrs	r2, r3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4e:	085b      	lsrs	r3, r3, #1
 800ac50:	3b01      	subs	r3, #1
 800ac52:	041b      	lsls	r3, r3, #16
 800ac54:	431a      	orrs	r2, r3
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5a:	061b      	lsls	r3, r3, #24
 800ac5c:	4937      	ldr	r1, [pc, #220]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac62:	4b37      	ldr	r3, [pc, #220]	; (800ad40 <HAL_RCC_OscConfig+0x4ec>)
 800ac64:	2201      	movs	r2, #1
 800ac66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac68:	f7fb fc7a 	bl	8006560 <HAL_GetTick>
 800ac6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac6e:	e008      	b.n	800ac82 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac70:	f7fb fc76 	bl	8006560 <HAL_GetTick>
 800ac74:	4602      	mov	r2, r0
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	1ad3      	subs	r3, r2, r3
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d901      	bls.n	800ac82 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800ac7e:	2303      	movs	r3, #3
 800ac80:	e056      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac82:	4b2e      	ldr	r3, [pc, #184]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d0f0      	beq.n	800ac70 <HAL_RCC_OscConfig+0x41c>
 800ac8e:	e04e      	b.n	800ad2e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac90:	4b2b      	ldr	r3, [pc, #172]	; (800ad40 <HAL_RCC_OscConfig+0x4ec>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac96:	f7fb fc63 	bl	8006560 <HAL_GetTick>
 800ac9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac9c:	e008      	b.n	800acb0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac9e:	f7fb fc5f 	bl	8006560 <HAL_GetTick>
 800aca2:	4602      	mov	r2, r0
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	1ad3      	subs	r3, r2, r3
 800aca8:	2b02      	cmp	r3, #2
 800acaa:	d901      	bls.n	800acb0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800acac:	2303      	movs	r3, #3
 800acae:	e03f      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acb0:	4b22      	ldr	r3, [pc, #136]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1f0      	bne.n	800ac9e <HAL_RCC_OscConfig+0x44a>
 800acbc:	e037      	b.n	800ad2e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d101      	bne.n	800acca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800acc6:	2301      	movs	r3, #1
 800acc8:	e032      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800acca:	4b1c      	ldr	r3, [pc, #112]	; (800ad3c <HAL_RCC_OscConfig+0x4e8>)
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	699b      	ldr	r3, [r3, #24]
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d028      	beq.n	800ad2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d121      	bne.n	800ad2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d11a      	bne.n	800ad2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800acfa:	4013      	ands	r3, r2
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad00:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d111      	bne.n	800ad2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad10:	085b      	lsrs	r3, r3, #1
 800ad12:	3b01      	subs	r3, #1
 800ad14:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d107      	bne.n	800ad2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad24:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d001      	beq.n	800ad2e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	e000      	b.n	800ad30 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800ad2e:	2300      	movs	r3, #0
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3718      	adds	r7, #24
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}
 800ad38:	40007000 	.word	0x40007000
 800ad3c:	40023800 	.word	0x40023800
 800ad40:	42470060 	.word	0x42470060

0800ad44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d101      	bne.n	800ad58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e0cc      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ad58:	4b68      	ldr	r3, [pc, #416]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 0307 	and.w	r3, r3, #7
 800ad60:	683a      	ldr	r2, [r7, #0]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d90c      	bls.n	800ad80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad66:	4b65      	ldr	r3, [pc, #404]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	b2d2      	uxtb	r2, r2
 800ad6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad6e:	4b63      	ldr	r3, [pc, #396]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f003 0307 	and.w	r3, r3, #7
 800ad76:	683a      	ldr	r2, [r7, #0]
 800ad78:	429a      	cmp	r2, r3
 800ad7a:	d001      	beq.n	800ad80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e0b8      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f003 0302 	and.w	r3, r3, #2
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d020      	beq.n	800adce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 0304 	and.w	r3, r3, #4
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d005      	beq.n	800ada4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ad98:	4b59      	ldr	r3, [pc, #356]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	4a58      	ldr	r2, [pc, #352]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ad9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ada2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f003 0308 	and.w	r3, r3, #8
 800adac:	2b00      	cmp	r3, #0
 800adae:	d005      	beq.n	800adbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800adb0:	4b53      	ldr	r3, [pc, #332]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800adb2:	689b      	ldr	r3, [r3, #8]
 800adb4:	4a52      	ldr	r2, [pc, #328]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800adb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800adba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adbc:	4b50      	ldr	r3, [pc, #320]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	494d      	ldr	r1, [pc, #308]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800adca:	4313      	orrs	r3, r2
 800adcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f003 0301 	and.w	r3, r3, #1
 800add6:	2b00      	cmp	r3, #0
 800add8:	d044      	beq.n	800ae64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	685b      	ldr	r3, [r3, #4]
 800adde:	2b01      	cmp	r3, #1
 800ade0:	d107      	bne.n	800adf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ade2:	4b47      	ldr	r3, [pc, #284]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adea:	2b00      	cmp	r3, #0
 800adec:	d119      	bne.n	800ae22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800adee:	2301      	movs	r3, #1
 800adf0:	e07f      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	2b02      	cmp	r3, #2
 800adf8:	d003      	beq.n	800ae02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800adfe:	2b03      	cmp	r3, #3
 800ae00:	d107      	bne.n	800ae12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae02:	4b3f      	ldr	r3, [pc, #252]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d109      	bne.n	800ae22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e06f      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae12:	4b3b      	ldr	r3, [pc, #236]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f003 0302 	and.w	r3, r3, #2
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d101      	bne.n	800ae22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e067      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae22:	4b37      	ldr	r3, [pc, #220]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae24:	689b      	ldr	r3, [r3, #8]
 800ae26:	f023 0203 	bic.w	r2, r3, #3
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	4934      	ldr	r1, [pc, #208]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae30:	4313      	orrs	r3, r2
 800ae32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ae34:	f7fb fb94 	bl	8006560 <HAL_GetTick>
 800ae38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae3a:	e00a      	b.n	800ae52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae3c:	f7fb fb90 	bl	8006560 <HAL_GetTick>
 800ae40:	4602      	mov	r2, r0
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	1ad3      	subs	r3, r2, r3
 800ae46:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d901      	bls.n	800ae52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ae4e:	2303      	movs	r3, #3
 800ae50:	e04f      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae52:	4b2b      	ldr	r3, [pc, #172]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	f003 020c 	and.w	r2, r3, #12
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	009b      	lsls	r3, r3, #2
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d1eb      	bne.n	800ae3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ae64:	4b25      	ldr	r3, [pc, #148]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f003 0307 	and.w	r3, r3, #7
 800ae6c:	683a      	ldr	r2, [r7, #0]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d20c      	bcs.n	800ae8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae72:	4b22      	ldr	r3, [pc, #136]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ae74:	683a      	ldr	r2, [r7, #0]
 800ae76:	b2d2      	uxtb	r2, r2
 800ae78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae7a:	4b20      	ldr	r3, [pc, #128]	; (800aefc <HAL_RCC_ClockConfig+0x1b8>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 0307 	and.w	r3, r3, #7
 800ae82:	683a      	ldr	r2, [r7, #0]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d001      	beq.n	800ae8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e032      	b.n	800aef2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f003 0304 	and.w	r3, r3, #4
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d008      	beq.n	800aeaa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ae98:	4b19      	ldr	r3, [pc, #100]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800ae9a:	689b      	ldr	r3, [r3, #8]
 800ae9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	4916      	ldr	r1, [pc, #88]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800aea6:	4313      	orrs	r3, r2
 800aea8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f003 0308 	and.w	r3, r3, #8
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d009      	beq.n	800aeca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aeb6:	4b12      	ldr	r3, [pc, #72]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	691b      	ldr	r3, [r3, #16]
 800aec2:	00db      	lsls	r3, r3, #3
 800aec4:	490e      	ldr	r1, [pc, #56]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800aec6:	4313      	orrs	r3, r2
 800aec8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800aeca:	f000 f821 	bl	800af10 <HAL_RCC_GetSysClockFreq>
 800aece:	4602      	mov	r2, r0
 800aed0:	4b0b      	ldr	r3, [pc, #44]	; (800af00 <HAL_RCC_ClockConfig+0x1bc>)
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	091b      	lsrs	r3, r3, #4
 800aed6:	f003 030f 	and.w	r3, r3, #15
 800aeda:	490a      	ldr	r1, [pc, #40]	; (800af04 <HAL_RCC_ClockConfig+0x1c0>)
 800aedc:	5ccb      	ldrb	r3, [r1, r3]
 800aede:	fa22 f303 	lsr.w	r3, r2, r3
 800aee2:	4a09      	ldr	r2, [pc, #36]	; (800af08 <HAL_RCC_ClockConfig+0x1c4>)
 800aee4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800aee6:	4b09      	ldr	r3, [pc, #36]	; (800af0c <HAL_RCC_ClockConfig+0x1c8>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fb faf4 	bl	80064d8 <HAL_InitTick>

  return HAL_OK;
 800aef0:	2300      	movs	r3, #0
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	40023c00 	.word	0x40023c00
 800af00:	40023800 	.word	0x40023800
 800af04:	080108f4 	.word	0x080108f4
 800af08:	20000004 	.word	0x20000004
 800af0c:	200001e4 	.word	0x200001e4

0800af10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800af14:	b084      	sub	sp, #16
 800af16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800af18:	2300      	movs	r3, #0
 800af1a:	607b      	str	r3, [r7, #4]
 800af1c:	2300      	movs	r3, #0
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	2300      	movs	r3, #0
 800af22:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800af24:	2300      	movs	r3, #0
 800af26:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af28:	4b67      	ldr	r3, [pc, #412]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	f003 030c 	and.w	r3, r3, #12
 800af30:	2b08      	cmp	r3, #8
 800af32:	d00d      	beq.n	800af50 <HAL_RCC_GetSysClockFreq+0x40>
 800af34:	2b08      	cmp	r3, #8
 800af36:	f200 80bd 	bhi.w	800b0b4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d002      	beq.n	800af44 <HAL_RCC_GetSysClockFreq+0x34>
 800af3e:	2b04      	cmp	r3, #4
 800af40:	d003      	beq.n	800af4a <HAL_RCC_GetSysClockFreq+0x3a>
 800af42:	e0b7      	b.n	800b0b4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800af44:	4b61      	ldr	r3, [pc, #388]	; (800b0cc <HAL_RCC_GetSysClockFreq+0x1bc>)
 800af46:	60bb      	str	r3, [r7, #8]
       break;
 800af48:	e0b7      	b.n	800b0ba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800af4a:	4b61      	ldr	r3, [pc, #388]	; (800b0d0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800af4c:	60bb      	str	r3, [r7, #8]
      break;
 800af4e:	e0b4      	b.n	800b0ba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800af50:	4b5d      	ldr	r3, [pc, #372]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af58:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800af5a:	4b5b      	ldr	r3, [pc, #364]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af62:	2b00      	cmp	r3, #0
 800af64:	d04d      	beq.n	800b002 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800af66:	4b58      	ldr	r3, [pc, #352]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	099b      	lsrs	r3, r3, #6
 800af6c:	461a      	mov	r2, r3
 800af6e:	f04f 0300 	mov.w	r3, #0
 800af72:	f240 10ff 	movw	r0, #511	; 0x1ff
 800af76:	f04f 0100 	mov.w	r1, #0
 800af7a:	ea02 0800 	and.w	r8, r2, r0
 800af7e:	ea03 0901 	and.w	r9, r3, r1
 800af82:	4640      	mov	r0, r8
 800af84:	4649      	mov	r1, r9
 800af86:	f04f 0200 	mov.w	r2, #0
 800af8a:	f04f 0300 	mov.w	r3, #0
 800af8e:	014b      	lsls	r3, r1, #5
 800af90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800af94:	0142      	lsls	r2, r0, #5
 800af96:	4610      	mov	r0, r2
 800af98:	4619      	mov	r1, r3
 800af9a:	ebb0 0008 	subs.w	r0, r0, r8
 800af9e:	eb61 0109 	sbc.w	r1, r1, r9
 800afa2:	f04f 0200 	mov.w	r2, #0
 800afa6:	f04f 0300 	mov.w	r3, #0
 800afaa:	018b      	lsls	r3, r1, #6
 800afac:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800afb0:	0182      	lsls	r2, r0, #6
 800afb2:	1a12      	subs	r2, r2, r0
 800afb4:	eb63 0301 	sbc.w	r3, r3, r1
 800afb8:	f04f 0000 	mov.w	r0, #0
 800afbc:	f04f 0100 	mov.w	r1, #0
 800afc0:	00d9      	lsls	r1, r3, #3
 800afc2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800afc6:	00d0      	lsls	r0, r2, #3
 800afc8:	4602      	mov	r2, r0
 800afca:	460b      	mov	r3, r1
 800afcc:	eb12 0208 	adds.w	r2, r2, r8
 800afd0:	eb43 0309 	adc.w	r3, r3, r9
 800afd4:	f04f 0000 	mov.w	r0, #0
 800afd8:	f04f 0100 	mov.w	r1, #0
 800afdc:	0259      	lsls	r1, r3, #9
 800afde:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800afe2:	0250      	lsls	r0, r2, #9
 800afe4:	4602      	mov	r2, r0
 800afe6:	460b      	mov	r3, r1
 800afe8:	4610      	mov	r0, r2
 800afea:	4619      	mov	r1, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	461a      	mov	r2, r3
 800aff0:	f04f 0300 	mov.w	r3, #0
 800aff4:	f7f5 fdcc 	bl	8000b90 <__aeabi_uldivmod>
 800aff8:	4602      	mov	r2, r0
 800affa:	460b      	mov	r3, r1
 800affc:	4613      	mov	r3, r2
 800affe:	60fb      	str	r3, [r7, #12]
 800b000:	e04a      	b.n	800b098 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b002:	4b31      	ldr	r3, [pc, #196]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	099b      	lsrs	r3, r3, #6
 800b008:	461a      	mov	r2, r3
 800b00a:	f04f 0300 	mov.w	r3, #0
 800b00e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b012:	f04f 0100 	mov.w	r1, #0
 800b016:	ea02 0400 	and.w	r4, r2, r0
 800b01a:	ea03 0501 	and.w	r5, r3, r1
 800b01e:	4620      	mov	r0, r4
 800b020:	4629      	mov	r1, r5
 800b022:	f04f 0200 	mov.w	r2, #0
 800b026:	f04f 0300 	mov.w	r3, #0
 800b02a:	014b      	lsls	r3, r1, #5
 800b02c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b030:	0142      	lsls	r2, r0, #5
 800b032:	4610      	mov	r0, r2
 800b034:	4619      	mov	r1, r3
 800b036:	1b00      	subs	r0, r0, r4
 800b038:	eb61 0105 	sbc.w	r1, r1, r5
 800b03c:	f04f 0200 	mov.w	r2, #0
 800b040:	f04f 0300 	mov.w	r3, #0
 800b044:	018b      	lsls	r3, r1, #6
 800b046:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b04a:	0182      	lsls	r2, r0, #6
 800b04c:	1a12      	subs	r2, r2, r0
 800b04e:	eb63 0301 	sbc.w	r3, r3, r1
 800b052:	f04f 0000 	mov.w	r0, #0
 800b056:	f04f 0100 	mov.w	r1, #0
 800b05a:	00d9      	lsls	r1, r3, #3
 800b05c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b060:	00d0      	lsls	r0, r2, #3
 800b062:	4602      	mov	r2, r0
 800b064:	460b      	mov	r3, r1
 800b066:	1912      	adds	r2, r2, r4
 800b068:	eb45 0303 	adc.w	r3, r5, r3
 800b06c:	f04f 0000 	mov.w	r0, #0
 800b070:	f04f 0100 	mov.w	r1, #0
 800b074:	0299      	lsls	r1, r3, #10
 800b076:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b07a:	0290      	lsls	r0, r2, #10
 800b07c:	4602      	mov	r2, r0
 800b07e:	460b      	mov	r3, r1
 800b080:	4610      	mov	r0, r2
 800b082:	4619      	mov	r1, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	461a      	mov	r2, r3
 800b088:	f04f 0300 	mov.w	r3, #0
 800b08c:	f7f5 fd80 	bl	8000b90 <__aeabi_uldivmod>
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	4613      	mov	r3, r2
 800b096:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b098:	4b0b      	ldr	r3, [pc, #44]	; (800b0c8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	0c1b      	lsrs	r3, r3, #16
 800b09e:	f003 0303 	and.w	r3, r3, #3
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	005b      	lsls	r3, r3, #1
 800b0a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b0a8:	68fa      	ldr	r2, [r7, #12]
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0b0:	60bb      	str	r3, [r7, #8]
      break;
 800b0b2:	e002      	b.n	800b0ba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b0b4:	4b05      	ldr	r3, [pc, #20]	; (800b0cc <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b0b6:	60bb      	str	r3, [r7, #8]
      break;
 800b0b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b0c6:	bf00      	nop
 800b0c8:	40023800 	.word	0x40023800
 800b0cc:	00f42400 	.word	0x00f42400
 800b0d0:	007a1200 	.word	0x007a1200

0800b0d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0d8:	4b03      	ldr	r3, [pc, #12]	; (800b0e8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b0da:	681b      	ldr	r3, [r3, #0]
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr
 800b0e6:	bf00      	nop
 800b0e8:	20000004 	.word	0x20000004

0800b0ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b0f0:	f7ff fff0 	bl	800b0d4 <HAL_RCC_GetHCLKFreq>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	4b05      	ldr	r3, [pc, #20]	; (800b10c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	0a9b      	lsrs	r3, r3, #10
 800b0fc:	f003 0307 	and.w	r3, r3, #7
 800b100:	4903      	ldr	r1, [pc, #12]	; (800b110 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b102:	5ccb      	ldrb	r3, [r1, r3]
 800b104:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b108:	4618      	mov	r0, r3
 800b10a:	bd80      	pop	{r7, pc}
 800b10c:	40023800 	.word	0x40023800
 800b110:	08010904 	.word	0x08010904

0800b114 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b086      	sub	sp, #24
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b11c:	2300      	movs	r3, #0
 800b11e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b120:	2300      	movs	r3, #0
 800b122:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f003 0301 	and.w	r3, r3, #1
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d105      	bne.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d035      	beq.n	800b1a8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b13c:	4b62      	ldr	r3, [pc, #392]	; (800b2c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b13e:	2200      	movs	r2, #0
 800b140:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b142:	f7fb fa0d 	bl	8006560 <HAL_GetTick>
 800b146:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b148:	e008      	b.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b14a:	f7fb fa09 	bl	8006560 <HAL_GetTick>
 800b14e:	4602      	mov	r2, r0
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	2b02      	cmp	r3, #2
 800b156:	d901      	bls.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b158:	2303      	movs	r3, #3
 800b15a:	e0b0      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b15c:	4b5b      	ldr	r3, [pc, #364]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b164:	2b00      	cmp	r3, #0
 800b166:	d1f0      	bne.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	019a      	lsls	r2, r3, #6
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	689b      	ldr	r3, [r3, #8]
 800b172:	071b      	lsls	r3, r3, #28
 800b174:	4955      	ldr	r1, [pc, #340]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b176:	4313      	orrs	r3, r2
 800b178:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b17c:	4b52      	ldr	r3, [pc, #328]	; (800b2c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b17e:	2201      	movs	r2, #1
 800b180:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b182:	f7fb f9ed 	bl	8006560 <HAL_GetTick>
 800b186:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b188:	e008      	b.n	800b19c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b18a:	f7fb f9e9 	bl	8006560 <HAL_GetTick>
 800b18e:	4602      	mov	r2, r0
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	1ad3      	subs	r3, r2, r3
 800b194:	2b02      	cmp	r3, #2
 800b196:	d901      	bls.n	800b19c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b198:	2303      	movs	r3, #3
 800b19a:	e090      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b19c:	4b4b      	ldr	r3, [pc, #300]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d0f0      	beq.n	800b18a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f003 0302 	and.w	r3, r3, #2
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f000 8083 	beq.w	800b2bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	60fb      	str	r3, [r7, #12]
 800b1ba:	4b44      	ldr	r3, [pc, #272]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1be:	4a43      	ldr	r2, [pc, #268]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1c4:	6413      	str	r3, [r2, #64]	; 0x40
 800b1c6:	4b41      	ldr	r3, [pc, #260]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1ce:	60fb      	str	r3, [r7, #12]
 800b1d0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b1d2:	4b3f      	ldr	r3, [pc, #252]	; (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	4a3e      	ldr	r2, [pc, #248]	; (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b1d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1dc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b1de:	f7fb f9bf 	bl	8006560 <HAL_GetTick>
 800b1e2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b1e4:	e008      	b.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b1e6:	f7fb f9bb 	bl	8006560 <HAL_GetTick>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	2b02      	cmp	r3, #2
 800b1f2:	d901      	bls.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b1f4:	2303      	movs	r3, #3
 800b1f6:	e062      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b1f8:	4b35      	ldr	r3, [pc, #212]	; (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b200:	2b00      	cmp	r3, #0
 800b202:	d0f0      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b204:	4b31      	ldr	r3, [pc, #196]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b208:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b20c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d02f      	beq.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b21c:	693a      	ldr	r2, [r7, #16]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d028      	beq.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b222:	4b2a      	ldr	r3, [pc, #168]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b22a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b22c:	4b29      	ldr	r3, [pc, #164]	; (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b22e:	2201      	movs	r2, #1
 800b230:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b232:	4b28      	ldr	r3, [pc, #160]	; (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b234:	2200      	movs	r2, #0
 800b236:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b238:	4a24      	ldr	r2, [pc, #144]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b23e:	4b23      	ldr	r3, [pc, #140]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b01      	cmp	r3, #1
 800b248:	d114      	bne.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b24a:	f7fb f989 	bl	8006560 <HAL_GetTick>
 800b24e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b250:	e00a      	b.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b252:	f7fb f985 	bl	8006560 <HAL_GetTick>
 800b256:	4602      	mov	r2, r0
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	1ad3      	subs	r3, r2, r3
 800b25c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b260:	4293      	cmp	r3, r2
 800b262:	d901      	bls.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b264:	2303      	movs	r3, #3
 800b266:	e02a      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b268:	4b18      	ldr	r3, [pc, #96]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b26a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b26c:	f003 0302 	and.w	r3, r3, #2
 800b270:	2b00      	cmp	r3, #0
 800b272:	d0ee      	beq.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b27c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b280:	d10d      	bne.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b282:	4b12      	ldr	r3, [pc, #72]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b284:	689b      	ldr	r3, [r3, #8]
 800b286:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	68db      	ldr	r3, [r3, #12]
 800b28e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b296:	490d      	ldr	r1, [pc, #52]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b298:	4313      	orrs	r3, r2
 800b29a:	608b      	str	r3, [r1, #8]
 800b29c:	e005      	b.n	800b2aa <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b29e:	4b0b      	ldr	r3, [pc, #44]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2a0:	689b      	ldr	r3, [r3, #8]
 800b2a2:	4a0a      	ldr	r2, [pc, #40]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2a4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b2a8:	6093      	str	r3, [r2, #8]
 800b2aa:	4b08      	ldr	r3, [pc, #32]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2b6:	4905      	ldr	r1, [pc, #20]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b2bc:	2300      	movs	r3, #0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3718      	adds	r7, #24
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	42470068 	.word	0x42470068
 800b2cc:	40023800 	.word	0x40023800
 800b2d0:	40007000 	.word	0x40007000
 800b2d4:	42470e40 	.word	0x42470e40

0800b2d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b087      	sub	sp, #28
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d13e      	bne.n	800b374 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b2f6:	4b23      	ldr	r3, [pc, #140]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b2f8:	689b      	ldr	r3, [r3, #8]
 800b2fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2fe:	60fb      	str	r3, [r7, #12]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d005      	beq.n	800b312 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d12f      	bne.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b30c:	4b1e      	ldr	r3, [pc, #120]	; (800b388 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b30e:	617b      	str	r3, [r7, #20]
          break;
 800b310:	e02f      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b312:	4b1c      	ldr	r3, [pc, #112]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b31a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b31e:	d108      	bne.n	800b332 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b320:	4b18      	ldr	r3, [pc, #96]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b328:	4a18      	ldr	r2, [pc, #96]	; (800b38c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b32a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b32e:	613b      	str	r3, [r7, #16]
 800b330:	e007      	b.n	800b342 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b332:	4b14      	ldr	r3, [pc, #80]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b33a:	4a15      	ldr	r2, [pc, #84]	; (800b390 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800b33c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b340:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b342:	4b10      	ldr	r3, [pc, #64]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b344:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b348:	099b      	lsrs	r3, r3, #6
 800b34a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	fb02 f303 	mul.w	r3, r2, r3
 800b354:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b356:	4b0b      	ldr	r3, [pc, #44]	; (800b384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b35c:	0f1b      	lsrs	r3, r3, #28
 800b35e:	f003 0307 	and.w	r3, r3, #7
 800b362:	68ba      	ldr	r2, [r7, #8]
 800b364:	fbb2 f3f3 	udiv	r3, r2, r3
 800b368:	617b      	str	r3, [r7, #20]
          break;
 800b36a:	e002      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b36c:	2300      	movs	r3, #0
 800b36e:	617b      	str	r3, [r7, #20]
          break;
 800b370:	bf00      	nop
        }
      }
      break;
 800b372:	bf00      	nop
    }
  }
  return frequency;
 800b374:	697b      	ldr	r3, [r7, #20]
}
 800b376:	4618      	mov	r0, r3
 800b378:	371c      	adds	r7, #28
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	40023800 	.word	0x40023800
 800b388:	00bb8000 	.word	0x00bb8000
 800b38c:	007a1200 	.word	0x007a1200
 800b390:	00f42400 	.word	0x00f42400

0800b394 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d101      	bne.n	800b3a6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	e01c      	b.n	800b3e0 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	795b      	ldrb	r3, [r3, #5]
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d105      	bne.n	800b3bc <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f7f6 fd68 	bl	8001e8c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2202      	movs	r2, #2
 800b3c0:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f042 0204 	orr.w	r2, r2, #4
 800b3d0:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800b3de:	2300      	movs	r3, #0
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	3708      	adds	r7, #8
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b084      	sub	sp, #16
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	791b      	ldrb	r3, [r3, #4]
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d101      	bne.n	800b402 <HAL_RNG_GenerateRandomNumber+0x1a>
 800b3fe:	2302      	movs	r3, #2
 800b400:	e03d      	b.n	800b47e <HAL_RNG_GenerateRandomNumber+0x96>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2201      	movs	r2, #1
 800b406:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	795b      	ldrb	r3, [r3, #5]
 800b40c:	b2db      	uxtb	r3, r3
 800b40e:	2b01      	cmp	r3, #1
 800b410:	d12c      	bne.n	800b46c <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2202      	movs	r2, #2
 800b416:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b418:	f7fb f8a2 	bl	8006560 <HAL_GetTick>
 800b41c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b41e:	e011      	b.n	800b444 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800b420:	f7fb f89e 	bl	8006560 <HAL_GetTick>
 800b424:	4602      	mov	r2, r0
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	1ad3      	subs	r3, r2, r3
 800b42a:	2b02      	cmp	r3, #2
 800b42c:	d90a      	bls.n	800b444 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2202      	movs	r2, #2
 800b438:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 800b440:	2301      	movs	r3, #1
 800b442:	e01c      	b.n	800b47e <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	f003 0301 	and.w	r3, r3, #1
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d1e6      	bne.n	800b420 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	689a      	ldr	r2, [r3, #8]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	68da      	ldr	r2, [r3, #12]
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	715a      	strb	r2, [r3, #5]
 800b46a:	e004      	b.n	800b476 <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2204      	movs	r2, #4
 800b470:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 800b472:	2301      	movs	r3, #1
 800b474:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	711a      	strb	r2, [r3, #4]

  return status;
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b47e:	4618      	mov	r0, r3
 800b480:	3710      	adds	r7, #16
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}

0800b486 <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b082      	sub	sp, #8
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	330c      	adds	r3, #12
 800b492:	4619      	mov	r1, r3
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f7ff ffa7 	bl	800b3e8 <HAL_RNG_GenerateRandomNumber>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d102      	bne.n	800b4a6 <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	e000      	b.n	800b4a8 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 800b4a6:	2300      	movs	r3, #0
  }
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3708      	adds	r7, #8
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d101      	bne.n	800b4c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e07b      	b.n	800b5ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d108      	bne.n	800b4dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b4d2:	d009      	beq.n	800b4e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	61da      	str	r2, [r3, #28]
 800b4da:	e005      	b.n	800b4e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d106      	bne.n	800b508 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f7f6 fce4 	bl	8001ed0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2202      	movs	r2, #2
 800b50c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b51e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b530:	431a      	orrs	r2, r3
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	68db      	ldr	r3, [r3, #12]
 800b536:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b53a:	431a      	orrs	r2, r3
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	f003 0302 	and.w	r3, r3, #2
 800b544:	431a      	orrs	r2, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	695b      	ldr	r3, [r3, #20]
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	431a      	orrs	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	699b      	ldr	r3, [r3, #24]
 800b554:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b558:	431a      	orrs	r2, r3
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	69db      	ldr	r3, [r3, #28]
 800b55e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b562:	431a      	orrs	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6a1b      	ldr	r3, [r3, #32]
 800b568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b56c:	ea42 0103 	orr.w	r1, r2, r3
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b574:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	430a      	orrs	r2, r1
 800b57e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	699b      	ldr	r3, [r3, #24]
 800b584:	0c1b      	lsrs	r3, r3, #16
 800b586:	f003 0104 	and.w	r1, r3, #4
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b58e:	f003 0210 	and.w	r2, r3, #16
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	430a      	orrs	r2, r1
 800b598:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	69da      	ldr	r2, [r3, #28]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b5a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3708      	adds	r7, #8
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}

0800b5c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5c2:	b580      	push	{r7, lr}
 800b5c4:	b088      	sub	sp, #32
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	60f8      	str	r0, [r7, #12]
 800b5ca:	60b9      	str	r1, [r7, #8]
 800b5cc:	603b      	str	r3, [r7, #0]
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d101      	bne.n	800b5e4 <HAL_SPI_Transmit+0x22>
 800b5e0:	2302      	movs	r3, #2
 800b5e2:	e126      	b.n	800b832 <HAL_SPI_Transmit+0x270>
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b5ec:	f7fa ffb8 	bl	8006560 <HAL_GetTick>
 800b5f0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b5f2:	88fb      	ldrh	r3, [r7, #6]
 800b5f4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d002      	beq.n	800b608 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b602:	2302      	movs	r3, #2
 800b604:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b606:	e10b      	b.n	800b820 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d002      	beq.n	800b614 <HAL_SPI_Transmit+0x52>
 800b60e:	88fb      	ldrh	r3, [r7, #6]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d102      	bne.n	800b61a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b618:	e102      	b.n	800b820 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2203      	movs	r2, #3
 800b61e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2200      	movs	r2, #0
 800b626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	68ba      	ldr	r2, [r7, #8]
 800b62c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	88fa      	ldrh	r2, [r7, #6]
 800b632:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	88fa      	ldrh	r2, [r7, #6]
 800b638:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2200      	movs	r2, #0
 800b63e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2200      	movs	r2, #0
 800b644:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2200      	movs	r2, #0
 800b64a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	2200      	movs	r2, #0
 800b650:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2200      	movs	r2, #0
 800b656:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b660:	d10f      	bne.n	800b682 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	681a      	ldr	r2, [r3, #0]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b670:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b680:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b68c:	2b40      	cmp	r3, #64	; 0x40
 800b68e:	d007      	beq.n	800b6a0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b69e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b6a8:	d14b      	bne.n	800b742 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d002      	beq.n	800b6b8 <HAL_SPI_Transmit+0xf6>
 800b6b2:	8afb      	ldrh	r3, [r7, #22]
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d13e      	bne.n	800b736 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6bc:	881a      	ldrh	r2, [r3, #0]
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6c8:	1c9a      	adds	r2, r3, #2
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6d2:	b29b      	uxth	r3, r3
 800b6d4:	3b01      	subs	r3, #1
 800b6d6:	b29a      	uxth	r2, r3
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b6dc:	e02b      	b.n	800b736 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	f003 0302 	and.w	r3, r3, #2
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d112      	bne.n	800b712 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6f0:	881a      	ldrh	r2, [r3, #0]
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6fc:	1c9a      	adds	r2, r3, #2
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b706:	b29b      	uxth	r3, r3
 800b708:	3b01      	subs	r3, #1
 800b70a:	b29a      	uxth	r2, r3
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	86da      	strh	r2, [r3, #54]	; 0x36
 800b710:	e011      	b.n	800b736 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b712:	f7fa ff25 	bl	8006560 <HAL_GetTick>
 800b716:	4602      	mov	r2, r0
 800b718:	69bb      	ldr	r3, [r7, #24]
 800b71a:	1ad3      	subs	r3, r2, r3
 800b71c:	683a      	ldr	r2, [r7, #0]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d803      	bhi.n	800b72a <HAL_SPI_Transmit+0x168>
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b728:	d102      	bne.n	800b730 <HAL_SPI_Transmit+0x16e>
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d102      	bne.n	800b736 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b730:	2303      	movs	r3, #3
 800b732:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b734:	e074      	b.n	800b820 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d1ce      	bne.n	800b6de <HAL_SPI_Transmit+0x11c>
 800b740:	e04c      	b.n	800b7dc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d002      	beq.n	800b750 <HAL_SPI_Transmit+0x18e>
 800b74a:	8afb      	ldrh	r3, [r7, #22]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d140      	bne.n	800b7d2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	330c      	adds	r3, #12
 800b75a:	7812      	ldrb	r2, [r2, #0]
 800b75c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b762:	1c5a      	adds	r2, r3, #1
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	3b01      	subs	r3, #1
 800b770:	b29a      	uxth	r2, r3
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b776:	e02c      	b.n	800b7d2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f003 0302 	and.w	r3, r3, #2
 800b782:	2b02      	cmp	r3, #2
 800b784:	d113      	bne.n	800b7ae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	330c      	adds	r3, #12
 800b790:	7812      	ldrb	r2, [r2, #0]
 800b792:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b798:	1c5a      	adds	r2, r3, #1
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7a2:	b29b      	uxth	r3, r3
 800b7a4:	3b01      	subs	r3, #1
 800b7a6:	b29a      	uxth	r2, r3
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	86da      	strh	r2, [r3, #54]	; 0x36
 800b7ac:	e011      	b.n	800b7d2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b7ae:	f7fa fed7 	bl	8006560 <HAL_GetTick>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	69bb      	ldr	r3, [r7, #24]
 800b7b6:	1ad3      	subs	r3, r2, r3
 800b7b8:	683a      	ldr	r2, [r7, #0]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d803      	bhi.n	800b7c6 <HAL_SPI_Transmit+0x204>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7c4:	d102      	bne.n	800b7cc <HAL_SPI_Transmit+0x20a>
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d102      	bne.n	800b7d2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b7cc:	2303      	movs	r3, #3
 800b7ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b7d0:	e026      	b.n	800b820 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d1cd      	bne.n	800b778 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b7dc:	69ba      	ldr	r2, [r7, #24]
 800b7de:	6839      	ldr	r1, [r7, #0]
 800b7e0:	68f8      	ldr	r0, [r7, #12]
 800b7e2:	f000 f8b3 	bl	800b94c <SPI_EndRxTxTransaction>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d002      	beq.n	800b7f2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2220      	movs	r2, #32
 800b7f0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	689b      	ldr	r3, [r3, #8]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d10a      	bne.n	800b810 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	613b      	str	r3, [r7, #16]
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	68db      	ldr	r3, [r3, #12]
 800b804:	613b      	str	r3, [r7, #16]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	613b      	str	r3, [r7, #16]
 800b80e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b814:	2b00      	cmp	r3, #0
 800b816:	d002      	beq.n	800b81e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b818:	2301      	movs	r3, #1
 800b81a:	77fb      	strb	r3, [r7, #31]
 800b81c:	e000      	b.n	800b820 <HAL_SPI_Transmit+0x25e>
  }

error:
 800b81e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2200      	movs	r2, #0
 800b82c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b830:	7ffb      	ldrb	r3, [r7, #31]
}
 800b832:	4618      	mov	r0, r3
 800b834:	3720      	adds	r7, #32
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
	...

0800b83c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b088      	sub	sp, #32
 800b840:	af00      	add	r7, sp, #0
 800b842:	60f8      	str	r0, [r7, #12]
 800b844:	60b9      	str	r1, [r7, #8]
 800b846:	603b      	str	r3, [r7, #0]
 800b848:	4613      	mov	r3, r2
 800b84a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b84c:	f7fa fe88 	bl	8006560 <HAL_GetTick>
 800b850:	4602      	mov	r2, r0
 800b852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b854:	1a9b      	subs	r3, r3, r2
 800b856:	683a      	ldr	r2, [r7, #0]
 800b858:	4413      	add	r3, r2
 800b85a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b85c:	f7fa fe80 	bl	8006560 <HAL_GetTick>
 800b860:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b862:	4b39      	ldr	r3, [pc, #228]	; (800b948 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	015b      	lsls	r3, r3, #5
 800b868:	0d1b      	lsrs	r3, r3, #20
 800b86a:	69fa      	ldr	r2, [r7, #28]
 800b86c:	fb02 f303 	mul.w	r3, r2, r3
 800b870:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b872:	e054      	b.n	800b91e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b87a:	d050      	beq.n	800b91e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b87c:	f7fa fe70 	bl	8006560 <HAL_GetTick>
 800b880:	4602      	mov	r2, r0
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	1ad3      	subs	r3, r2, r3
 800b886:	69fa      	ldr	r2, [r7, #28]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d902      	bls.n	800b892 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b88c:	69fb      	ldr	r3, [r7, #28]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d13d      	bne.n	800b90e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	685a      	ldr	r2, [r3, #4]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b8a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8aa:	d111      	bne.n	800b8d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	689b      	ldr	r3, [r3, #8]
 800b8b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8b4:	d004      	beq.n	800b8c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	689b      	ldr	r3, [r3, #8]
 800b8ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b8be:	d107      	bne.n	800b8d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b8d8:	d10f      	bne.n	800b8fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	681a      	ldr	r2, [r3, #0]
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b8f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b90a:	2303      	movs	r3, #3
 800b90c:	e017      	b.n	800b93e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d101      	bne.n	800b918 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b914:	2300      	movs	r3, #0
 800b916:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	3b01      	subs	r3, #1
 800b91c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	689a      	ldr	r2, [r3, #8]
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	4013      	ands	r3, r2
 800b928:	68ba      	ldr	r2, [r7, #8]
 800b92a:	429a      	cmp	r2, r3
 800b92c:	bf0c      	ite	eq
 800b92e:	2301      	moveq	r3, #1
 800b930:	2300      	movne	r3, #0
 800b932:	b2db      	uxtb	r3, r3
 800b934:	461a      	mov	r2, r3
 800b936:	79fb      	ldrb	r3, [r7, #7]
 800b938:	429a      	cmp	r2, r3
 800b93a:	d19b      	bne.n	800b874 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b93c:	2300      	movs	r3, #0
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3720      	adds	r7, #32
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	20000004 	.word	0x20000004

0800b94c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b088      	sub	sp, #32
 800b950:	af02      	add	r7, sp, #8
 800b952:	60f8      	str	r0, [r7, #12]
 800b954:	60b9      	str	r1, [r7, #8]
 800b956:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b958:	4b1b      	ldr	r3, [pc, #108]	; (800b9c8 <SPI_EndRxTxTransaction+0x7c>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a1b      	ldr	r2, [pc, #108]	; (800b9cc <SPI_EndRxTxTransaction+0x80>)
 800b95e:	fba2 2303 	umull	r2, r3, r2, r3
 800b962:	0d5b      	lsrs	r3, r3, #21
 800b964:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b968:	fb02 f303 	mul.w	r3, r2, r3
 800b96c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	685b      	ldr	r3, [r3, #4]
 800b972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b976:	d112      	bne.n	800b99e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	9300      	str	r3, [sp, #0]
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	2200      	movs	r2, #0
 800b980:	2180      	movs	r1, #128	; 0x80
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f7ff ff5a 	bl	800b83c <SPI_WaitFlagStateUntilTimeout>
 800b988:	4603      	mov	r3, r0
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d016      	beq.n	800b9bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b992:	f043 0220 	orr.w	r2, r3, #32
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b99a:	2303      	movs	r3, #3
 800b99c:	e00f      	b.n	800b9be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d00a      	beq.n	800b9ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b9a4:	697b      	ldr	r3, [r7, #20]
 800b9a6:	3b01      	subs	r3, #1
 800b9a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	689b      	ldr	r3, [r3, #8]
 800b9b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9b4:	2b80      	cmp	r3, #128	; 0x80
 800b9b6:	d0f2      	beq.n	800b99e <SPI_EndRxTxTransaction+0x52>
 800b9b8:	e000      	b.n	800b9bc <SPI_EndRxTxTransaction+0x70>
        break;
 800b9ba:	bf00      	nop
  }

  return HAL_OK;
 800b9bc:	2300      	movs	r3, #0
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3718      	adds	r7, #24
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	20000004 	.word	0x20000004
 800b9cc:	165e9f81 	.word	0x165e9f81

0800b9d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d101      	bne.n	800b9e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	e041      	b.n	800ba66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d106      	bne.n	800b9fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f7f6 fb50 	bl	800209c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2202      	movs	r2, #2
 800ba00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681a      	ldr	r2, [r3, #0]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	3304      	adds	r3, #4
 800ba0c:	4619      	mov	r1, r3
 800ba0e:	4610      	mov	r0, r2
 800ba10:	f000 fd68 	bl	800c4e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2201      	movs	r2, #1
 800ba18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2201      	movs	r2, #1
 800ba28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2201      	movs	r2, #1
 800ba30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2201      	movs	r2, #1
 800ba38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2201      	movs	r2, #1
 800ba50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2201      	movs	r2, #1
 800ba58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ba64:	2300      	movs	r3, #0
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
	...

0800ba70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba7e:	b2db      	uxtb	r3, r3
 800ba80:	2b01      	cmp	r3, #1
 800ba82:	d001      	beq.n	800ba88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ba84:	2301      	movs	r3, #1
 800ba86:	e04e      	b.n	800bb26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2202      	movs	r2, #2
 800ba8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	68da      	ldr	r2, [r3, #12]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f042 0201 	orr.w	r2, r2, #1
 800ba9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	4a23      	ldr	r2, [pc, #140]	; (800bb34 <HAL_TIM_Base_Start_IT+0xc4>)
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d022      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bab2:	d01d      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	4a1f      	ldr	r2, [pc, #124]	; (800bb38 <HAL_TIM_Base_Start_IT+0xc8>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d018      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	4a1e      	ldr	r2, [pc, #120]	; (800bb3c <HAL_TIM_Base_Start_IT+0xcc>)
 800bac4:	4293      	cmp	r3, r2
 800bac6:	d013      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4a1c      	ldr	r2, [pc, #112]	; (800bb40 <HAL_TIM_Base_Start_IT+0xd0>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	d00e      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	4a1b      	ldr	r2, [pc, #108]	; (800bb44 <HAL_TIM_Base_Start_IT+0xd4>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	d009      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	4a19      	ldr	r2, [pc, #100]	; (800bb48 <HAL_TIM_Base_Start_IT+0xd8>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d004      	beq.n	800baf0 <HAL_TIM_Base_Start_IT+0x80>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4a18      	ldr	r2, [pc, #96]	; (800bb4c <HAL_TIM_Base_Start_IT+0xdc>)
 800baec:	4293      	cmp	r3, r2
 800baee:	d111      	bne.n	800bb14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	689b      	ldr	r3, [r3, #8]
 800baf6:	f003 0307 	and.w	r3, r3, #7
 800bafa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	2b06      	cmp	r3, #6
 800bb00:	d010      	beq.n	800bb24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	681a      	ldr	r2, [r3, #0]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f042 0201 	orr.w	r2, r2, #1
 800bb10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb12:	e007      	b.n	800bb24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f042 0201 	orr.w	r2, r2, #1
 800bb22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	40010000 	.word	0x40010000
 800bb38:	40000400 	.word	0x40000400
 800bb3c:	40000800 	.word	0x40000800
 800bb40:	40000c00 	.word	0x40000c00
 800bb44:	40010400 	.word	0x40010400
 800bb48:	40014000 	.word	0x40014000
 800bb4c:	40001800 	.word	0x40001800

0800bb50 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b084      	sub	sp, #16
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d109      	bne.n	800bb74 <HAL_TIM_OC_Start_IT+0x24>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	bf14      	ite	ne
 800bb6c:	2301      	movne	r3, #1
 800bb6e:	2300      	moveq	r3, #0
 800bb70:	b2db      	uxtb	r3, r3
 800bb72:	e022      	b.n	800bbba <HAL_TIM_OC_Start_IT+0x6a>
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	2b04      	cmp	r3, #4
 800bb78:	d109      	bne.n	800bb8e <HAL_TIM_OC_Start_IT+0x3e>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	2b01      	cmp	r3, #1
 800bb84:	bf14      	ite	ne
 800bb86:	2301      	movne	r3, #1
 800bb88:	2300      	moveq	r3, #0
 800bb8a:	b2db      	uxtb	r3, r3
 800bb8c:	e015      	b.n	800bbba <HAL_TIM_OC_Start_IT+0x6a>
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	2b08      	cmp	r3, #8
 800bb92:	d109      	bne.n	800bba8 <HAL_TIM_OC_Start_IT+0x58>
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	bf14      	ite	ne
 800bba0:	2301      	movne	r3, #1
 800bba2:	2300      	moveq	r3, #0
 800bba4:	b2db      	uxtb	r3, r3
 800bba6:	e008      	b.n	800bbba <HAL_TIM_OC_Start_IT+0x6a>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	bf14      	ite	ne
 800bbb4:	2301      	movne	r3, #1
 800bbb6:	2300      	moveq	r3, #0
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d001      	beq.n	800bbc2 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e0c2      	b.n	800bd48 <HAL_TIM_OC_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d104      	bne.n	800bbd2 <HAL_TIM_OC_Start_IT+0x82>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2202      	movs	r2, #2
 800bbcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bbd0:	e013      	b.n	800bbfa <HAL_TIM_OC_Start_IT+0xaa>
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	2b04      	cmp	r3, #4
 800bbd6:	d104      	bne.n	800bbe2 <HAL_TIM_OC_Start_IT+0x92>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2202      	movs	r2, #2
 800bbdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bbe0:	e00b      	b.n	800bbfa <HAL_TIM_OC_Start_IT+0xaa>
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	2b08      	cmp	r3, #8
 800bbe6:	d104      	bne.n	800bbf2 <HAL_TIM_OC_Start_IT+0xa2>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2202      	movs	r2, #2
 800bbec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bbf0:	e003      	b.n	800bbfa <HAL_TIM_OC_Start_IT+0xaa>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2202      	movs	r2, #2
 800bbf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	2b0c      	cmp	r3, #12
 800bbfe:	d841      	bhi.n	800bc84 <HAL_TIM_OC_Start_IT+0x134>
 800bc00:	a201      	add	r2, pc, #4	; (adr r2, 800bc08 <HAL_TIM_OC_Start_IT+0xb8>)
 800bc02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc06:	bf00      	nop
 800bc08:	0800bc3d 	.word	0x0800bc3d
 800bc0c:	0800bc85 	.word	0x0800bc85
 800bc10:	0800bc85 	.word	0x0800bc85
 800bc14:	0800bc85 	.word	0x0800bc85
 800bc18:	0800bc4f 	.word	0x0800bc4f
 800bc1c:	0800bc85 	.word	0x0800bc85
 800bc20:	0800bc85 	.word	0x0800bc85
 800bc24:	0800bc85 	.word	0x0800bc85
 800bc28:	0800bc61 	.word	0x0800bc61
 800bc2c:	0800bc85 	.word	0x0800bc85
 800bc30:	0800bc85 	.word	0x0800bc85
 800bc34:	0800bc85 	.word	0x0800bc85
 800bc38:	0800bc73 	.word	0x0800bc73
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	68da      	ldr	r2, [r3, #12]
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f042 0202 	orr.w	r2, r2, #2
 800bc4a:	60da      	str	r2, [r3, #12]
      break;
 800bc4c:	e01b      	b.n	800bc86 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68da      	ldr	r2, [r3, #12]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f042 0204 	orr.w	r2, r2, #4
 800bc5c:	60da      	str	r2, [r3, #12]
      break;
 800bc5e:	e012      	b.n	800bc86 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	68da      	ldr	r2, [r3, #12]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f042 0208 	orr.w	r2, r2, #8
 800bc6e:	60da      	str	r2, [r3, #12]
      break;
 800bc70:	e009      	b.n	800bc86 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	68da      	ldr	r2, [r3, #12]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f042 0210 	orr.w	r2, r2, #16
 800bc80:	60da      	str	r2, [r3, #12]
      break;
 800bc82:	e000      	b.n	800bc86 <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 800bc84:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2201      	movs	r2, #1
 800bc8c:	6839      	ldr	r1, [r7, #0]
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f000 ff12 	bl	800cab8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4a2d      	ldr	r2, [pc, #180]	; (800bd50 <HAL_TIM_OC_Start_IT+0x200>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d004      	beq.n	800bca8 <HAL_TIM_OC_Start_IT+0x158>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4a2c      	ldr	r2, [pc, #176]	; (800bd54 <HAL_TIM_OC_Start_IT+0x204>)
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d101      	bne.n	800bcac <HAL_TIM_OC_Start_IT+0x15c>
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e000      	b.n	800bcae <HAL_TIM_OC_Start_IT+0x15e>
 800bcac:	2300      	movs	r3, #0
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d007      	beq.n	800bcc2 <HAL_TIM_OC_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bcc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a22      	ldr	r2, [pc, #136]	; (800bd50 <HAL_TIM_OC_Start_IT+0x200>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d022      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bcd4:	d01d      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4a1f      	ldr	r2, [pc, #124]	; (800bd58 <HAL_TIM_OC_Start_IT+0x208>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d018      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a1d      	ldr	r2, [pc, #116]	; (800bd5c <HAL_TIM_OC_Start_IT+0x20c>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d013      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	4a1c      	ldr	r2, [pc, #112]	; (800bd60 <HAL_TIM_OC_Start_IT+0x210>)
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d00e      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a16      	ldr	r2, [pc, #88]	; (800bd54 <HAL_TIM_OC_Start_IT+0x204>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d009      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	4a18      	ldr	r2, [pc, #96]	; (800bd64 <HAL_TIM_OC_Start_IT+0x214>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d004      	beq.n	800bd12 <HAL_TIM_OC_Start_IT+0x1c2>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a16      	ldr	r2, [pc, #88]	; (800bd68 <HAL_TIM_OC_Start_IT+0x218>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d111      	bne.n	800bd36 <HAL_TIM_OC_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	f003 0307 	and.w	r3, r3, #7
 800bd1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2b06      	cmp	r3, #6
 800bd22:	d010      	beq.n	800bd46 <HAL_TIM_OC_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f042 0201 	orr.w	r2, r2, #1
 800bd32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd34:	e007      	b.n	800bd46 <HAL_TIM_OC_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f042 0201 	orr.w	r2, r2, #1
 800bd44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bd46:	2300      	movs	r3, #0
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}
 800bd50:	40010000 	.word	0x40010000
 800bd54:	40010400 	.word	0x40010400
 800bd58:	40000400 	.word	0x40000400
 800bd5c:	40000800 	.word	0x40000800
 800bd60:	40000c00 	.word	0x40000c00
 800bd64:	40014000 	.word	0x40014000
 800bd68:	40001800 	.word	0x40001800

0800bd6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b082      	sub	sp, #8
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d101      	bne.n	800bd7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	e041      	b.n	800be02 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d106      	bne.n	800bd98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 f839 	bl	800be0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2202      	movs	r2, #2
 800bd9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	3304      	adds	r3, #4
 800bda8:	4619      	mov	r1, r3
 800bdaa:	4610      	mov	r0, r2
 800bdac:	f000 fb9a 	bl	800c4e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2201      	movs	r2, #1
 800bdbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2201      	movs	r2, #1
 800bddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2201      	movs	r2, #1
 800bde4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800be00:	2300      	movs	r3, #0
}
 800be02:	4618      	mov	r0, r3
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800be0a:	b480      	push	{r7}
 800be0c:	b083      	sub	sp, #12
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800be12:	bf00      	nop
 800be14:	370c      	adds	r7, #12
 800be16:	46bd      	mov	sp, r7
 800be18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1c:	4770      	bx	lr

0800be1e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800be1e:	b580      	push	{r7, lr}
 800be20:	b086      	sub	sp, #24
 800be22:	af00      	add	r7, sp, #0
 800be24:	6078      	str	r0, [r7, #4]
 800be26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d101      	bne.n	800be32 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800be2e:	2301      	movs	r3, #1
 800be30:	e097      	b.n	800bf62 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be38:	b2db      	uxtb	r3, r3
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d106      	bne.n	800be4c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2200      	movs	r2, #0
 800be42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	f7f6 f8e0 	bl	800200c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2202      	movs	r2, #2
 800be50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	689b      	ldr	r3, [r3, #8]
 800be5a:	687a      	ldr	r2, [r7, #4]
 800be5c:	6812      	ldr	r2, [r2, #0]
 800be5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800be62:	f023 0307 	bic.w	r3, r3, #7
 800be66:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	3304      	adds	r3, #4
 800be70:	4619      	mov	r1, r3
 800be72:	4610      	mov	r0, r2
 800be74:	f000 fb36 	bl	800c4e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	689b      	ldr	r3, [r3, #8]
 800be7e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	699b      	ldr	r3, [r3, #24]
 800be86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6a1b      	ldr	r3, [r3, #32]
 800be8e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	697a      	ldr	r2, [r7, #20]
 800be96:	4313      	orrs	r3, r2
 800be98:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bea0:	f023 0303 	bic.w	r3, r3, #3
 800bea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	689a      	ldr	r2, [r3, #8]
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	699b      	ldr	r3, [r3, #24]
 800beae:	021b      	lsls	r3, r3, #8
 800beb0:	4313      	orrs	r3, r2
 800beb2:	693a      	ldr	r2, [r7, #16]
 800beb4:	4313      	orrs	r3, r2
 800beb6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800bebe:	f023 030c 	bic.w	r3, r3, #12
 800bec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800beca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	68da      	ldr	r2, [r3, #12]
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	69db      	ldr	r3, [r3, #28]
 800bed8:	021b      	lsls	r3, r3, #8
 800beda:	4313      	orrs	r3, r2
 800bedc:	693a      	ldr	r2, [r7, #16]
 800bede:	4313      	orrs	r3, r2
 800bee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	691b      	ldr	r3, [r3, #16]
 800bee6:	011a      	lsls	r2, r3, #4
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	6a1b      	ldr	r3, [r3, #32]
 800beec:	031b      	lsls	r3, r3, #12
 800beee:	4313      	orrs	r3, r2
 800bef0:	693a      	ldr	r2, [r7, #16]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800befc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800bf04:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	685a      	ldr	r2, [r3, #4]
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	695b      	ldr	r3, [r3, #20]
 800bf0e:	011b      	lsls	r3, r3, #4
 800bf10:	4313      	orrs	r3, r2
 800bf12:	68fa      	ldr	r2, [r7, #12]
 800bf14:	4313      	orrs	r3, r2
 800bf16:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	697a      	ldr	r2, [r7, #20]
 800bf1e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	693a      	ldr	r2, [r7, #16]
 800bf26:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	68fa      	ldr	r2, [r7, #12]
 800bf2e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2201      	movs	r2, #1
 800bf34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2201      	movs	r2, #1
 800bf3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2201      	movs	r2, #1
 800bf54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf60:	2300      	movs	r3, #0
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3718      	adds	r7, #24
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}

0800bf6a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf6a:	b580      	push	{r7, lr}
 800bf6c:	b082      	sub	sp, #8
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	691b      	ldr	r3, [r3, #16]
 800bf78:	f003 0302 	and.w	r3, r3, #2
 800bf7c:	2b02      	cmp	r3, #2
 800bf7e:	d122      	bne.n	800bfc6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	68db      	ldr	r3, [r3, #12]
 800bf86:	f003 0302 	and.w	r3, r3, #2
 800bf8a:	2b02      	cmp	r3, #2
 800bf8c:	d11b      	bne.n	800bfc6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f06f 0202 	mvn.w	r2, #2
 800bf96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	699b      	ldr	r3, [r3, #24]
 800bfa4:	f003 0303 	and.w	r3, r3, #3
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d003      	beq.n	800bfb4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fa7b 	bl	800c4a8 <HAL_TIM_IC_CaptureCallback>
 800bfb2:	e005      	b.n	800bfc0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 fa6d 	bl	800c494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fa7e 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	691b      	ldr	r3, [r3, #16]
 800bfcc:	f003 0304 	and.w	r3, r3, #4
 800bfd0:	2b04      	cmp	r3, #4
 800bfd2:	d122      	bne.n	800c01a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	68db      	ldr	r3, [r3, #12]
 800bfda:	f003 0304 	and.w	r3, r3, #4
 800bfde:	2b04      	cmp	r3, #4
 800bfe0:	d11b      	bne.n	800c01a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f06f 0204 	mvn.w	r2, #4
 800bfea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2202      	movs	r2, #2
 800bff0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d003      	beq.n	800c008 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f000 fa51 	bl	800c4a8 <HAL_TIM_IC_CaptureCallback>
 800c006:	e005      	b.n	800c014 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f000 fa43 	bl	800c494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 fa54 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2200      	movs	r2, #0
 800c018:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	691b      	ldr	r3, [r3, #16]
 800c020:	f003 0308 	and.w	r3, r3, #8
 800c024:	2b08      	cmp	r3, #8
 800c026:	d122      	bne.n	800c06e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	68db      	ldr	r3, [r3, #12]
 800c02e:	f003 0308 	and.w	r3, r3, #8
 800c032:	2b08      	cmp	r3, #8
 800c034:	d11b      	bne.n	800c06e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f06f 0208 	mvn.w	r2, #8
 800c03e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2204      	movs	r2, #4
 800c044:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	69db      	ldr	r3, [r3, #28]
 800c04c:	f003 0303 	and.w	r3, r3, #3
 800c050:	2b00      	cmp	r3, #0
 800c052:	d003      	beq.n	800c05c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f000 fa27 	bl	800c4a8 <HAL_TIM_IC_CaptureCallback>
 800c05a:	e005      	b.n	800c068 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f000 fa19 	bl	800c494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f000 fa2a 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2200      	movs	r2, #0
 800c06c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	691b      	ldr	r3, [r3, #16]
 800c074:	f003 0310 	and.w	r3, r3, #16
 800c078:	2b10      	cmp	r3, #16
 800c07a:	d122      	bne.n	800c0c2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	f003 0310 	and.w	r3, r3, #16
 800c086:	2b10      	cmp	r3, #16
 800c088:	d11b      	bne.n	800c0c2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f06f 0210 	mvn.w	r2, #16
 800c092:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2208      	movs	r2, #8
 800c098:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	69db      	ldr	r3, [r3, #28]
 800c0a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d003      	beq.n	800c0b0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 f9fd 	bl	800c4a8 <HAL_TIM_IC_CaptureCallback>
 800c0ae:	e005      	b.n	800c0bc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f000 f9ef 	bl	800c494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 fa00 	bl	800c4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	691b      	ldr	r3, [r3, #16]
 800c0c8:	f003 0301 	and.w	r3, r3, #1
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d10e      	bne.n	800c0ee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	f003 0301 	and.w	r3, r3, #1
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d107      	bne.n	800c0ee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f06f 0201 	mvn.w	r2, #1
 800c0e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f000 f9c9 	bl	800c480 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	691b      	ldr	r3, [r3, #16]
 800c0f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c0f8:	2b80      	cmp	r3, #128	; 0x80
 800c0fa:	d10e      	bne.n	800c11a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	68db      	ldr	r3, [r3, #12]
 800c102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c106:	2b80      	cmp	r3, #128	; 0x80
 800c108:	d107      	bne.n	800c11a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 fd7b 	bl	800cc10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	691b      	ldr	r3, [r3, #16]
 800c120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c124:	2b40      	cmp	r3, #64	; 0x40
 800c126:	d10e      	bne.n	800c146 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	68db      	ldr	r3, [r3, #12]
 800c12e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c132:	2b40      	cmp	r3, #64	; 0x40
 800c134:	d107      	bne.n	800c146 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c13e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f000 f9c5 	bl	800c4d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	691b      	ldr	r3, [r3, #16]
 800c14c:	f003 0320 	and.w	r3, r3, #32
 800c150:	2b20      	cmp	r3, #32
 800c152:	d10e      	bne.n	800c172 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	68db      	ldr	r3, [r3, #12]
 800c15a:	f003 0320 	and.w	r3, r3, #32
 800c15e:	2b20      	cmp	r3, #32
 800c160:	d107      	bne.n	800c172 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f06f 0220 	mvn.w	r2, #32
 800c16a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 fd45 	bl	800cbfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c172:	bf00      	nop
 800c174:	3708      	adds	r7, #8
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
	...

0800c17c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b084      	sub	sp, #16
 800c180:	af00      	add	r7, sp, #0
 800c182:	60f8      	str	r0, [r7, #12]
 800c184:	60b9      	str	r1, [r7, #8]
 800c186:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c18e:	2b01      	cmp	r3, #1
 800c190:	d101      	bne.n	800c196 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c192:	2302      	movs	r3, #2
 800c194:	e0ac      	b.n	800c2f0 <HAL_TIM_PWM_ConfigChannel+0x174>
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2201      	movs	r2, #1
 800c19a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2b0c      	cmp	r3, #12
 800c1a2:	f200 809f 	bhi.w	800c2e4 <HAL_TIM_PWM_ConfigChannel+0x168>
 800c1a6:	a201      	add	r2, pc, #4	; (adr r2, 800c1ac <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1ac:	0800c1e1 	.word	0x0800c1e1
 800c1b0:	0800c2e5 	.word	0x0800c2e5
 800c1b4:	0800c2e5 	.word	0x0800c2e5
 800c1b8:	0800c2e5 	.word	0x0800c2e5
 800c1bc:	0800c221 	.word	0x0800c221
 800c1c0:	0800c2e5 	.word	0x0800c2e5
 800c1c4:	0800c2e5 	.word	0x0800c2e5
 800c1c8:	0800c2e5 	.word	0x0800c2e5
 800c1cc:	0800c263 	.word	0x0800c263
 800c1d0:	0800c2e5 	.word	0x0800c2e5
 800c1d4:	0800c2e5 	.word	0x0800c2e5
 800c1d8:	0800c2e5 	.word	0x0800c2e5
 800c1dc:	0800c2a3 	.word	0x0800c2a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	68b9      	ldr	r1, [r7, #8]
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f000 fa1c 	bl	800c624 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	699a      	ldr	r2, [r3, #24]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f042 0208 	orr.w	r2, r2, #8
 800c1fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	699a      	ldr	r2, [r3, #24]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f022 0204 	bic.w	r2, r2, #4
 800c20a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	6999      	ldr	r1, [r3, #24]
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	691a      	ldr	r2, [r3, #16]
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	430a      	orrs	r2, r1
 800c21c:	619a      	str	r2, [r3, #24]
      break;
 800c21e:	e062      	b.n	800c2e6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68b9      	ldr	r1, [r7, #8]
 800c226:	4618      	mov	r0, r3
 800c228:	f000 fa6c 	bl	800c704 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	699a      	ldr	r2, [r3, #24]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c23a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	699a      	ldr	r2, [r3, #24]
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c24a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	6999      	ldr	r1, [r3, #24]
 800c252:	68bb      	ldr	r3, [r7, #8]
 800c254:	691b      	ldr	r3, [r3, #16]
 800c256:	021a      	lsls	r2, r3, #8
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	430a      	orrs	r2, r1
 800c25e:	619a      	str	r2, [r3, #24]
      break;
 800c260:	e041      	b.n	800c2e6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	68b9      	ldr	r1, [r7, #8]
 800c268:	4618      	mov	r0, r3
 800c26a:	f000 fac1 	bl	800c7f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	69da      	ldr	r2, [r3, #28]
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f042 0208 	orr.w	r2, r2, #8
 800c27c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	69da      	ldr	r2, [r3, #28]
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f022 0204 	bic.w	r2, r2, #4
 800c28c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	69d9      	ldr	r1, [r3, #28]
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	691a      	ldr	r2, [r3, #16]
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	430a      	orrs	r2, r1
 800c29e:	61da      	str	r2, [r3, #28]
      break;
 800c2a0:	e021      	b.n	800c2e6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	68b9      	ldr	r1, [r7, #8]
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f000 fb15 	bl	800c8d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	69da      	ldr	r2, [r3, #28]
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c2bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	69da      	ldr	r2, [r3, #28]
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c2cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	69d9      	ldr	r1, [r3, #28]
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	691b      	ldr	r3, [r3, #16]
 800c2d8:	021a      	lsls	r2, r3, #8
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	430a      	orrs	r2, r1
 800c2e0:	61da      	str	r2, [r3, #28]
      break;
 800c2e2:	e000      	b.n	800c2e6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800c2e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2ee:	2300      	movs	r3, #0
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3710      	adds	r7, #16
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}

0800c2f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b084      	sub	sp, #16
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d101      	bne.n	800c310 <HAL_TIM_ConfigClockSource+0x18>
 800c30c:	2302      	movs	r3, #2
 800c30e:	e0b3      	b.n	800c478 <HAL_TIM_ConfigClockSource+0x180>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2201      	movs	r2, #1
 800c314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2202      	movs	r2, #2
 800c31c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	689b      	ldr	r3, [r3, #8]
 800c326:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c32e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c336:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	68fa      	ldr	r2, [r7, #12]
 800c33e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c348:	d03e      	beq.n	800c3c8 <HAL_TIM_ConfigClockSource+0xd0>
 800c34a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c34e:	f200 8087 	bhi.w	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c356:	f000 8085 	beq.w	800c464 <HAL_TIM_ConfigClockSource+0x16c>
 800c35a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c35e:	d87f      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c360:	2b70      	cmp	r3, #112	; 0x70
 800c362:	d01a      	beq.n	800c39a <HAL_TIM_ConfigClockSource+0xa2>
 800c364:	2b70      	cmp	r3, #112	; 0x70
 800c366:	d87b      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c368:	2b60      	cmp	r3, #96	; 0x60
 800c36a:	d050      	beq.n	800c40e <HAL_TIM_ConfigClockSource+0x116>
 800c36c:	2b60      	cmp	r3, #96	; 0x60
 800c36e:	d877      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c370:	2b50      	cmp	r3, #80	; 0x50
 800c372:	d03c      	beq.n	800c3ee <HAL_TIM_ConfigClockSource+0xf6>
 800c374:	2b50      	cmp	r3, #80	; 0x50
 800c376:	d873      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c378:	2b40      	cmp	r3, #64	; 0x40
 800c37a:	d058      	beq.n	800c42e <HAL_TIM_ConfigClockSource+0x136>
 800c37c:	2b40      	cmp	r3, #64	; 0x40
 800c37e:	d86f      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c380:	2b30      	cmp	r3, #48	; 0x30
 800c382:	d064      	beq.n	800c44e <HAL_TIM_ConfigClockSource+0x156>
 800c384:	2b30      	cmp	r3, #48	; 0x30
 800c386:	d86b      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c388:	2b20      	cmp	r3, #32
 800c38a:	d060      	beq.n	800c44e <HAL_TIM_ConfigClockSource+0x156>
 800c38c:	2b20      	cmp	r3, #32
 800c38e:	d867      	bhi.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
 800c390:	2b00      	cmp	r3, #0
 800c392:	d05c      	beq.n	800c44e <HAL_TIM_ConfigClockSource+0x156>
 800c394:	2b10      	cmp	r3, #16
 800c396:	d05a      	beq.n	800c44e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c398:	e062      	b.n	800c460 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	6818      	ldr	r0, [r3, #0]
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	6899      	ldr	r1, [r3, #8]
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	685a      	ldr	r2, [r3, #4]
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	68db      	ldr	r3, [r3, #12]
 800c3aa:	f000 fb65 	bl	800ca78 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c3bc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	68fa      	ldr	r2, [r7, #12]
 800c3c4:	609a      	str	r2, [r3, #8]
      break;
 800c3c6:	e04e      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6818      	ldr	r0, [r3, #0]
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	6899      	ldr	r1, [r3, #8]
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	685a      	ldr	r2, [r3, #4]
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	68db      	ldr	r3, [r3, #12]
 800c3d8:	f000 fb4e 	bl	800ca78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	689a      	ldr	r2, [r3, #8]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c3ea:	609a      	str	r2, [r3, #8]
      break;
 800c3ec:	e03b      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6818      	ldr	r0, [r3, #0]
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	6859      	ldr	r1, [r3, #4]
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	f000 fac2 	bl	800c984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2150      	movs	r1, #80	; 0x50
 800c406:	4618      	mov	r0, r3
 800c408:	f000 fb1b 	bl	800ca42 <TIM_ITRx_SetConfig>
      break;
 800c40c:	e02b      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6818      	ldr	r0, [r3, #0]
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	6859      	ldr	r1, [r3, #4]
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	68db      	ldr	r3, [r3, #12]
 800c41a:	461a      	mov	r2, r3
 800c41c:	f000 fae1 	bl	800c9e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	2160      	movs	r1, #96	; 0x60
 800c426:	4618      	mov	r0, r3
 800c428:	f000 fb0b 	bl	800ca42 <TIM_ITRx_SetConfig>
      break;
 800c42c:	e01b      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6818      	ldr	r0, [r3, #0]
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	6859      	ldr	r1, [r3, #4]
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	68db      	ldr	r3, [r3, #12]
 800c43a:	461a      	mov	r2, r3
 800c43c:	f000 faa2 	bl	800c984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	2140      	movs	r1, #64	; 0x40
 800c446:	4618      	mov	r0, r3
 800c448:	f000 fafb 	bl	800ca42 <TIM_ITRx_SetConfig>
      break;
 800c44c:	e00b      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4619      	mov	r1, r3
 800c458:	4610      	mov	r0, r2
 800c45a:	f000 faf2 	bl	800ca42 <TIM_ITRx_SetConfig>
        break;
 800c45e:	e002      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c460:	bf00      	nop
 800c462:	e000      	b.n	800c466 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c464:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2201      	movs	r2, #1
 800c46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2200      	movs	r2, #0
 800c472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3710      	adds	r7, #16
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c488:	bf00      	nop
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c494:	b480      	push	{r7}
 800c496:	b083      	sub	sp, #12
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c49c:	bf00      	nop
 800c49e:	370c      	adds	r7, #12
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c4d8:	bf00      	nop
 800c4da:	370c      	adds	r7, #12
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr

0800c4e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b085      	sub	sp, #20
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	4a40      	ldr	r2, [pc, #256]	; (800c5f8 <TIM_Base_SetConfig+0x114>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d013      	beq.n	800c524 <TIM_Base_SetConfig+0x40>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c502:	d00f      	beq.n	800c524 <TIM_Base_SetConfig+0x40>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	4a3d      	ldr	r2, [pc, #244]	; (800c5fc <TIM_Base_SetConfig+0x118>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d00b      	beq.n	800c524 <TIM_Base_SetConfig+0x40>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a3c      	ldr	r2, [pc, #240]	; (800c600 <TIM_Base_SetConfig+0x11c>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d007      	beq.n	800c524 <TIM_Base_SetConfig+0x40>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	4a3b      	ldr	r2, [pc, #236]	; (800c604 <TIM_Base_SetConfig+0x120>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d003      	beq.n	800c524 <TIM_Base_SetConfig+0x40>
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	4a3a      	ldr	r2, [pc, #232]	; (800c608 <TIM_Base_SetConfig+0x124>)
 800c520:	4293      	cmp	r3, r2
 800c522:	d108      	bne.n	800c536 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c52a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	68fa      	ldr	r2, [r7, #12]
 800c532:	4313      	orrs	r3, r2
 800c534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	4a2f      	ldr	r2, [pc, #188]	; (800c5f8 <TIM_Base_SetConfig+0x114>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d02b      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c544:	d027      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	4a2c      	ldr	r2, [pc, #176]	; (800c5fc <TIM_Base_SetConfig+0x118>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d023      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	4a2b      	ldr	r2, [pc, #172]	; (800c600 <TIM_Base_SetConfig+0x11c>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d01f      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	4a2a      	ldr	r2, [pc, #168]	; (800c604 <TIM_Base_SetConfig+0x120>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d01b      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4a29      	ldr	r2, [pc, #164]	; (800c608 <TIM_Base_SetConfig+0x124>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d017      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4a28      	ldr	r2, [pc, #160]	; (800c60c <TIM_Base_SetConfig+0x128>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d013      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	4a27      	ldr	r2, [pc, #156]	; (800c610 <TIM_Base_SetConfig+0x12c>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d00f      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a26      	ldr	r2, [pc, #152]	; (800c614 <TIM_Base_SetConfig+0x130>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d00b      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a25      	ldr	r2, [pc, #148]	; (800c618 <TIM_Base_SetConfig+0x134>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d007      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	4a24      	ldr	r2, [pc, #144]	; (800c61c <TIM_Base_SetConfig+0x138>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d003      	beq.n	800c596 <TIM_Base_SetConfig+0xb2>
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	4a23      	ldr	r2, [pc, #140]	; (800c620 <TIM_Base_SetConfig+0x13c>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d108      	bne.n	800c5a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c59c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	68db      	ldr	r3, [r3, #12]
 800c5a2:	68fa      	ldr	r2, [r7, #12]
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	695b      	ldr	r3, [r3, #20]
 800c5b2:	4313      	orrs	r3, r2
 800c5b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	68fa      	ldr	r2, [r7, #12]
 800c5ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	689a      	ldr	r2, [r3, #8]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	681a      	ldr	r2, [r3, #0]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	4a0a      	ldr	r2, [pc, #40]	; (800c5f8 <TIM_Base_SetConfig+0x114>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d003      	beq.n	800c5dc <TIM_Base_SetConfig+0xf8>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a0c      	ldr	r2, [pc, #48]	; (800c608 <TIM_Base_SetConfig+0x124>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d103      	bne.n	800c5e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	691a      	ldr	r2, [r3, #16]
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	615a      	str	r2, [r3, #20]
}
 800c5ea:	bf00      	nop
 800c5ec:	3714      	adds	r7, #20
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f4:	4770      	bx	lr
 800c5f6:	bf00      	nop
 800c5f8:	40010000 	.word	0x40010000
 800c5fc:	40000400 	.word	0x40000400
 800c600:	40000800 	.word	0x40000800
 800c604:	40000c00 	.word	0x40000c00
 800c608:	40010400 	.word	0x40010400
 800c60c:	40014000 	.word	0x40014000
 800c610:	40014400 	.word	0x40014400
 800c614:	40014800 	.word	0x40014800
 800c618:	40001800 	.word	0x40001800
 800c61c:	40001c00 	.word	0x40001c00
 800c620:	40002000 	.word	0x40002000

0800c624 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c624:	b480      	push	{r7}
 800c626:	b087      	sub	sp, #28
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6a1b      	ldr	r3, [r3, #32]
 800c632:	f023 0201 	bic.w	r2, r3, #1
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6a1b      	ldr	r3, [r3, #32]
 800c63e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	685b      	ldr	r3, [r3, #4]
 800c644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	699b      	ldr	r3, [r3, #24]
 800c64a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	f023 0303 	bic.w	r3, r3, #3
 800c65a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	68fa      	ldr	r2, [r7, #12]
 800c662:	4313      	orrs	r3, r2
 800c664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	f023 0302 	bic.w	r3, r3, #2
 800c66c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	689b      	ldr	r3, [r3, #8]
 800c672:	697a      	ldr	r2, [r7, #20]
 800c674:	4313      	orrs	r3, r2
 800c676:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	4a20      	ldr	r2, [pc, #128]	; (800c6fc <TIM_OC1_SetConfig+0xd8>)
 800c67c:	4293      	cmp	r3, r2
 800c67e:	d003      	beq.n	800c688 <TIM_OC1_SetConfig+0x64>
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	4a1f      	ldr	r2, [pc, #124]	; (800c700 <TIM_OC1_SetConfig+0xdc>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d10c      	bne.n	800c6a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	f023 0308 	bic.w	r3, r3, #8
 800c68e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	68db      	ldr	r3, [r3, #12]
 800c694:	697a      	ldr	r2, [r7, #20]
 800c696:	4313      	orrs	r3, r2
 800c698:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	f023 0304 	bic.w	r3, r3, #4
 800c6a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	4a15      	ldr	r2, [pc, #84]	; (800c6fc <TIM_OC1_SetConfig+0xd8>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d003      	beq.n	800c6b2 <TIM_OC1_SetConfig+0x8e>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4a14      	ldr	r2, [pc, #80]	; (800c700 <TIM_OC1_SetConfig+0xdc>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d111      	bne.n	800c6d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c6b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c6c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	693a      	ldr	r2, [r7, #16]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	699b      	ldr	r3, [r3, #24]
 800c6d0:	693a      	ldr	r2, [r7, #16]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	693a      	ldr	r2, [r7, #16]
 800c6da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	685a      	ldr	r2, [r3, #4]
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	697a      	ldr	r2, [r7, #20]
 800c6ee:	621a      	str	r2, [r3, #32]
}
 800c6f0:	bf00      	nop
 800c6f2:	371c      	adds	r7, #28
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr
 800c6fc:	40010000 	.word	0x40010000
 800c700:	40010400 	.word	0x40010400

0800c704 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c704:	b480      	push	{r7}
 800c706:	b087      	sub	sp, #28
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6a1b      	ldr	r3, [r3, #32]
 800c712:	f023 0210 	bic.w	r2, r3, #16
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6a1b      	ldr	r3, [r3, #32]
 800c71e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	699b      	ldr	r3, [r3, #24]
 800c72a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c73a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	021b      	lsls	r3, r3, #8
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	4313      	orrs	r3, r2
 800c746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	f023 0320 	bic.w	r3, r3, #32
 800c74e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	011b      	lsls	r3, r3, #4
 800c756:	697a      	ldr	r2, [r7, #20]
 800c758:	4313      	orrs	r3, r2
 800c75a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	4a22      	ldr	r2, [pc, #136]	; (800c7e8 <TIM_OC2_SetConfig+0xe4>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d003      	beq.n	800c76c <TIM_OC2_SetConfig+0x68>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	4a21      	ldr	r2, [pc, #132]	; (800c7ec <TIM_OC2_SetConfig+0xe8>)
 800c768:	4293      	cmp	r3, r2
 800c76a:	d10d      	bne.n	800c788 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	011b      	lsls	r3, r3, #4
 800c77a:	697a      	ldr	r2, [r7, #20]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c786:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a17      	ldr	r2, [pc, #92]	; (800c7e8 <TIM_OC2_SetConfig+0xe4>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d003      	beq.n	800c798 <TIM_OC2_SetConfig+0x94>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	4a16      	ldr	r2, [pc, #88]	; (800c7ec <TIM_OC2_SetConfig+0xe8>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d113      	bne.n	800c7c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c79e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c7a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	695b      	ldr	r3, [r3, #20]
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	693a      	ldr	r2, [r7, #16]
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	699b      	ldr	r3, [r3, #24]
 800c7b8:	009b      	lsls	r3, r3, #2
 800c7ba:	693a      	ldr	r2, [r7, #16]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	693a      	ldr	r2, [r7, #16]
 800c7c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	68fa      	ldr	r2, [r7, #12]
 800c7ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	685a      	ldr	r2, [r3, #4]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	697a      	ldr	r2, [r7, #20]
 800c7d8:	621a      	str	r2, [r3, #32]
}
 800c7da:	bf00      	nop
 800c7dc:	371c      	adds	r7, #28
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e4:	4770      	bx	lr
 800c7e6:	bf00      	nop
 800c7e8:	40010000 	.word	0x40010000
 800c7ec:	40010400 	.word	0x40010400

0800c7f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b087      	sub	sp, #28
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6a1b      	ldr	r3, [r3, #32]
 800c7fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6a1b      	ldr	r3, [r3, #32]
 800c80a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	69db      	ldr	r3, [r3, #28]
 800c816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c81e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	f023 0303 	bic.w	r3, r3, #3
 800c826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	4313      	orrs	r3, r2
 800c830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	021b      	lsls	r3, r3, #8
 800c840:	697a      	ldr	r2, [r7, #20]
 800c842:	4313      	orrs	r3, r2
 800c844:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	4a21      	ldr	r2, [pc, #132]	; (800c8d0 <TIM_OC3_SetConfig+0xe0>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d003      	beq.n	800c856 <TIM_OC3_SetConfig+0x66>
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	4a20      	ldr	r2, [pc, #128]	; (800c8d4 <TIM_OC3_SetConfig+0xe4>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d10d      	bne.n	800c872 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c85c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	68db      	ldr	r3, [r3, #12]
 800c862:	021b      	lsls	r3, r3, #8
 800c864:	697a      	ldr	r2, [r7, #20]
 800c866:	4313      	orrs	r3, r2
 800c868:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c86a:	697b      	ldr	r3, [r7, #20]
 800c86c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c870:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	4a16      	ldr	r2, [pc, #88]	; (800c8d0 <TIM_OC3_SetConfig+0xe0>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d003      	beq.n	800c882 <TIM_OC3_SetConfig+0x92>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	4a15      	ldr	r2, [pc, #84]	; (800c8d4 <TIM_OC3_SetConfig+0xe4>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d113      	bne.n	800c8aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	695b      	ldr	r3, [r3, #20]
 800c896:	011b      	lsls	r3, r3, #4
 800c898:	693a      	ldr	r2, [r7, #16]
 800c89a:	4313      	orrs	r3, r2
 800c89c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	699b      	ldr	r3, [r3, #24]
 800c8a2:	011b      	lsls	r3, r3, #4
 800c8a4:	693a      	ldr	r2, [r7, #16]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	68fa      	ldr	r2, [r7, #12]
 800c8b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	685a      	ldr	r2, [r3, #4]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	697a      	ldr	r2, [r7, #20]
 800c8c2:	621a      	str	r2, [r3, #32]
}
 800c8c4:	bf00      	nop
 800c8c6:	371c      	adds	r7, #28
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	40010000 	.word	0x40010000
 800c8d4:	40010400 	.word	0x40010400

0800c8d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b087      	sub	sp, #28
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	6a1b      	ldr	r3, [r3, #32]
 800c8e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6a1b      	ldr	r3, [r3, #32]
 800c8f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	685b      	ldr	r3, [r3, #4]
 800c8f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	69db      	ldr	r3, [r3, #28]
 800c8fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c90e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	021b      	lsls	r3, r3, #8
 800c916:	68fa      	ldr	r2, [r7, #12]
 800c918:	4313      	orrs	r3, r2
 800c91a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	689b      	ldr	r3, [r3, #8]
 800c928:	031b      	lsls	r3, r3, #12
 800c92a:	693a      	ldr	r2, [r7, #16]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a12      	ldr	r2, [pc, #72]	; (800c97c <TIM_OC4_SetConfig+0xa4>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d003      	beq.n	800c940 <TIM_OC4_SetConfig+0x68>
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	4a11      	ldr	r2, [pc, #68]	; (800c980 <TIM_OC4_SetConfig+0xa8>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d109      	bne.n	800c954 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c946:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	695b      	ldr	r3, [r3, #20]
 800c94c:	019b      	lsls	r3, r3, #6
 800c94e:	697a      	ldr	r2, [r7, #20]
 800c950:	4313      	orrs	r3, r2
 800c952:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	697a      	ldr	r2, [r7, #20]
 800c958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	685a      	ldr	r2, [r3, #4]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	693a      	ldr	r2, [r7, #16]
 800c96c:	621a      	str	r2, [r3, #32]
}
 800c96e:	bf00      	nop
 800c970:	371c      	adds	r7, #28
 800c972:	46bd      	mov	sp, r7
 800c974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	40010000 	.word	0x40010000
 800c980:	40010400 	.word	0x40010400

0800c984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c984:	b480      	push	{r7}
 800c986:	b087      	sub	sp, #28
 800c988:	af00      	add	r7, sp, #0
 800c98a:	60f8      	str	r0, [r7, #12]
 800c98c:	60b9      	str	r1, [r7, #8]
 800c98e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	6a1b      	ldr	r3, [r3, #32]
 800c994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6a1b      	ldr	r3, [r3, #32]
 800c99a:	f023 0201 	bic.w	r2, r3, #1
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	699b      	ldr	r3, [r3, #24]
 800c9a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c9ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	011b      	lsls	r3, r3, #4
 800c9b4:	693a      	ldr	r2, [r7, #16]
 800c9b6:	4313      	orrs	r3, r2
 800c9b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	f023 030a 	bic.w	r3, r3, #10
 800c9c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c9c2:	697a      	ldr	r2, [r7, #20]
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	693a      	ldr	r2, [r7, #16]
 800c9ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	697a      	ldr	r2, [r7, #20]
 800c9d4:	621a      	str	r2, [r3, #32]
}
 800c9d6:	bf00      	nop
 800c9d8:	371c      	adds	r7, #28
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e0:	4770      	bx	lr

0800c9e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c9e2:	b480      	push	{r7}
 800c9e4:	b087      	sub	sp, #28
 800c9e6:	af00      	add	r7, sp, #0
 800c9e8:	60f8      	str	r0, [r7, #12]
 800c9ea:	60b9      	str	r1, [r7, #8]
 800c9ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	6a1b      	ldr	r3, [r3, #32]
 800c9f2:	f023 0210 	bic.w	r2, r3, #16
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	699b      	ldr	r3, [r3, #24]
 800c9fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	6a1b      	ldr	r3, [r3, #32]
 800ca04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ca0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	031b      	lsls	r3, r3, #12
 800ca12:	697a      	ldr	r2, [r7, #20]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ca1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	011b      	lsls	r3, r3, #4
 800ca24:	693a      	ldr	r2, [r7, #16]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	697a      	ldr	r2, [r7, #20]
 800ca2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	693a      	ldr	r2, [r7, #16]
 800ca34:	621a      	str	r2, [r3, #32]
}
 800ca36:	bf00      	nop
 800ca38:	371c      	adds	r7, #28
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca40:	4770      	bx	lr

0800ca42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ca42:	b480      	push	{r7}
 800ca44:	b085      	sub	sp, #20
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
 800ca4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	689b      	ldr	r3, [r3, #8]
 800ca50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ca5a:	683a      	ldr	r2, [r7, #0]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	f043 0307 	orr.w	r3, r3, #7
 800ca64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	68fa      	ldr	r2, [r7, #12]
 800ca6a:	609a      	str	r2, [r3, #8]
}
 800ca6c:	bf00      	nop
 800ca6e:	3714      	adds	r7, #20
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr

0800ca78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b087      	sub	sp, #28
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	60f8      	str	r0, [r7, #12]
 800ca80:	60b9      	str	r1, [r7, #8]
 800ca82:	607a      	str	r2, [r7, #4]
 800ca84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	689b      	ldr	r3, [r3, #8]
 800ca8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ca92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	021a      	lsls	r2, r3, #8
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	431a      	orrs	r2, r3
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	4313      	orrs	r3, r2
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	4313      	orrs	r3, r2
 800caa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	697a      	ldr	r2, [r7, #20]
 800caaa:	609a      	str	r2, [r3, #8]
}
 800caac:	bf00      	nop
 800caae:	371c      	adds	r7, #28
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr

0800cab8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cab8:	b480      	push	{r7}
 800caba:	b087      	sub	sp, #28
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	f003 031f 	and.w	r3, r3, #31
 800caca:	2201      	movs	r2, #1
 800cacc:	fa02 f303 	lsl.w	r3, r2, r3
 800cad0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	6a1a      	ldr	r2, [r3, #32]
 800cad6:	697b      	ldr	r3, [r7, #20]
 800cad8:	43db      	mvns	r3, r3
 800cada:	401a      	ands	r2, r3
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6a1a      	ldr	r2, [r3, #32]
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	f003 031f 	and.w	r3, r3, #31
 800caea:	6879      	ldr	r1, [r7, #4]
 800caec:	fa01 f303 	lsl.w	r3, r1, r3
 800caf0:	431a      	orrs	r2, r3
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	621a      	str	r2, [r3, #32]
}
 800caf6:	bf00      	nop
 800caf8:	371c      	adds	r7, #28
 800cafa:	46bd      	mov	sp, r7
 800cafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb00:	4770      	bx	lr
	...

0800cb04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b085      	sub	sp, #20
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
 800cb0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d101      	bne.n	800cb1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cb18:	2302      	movs	r3, #2
 800cb1a:	e05a      	b.n	800cbd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2201      	movs	r2, #1
 800cb20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2202      	movs	r2, #2
 800cb28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	685b      	ldr	r3, [r3, #4]
 800cb32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	689b      	ldr	r3, [r3, #8]
 800cb3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	68fa      	ldr	r2, [r7, #12]
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	68fa      	ldr	r2, [r7, #12]
 800cb54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	4a21      	ldr	r2, [pc, #132]	; (800cbe0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d022      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb68:	d01d      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	4a1d      	ldr	r2, [pc, #116]	; (800cbe4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d018      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	4a1b      	ldr	r2, [pc, #108]	; (800cbe8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d013      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	4a1a      	ldr	r2, [pc, #104]	; (800cbec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d00e      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	4a18      	ldr	r2, [pc, #96]	; (800cbf0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d009      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4a17      	ldr	r2, [pc, #92]	; (800cbf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d004      	beq.n	800cba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a15      	ldr	r2, [pc, #84]	; (800cbf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d10c      	bne.n	800cbc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cbac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	685b      	ldr	r3, [r3, #4]
 800cbb2:	68ba      	ldr	r2, [r7, #8]
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68ba      	ldr	r2, [r7, #8]
 800cbbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cbd0:	2300      	movs	r3, #0
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3714      	adds	r7, #20
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	40010000 	.word	0x40010000
 800cbe4:	40000400 	.word	0x40000400
 800cbe8:	40000800 	.word	0x40000800
 800cbec:	40000c00 	.word	0x40000c00
 800cbf0:	40010400 	.word	0x40010400
 800cbf4:	40014000 	.word	0x40014000
 800cbf8:	40001800 	.word	0x40001800

0800cbfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cc04:	bf00      	nop
 800cc06:	370c      	adds	r7, #12
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0e:	4770      	bx	lr

0800cc10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cc10:	b480      	push	{r7}
 800cc12:	b083      	sub	sp, #12
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cc18:	bf00      	nop
 800cc1a:	370c      	adds	r7, #12
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr

0800cc24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cc24:	b084      	sub	sp, #16
 800cc26:	b580      	push	{r7, lr}
 800cc28:	b084      	sub	sp, #16
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
 800cc2e:	f107 001c 	add.w	r0, r7, #28
 800cc32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d122      	bne.n	800cc82 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc40:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	68db      	ldr	r3, [r3, #12]
 800cc4c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800cc50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	68db      	ldr	r3, [r3, #12]
 800cc5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800cc64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc66:	2b01      	cmp	r3, #1
 800cc68:	d105      	bne.n	800cc76 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 f94a 	bl	800cf10 <USB_CoreReset>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	73fb      	strb	r3, [r7, #15]
 800cc80:	e01a      	b.n	800ccb8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	68db      	ldr	r3, [r3, #12]
 800cc86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f000 f93e 	bl	800cf10 <USB_CoreReset>
 800cc94:	4603      	mov	r3, r0
 800cc96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800cc98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d106      	bne.n	800ccac <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cca2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	639a      	str	r2, [r3, #56]	; 0x38
 800ccaa:	e005      	b.n	800ccb8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccb0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ccb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccba:	2b01      	cmp	r3, #1
 800ccbc:	d10b      	bne.n	800ccd6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	689b      	ldr	r3, [r3, #8]
 800ccc2:	f043 0206 	orr.w	r2, r3, #6
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	689b      	ldr	r3, [r3, #8]
 800ccce:	f043 0220 	orr.w	r2, r3, #32
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ccd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3710      	adds	r7, #16
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cce2:	b004      	add	sp, #16
 800cce4:	4770      	bx	lr

0800cce6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cce6:	b480      	push	{r7}
 800cce8:	b083      	sub	sp, #12
 800ccea:	af00      	add	r7, sp, #0
 800ccec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	689b      	ldr	r3, [r3, #8]
 800ccf2:	f043 0201 	orr.w	r2, r3, #1
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ccfa:	2300      	movs	r3, #0
}
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	370c      	adds	r7, #12
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b083      	sub	sp, #12
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	689b      	ldr	r3, [r3, #8]
 800cd14:	f023 0201 	bic.w	r2, r3, #1
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cd1c:	2300      	movs	r3, #0
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	370c      	adds	r7, #12
 800cd22:	46bd      	mov	sp, r7
 800cd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd28:	4770      	bx	lr

0800cd2a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cd2a:	b580      	push	{r7, lr}
 800cd2c:	b082      	sub	sp, #8
 800cd2e:	af00      	add	r7, sp, #0
 800cd30:	6078      	str	r0, [r7, #4]
 800cd32:	460b      	mov	r3, r1
 800cd34:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	68db      	ldr	r3, [r3, #12]
 800cd3a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cd42:	78fb      	ldrb	r3, [r7, #3]
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	d106      	bne.n	800cd56 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	68db      	ldr	r3, [r3, #12]
 800cd4c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	60da      	str	r2, [r3, #12]
 800cd54:	e00b      	b.n	800cd6e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800cd56:	78fb      	ldrb	r3, [r7, #3]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d106      	bne.n	800cd6a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	68db      	ldr	r3, [r3, #12]
 800cd60:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	60da      	str	r2, [r3, #12]
 800cd68:	e001      	b.n	800cd6e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	e003      	b.n	800cd76 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800cd6e:	2032      	movs	r0, #50	; 0x32
 800cd70:	f7f9 fc02 	bl	8006578 <HAL_Delay>

  return HAL_OK;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3708      	adds	r7, #8
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
	...

0800cd80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b085      	sub	sp, #20
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	019b      	lsls	r3, r3, #6
 800cd92:	f043 0220 	orr.w	r2, r3, #32
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	60fb      	str	r3, [r7, #12]
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	4a09      	ldr	r2, [pc, #36]	; (800cdc8 <USB_FlushTxFifo+0x48>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d901      	bls.n	800cdac <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800cda8:	2303      	movs	r3, #3
 800cdaa:	e006      	b.n	800cdba <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	691b      	ldr	r3, [r3, #16]
 800cdb0:	f003 0320 	and.w	r3, r3, #32
 800cdb4:	2b20      	cmp	r3, #32
 800cdb6:	d0f0      	beq.n	800cd9a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800cdb8:	2300      	movs	r3, #0
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3714      	adds	r7, #20
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc4:	4770      	bx	lr
 800cdc6:	bf00      	nop
 800cdc8:	00030d40 	.word	0x00030d40

0800cdcc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b085      	sub	sp, #20
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2210      	movs	r2, #16
 800cddc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	3301      	adds	r3, #1
 800cde2:	60fb      	str	r3, [r7, #12]
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	4a09      	ldr	r2, [pc, #36]	; (800ce0c <USB_FlushRxFifo+0x40>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d901      	bls.n	800cdf0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800cdec:	2303      	movs	r3, #3
 800cdee:	e006      	b.n	800cdfe <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	691b      	ldr	r3, [r3, #16]
 800cdf4:	f003 0310 	and.w	r3, r3, #16
 800cdf8:	2b10      	cmp	r3, #16
 800cdfa:	d0f0      	beq.n	800cdde <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800cdfc:	2300      	movs	r3, #0
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3714      	adds	r7, #20
 800ce02:	46bd      	mov	sp, r7
 800ce04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce08:	4770      	bx	lr
 800ce0a:	bf00      	nop
 800ce0c:	00030d40 	.word	0x00030d40

0800ce10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ce10:	b480      	push	{r7}
 800ce12:	b089      	sub	sp, #36	; 0x24
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	60f8      	str	r0, [r7, #12]
 800ce18:	60b9      	str	r1, [r7, #8]
 800ce1a:	4611      	mov	r1, r2
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	460b      	mov	r3, r1
 800ce20:	71fb      	strb	r3, [r7, #7]
 800ce22:	4613      	mov	r3, r2
 800ce24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ce2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d11a      	bne.n	800ce6c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ce36:	88bb      	ldrh	r3, [r7, #4]
 800ce38:	3303      	adds	r3, #3
 800ce3a:	089b      	lsrs	r3, r3, #2
 800ce3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ce3e:	2300      	movs	r3, #0
 800ce40:	61bb      	str	r3, [r7, #24]
 800ce42:	e00f      	b.n	800ce64 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ce44:	79fb      	ldrb	r3, [r7, #7]
 800ce46:	031a      	lsls	r2, r3, #12
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce50:	461a      	mov	r2, r3
 800ce52:	69fb      	ldr	r3, [r7, #28]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ce58:	69fb      	ldr	r3, [r7, #28]
 800ce5a:	3304      	adds	r3, #4
 800ce5c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ce5e:	69bb      	ldr	r3, [r7, #24]
 800ce60:	3301      	adds	r3, #1
 800ce62:	61bb      	str	r3, [r7, #24]
 800ce64:	69ba      	ldr	r2, [r7, #24]
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d3eb      	bcc.n	800ce44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ce6c:	2300      	movs	r3, #0
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3724      	adds	r7, #36	; 0x24
 800ce72:	46bd      	mov	sp, r7
 800ce74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce78:	4770      	bx	lr

0800ce7a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ce7a:	b480      	push	{r7}
 800ce7c:	b089      	sub	sp, #36	; 0x24
 800ce7e:	af00      	add	r7, sp, #0
 800ce80:	60f8      	str	r0, [r7, #12]
 800ce82:	60b9      	str	r1, [r7, #8]
 800ce84:	4613      	mov	r3, r2
 800ce86:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ce90:	88fb      	ldrh	r3, [r7, #6]
 800ce92:	3303      	adds	r3, #3
 800ce94:	089b      	lsrs	r3, r3, #2
 800ce96:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ce98:	2300      	movs	r3, #0
 800ce9a:	61bb      	str	r3, [r7, #24]
 800ce9c:	e00b      	b.n	800ceb6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ce9e:	697b      	ldr	r3, [r7, #20]
 800cea0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cea4:	681a      	ldr	r2, [r3, #0]
 800cea6:	69fb      	ldr	r3, [r7, #28]
 800cea8:	601a      	str	r2, [r3, #0]
    pDest++;
 800ceaa:	69fb      	ldr	r3, [r7, #28]
 800ceac:	3304      	adds	r3, #4
 800ceae:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ceb0:	69bb      	ldr	r3, [r7, #24]
 800ceb2:	3301      	adds	r3, #1
 800ceb4:	61bb      	str	r3, [r7, #24]
 800ceb6:	69ba      	ldr	r2, [r7, #24]
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d3ef      	bcc.n	800ce9e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800cebe:	69fb      	ldr	r3, [r7, #28]
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3724      	adds	r7, #36	; 0x24
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr

0800cecc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800cecc:	b480      	push	{r7}
 800cece:	b085      	sub	sp, #20
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	695b      	ldr	r3, [r3, #20]
 800ced8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	699b      	ldr	r3, [r3, #24]
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	4013      	ands	r3, r2
 800cee2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cee4:	68fb      	ldr	r3, [r7, #12]
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3714      	adds	r7, #20
 800ceea:	46bd      	mov	sp, r7
 800ceec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef0:	4770      	bx	lr

0800cef2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800cef2:	b480      	push	{r7}
 800cef4:	b083      	sub	sp, #12
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	695b      	ldr	r3, [r3, #20]
 800cefe:	f003 0301 	and.w	r3, r3, #1
}
 800cf02:	4618      	mov	r0, r3
 800cf04:	370c      	adds	r7, #12
 800cf06:	46bd      	mov	sp, r7
 800cf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0c:	4770      	bx	lr
	...

0800cf10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b085      	sub	sp, #20
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	3301      	adds	r3, #1
 800cf20:	60fb      	str	r3, [r7, #12]
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	4a13      	ldr	r2, [pc, #76]	; (800cf74 <USB_CoreReset+0x64>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d901      	bls.n	800cf2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cf2a:	2303      	movs	r3, #3
 800cf2c:	e01b      	b.n	800cf66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	691b      	ldr	r3, [r3, #16]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	daf2      	bge.n	800cf1c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cf36:	2300      	movs	r3, #0
 800cf38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	691b      	ldr	r3, [r3, #16]
 800cf3e:	f043 0201 	orr.w	r2, r3, #1
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	60fb      	str	r3, [r7, #12]
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	4a09      	ldr	r2, [pc, #36]	; (800cf74 <USB_CoreReset+0x64>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d901      	bls.n	800cf58 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cf54:	2303      	movs	r3, #3
 800cf56:	e006      	b.n	800cf66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	691b      	ldr	r3, [r3, #16]
 800cf5c:	f003 0301 	and.w	r3, r3, #1
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d0f0      	beq.n	800cf46 <USB_CoreReset+0x36>

  return HAL_OK;
 800cf64:	2300      	movs	r3, #0
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3714      	adds	r7, #20
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf70:	4770      	bx	lr
 800cf72:	bf00      	nop
 800cf74:	00030d40 	.word	0x00030d40

0800cf78 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cf78:	b084      	sub	sp, #16
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b084      	sub	sp, #16
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	f107 001c 	add.w	r0, r7, #28
 800cf86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cf94:	461a      	mov	r2, r3
 800cf96:	2300      	movs	r3, #0
 800cf98:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf9e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfaa:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfb6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d018      	beq.n	800cffc <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800cfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d10a      	bne.n	800cfe6 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800cfd0:	68bb      	ldr	r3, [r7, #8]
 800cfd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	68ba      	ldr	r2, [r7, #8]
 800cfda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cfde:	f043 0304 	orr.w	r3, r3, #4
 800cfe2:	6013      	str	r3, [r2, #0]
 800cfe4:	e014      	b.n	800d010 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	68ba      	ldr	r2, [r7, #8]
 800cff0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cff4:	f023 0304 	bic.w	r3, r3, #4
 800cff8:	6013      	str	r3, [r2, #0]
 800cffa:	e009      	b.n	800d010 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	68ba      	ldr	r2, [r7, #8]
 800d006:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d00a:	f023 0304 	bic.w	r3, r3, #4
 800d00e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800d010:	2110      	movs	r1, #16
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f7ff feb4 	bl	800cd80 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f7ff fed7 	bl	800cdcc <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800d01e:	2300      	movs	r3, #0
 800d020:	60fb      	str	r3, [r7, #12]
 800d022:	e015      	b.n	800d050 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	015a      	lsls	r2, r3, #5
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	4413      	add	r3, r2
 800d02c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d030:	461a      	mov	r2, r3
 800d032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d036:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	015a      	lsls	r2, r3, #5
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	4413      	add	r3, r2
 800d040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d044:	461a      	mov	r2, r3
 800d046:	2300      	movs	r3, #0
 800d048:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	3301      	adds	r3, #1
 800d04e:	60fb      	str	r3, [r7, #12]
 800d050:	6a3b      	ldr	r3, [r7, #32]
 800d052:	68fa      	ldr	r2, [r7, #12]
 800d054:	429a      	cmp	r2, r3
 800d056:	d3e5      	bcc.n	800d024 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800d058:	2101      	movs	r1, #1
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f000 f8ac 	bl	800d1b8 <USB_DriveVbus>

  HAL_Delay(200U);
 800d060:	20c8      	movs	r0, #200	; 0xc8
 800d062:	f7f9 fa89 	bl	8006578 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2200      	movs	r2, #0
 800d06a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d072:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d00b      	beq.n	800d098 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d086:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4a14      	ldr	r2, [pc, #80]	; (800d0dc <USB_HostInit+0x164>)
 800d08c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a13      	ldr	r2, [pc, #76]	; (800d0e0 <USB_HostInit+0x168>)
 800d092:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800d096:	e009      	b.n	800d0ac <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2280      	movs	r2, #128	; 0x80
 800d09c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a10      	ldr	r2, [pc, #64]	; (800d0e4 <USB_HostInit+0x16c>)
 800d0a2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	4a10      	ldr	r2, [pc, #64]	; (800d0e8 <USB_HostInit+0x170>)
 800d0a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d105      	bne.n	800d0be <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	699b      	ldr	r3, [r3, #24]
 800d0b6:	f043 0210 	orr.w	r2, r3, #16
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	699a      	ldr	r2, [r3, #24]
 800d0c2:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <USB_HostInit+0x174>)
 800d0c4:	4313      	orrs	r3, r2
 800d0c6:	687a      	ldr	r2, [r7, #4]
 800d0c8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800d0ca:	2300      	movs	r3, #0
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3710      	adds	r7, #16
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d0d6:	b004      	add	sp, #16
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	01000200 	.word	0x01000200
 800d0e0:	00e00300 	.word	0x00e00300
 800d0e4:	00600080 	.word	0x00600080
 800d0e8:	004000e0 	.word	0x004000e0
 800d0ec:	a3200008 	.word	0xa3200008

0800d0f0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b085      	sub	sp, #20
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68fa      	ldr	r2, [r7, #12]
 800d10a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d10e:	f023 0303 	bic.w	r3, r3, #3
 800d112:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d11a:	681a      	ldr	r2, [r3, #0]
 800d11c:	78fb      	ldrb	r3, [r7, #3]
 800d11e:	f003 0303 	and.w	r3, r3, #3
 800d122:	68f9      	ldr	r1, [r7, #12]
 800d124:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d128:	4313      	orrs	r3, r2
 800d12a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800d12c:	78fb      	ldrb	r3, [r7, #3]
 800d12e:	2b01      	cmp	r3, #1
 800d130:	d107      	bne.n	800d142 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d138:	461a      	mov	r2, r3
 800d13a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800d13e:	6053      	str	r3, [r2, #4]
 800d140:	e009      	b.n	800d156 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800d142:	78fb      	ldrb	r3, [r7, #3]
 800d144:	2b02      	cmp	r3, #2
 800d146:	d106      	bne.n	800d156 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d14e:	461a      	mov	r2, r3
 800d150:	f241 7370 	movw	r3, #6000	; 0x1770
 800d154:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800d156:	2300      	movs	r3, #0
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3714      	adds	r7, #20
 800d15c:	46bd      	mov	sp, r7
 800d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d162:	4770      	bx	lr

0800d164 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b084      	sub	sp, #16
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800d170:	2300      	movs	r3, #0
 800d172:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d184:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	68fa      	ldr	r2, [r7, #12]
 800d18a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d18e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d192:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800d194:	2064      	movs	r0, #100	; 0x64
 800d196:	f7f9 f9ef 	bl	8006578 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	68fa      	ldr	r2, [r7, #12]
 800d19e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d1a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800d1a8:	200a      	movs	r0, #10
 800d1aa:	f7f9 f9e5 	bl	8006578 <HAL_Delay>

  return HAL_OK;
 800d1ae:	2300      	movs	r3, #0
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3710      	adds	r7, #16
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	460b      	mov	r3, r1
 800d1c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d1dc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d109      	bne.n	800d1fc <USB_DriveVbus+0x44>
 800d1e8:	78fb      	ldrb	r3, [r7, #3]
 800d1ea:	2b01      	cmp	r3, #1
 800d1ec:	d106      	bne.n	800d1fc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800d1ee:	68bb      	ldr	r3, [r7, #8]
 800d1f0:	68fa      	ldr	r2, [r7, #12]
 800d1f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d1f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d1fa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d206:	d109      	bne.n	800d21c <USB_DriveVbus+0x64>
 800d208:	78fb      	ldrb	r3, [r7, #3]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d106      	bne.n	800d21c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	68fa      	ldr	r2, [r7, #12]
 800d212:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d216:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d21a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800d21c:	2300      	movs	r3, #0
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3714      	adds	r7, #20
 800d222:	46bd      	mov	sp, r7
 800d224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d228:	4770      	bx	lr

0800d22a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d22a:	b480      	push	{r7}
 800d22c:	b085      	sub	sp, #20
 800d22e:	af00      	add	r7, sp, #0
 800d230:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800d236:	2300      	movs	r3, #0
 800d238:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	0c5b      	lsrs	r3, r3, #17
 800d248:	f003 0303 	and.w	r3, r3, #3
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3714      	adds	r7, #20
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800d258:	b480      	push	{r7}
 800d25a:	b085      	sub	sp, #20
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d26a:	689b      	ldr	r3, [r3, #8]
 800d26c:	b29b      	uxth	r3, r3
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3714      	adds	r7, #20
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr
	...

0800d27c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b088      	sub	sp, #32
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	4608      	mov	r0, r1
 800d286:	4611      	mov	r1, r2
 800d288:	461a      	mov	r2, r3
 800d28a:	4603      	mov	r3, r0
 800d28c:	70fb      	strb	r3, [r7, #3]
 800d28e:	460b      	mov	r3, r1
 800d290:	70bb      	strb	r3, [r7, #2]
 800d292:	4613      	mov	r3, r2
 800d294:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800d296:	2300      	movs	r3, #0
 800d298:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800d29e:	78fb      	ldrb	r3, [r7, #3]
 800d2a0:	015a      	lsls	r2, r3, #5
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d2b0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800d2b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d2b6:	2b03      	cmp	r3, #3
 800d2b8:	d87e      	bhi.n	800d3b8 <USB_HC_Init+0x13c>
 800d2ba:	a201      	add	r2, pc, #4	; (adr r2, 800d2c0 <USB_HC_Init+0x44>)
 800d2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c0:	0800d2d1 	.word	0x0800d2d1
 800d2c4:	0800d37b 	.word	0x0800d37b
 800d2c8:	0800d2d1 	.word	0x0800d2d1
 800d2cc:	0800d33d 	.word	0x0800d33d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d2d0:	78fb      	ldrb	r3, [r7, #3]
 800d2d2:	015a      	lsls	r2, r3, #5
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	4413      	add	r3, r2
 800d2d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2dc:	461a      	mov	r2, r3
 800d2de:	f240 439d 	movw	r3, #1181	; 0x49d
 800d2e2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800d2e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	da10      	bge.n	800d30e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800d2ec:	78fb      	ldrb	r3, [r7, #3]
 800d2ee:	015a      	lsls	r2, r3, #5
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2f8:	68db      	ldr	r3, [r3, #12]
 800d2fa:	78fa      	ldrb	r2, [r7, #3]
 800d2fc:	0151      	lsls	r1, r2, #5
 800d2fe:	693a      	ldr	r2, [r7, #16]
 800d300:	440a      	add	r2, r1
 800d302:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d30a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800d30c:	e057      	b.n	800d3be <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d316:	2b00      	cmp	r3, #0
 800d318:	d051      	beq.n	800d3be <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800d31a:	78fb      	ldrb	r3, [r7, #3]
 800d31c:	015a      	lsls	r2, r3, #5
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	4413      	add	r3, r2
 800d322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d326:	68db      	ldr	r3, [r3, #12]
 800d328:	78fa      	ldrb	r2, [r7, #3]
 800d32a:	0151      	lsls	r1, r2, #5
 800d32c:	693a      	ldr	r2, [r7, #16]
 800d32e:	440a      	add	r2, r1
 800d330:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d334:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800d338:	60d3      	str	r3, [r2, #12]
      break;
 800d33a:	e040      	b.n	800d3be <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d33c:	78fb      	ldrb	r3, [r7, #3]
 800d33e:	015a      	lsls	r2, r3, #5
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	4413      	add	r3, r2
 800d344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d348:	461a      	mov	r2, r3
 800d34a:	f240 639d 	movw	r3, #1693	; 0x69d
 800d34e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800d350:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d354:	2b00      	cmp	r3, #0
 800d356:	da34      	bge.n	800d3c2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800d358:	78fb      	ldrb	r3, [r7, #3]
 800d35a:	015a      	lsls	r2, r3, #5
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	4413      	add	r3, r2
 800d360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d364:	68db      	ldr	r3, [r3, #12]
 800d366:	78fa      	ldrb	r2, [r7, #3]
 800d368:	0151      	lsls	r1, r2, #5
 800d36a:	693a      	ldr	r2, [r7, #16]
 800d36c:	440a      	add	r2, r1
 800d36e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d376:	60d3      	str	r3, [r2, #12]
      }

      break;
 800d378:	e023      	b.n	800d3c2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d37a:	78fb      	ldrb	r3, [r7, #3]
 800d37c:	015a      	lsls	r2, r3, #5
 800d37e:	693b      	ldr	r3, [r7, #16]
 800d380:	4413      	add	r3, r2
 800d382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d386:	461a      	mov	r2, r3
 800d388:	f240 2325 	movw	r3, #549	; 0x225
 800d38c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800d38e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d392:	2b00      	cmp	r3, #0
 800d394:	da17      	bge.n	800d3c6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800d396:	78fb      	ldrb	r3, [r7, #3]
 800d398:	015a      	lsls	r2, r3, #5
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	4413      	add	r3, r2
 800d39e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d3a2:	68db      	ldr	r3, [r3, #12]
 800d3a4:	78fa      	ldrb	r2, [r7, #3]
 800d3a6:	0151      	lsls	r1, r2, #5
 800d3a8:	693a      	ldr	r2, [r7, #16]
 800d3aa:	440a      	add	r2, r1
 800d3ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d3b0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800d3b4:	60d3      	str	r3, [r2, #12]
      }
      break;
 800d3b6:	e006      	b.n	800d3c6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	77fb      	strb	r3, [r7, #31]
      break;
 800d3bc:	e004      	b.n	800d3c8 <USB_HC_Init+0x14c>
      break;
 800d3be:	bf00      	nop
 800d3c0:	e002      	b.n	800d3c8 <USB_HC_Init+0x14c>
      break;
 800d3c2:	bf00      	nop
 800d3c4:	e000      	b.n	800d3c8 <USB_HC_Init+0x14c>
      break;
 800d3c6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d3ce:	699a      	ldr	r2, [r3, #24]
 800d3d0:	78fb      	ldrb	r3, [r7, #3]
 800d3d2:	f003 030f 	and.w	r3, r3, #15
 800d3d6:	2101      	movs	r1, #1
 800d3d8:	fa01 f303 	lsl.w	r3, r1, r3
 800d3dc:	6939      	ldr	r1, [r7, #16]
 800d3de:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d3e2:	4313      	orrs	r3, r2
 800d3e4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	699b      	ldr	r3, [r3, #24]
 800d3ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800d3f2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	da03      	bge.n	800d402 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800d3fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d3fe:	61bb      	str	r3, [r7, #24]
 800d400:	e001      	b.n	800d406 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800d402:	2300      	movs	r3, #0
 800d404:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f7ff ff0f 	bl	800d22a <USB_GetHostSpeed>
 800d40c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800d40e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d412:	2b02      	cmp	r3, #2
 800d414:	d106      	bne.n	800d424 <USB_HC_Init+0x1a8>
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2b02      	cmp	r3, #2
 800d41a:	d003      	beq.n	800d424 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800d41c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d420:	617b      	str	r3, [r7, #20]
 800d422:	e001      	b.n	800d428 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800d424:	2300      	movs	r3, #0
 800d426:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d428:	787b      	ldrb	r3, [r7, #1]
 800d42a:	059b      	lsls	r3, r3, #22
 800d42c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800d430:	78bb      	ldrb	r3, [r7, #2]
 800d432:	02db      	lsls	r3, r3, #11
 800d434:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d438:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800d43a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d43e:	049b      	lsls	r3, r3, #18
 800d440:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800d444:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d446:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800d448:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800d44c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d44e:	69bb      	ldr	r3, [r7, #24]
 800d450:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d452:	78fb      	ldrb	r3, [r7, #3]
 800d454:	0159      	lsls	r1, r3, #5
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	440b      	add	r3, r1
 800d45a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d45e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d464:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800d466:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d46a:	2b03      	cmp	r3, #3
 800d46c:	d10f      	bne.n	800d48e <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800d46e:	78fb      	ldrb	r3, [r7, #3]
 800d470:	015a      	lsls	r2, r3, #5
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	4413      	add	r3, r2
 800d476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	78fa      	ldrb	r2, [r7, #3]
 800d47e:	0151      	lsls	r1, r2, #5
 800d480:	693a      	ldr	r2, [r7, #16]
 800d482:	440a      	add	r2, r1
 800d484:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d488:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d48c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800d48e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d490:	4618      	mov	r0, r3
 800d492:	3720      	adds	r7, #32
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b08c      	sub	sp, #48	; 0x30
 800d49c:	af02      	add	r7, sp, #8
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	4613      	mov	r3, r2
 800d4a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	785b      	ldrb	r3, [r3, #1]
 800d4ae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800d4b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d4b4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d02d      	beq.n	800d51e <USB_HC_StartXfer+0x86>
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	791b      	ldrb	r3, [r3, #4]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d129      	bne.n	800d51e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800d4ca:	79fb      	ldrb	r3, [r7, #7]
 800d4cc:	2b01      	cmp	r3, #1
 800d4ce:	d117      	bne.n	800d500 <USB_HC_StartXfer+0x68>
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	79db      	ldrb	r3, [r3, #7]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d003      	beq.n	800d4e0 <USB_HC_StartXfer+0x48>
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	79db      	ldrb	r3, [r3, #7]
 800d4dc:	2b02      	cmp	r3, #2
 800d4de:	d10f      	bne.n	800d500 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800d4e0:	69fb      	ldr	r3, [r7, #28]
 800d4e2:	015a      	lsls	r2, r3, #5
 800d4e4:	6a3b      	ldr	r3, [r7, #32]
 800d4e6:	4413      	add	r3, r2
 800d4e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4ec:	68db      	ldr	r3, [r3, #12]
 800d4ee:	69fa      	ldr	r2, [r7, #28]
 800d4f0:	0151      	lsls	r1, r2, #5
 800d4f2:	6a3a      	ldr	r2, [r7, #32]
 800d4f4:	440a      	add	r2, r1
 800d4f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d4fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4fe:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800d500:	79fb      	ldrb	r3, [r7, #7]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d10b      	bne.n	800d51e <USB_HC_StartXfer+0x86>
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	795b      	ldrb	r3, [r3, #5]
 800d50a:	2b01      	cmp	r3, #1
 800d50c:	d107      	bne.n	800d51e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	785b      	ldrb	r3, [r3, #1]
 800d512:	4619      	mov	r1, r3
 800d514:	68f8      	ldr	r0, [r7, #12]
 800d516:	f000 fa2f 	bl	800d978 <USB_DoPing>
      return HAL_OK;
 800d51a:	2300      	movs	r3, #0
 800d51c:	e0f8      	b.n	800d710 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	695b      	ldr	r3, [r3, #20]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d018      	beq.n	800d558 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	695b      	ldr	r3, [r3, #20]
 800d52a:	68ba      	ldr	r2, [r7, #8]
 800d52c:	8912      	ldrh	r2, [r2, #8]
 800d52e:	4413      	add	r3, r2
 800d530:	3b01      	subs	r3, #1
 800d532:	68ba      	ldr	r2, [r7, #8]
 800d534:	8912      	ldrh	r2, [r2, #8]
 800d536:	fbb3 f3f2 	udiv	r3, r3, r2
 800d53a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800d53c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d53e:	8b7b      	ldrh	r3, [r7, #26]
 800d540:	429a      	cmp	r2, r3
 800d542:	d90b      	bls.n	800d55c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800d544:	8b7b      	ldrh	r3, [r7, #26]
 800d546:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800d548:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d54a:	68ba      	ldr	r2, [r7, #8]
 800d54c:	8912      	ldrh	r2, [r2, #8]
 800d54e:	fb02 f203 	mul.w	r2, r2, r3
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	611a      	str	r2, [r3, #16]
 800d556:	e001      	b.n	800d55c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800d558:	2301      	movs	r3, #1
 800d55a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	78db      	ldrb	r3, [r3, #3]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d007      	beq.n	800d574 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800d564:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d566:	68ba      	ldr	r2, [r7, #8]
 800d568:	8912      	ldrh	r2, [r2, #8]
 800d56a:	fb02 f203 	mul.w	r2, r2, r3
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	611a      	str	r2, [r3, #16]
 800d572:	e003      	b.n	800d57c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	695a      	ldr	r2, [r3, #20]
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	691b      	ldr	r3, [r3, #16]
 800d580:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d584:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d586:	04d9      	lsls	r1, r3, #19
 800d588:	4b63      	ldr	r3, [pc, #396]	; (800d718 <USB_HC_StartXfer+0x280>)
 800d58a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d58c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	7a9b      	ldrb	r3, [r3, #10]
 800d592:	075b      	lsls	r3, r3, #29
 800d594:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d598:	69f9      	ldr	r1, [r7, #28]
 800d59a:	0148      	lsls	r0, r1, #5
 800d59c:	6a39      	ldr	r1, [r7, #32]
 800d59e:	4401      	add	r1, r0
 800d5a0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d5a4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d5a6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800d5a8:	79fb      	ldrb	r3, [r7, #7]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d009      	beq.n	800d5c2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	68d9      	ldr	r1, [r3, #12]
 800d5b2:	69fb      	ldr	r3, [r7, #28]
 800d5b4:	015a      	lsls	r2, r3, #5
 800d5b6:	6a3b      	ldr	r3, [r7, #32]
 800d5b8:	4413      	add	r3, r2
 800d5ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d5be:	460a      	mov	r2, r1
 800d5c0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800d5c2:	6a3b      	ldr	r3, [r7, #32]
 800d5c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5c8:	689b      	ldr	r3, [r3, #8]
 800d5ca:	f003 0301 	and.w	r3, r3, #1
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	bf0c      	ite	eq
 800d5d2:	2301      	moveq	r3, #1
 800d5d4:	2300      	movne	r3, #0
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800d5da:	69fb      	ldr	r3, [r7, #28]
 800d5dc:	015a      	lsls	r2, r3, #5
 800d5de:	6a3b      	ldr	r3, [r7, #32]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	69fa      	ldr	r2, [r7, #28]
 800d5ea:	0151      	lsls	r1, r2, #5
 800d5ec:	6a3a      	ldr	r2, [r7, #32]
 800d5ee:	440a      	add	r2, r1
 800d5f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d5f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d5f8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800d5fa:	69fb      	ldr	r3, [r7, #28]
 800d5fc:	015a      	lsls	r2, r3, #5
 800d5fe:	6a3b      	ldr	r3, [r7, #32]
 800d600:	4413      	add	r3, r2
 800d602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d606:	681a      	ldr	r2, [r3, #0]
 800d608:	7e7b      	ldrb	r3, [r7, #25]
 800d60a:	075b      	lsls	r3, r3, #29
 800d60c:	69f9      	ldr	r1, [r7, #28]
 800d60e:	0148      	lsls	r0, r1, #5
 800d610:	6a39      	ldr	r1, [r7, #32]
 800d612:	4401      	add	r1, r0
 800d614:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800d618:	4313      	orrs	r3, r2
 800d61a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800d61c:	69fb      	ldr	r3, [r7, #28]
 800d61e:	015a      	lsls	r2, r3, #5
 800d620:	6a3b      	ldr	r3, [r7, #32]
 800d622:	4413      	add	r3, r2
 800d624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d632:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	78db      	ldrb	r3, [r3, #3]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d004      	beq.n	800d646 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d642:	613b      	str	r3, [r7, #16]
 800d644:	e003      	b.n	800d64e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d64c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d654:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800d656:	69fb      	ldr	r3, [r7, #28]
 800d658:	015a      	lsls	r2, r3, #5
 800d65a:	6a3b      	ldr	r3, [r7, #32]
 800d65c:	4413      	add	r3, r2
 800d65e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d662:	461a      	mov	r2, r3
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800d668:	79fb      	ldrb	r3, [r7, #7]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d001      	beq.n	800d672 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800d66e:	2300      	movs	r3, #0
 800d670:	e04e      	b.n	800d710 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	78db      	ldrb	r3, [r3, #3]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d149      	bne.n	800d70e <USB_HC_StartXfer+0x276>
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	695b      	ldr	r3, [r3, #20]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d045      	beq.n	800d70e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	79db      	ldrb	r3, [r3, #7]
 800d686:	2b03      	cmp	r3, #3
 800d688:	d830      	bhi.n	800d6ec <USB_HC_StartXfer+0x254>
 800d68a:	a201      	add	r2, pc, #4	; (adr r2, 800d690 <USB_HC_StartXfer+0x1f8>)
 800d68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d690:	0800d6a1 	.word	0x0800d6a1
 800d694:	0800d6c5 	.word	0x0800d6c5
 800d698:	0800d6a1 	.word	0x0800d6a1
 800d69c:	0800d6c5 	.word	0x0800d6c5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	695b      	ldr	r3, [r3, #20]
 800d6a4:	3303      	adds	r3, #3
 800d6a6:	089b      	lsrs	r3, r3, #2
 800d6a8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800d6aa:	8afa      	ldrh	r2, [r7, #22]
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d91c      	bls.n	800d6f0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	699b      	ldr	r3, [r3, #24]
 800d6ba:	f043 0220 	orr.w	r2, r3, #32
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	619a      	str	r2, [r3, #24]
        }
        break;
 800d6c2:	e015      	b.n	800d6f0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	695b      	ldr	r3, [r3, #20]
 800d6c8:	3303      	adds	r3, #3
 800d6ca:	089b      	lsrs	r3, r3, #2
 800d6cc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800d6ce:	8afa      	ldrh	r2, [r7, #22]
 800d6d0:	6a3b      	ldr	r3, [r7, #32]
 800d6d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d6d6:	691b      	ldr	r3, [r3, #16]
 800d6d8:	b29b      	uxth	r3, r3
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d90a      	bls.n	800d6f4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	699b      	ldr	r3, [r3, #24]
 800d6e2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	619a      	str	r2, [r3, #24]
        }
        break;
 800d6ea:	e003      	b.n	800d6f4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800d6ec:	bf00      	nop
 800d6ee:	e002      	b.n	800d6f6 <USB_HC_StartXfer+0x25e>
        break;
 800d6f0:	bf00      	nop
 800d6f2:	e000      	b.n	800d6f6 <USB_HC_StartXfer+0x25e>
        break;
 800d6f4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800d6f6:	68bb      	ldr	r3, [r7, #8]
 800d6f8:	68d9      	ldr	r1, [r3, #12]
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	785a      	ldrb	r2, [r3, #1]
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	695b      	ldr	r3, [r3, #20]
 800d702:	b29b      	uxth	r3, r3
 800d704:	2000      	movs	r0, #0
 800d706:	9000      	str	r0, [sp, #0]
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f7ff fb81 	bl	800ce10 <USB_WritePacket>
  }

  return HAL_OK;
 800d70e:	2300      	movs	r3, #0
}
 800d710:	4618      	mov	r0, r3
 800d712:	3728      	adds	r7, #40	; 0x28
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}
 800d718:	1ff80000 	.word	0x1ff80000

0800d71c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b085      	sub	sp, #20
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d72e:	695b      	ldr	r3, [r3, #20]
 800d730:	b29b      	uxth	r3, r3
}
 800d732:	4618      	mov	r0, r3
 800d734:	3714      	adds	r7, #20
 800d736:	46bd      	mov	sp, r7
 800d738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73c:	4770      	bx	lr

0800d73e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800d73e:	b480      	push	{r7}
 800d740:	b089      	sub	sp, #36	; 0x24
 800d742:	af00      	add	r7, sp, #0
 800d744:	6078      	str	r0, [r7, #4]
 800d746:	460b      	mov	r3, r1
 800d748:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800d74e:	78fb      	ldrb	r3, [r7, #3]
 800d750:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800d752:	2300      	movs	r3, #0
 800d754:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	015a      	lsls	r2, r3, #5
 800d75a:	69bb      	ldr	r3, [r7, #24]
 800d75c:	4413      	add	r3, r2
 800d75e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	0c9b      	lsrs	r3, r3, #18
 800d766:	f003 0303 	and.w	r3, r3, #3
 800d76a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	015a      	lsls	r2, r3, #5
 800d770:	69bb      	ldr	r3, [r7, #24]
 800d772:	4413      	add	r3, r2
 800d774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	0fdb      	lsrs	r3, r3, #31
 800d77c:	f003 0301 	and.w	r3, r3, #1
 800d780:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	689b      	ldr	r3, [r3, #8]
 800d786:	f003 0320 	and.w	r3, r3, #32
 800d78a:	2b20      	cmp	r3, #32
 800d78c:	d104      	bne.n	800d798 <USB_HC_Halt+0x5a>
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d101      	bne.n	800d798 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800d794:	2300      	movs	r3, #0
 800d796:	e0e8      	b.n	800d96a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d002      	beq.n	800d7a4 <USB_HC_Halt+0x66>
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	2b02      	cmp	r3, #2
 800d7a2:	d173      	bne.n	800d88c <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d7a4:	697b      	ldr	r3, [r7, #20]
 800d7a6:	015a      	lsls	r2, r3, #5
 800d7a8:	69bb      	ldr	r3, [r7, #24]
 800d7aa:	4413      	add	r3, r2
 800d7ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	697a      	ldr	r2, [r7, #20]
 800d7b4:	0151      	lsls	r1, r2, #5
 800d7b6:	69ba      	ldr	r2, [r7, #24]
 800d7b8:	440a      	add	r2, r1
 800d7ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d7be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d7c2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	689b      	ldr	r3, [r3, #8]
 800d7c8:	f003 0320 	and.w	r3, r3, #32
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	f040 80cb 	bne.w	800d968 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d143      	bne.n	800d866 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	015a      	lsls	r2, r3, #5
 800d7e2:	69bb      	ldr	r3, [r7, #24]
 800d7e4:	4413      	add	r3, r2
 800d7e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	697a      	ldr	r2, [r7, #20]
 800d7ee:	0151      	lsls	r1, r2, #5
 800d7f0:	69ba      	ldr	r2, [r7, #24]
 800d7f2:	440a      	add	r2, r1
 800d7f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d7f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d7fc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	015a      	lsls	r2, r3, #5
 800d802:	69bb      	ldr	r3, [r7, #24]
 800d804:	4413      	add	r3, r2
 800d806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	697a      	ldr	r2, [r7, #20]
 800d80e:	0151      	lsls	r1, r2, #5
 800d810:	69ba      	ldr	r2, [r7, #24]
 800d812:	440a      	add	r2, r1
 800d814:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d818:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d81c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	015a      	lsls	r2, r3, #5
 800d822:	69bb      	ldr	r3, [r7, #24]
 800d824:	4413      	add	r3, r2
 800d826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	697a      	ldr	r2, [r7, #20]
 800d82e:	0151      	lsls	r1, r2, #5
 800d830:	69ba      	ldr	r2, [r7, #24]
 800d832:	440a      	add	r2, r1
 800d834:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d838:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d83c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800d83e:	69fb      	ldr	r3, [r7, #28]
 800d840:	3301      	adds	r3, #1
 800d842:	61fb      	str	r3, [r7, #28]
 800d844:	69fb      	ldr	r3, [r7, #28]
 800d846:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d84a:	d81d      	bhi.n	800d888 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	015a      	lsls	r2, r3, #5
 800d850:	69bb      	ldr	r3, [r7, #24]
 800d852:	4413      	add	r3, r2
 800d854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d85e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d862:	d0ec      	beq.n	800d83e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d864:	e080      	b.n	800d968 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	015a      	lsls	r2, r3, #5
 800d86a:	69bb      	ldr	r3, [r7, #24]
 800d86c:	4413      	add	r3, r2
 800d86e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	697a      	ldr	r2, [r7, #20]
 800d876:	0151      	lsls	r1, r2, #5
 800d878:	69ba      	ldr	r2, [r7, #24]
 800d87a:	440a      	add	r2, r1
 800d87c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d880:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d884:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d886:	e06f      	b.n	800d968 <USB_HC_Halt+0x22a>
            break;
 800d888:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d88a:	e06d      	b.n	800d968 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	015a      	lsls	r2, r3, #5
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	4413      	add	r3, r2
 800d894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	697a      	ldr	r2, [r7, #20]
 800d89c:	0151      	lsls	r1, r2, #5
 800d89e:	69ba      	ldr	r2, [r7, #24]
 800d8a0:	440a      	add	r2, r1
 800d8a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d8a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d8aa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800d8ac:	69bb      	ldr	r3, [r7, #24]
 800d8ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d143      	bne.n	800d944 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	015a      	lsls	r2, r3, #5
 800d8c0:	69bb      	ldr	r3, [r7, #24]
 800d8c2:	4413      	add	r3, r2
 800d8c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	697a      	ldr	r2, [r7, #20]
 800d8cc:	0151      	lsls	r1, r2, #5
 800d8ce:	69ba      	ldr	r2, [r7, #24]
 800d8d0:	440a      	add	r2, r1
 800d8d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d8d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d8da:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	015a      	lsls	r2, r3, #5
 800d8e0:	69bb      	ldr	r3, [r7, #24]
 800d8e2:	4413      	add	r3, r2
 800d8e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	697a      	ldr	r2, [r7, #20]
 800d8ec:	0151      	lsls	r1, r2, #5
 800d8ee:	69ba      	ldr	r2, [r7, #24]
 800d8f0:	440a      	add	r2, r1
 800d8f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d8f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d8fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d8fc:	697b      	ldr	r3, [r7, #20]
 800d8fe:	015a      	lsls	r2, r3, #5
 800d900:	69bb      	ldr	r3, [r7, #24]
 800d902:	4413      	add	r3, r2
 800d904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	697a      	ldr	r2, [r7, #20]
 800d90c:	0151      	lsls	r1, r2, #5
 800d90e:	69ba      	ldr	r2, [r7, #24]
 800d910:	440a      	add	r2, r1
 800d912:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d916:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d91a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	3301      	adds	r3, #1
 800d920:	61fb      	str	r3, [r7, #28]
 800d922:	69fb      	ldr	r3, [r7, #28]
 800d924:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d928:	d81d      	bhi.n	800d966 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d92a:	697b      	ldr	r3, [r7, #20]
 800d92c:	015a      	lsls	r2, r3, #5
 800d92e:	69bb      	ldr	r3, [r7, #24]
 800d930:	4413      	add	r3, r2
 800d932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d93c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d940:	d0ec      	beq.n	800d91c <USB_HC_Halt+0x1de>
 800d942:	e011      	b.n	800d968 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	015a      	lsls	r2, r3, #5
 800d948:	69bb      	ldr	r3, [r7, #24]
 800d94a:	4413      	add	r3, r2
 800d94c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	697a      	ldr	r2, [r7, #20]
 800d954:	0151      	lsls	r1, r2, #5
 800d956:	69ba      	ldr	r2, [r7, #24]
 800d958:	440a      	add	r2, r1
 800d95a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d95e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d962:	6013      	str	r3, [r2, #0]
 800d964:	e000      	b.n	800d968 <USB_HC_Halt+0x22a>
          break;
 800d966:	bf00      	nop
    }
  }

  return HAL_OK;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3724      	adds	r7, #36	; 0x24
 800d96e:	46bd      	mov	sp, r7
 800d970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d974:	4770      	bx	lr
	...

0800d978 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800d978:	b480      	push	{r7}
 800d97a:	b087      	sub	sp, #28
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	460b      	mov	r3, r1
 800d982:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800d988:	78fb      	ldrb	r3, [r7, #3]
 800d98a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800d98c:	2301      	movs	r3, #1
 800d98e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	04da      	lsls	r2, r3, #19
 800d994:	4b15      	ldr	r3, [pc, #84]	; (800d9ec <USB_DoPing+0x74>)
 800d996:	4013      	ands	r3, r2
 800d998:	693a      	ldr	r2, [r7, #16]
 800d99a:	0151      	lsls	r1, r2, #5
 800d99c:	697a      	ldr	r2, [r7, #20]
 800d99e:	440a      	add	r2, r1
 800d9a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d9a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d9a8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	015a      	lsls	r2, r3, #5
 800d9ae:	697b      	ldr	r3, [r7, #20]
 800d9b0:	4413      	add	r3, r2
 800d9b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d9c0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d9c8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	015a      	lsls	r2, r3, #5
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	4413      	add	r3, r2
 800d9d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	68bb      	ldr	r3, [r7, #8]
 800d9da:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800d9dc:	2300      	movs	r3, #0
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	371c      	adds	r7, #28
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e8:	4770      	bx	lr
 800d9ea:	bf00      	nop
 800d9ec:	1ff80000 	.word	0x1ff80000

0800d9f0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b086      	sub	sp, #24
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	f7ff f981 	bl	800cd08 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800da06:	2110      	movs	r1, #16
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f7ff f9b9 	bl	800cd80 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f7ff f9dc 	bl	800cdcc <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800da14:	2300      	movs	r3, #0
 800da16:	613b      	str	r3, [r7, #16]
 800da18:	e01f      	b.n	800da5a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	015a      	lsls	r2, r3, #5
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	4413      	add	r3, r2
 800da22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800da30:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da38:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800da3a:	68bb      	ldr	r3, [r7, #8]
 800da3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800da40:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	015a      	lsls	r2, r3, #5
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	4413      	add	r3, r2
 800da4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800da4e:	461a      	mov	r2, r3
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	3301      	adds	r3, #1
 800da58:	613b      	str	r3, [r7, #16]
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	2b0f      	cmp	r3, #15
 800da5e:	d9dc      	bls.n	800da1a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800da60:	2300      	movs	r3, #0
 800da62:	613b      	str	r3, [r7, #16]
 800da64:	e034      	b.n	800dad0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	015a      	lsls	r2, r3, #5
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	4413      	add	r3, r2
 800da6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800da7c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800da7e:	68bb      	ldr	r3, [r7, #8]
 800da80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800da84:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800da8c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800da8e:	693b      	ldr	r3, [r7, #16]
 800da90:	015a      	lsls	r2, r3, #5
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	4413      	add	r3, r2
 800da96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800da9a:	461a      	mov	r2, r3
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800daa0:	697b      	ldr	r3, [r7, #20]
 800daa2:	3301      	adds	r3, #1
 800daa4:	617b      	str	r3, [r7, #20]
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800daac:	d80c      	bhi.n	800dac8 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	015a      	lsls	r2, r3, #5
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	4413      	add	r3, r2
 800dab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dac0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dac4:	d0ec      	beq.n	800daa0 <USB_StopHost+0xb0>
 800dac6:	e000      	b.n	800daca <USB_StopHost+0xda>
        break;
 800dac8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800daca:	693b      	ldr	r3, [r7, #16]
 800dacc:	3301      	adds	r3, #1
 800dace:	613b      	str	r3, [r7, #16]
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	2b0f      	cmp	r3, #15
 800dad4:	d9c7      	bls.n	800da66 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dadc:	461a      	mov	r2, r3
 800dade:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dae2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800daea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800daec:	6878      	ldr	r0, [r7, #4]
 800daee:	f7ff f8fa 	bl	800cce6 <USB_EnableGlobalInt>

  return HAL_OK;
 800daf2:	2300      	movs	r3, #0
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3718      	adds	r7, #24
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}

0800dafc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800dafc:	b590      	push	{r4, r7, lr}
 800dafe:	b089      	sub	sp, #36	; 0x24
 800db00:	af04      	add	r7, sp, #16
 800db02:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800db04:	2301      	movs	r3, #1
 800db06:	2202      	movs	r2, #2
 800db08:	2102      	movs	r1, #2
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f000 fc66 	bl	800e3dc <USBH_FindInterface>
 800db10:	4603      	mov	r3, r0
 800db12:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800db14:	7bfb      	ldrb	r3, [r7, #15]
 800db16:	2bff      	cmp	r3, #255	; 0xff
 800db18:	d002      	beq.n	800db20 <USBH_CDC_InterfaceInit+0x24>
 800db1a:	7bfb      	ldrb	r3, [r7, #15]
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d901      	bls.n	800db24 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800db20:	2302      	movs	r3, #2
 800db22:	e13d      	b.n	800dda0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800db24:	7bfb      	ldrb	r3, [r7, #15]
 800db26:	4619      	mov	r1, r3
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	f000 fc3b 	bl	800e3a4 <USBH_SelectInterface>
 800db2e:	4603      	mov	r3, r0
 800db30:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800db32:	7bbb      	ldrb	r3, [r7, #14]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d001      	beq.n	800db3c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800db38:	2302      	movs	r3, #2
 800db3a:	e131      	b.n	800dda0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800db42:	2050      	movs	r0, #80	; 0x50
 800db44:	f002 f9da 	bl	800fefc <malloc>
 800db48:	4603      	mov	r3, r0
 800db4a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800db52:	69db      	ldr	r3, [r3, #28]
 800db54:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d101      	bne.n	800db60 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800db5c:	2302      	movs	r3, #2
 800db5e:	e11f      	b.n	800dda0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800db60:	2250      	movs	r2, #80	; 0x50
 800db62:	2100      	movs	r1, #0
 800db64:	68b8      	ldr	r0, [r7, #8]
 800db66:	f002 f9e7 	bl	800ff38 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800db6a:	7bfb      	ldrb	r3, [r7, #15]
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	211a      	movs	r1, #26
 800db70:	fb01 f303 	mul.w	r3, r1, r3
 800db74:	4413      	add	r3, r2
 800db76:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	b25b      	sxtb	r3, r3
 800db7e:	2b00      	cmp	r3, #0
 800db80:	da15      	bge.n	800dbae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800db82:	7bfb      	ldrb	r3, [r7, #15]
 800db84:	687a      	ldr	r2, [r7, #4]
 800db86:	211a      	movs	r1, #26
 800db88:	fb01 f303 	mul.w	r3, r1, r3
 800db8c:	4413      	add	r3, r2
 800db8e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800db92:	781a      	ldrb	r2, [r3, #0]
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800db98:	7bfb      	ldrb	r3, [r7, #15]
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	211a      	movs	r1, #26
 800db9e:	fb01 f303 	mul.w	r3, r1, r3
 800dba2:	4413      	add	r3, r2
 800dba4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800dba8:	881a      	ldrh	r2, [r3, #0]
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	785b      	ldrb	r3, [r3, #1]
 800dbb2:	4619      	mov	r1, r3
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	f001 fe32 	bl	800f81e <USBH_AllocPipe>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	461a      	mov	r2, r3
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	7819      	ldrb	r1, [r3, #0]
 800dbc6:	68bb      	ldr	r3, [r7, #8]
 800dbc8:	7858      	ldrb	r0, [r3, #1]
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dbd6:	68ba      	ldr	r2, [r7, #8]
 800dbd8:	8952      	ldrh	r2, [r2, #10]
 800dbda:	9202      	str	r2, [sp, #8]
 800dbdc:	2203      	movs	r2, #3
 800dbde:	9201      	str	r2, [sp, #4]
 800dbe0:	9300      	str	r3, [sp, #0]
 800dbe2:	4623      	mov	r3, r4
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f001 fdea 	bl	800f7c0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	781b      	ldrb	r3, [r3, #0]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f002 f8f0 	bl	800fdda <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	210a      	movs	r1, #10
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 fbeb 	bl	800e3dc <USBH_FindInterface>
 800dc06:	4603      	mov	r3, r0
 800dc08:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800dc0a:	7bfb      	ldrb	r3, [r7, #15]
 800dc0c:	2bff      	cmp	r3, #255	; 0xff
 800dc0e:	d002      	beq.n	800dc16 <USBH_CDC_InterfaceInit+0x11a>
 800dc10:	7bfb      	ldrb	r3, [r7, #15]
 800dc12:	2b01      	cmp	r3, #1
 800dc14:	d901      	bls.n	800dc1a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800dc16:	2302      	movs	r3, #2
 800dc18:	e0c2      	b.n	800dda0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800dc1a:	7bfb      	ldrb	r3, [r7, #15]
 800dc1c:	687a      	ldr	r2, [r7, #4]
 800dc1e:	211a      	movs	r1, #26
 800dc20:	fb01 f303 	mul.w	r3, r1, r3
 800dc24:	4413      	add	r3, r2
 800dc26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800dc2a:	781b      	ldrb	r3, [r3, #0]
 800dc2c:	b25b      	sxtb	r3, r3
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	da16      	bge.n	800dc60 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800dc32:	7bfb      	ldrb	r3, [r7, #15]
 800dc34:	687a      	ldr	r2, [r7, #4]
 800dc36:	211a      	movs	r1, #26
 800dc38:	fb01 f303 	mul.w	r3, r1, r3
 800dc3c:	4413      	add	r3, r2
 800dc3e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800dc42:	781a      	ldrb	r2, [r3, #0]
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800dc48:	7bfb      	ldrb	r3, [r7, #15]
 800dc4a:	687a      	ldr	r2, [r7, #4]
 800dc4c:	211a      	movs	r1, #26
 800dc4e:	fb01 f303 	mul.w	r3, r1, r3
 800dc52:	4413      	add	r3, r2
 800dc54:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800dc58:	881a      	ldrh	r2, [r3, #0]
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	835a      	strh	r2, [r3, #26]
 800dc5e:	e015      	b.n	800dc8c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800dc60:	7bfb      	ldrb	r3, [r7, #15]
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	211a      	movs	r1, #26
 800dc66:	fb01 f303 	mul.w	r3, r1, r3
 800dc6a:	4413      	add	r3, r2
 800dc6c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800dc70:	781a      	ldrb	r2, [r3, #0]
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800dc76:	7bfb      	ldrb	r3, [r7, #15]
 800dc78:	687a      	ldr	r2, [r7, #4]
 800dc7a:	211a      	movs	r1, #26
 800dc7c:	fb01 f303 	mul.w	r3, r1, r3
 800dc80:	4413      	add	r3, r2
 800dc82:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800dc86:	881a      	ldrh	r2, [r3, #0]
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800dc8c:	7bfb      	ldrb	r3, [r7, #15]
 800dc8e:	687a      	ldr	r2, [r7, #4]
 800dc90:	211a      	movs	r1, #26
 800dc92:	fb01 f303 	mul.w	r3, r1, r3
 800dc96:	4413      	add	r3, r2
 800dc98:	f203 3356 	addw	r3, r3, #854	; 0x356
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	b25b      	sxtb	r3, r3
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	da16      	bge.n	800dcd2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800dca4:	7bfb      	ldrb	r3, [r7, #15]
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	211a      	movs	r1, #26
 800dcaa:	fb01 f303 	mul.w	r3, r1, r3
 800dcae:	4413      	add	r3, r2
 800dcb0:	f203 3356 	addw	r3, r3, #854	; 0x356
 800dcb4:	781a      	ldrb	r2, [r3, #0]
 800dcb6:	68bb      	ldr	r3, [r7, #8]
 800dcb8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800dcba:	7bfb      	ldrb	r3, [r7, #15]
 800dcbc:	687a      	ldr	r2, [r7, #4]
 800dcbe:	211a      	movs	r1, #26
 800dcc0:	fb01 f303 	mul.w	r3, r1, r3
 800dcc4:	4413      	add	r3, r2
 800dcc6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800dcca:	881a      	ldrh	r2, [r3, #0]
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	835a      	strh	r2, [r3, #26]
 800dcd0:	e015      	b.n	800dcfe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800dcd2:	7bfb      	ldrb	r3, [r7, #15]
 800dcd4:	687a      	ldr	r2, [r7, #4]
 800dcd6:	211a      	movs	r1, #26
 800dcd8:	fb01 f303 	mul.w	r3, r1, r3
 800dcdc:	4413      	add	r3, r2
 800dcde:	f203 3356 	addw	r3, r3, #854	; 0x356
 800dce2:	781a      	ldrb	r2, [r3, #0]
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800dce8:	7bfb      	ldrb	r3, [r7, #15]
 800dcea:	687a      	ldr	r2, [r7, #4]
 800dcec:	211a      	movs	r1, #26
 800dcee:	fb01 f303 	mul.w	r3, r1, r3
 800dcf2:	4413      	add	r3, r2
 800dcf4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800dcf8:	881a      	ldrh	r2, [r3, #0]
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	7b9b      	ldrb	r3, [r3, #14]
 800dd02:	4619      	mov	r1, r3
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f001 fd8a 	bl	800f81e <USBH_AllocPipe>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	7bdb      	ldrb	r3, [r3, #15]
 800dd16:	4619      	mov	r1, r3
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f001 fd80 	bl	800f81e <USBH_AllocPipe>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	461a      	mov	r2, r3
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	7b59      	ldrb	r1, [r3, #13]
 800dd2a:	68bb      	ldr	r3, [r7, #8]
 800dd2c:	7b98      	ldrb	r0, [r3, #14]
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dd3a:	68ba      	ldr	r2, [r7, #8]
 800dd3c:	8b12      	ldrh	r2, [r2, #24]
 800dd3e:	9202      	str	r2, [sp, #8]
 800dd40:	2202      	movs	r2, #2
 800dd42:	9201      	str	r2, [sp, #4]
 800dd44:	9300      	str	r3, [sp, #0]
 800dd46:	4623      	mov	r3, r4
 800dd48:	4602      	mov	r2, r0
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f001 fd38 	bl	800f7c0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	7b19      	ldrb	r1, [r3, #12]
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	7bd8      	ldrb	r0, [r3, #15]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dd64:	68ba      	ldr	r2, [r7, #8]
 800dd66:	8b52      	ldrh	r2, [r2, #26]
 800dd68:	9202      	str	r2, [sp, #8]
 800dd6a:	2202      	movs	r2, #2
 800dd6c:	9201      	str	r2, [sp, #4]
 800dd6e:	9300      	str	r3, [sp, #0]
 800dd70:	4623      	mov	r3, r4
 800dd72:	4602      	mov	r2, r0
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f001 fd23 	bl	800f7c0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	7b5b      	ldrb	r3, [r3, #13]
 800dd86:	2200      	movs	r2, #0
 800dd88:	4619      	mov	r1, r3
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f002 f825 	bl	800fdda <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	7b1b      	ldrb	r3, [r3, #12]
 800dd94:	2200      	movs	r2, #0
 800dd96:	4619      	mov	r1, r3
 800dd98:	6878      	ldr	r0, [r7, #4]
 800dd9a:	f002 f81e 	bl	800fdda <USBH_LL_SetToggle>

  return USBH_OK;
 800dd9e:	2300      	movs	r3, #0
}
 800dda0:	4618      	mov	r0, r3
 800dda2:	3714      	adds	r7, #20
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bd90      	pop	{r4, r7, pc}

0800dda8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b084      	sub	sp, #16
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ddb6:	69db      	ldr	r3, [r3, #28]
 800ddb8:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	781b      	ldrb	r3, [r3, #0]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d00e      	beq.n	800dde0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	781b      	ldrb	r3, [r3, #0]
 800ddc6:	4619      	mov	r1, r3
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f001 fd18 	bl	800f7fe <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	781b      	ldrb	r3, [r3, #0]
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f001 fd43 	bl	800f860 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2200      	movs	r2, #0
 800ddde:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	7b1b      	ldrb	r3, [r3, #12]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d00e      	beq.n	800de06 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	7b1b      	ldrb	r3, [r3, #12]
 800ddec:	4619      	mov	r1, r3
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f001 fd05 	bl	800f7fe <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	7b1b      	ldrb	r3, [r3, #12]
 800ddf8:	4619      	mov	r1, r3
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f001 fd30 	bl	800f860 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2200      	movs	r2, #0
 800de04:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	7b5b      	ldrb	r3, [r3, #13]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d00e      	beq.n	800de2c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	7b5b      	ldrb	r3, [r3, #13]
 800de12:	4619      	mov	r1, r3
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f001 fcf2 	bl	800f7fe <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	7b5b      	ldrb	r3, [r3, #13]
 800de1e:	4619      	mov	r1, r3
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f001 fd1d 	bl	800f860 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	2200      	movs	r2, #0
 800de2a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de32:	69db      	ldr	r3, [r3, #28]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d00b      	beq.n	800de50 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de3e:	69db      	ldr	r3, [r3, #28]
 800de40:	4618      	mov	r0, r3
 800de42:	f002 f863 	bl	800ff0c <free>
    phost->pActiveClass->pData = 0U;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de4c:	2200      	movs	r2, #0
 800de4e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800de50:	2300      	movs	r3, #0
}
 800de52:	4618      	mov	r0, r3
 800de54:	3710      	adds	r7, #16
 800de56:	46bd      	mov	sp, r7
 800de58:	bd80      	pop	{r7, pc}

0800de5a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800de5a:	b580      	push	{r7, lr}
 800de5c:	b084      	sub	sp, #16
 800de5e:	af00      	add	r7, sp, #0
 800de60:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de68:	69db      	ldr	r3, [r3, #28]
 800de6a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	3340      	adds	r3, #64	; 0x40
 800de70:	4619      	mov	r1, r3
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f000 f8b1 	bl	800dfda <GetLineCoding>
 800de78:	4603      	mov	r3, r0
 800de7a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800de7c:	7afb      	ldrb	r3, [r7, #11]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d105      	bne.n	800de8e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800de88:	2102      	movs	r1, #2
 800de8a:	6878      	ldr	r0, [r7, #4]
 800de8c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800de8e:	7afb      	ldrb	r3, [r7, #11]
}
 800de90:	4618      	mov	r0, r3
 800de92:	3710      	adds	r7, #16
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}

0800de98 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b084      	sub	sp, #16
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800dea0:	2301      	movs	r3, #1
 800dea2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800dea4:	2300      	movs	r3, #0
 800dea6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800deae:	69db      	ldr	r3, [r3, #28]
 800deb0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800deb8:	2b04      	cmp	r3, #4
 800deba:	d877      	bhi.n	800dfac <USBH_CDC_Process+0x114>
 800debc:	a201      	add	r2, pc, #4	; (adr r2, 800dec4 <USBH_CDC_Process+0x2c>)
 800debe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec2:	bf00      	nop
 800dec4:	0800ded9 	.word	0x0800ded9
 800dec8:	0800dedf 	.word	0x0800dedf
 800decc:	0800df0f 	.word	0x0800df0f
 800ded0:	0800df83 	.word	0x0800df83
 800ded4:	0800df91 	.word	0x0800df91
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800ded8:	2300      	movs	r3, #0
 800deda:	73fb      	strb	r3, [r7, #15]
      break;
 800dedc:	e06d      	b.n	800dfba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dee2:	4619      	mov	r1, r3
 800dee4:	6878      	ldr	r0, [r7, #4]
 800dee6:	f000 f897 	bl	800e018 <SetLineCoding>
 800deea:	4603      	mov	r3, r0
 800deec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800deee:	7bbb      	ldrb	r3, [r7, #14]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d104      	bne.n	800defe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	2202      	movs	r2, #2
 800def8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800defc:	e058      	b.n	800dfb0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800defe:	7bbb      	ldrb	r3, [r7, #14]
 800df00:	2b01      	cmp	r3, #1
 800df02:	d055      	beq.n	800dfb0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	2204      	movs	r2, #4
 800df08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800df0c:	e050      	b.n	800dfb0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800df0e:	68bb      	ldr	r3, [r7, #8]
 800df10:	3340      	adds	r3, #64	; 0x40
 800df12:	4619      	mov	r1, r3
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 f860 	bl	800dfda <GetLineCoding>
 800df1a:	4603      	mov	r3, r0
 800df1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800df1e:	7bbb      	ldrb	r3, [r7, #14]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d126      	bne.n	800df72 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800df24:	68bb      	ldr	r3, [r7, #8]
 800df26:	2200      	movs	r2, #0
 800df28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800df2c:	68bb      	ldr	r3, [r7, #8]
 800df2e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800df32:	68bb      	ldr	r3, [r7, #8]
 800df34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df36:	791b      	ldrb	r3, [r3, #4]
 800df38:	429a      	cmp	r2, r3
 800df3a:	d13b      	bne.n	800dfb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df46:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800df48:	429a      	cmp	r2, r3
 800df4a:	d133      	bne.n	800dfb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df56:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800df58:	429a      	cmp	r2, r3
 800df5a:	d12b      	bne.n	800dfb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df64:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800df66:	429a      	cmp	r2, r3
 800df68:	d124      	bne.n	800dfb4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 f958 	bl	800e220 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800df70:	e020      	b.n	800dfb4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800df72:	7bbb      	ldrb	r3, [r7, #14]
 800df74:	2b01      	cmp	r3, #1
 800df76:	d01d      	beq.n	800dfb4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	2204      	movs	r2, #4
 800df7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800df80:	e018      	b.n	800dfb4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800df82:	6878      	ldr	r0, [r7, #4]
 800df84:	f000 f867 	bl	800e056 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f000 f8da 	bl	800e142 <CDC_ProcessReception>
      break;
 800df8e:	e014      	b.n	800dfba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800df90:	2100      	movs	r1, #0
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f000 ffe3 	bl	800ef5e <USBH_ClrFeature>
 800df98:	4603      	mov	r3, r0
 800df9a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800df9c:	7bbb      	ldrb	r3, [r7, #14]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d10a      	bne.n	800dfb8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800dfaa:	e005      	b.n	800dfb8 <USBH_CDC_Process+0x120>

    default:
      break;
 800dfac:	bf00      	nop
 800dfae:	e004      	b.n	800dfba <USBH_CDC_Process+0x122>
      break;
 800dfb0:	bf00      	nop
 800dfb2:	e002      	b.n	800dfba <USBH_CDC_Process+0x122>
      break;
 800dfb4:	bf00      	nop
 800dfb6:	e000      	b.n	800dfba <USBH_CDC_Process+0x122>
      break;
 800dfb8:	bf00      	nop

  }

  return status;
 800dfba:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3710      	adds	r7, #16
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}

0800dfc4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b083      	sub	sp, #12
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	370c      	adds	r7, #12
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd8:	4770      	bx	lr

0800dfda <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b082      	sub	sp, #8
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
 800dfe2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	22a1      	movs	r2, #161	; 0xa1
 800dfe8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2221      	movs	r2, #33	; 0x21
 800dfee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2200      	movs	r2, #0
 800dff4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2200      	movs	r2, #0
 800dffa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2207      	movs	r2, #7
 800e000:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	2207      	movs	r2, #7
 800e006:	4619      	mov	r1, r3
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	f001 f988 	bl	800f31e <USBH_CtlReq>
 800e00e:	4603      	mov	r3, r0
}
 800e010:	4618      	mov	r0, r3
 800e012:	3708      	adds	r7, #8
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b082      	sub	sp, #8
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2221      	movs	r2, #33	; 0x21
 800e026:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2220      	movs	r2, #32
 800e02c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2200      	movs	r2, #0
 800e032:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2200      	movs	r2, #0
 800e038:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2207      	movs	r2, #7
 800e03e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	2207      	movs	r2, #7
 800e044:	4619      	mov	r1, r3
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f001 f969 	bl	800f31e <USBH_CtlReq>
 800e04c:	4603      	mov	r3, r0
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3708      	adds	r7, #8
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}

0800e056 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800e056:	b580      	push	{r7, lr}
 800e058:	b086      	sub	sp, #24
 800e05a:	af02      	add	r7, sp, #8
 800e05c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e064:	69db      	ldr	r3, [r3, #28]
 800e066:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e068:	2300      	movs	r3, #0
 800e06a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800e072:	2b01      	cmp	r3, #1
 800e074:	d002      	beq.n	800e07c <CDC_ProcessTransmission+0x26>
 800e076:	2b02      	cmp	r3, #2
 800e078:	d023      	beq.n	800e0c2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800e07a:	e05e      	b.n	800e13a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e080:	68fa      	ldr	r2, [r7, #12]
 800e082:	8b12      	ldrh	r2, [r2, #24]
 800e084:	4293      	cmp	r3, r2
 800e086:	d90b      	bls.n	800e0a0 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	69d9      	ldr	r1, [r3, #28]
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	8b1a      	ldrh	r2, [r3, #24]
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	7b5b      	ldrb	r3, [r3, #13]
 800e094:	2001      	movs	r0, #1
 800e096:	9000      	str	r0, [sp, #0]
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f001 fb4e 	bl	800f73a <USBH_BulkSendData>
 800e09e:	e00b      	b.n	800e0b8 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800e0a8:	b29a      	uxth	r2, r3
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	7b5b      	ldrb	r3, [r3, #13]
 800e0ae:	2001      	movs	r0, #1
 800e0b0:	9000      	str	r0, [sp, #0]
 800e0b2:	6878      	ldr	r0, [r7, #4]
 800e0b4:	f001 fb41 	bl	800f73a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	2202      	movs	r2, #2
 800e0bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800e0c0:	e03b      	b.n	800e13a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	7b5b      	ldrb	r3, [r3, #13]
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f001 fe65 	bl	800fd98 <USBH_LL_GetURBState>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800e0d2:	7afb      	ldrb	r3, [r7, #11]
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d128      	bne.n	800e12a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0dc:	68fa      	ldr	r2, [r7, #12]
 800e0de:	8b12      	ldrh	r2, [r2, #24]
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d90e      	bls.n	800e102 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0e8:	68fa      	ldr	r2, [r7, #12]
 800e0ea:	8b12      	ldrh	r2, [r2, #24]
 800e0ec:	1a9a      	subs	r2, r3, r2
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	69db      	ldr	r3, [r3, #28]
 800e0f6:	68fa      	ldr	r2, [r7, #12]
 800e0f8:	8b12      	ldrh	r2, [r2, #24]
 800e0fa:	441a      	add	r2, r3
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	61da      	str	r2, [r3, #28]
 800e100:	e002      	b.n	800e108 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2200      	movs	r2, #0
 800e106:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d004      	beq.n	800e11a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	2201      	movs	r2, #1
 800e114:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800e118:	e00e      	b.n	800e138 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	2200      	movs	r2, #0
 800e11e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f000 f868 	bl	800e1f8 <USBH_CDC_TransmitCallback>
      break;
 800e128:	e006      	b.n	800e138 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800e12a:	7afb      	ldrb	r3, [r7, #11]
 800e12c:	2b02      	cmp	r3, #2
 800e12e:	d103      	bne.n	800e138 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	2201      	movs	r2, #1
 800e134:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800e138:	bf00      	nop
  }
}
 800e13a:	bf00      	nop
 800e13c:	3710      	adds	r7, #16
 800e13e:	46bd      	mov	sp, r7
 800e140:	bd80      	pop	{r7, pc}

0800e142 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800e142:	b580      	push	{r7, lr}
 800e144:	b086      	sub	sp, #24
 800e146:	af00      	add	r7, sp, #0
 800e148:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e150:	69db      	ldr	r3, [r3, #28]
 800e152:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e154:	2300      	movs	r3, #0
 800e156:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800e158:	697b      	ldr	r3, [r7, #20]
 800e15a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800e15e:	2b03      	cmp	r3, #3
 800e160:	d002      	beq.n	800e168 <CDC_ProcessReception+0x26>
 800e162:	2b04      	cmp	r3, #4
 800e164:	d00e      	beq.n	800e184 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800e166:	e043      	b.n	800e1f0 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	6a19      	ldr	r1, [r3, #32]
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	8b5a      	ldrh	r2, [r3, #26]
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	7b1b      	ldrb	r3, [r3, #12]
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f001 fb05 	bl	800f784 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800e17a:	697b      	ldr	r3, [r7, #20]
 800e17c:	2204      	movs	r2, #4
 800e17e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800e182:	e035      	b.n	800e1f0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	7b1b      	ldrb	r3, [r3, #12]
 800e188:	4619      	mov	r1, r3
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f001 fe04 	bl	800fd98 <USBH_LL_GetURBState>
 800e190:	4603      	mov	r3, r0
 800e192:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800e194:	7cfb      	ldrb	r3, [r7, #19]
 800e196:	2b01      	cmp	r3, #1
 800e198:	d129      	bne.n	800e1ee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	7b1b      	ldrb	r3, [r3, #12]
 800e19e:	4619      	mov	r1, r3
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f001 fd67 	bl	800fc74 <USBH_LL_GetLastXferSize>
 800e1a6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1ac:	68fa      	ldr	r2, [r7, #12]
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d016      	beq.n	800e1e0 <CDC_ProcessReception+0x9e>
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	8b5b      	ldrh	r3, [r3, #26]
 800e1b6:	461a      	mov	r2, r3
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d910      	bls.n	800e1e0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	1ad2      	subs	r2, r2, r3
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	6a1a      	ldr	r2, [r3, #32]
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	441a      	add	r2, r3
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	2203      	movs	r2, #3
 800e1da:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800e1de:	e006      	b.n	800e1ee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f000 f80f 	bl	800e20c <USBH_CDC_ReceiveCallback>
      break;
 800e1ee:	bf00      	nop
  }
}
 800e1f0:	bf00      	nop
 800e1f2:	3718      	adds	r7, #24
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	bd80      	pop	{r7, pc}

0800e1f8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b083      	sub	sp, #12
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e200:	bf00      	nop
 800e202:	370c      	adds	r7, #12
 800e204:	46bd      	mov	sp, r7
 800e206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20a:	4770      	bx	lr

0800e20c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b083      	sub	sp, #12
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e214:	bf00      	nop
 800e216:	370c      	adds	r7, #12
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr

0800e220 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800e220:	b480      	push	{r7}
 800e222:	b083      	sub	sp, #12
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e228:	bf00      	nop
 800e22a:	370c      	adds	r7, #12
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr

0800e234 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b084      	sub	sp, #16
 800e238:	af00      	add	r7, sp, #0
 800e23a:	60f8      	str	r0, [r7, #12]
 800e23c:	60b9      	str	r1, [r7, #8]
 800e23e:	4613      	mov	r3, r2
 800e240:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d101      	bne.n	800e24c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800e248:	2302      	movs	r3, #2
 800e24a:	e029      	b.n	800e2a0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	79fa      	ldrb	r2, [r7, #7]
 800e250:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	2200      	movs	r2, #0
 800e258:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	2200      	movs	r2, #0
 800e260:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800e264:	68f8      	ldr	r0, [r7, #12]
 800e266:	f000 f81f 	bl	800e2a8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	2200      	movs	r2, #0
 800e26e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	2200      	movs	r2, #0
 800e276:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	2200      	movs	r2, #0
 800e27e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	2200      	movs	r2, #0
 800e286:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d003      	beq.n	800e298 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	68ba      	ldr	r2, [r7, #8]
 800e294:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800e298:	68f8      	ldr	r0, [r7, #12]
 800e29a:	f001 fc37 	bl	800fb0c <USBH_LL_Init>

  return USBH_OK;
 800e29e:	2300      	movs	r3, #0
}
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	3710      	adds	r7, #16
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b085      	sub	sp, #20
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	60fb      	str	r3, [r7, #12]
 800e2b8:	e009      	b.n	800e2ce <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800e2ba:	687a      	ldr	r2, [r7, #4]
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	33e0      	adds	r3, #224	; 0xe0
 800e2c0:	009b      	lsls	r3, r3, #2
 800e2c2:	4413      	add	r3, r2
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	60fb      	str	r3, [r7, #12]
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	2b0e      	cmp	r3, #14
 800e2d2:	d9f2      	bls.n	800e2ba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	60fb      	str	r3, [r7, #12]
 800e2d8:	e009      	b.n	800e2ee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800e2da:	687a      	ldr	r2, [r7, #4]
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	4413      	add	r3, r2
 800e2e0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	3301      	adds	r3, #1
 800e2ec:	60fb      	str	r3, [r7, #12]
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e2f4:	d3f1      	bcc.n	800e2da <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2200      	movs	r2, #0
 800e300:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2201      	movs	r2, #1
 800e306:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	2200      	movs	r2, #0
 800e30c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2201      	movs	r2, #1
 800e314:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	2240      	movs	r2, #64	; 0x40
 800e31a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2200      	movs	r2, #0
 800e320:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2200      	movs	r2, #0
 800e326:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2201      	movs	r2, #1
 800e32e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2200      	movs	r2, #0
 800e336:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2200      	movs	r2, #0
 800e33e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800e342:	2300      	movs	r3, #0
}
 800e344:	4618      	mov	r0, r3
 800e346:	3714      	adds	r7, #20
 800e348:	46bd      	mov	sp, r7
 800e34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34e:	4770      	bx	lr

0800e350 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800e350:	b480      	push	{r7}
 800e352:	b085      	sub	sp, #20
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800e35a:	2300      	movs	r3, #0
 800e35c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d016      	beq.n	800e392 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d10e      	bne.n	800e38c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e374:	1c59      	adds	r1, r3, #1
 800e376:	687a      	ldr	r2, [r7, #4]
 800e378:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	33de      	adds	r3, #222	; 0xde
 800e380:	6839      	ldr	r1, [r7, #0]
 800e382:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800e386:	2300      	movs	r3, #0
 800e388:	73fb      	strb	r3, [r7, #15]
 800e38a:	e004      	b.n	800e396 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800e38c:	2302      	movs	r3, #2
 800e38e:	73fb      	strb	r3, [r7, #15]
 800e390:	e001      	b.n	800e396 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800e392:	2302      	movs	r3, #2
 800e394:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e396:	7bfb      	ldrb	r3, [r7, #15]
}
 800e398:	4618      	mov	r0, r3
 800e39a:	3714      	adds	r7, #20
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr

0800e3a4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b085      	sub	sp, #20
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
 800e3ac:	460b      	mov	r3, r1
 800e3ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800e3ba:	78fa      	ldrb	r2, [r7, #3]
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d204      	bcs.n	800e3ca <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	78fa      	ldrb	r2, [r7, #3]
 800e3c4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800e3c8:	e001      	b.n	800e3ce <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800e3ca:	2302      	movs	r3, #2
 800e3cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e3ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3714      	adds	r7, #20
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3da:	4770      	bx	lr

0800e3dc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b087      	sub	sp, #28
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
 800e3e4:	4608      	mov	r0, r1
 800e3e6:	4611      	mov	r1, r2
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	70fb      	strb	r3, [r7, #3]
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	70bb      	strb	r3, [r7, #2]
 800e3f2:	4613      	mov	r3, r2
 800e3f4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e404:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e406:	e025      	b.n	800e454 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800e408:	7dfb      	ldrb	r3, [r7, #23]
 800e40a:	221a      	movs	r2, #26
 800e40c:	fb02 f303 	mul.w	r3, r2, r3
 800e410:	3308      	adds	r3, #8
 800e412:	68fa      	ldr	r2, [r7, #12]
 800e414:	4413      	add	r3, r2
 800e416:	3302      	adds	r3, #2
 800e418:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	795b      	ldrb	r3, [r3, #5]
 800e41e:	78fa      	ldrb	r2, [r7, #3]
 800e420:	429a      	cmp	r2, r3
 800e422:	d002      	beq.n	800e42a <USBH_FindInterface+0x4e>
 800e424:	78fb      	ldrb	r3, [r7, #3]
 800e426:	2bff      	cmp	r3, #255	; 0xff
 800e428:	d111      	bne.n	800e44e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e42e:	78ba      	ldrb	r2, [r7, #2]
 800e430:	429a      	cmp	r2, r3
 800e432:	d002      	beq.n	800e43a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e434:	78bb      	ldrb	r3, [r7, #2]
 800e436:	2bff      	cmp	r3, #255	; 0xff
 800e438:	d109      	bne.n	800e44e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e43a:	693b      	ldr	r3, [r7, #16]
 800e43c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e43e:	787a      	ldrb	r2, [r7, #1]
 800e440:	429a      	cmp	r2, r3
 800e442:	d002      	beq.n	800e44a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e444:	787b      	ldrb	r3, [r7, #1]
 800e446:	2bff      	cmp	r3, #255	; 0xff
 800e448:	d101      	bne.n	800e44e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800e44a:	7dfb      	ldrb	r3, [r7, #23]
 800e44c:	e006      	b.n	800e45c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800e44e:	7dfb      	ldrb	r3, [r7, #23]
 800e450:	3301      	adds	r3, #1
 800e452:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e454:	7dfb      	ldrb	r3, [r7, #23]
 800e456:	2b01      	cmp	r3, #1
 800e458:	d9d6      	bls.n	800e408 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800e45a:	23ff      	movs	r3, #255	; 0xff
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	371c      	adds	r7, #28
 800e460:	46bd      	mov	sp, r7
 800e462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e466:	4770      	bx	lr

0800e468 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b082      	sub	sp, #8
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f001 fb87 	bl	800fb84 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800e476:	2101      	movs	r1, #1
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f001 fca0 	bl	800fdbe <USBH_LL_DriverVBUS>

  return USBH_OK;
 800e47e:	2300      	movs	r3, #0
}
 800e480:	4618      	mov	r0, r3
 800e482:	3708      	adds	r7, #8
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b088      	sub	sp, #32
 800e48c:	af04      	add	r7, sp, #16
 800e48e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800e490:	2302      	movs	r3, #2
 800e492:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800e494:	2300      	movs	r3, #0
 800e496:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800e49e:	b2db      	uxtb	r3, r3
 800e4a0:	2b01      	cmp	r3, #1
 800e4a2:	d102      	bne.n	800e4aa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2203      	movs	r2, #3
 800e4a8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	b2db      	uxtb	r3, r3
 800e4b0:	2b0b      	cmp	r3, #11
 800e4b2:	f200 81b3 	bhi.w	800e81c <USBH_Process+0x394>
 800e4b6:	a201      	add	r2, pc, #4	; (adr r2, 800e4bc <USBH_Process+0x34>)
 800e4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4bc:	0800e4ed 	.word	0x0800e4ed
 800e4c0:	0800e51f 	.word	0x0800e51f
 800e4c4:	0800e587 	.word	0x0800e587
 800e4c8:	0800e7b7 	.word	0x0800e7b7
 800e4cc:	0800e81d 	.word	0x0800e81d
 800e4d0:	0800e62b 	.word	0x0800e62b
 800e4d4:	0800e75d 	.word	0x0800e75d
 800e4d8:	0800e661 	.word	0x0800e661
 800e4dc:	0800e681 	.word	0x0800e681
 800e4e0:	0800e6a1 	.word	0x0800e6a1
 800e4e4:	0800e6cf 	.word	0x0800e6cf
 800e4e8:	0800e79f 	.word	0x0800e79f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800e4f2:	b2db      	uxtb	r3, r3
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	f000 8193 	beq.w	800e820 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	2201      	movs	r2, #1
 800e4fe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800e500:	20c8      	movs	r0, #200	; 0xc8
 800e502:	f001 fc9a 	bl	800fe3a <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f001 fb99 	bl	800fc3e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	2200      	movs	r2, #0
 800e510:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2200      	movs	r2, #0
 800e518:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e51c:	e180      	b.n	800e820 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800e524:	2b01      	cmp	r3, #1
 800e526:	d107      	bne.n	800e538 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2200      	movs	r2, #0
 800e52c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2202      	movs	r2, #2
 800e534:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e536:	e182      	b.n	800e83e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e53e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e542:	d914      	bls.n	800e56e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e54a:	3301      	adds	r3, #1
 800e54c:	b2da      	uxtb	r2, r3
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e55a:	2b03      	cmp	r3, #3
 800e55c:	d903      	bls.n	800e566 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	220d      	movs	r2, #13
 800e562:	701a      	strb	r2, [r3, #0]
      break;
 800e564:	e16b      	b.n	800e83e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2200      	movs	r2, #0
 800e56a:	701a      	strb	r2, [r3, #0]
      break;
 800e56c:	e167      	b.n	800e83e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e574:	f103 020a 	add.w	r2, r3, #10
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800e57e:	200a      	movs	r0, #10
 800e580:	f001 fc5b 	bl	800fe3a <USBH_Delay>
      break;
 800e584:	e15b      	b.n	800e83e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d005      	beq.n	800e59c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e596:	2104      	movs	r1, #4
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800e59c:	2064      	movs	r0, #100	; 0x64
 800e59e:	f001 fc4c 	bl	800fe3a <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f001 fb24 	bl	800fbf0 <USBH_LL_GetSpeed>
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2205      	movs	r2, #5
 800e5b6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800e5b8:	2100      	movs	r1, #0
 800e5ba:	6878      	ldr	r0, [r7, #4]
 800e5bc:	f001 f92f 	bl	800f81e <USBH_AllocPipe>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800e5c8:	2180      	movs	r1, #128	; 0x80
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f001 f927 	bl	800f81e <USBH_AllocPipe>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	461a      	mov	r2, r3
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	7919      	ldrb	r1, [r3, #4]
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e5e8:	687a      	ldr	r2, [r7, #4]
 800e5ea:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e5ec:	b292      	uxth	r2, r2
 800e5ee:	9202      	str	r2, [sp, #8]
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	9201      	str	r2, [sp, #4]
 800e5f4:	9300      	str	r3, [sp, #0]
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	2280      	movs	r2, #128	; 0x80
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f001 f8e0 	bl	800f7c0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	7959      	ldrb	r1, [r3, #5]
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e610:	687a      	ldr	r2, [r7, #4]
 800e612:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e614:	b292      	uxth	r2, r2
 800e616:	9202      	str	r2, [sp, #8]
 800e618:	2200      	movs	r2, #0
 800e61a:	9201      	str	r2, [sp, #4]
 800e61c:	9300      	str	r3, [sp, #0]
 800e61e:	4603      	mov	r3, r0
 800e620:	2200      	movs	r2, #0
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f001 f8cc 	bl	800f7c0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e628:	e109      	b.n	800e83e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f000 f90c 	bl	800e848 <USBH_HandleEnum>
 800e630:	4603      	mov	r3, r0
 800e632:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800e634:	7bbb      	ldrb	r3, [r7, #14]
 800e636:	b2db      	uxtb	r3, r3
 800e638:	2b00      	cmp	r3, #0
 800e63a:	f040 80f3 	bne.w	800e824 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2200      	movs	r2, #0
 800e642:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d103      	bne.n	800e658 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	2208      	movs	r2, #8
 800e654:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e656:	e0e5      	b.n	800e824 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	2207      	movs	r2, #7
 800e65c:	701a      	strb	r2, [r3, #0]
      break;
 800e65e:	e0e1      	b.n	800e824 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e666:	2b00      	cmp	r3, #0
 800e668:	f000 80de 	beq.w	800e828 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e672:	2101      	movs	r1, #1
 800e674:	6878      	ldr	r0, [r7, #4]
 800e676:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2208      	movs	r2, #8
 800e67c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800e67e:	e0d3      	b.n	800e828 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800e686:	b29b      	uxth	r3, r3
 800e688:	4619      	mov	r1, r3
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 fc20 	bl	800eed0 <USBH_SetCfg>
 800e690:	4603      	mov	r3, r0
 800e692:	2b00      	cmp	r3, #0
 800e694:	f040 80ca 	bne.w	800e82c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2209      	movs	r2, #9
 800e69c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e69e:	e0c5      	b.n	800e82c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800e6a6:	f003 0320 	and.w	r3, r3, #32
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00b      	beq.n	800e6c6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800e6ae:	2101      	movs	r1, #1
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	f000 fc30 	bl	800ef16 <USBH_SetFeature>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	f040 80b9 	bne.w	800e830 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	220a      	movs	r2, #10
 800e6c2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e6c4:	e0b4      	b.n	800e830 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	220a      	movs	r2, #10
 800e6ca:	701a      	strb	r2, [r3, #0]
      break;
 800e6cc:	e0b0      	b.n	800e830 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	f000 80ad 	beq.w	800e834 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	73fb      	strb	r3, [r7, #15]
 800e6e6:	e016      	b.n	800e716 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800e6e8:	7bfa      	ldrb	r2, [r7, #15]
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	32de      	adds	r2, #222	; 0xde
 800e6ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6f2:	791a      	ldrb	r2, [r3, #4]
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	d108      	bne.n	800e710 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800e6fe:	7bfa      	ldrb	r2, [r7, #15]
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	32de      	adds	r2, #222	; 0xde
 800e704:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800e70e:	e005      	b.n	800e71c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e710:	7bfb      	ldrb	r3, [r7, #15]
 800e712:	3301      	adds	r3, #1
 800e714:	73fb      	strb	r3, [r7, #15]
 800e716:	7bfb      	ldrb	r3, [r7, #15]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d0e5      	beq.n	800e6e8 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e722:	2b00      	cmp	r3, #0
 800e724:	d016      	beq.n	800e754 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	6878      	ldr	r0, [r7, #4]
 800e730:	4798      	blx	r3
 800e732:	4603      	mov	r3, r0
 800e734:	2b00      	cmp	r3, #0
 800e736:	d109      	bne.n	800e74c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2206      	movs	r2, #6
 800e73c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e744:	2103      	movs	r1, #3
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e74a:	e073      	b.n	800e834 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	220d      	movs	r2, #13
 800e750:	701a      	strb	r2, [r3, #0]
      break;
 800e752:	e06f      	b.n	800e834 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	220d      	movs	r2, #13
 800e758:	701a      	strb	r2, [r3, #0]
      break;
 800e75a:	e06b      	b.n	800e834 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e762:	2b00      	cmp	r3, #0
 800e764:	d017      	beq.n	800e796 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e76c:	691b      	ldr	r3, [r3, #16]
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	4798      	blx	r3
 800e772:	4603      	mov	r3, r0
 800e774:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800e776:	7bbb      	ldrb	r3, [r7, #14]
 800e778:	b2db      	uxtb	r3, r3
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d103      	bne.n	800e786 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	220b      	movs	r2, #11
 800e782:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e784:	e058      	b.n	800e838 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800e786:	7bbb      	ldrb	r3, [r7, #14]
 800e788:	b2db      	uxtb	r3, r3
 800e78a:	2b02      	cmp	r3, #2
 800e78c:	d154      	bne.n	800e838 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	220d      	movs	r2, #13
 800e792:	701a      	strb	r2, [r3, #0]
      break;
 800e794:	e050      	b.n	800e838 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	220d      	movs	r2, #13
 800e79a:	701a      	strb	r2, [r3, #0]
      break;
 800e79c:	e04c      	b.n	800e838 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d049      	beq.n	800e83c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e7ae:	695b      	ldr	r3, [r3, #20]
 800e7b0:	6878      	ldr	r0, [r7, #4]
 800e7b2:	4798      	blx	r3
      }
      break;
 800e7b4:	e042      	b.n	800e83c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800e7be:	6878      	ldr	r0, [r7, #4]
 800e7c0:	f7ff fd72 	bl	800e2a8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d009      	beq.n	800e7e2 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d005      	beq.n	800e7f8 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e7f2:	2105      	movs	r1, #5
 800e7f4:	6878      	ldr	r0, [r7, #4]
 800e7f6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800e7fe:	b2db      	uxtb	r3, r3
 800e800:	2b01      	cmp	r3, #1
 800e802:	d107      	bne.n	800e814 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2200      	movs	r2, #0
 800e808:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f7ff fe2b 	bl	800e468 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e812:	e014      	b.n	800e83e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f001 f9b5 	bl	800fb84 <USBH_LL_Start>
      break;
 800e81a:	e010      	b.n	800e83e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800e81c:	bf00      	nop
 800e81e:	e00e      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e820:	bf00      	nop
 800e822:	e00c      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e824:	bf00      	nop
 800e826:	e00a      	b.n	800e83e <USBH_Process+0x3b6>
    break;
 800e828:	bf00      	nop
 800e82a:	e008      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e82c:	bf00      	nop
 800e82e:	e006      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e830:	bf00      	nop
 800e832:	e004      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e834:	bf00      	nop
 800e836:	e002      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e838:	bf00      	nop
 800e83a:	e000      	b.n	800e83e <USBH_Process+0x3b6>
      break;
 800e83c:	bf00      	nop
  }
  return USBH_OK;
 800e83e:	2300      	movs	r3, #0
}
 800e840:	4618      	mov	r0, r3
 800e842:	3710      	adds	r7, #16
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b088      	sub	sp, #32
 800e84c:	af04      	add	r7, sp, #16
 800e84e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800e850:	2301      	movs	r3, #1
 800e852:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800e854:	2301      	movs	r3, #1
 800e856:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	785b      	ldrb	r3, [r3, #1]
 800e85c:	2b07      	cmp	r3, #7
 800e85e:	f200 81c1 	bhi.w	800ebe4 <USBH_HandleEnum+0x39c>
 800e862:	a201      	add	r2, pc, #4	; (adr r2, 800e868 <USBH_HandleEnum+0x20>)
 800e864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e868:	0800e889 	.word	0x0800e889
 800e86c:	0800e947 	.word	0x0800e947
 800e870:	0800e9b1 	.word	0x0800e9b1
 800e874:	0800ea3f 	.word	0x0800ea3f
 800e878:	0800eaa9 	.word	0x0800eaa9
 800e87c:	0800eb19 	.word	0x0800eb19
 800e880:	0800eb5f 	.word	0x0800eb5f
 800e884:	0800eba5 	.word	0x0800eba5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800e888:	2108      	movs	r1, #8
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f000 fa50 	bl	800ed30 <USBH_Get_DevDesc>
 800e890:	4603      	mov	r3, r0
 800e892:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e894:	7bbb      	ldrb	r3, [r7, #14]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d130      	bne.n	800e8fc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	7919      	ldrb	r1, [r3, #4]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e8ba:	687a      	ldr	r2, [r7, #4]
 800e8bc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e8be:	b292      	uxth	r2, r2
 800e8c0:	9202      	str	r2, [sp, #8]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	9201      	str	r2, [sp, #4]
 800e8c6:	9300      	str	r3, [sp, #0]
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2280      	movs	r2, #128	; 0x80
 800e8cc:	6878      	ldr	r0, [r7, #4]
 800e8ce:	f000 ff77 	bl	800f7c0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	7959      	ldrb	r1, [r3, #5]
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e8e2:	687a      	ldr	r2, [r7, #4]
 800e8e4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e8e6:	b292      	uxth	r2, r2
 800e8e8:	9202      	str	r2, [sp, #8]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	9201      	str	r2, [sp, #4]
 800e8ee:	9300      	str	r3, [sp, #0]
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f000 ff63 	bl	800f7c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e8fa:	e175      	b.n	800ebe8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e8fc:	7bbb      	ldrb	r3, [r7, #14]
 800e8fe:	2b03      	cmp	r3, #3
 800e900:	f040 8172 	bne.w	800ebe8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e90a:	3301      	adds	r3, #1
 800e90c:	b2da      	uxtb	r2, r3
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e91a:	2b03      	cmp	r3, #3
 800e91c:	d903      	bls.n	800e926 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	220d      	movs	r2, #13
 800e922:	701a      	strb	r2, [r3, #0]
      break;
 800e924:	e160      	b.n	800ebe8 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	795b      	ldrb	r3, [r3, #5]
 800e92a:	4619      	mov	r1, r3
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	f000 ff97 	bl	800f860 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	791b      	ldrb	r3, [r3, #4]
 800e936:	4619      	mov	r1, r3
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 ff91 	bl	800f860 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2200      	movs	r2, #0
 800e942:	701a      	strb	r2, [r3, #0]
      break;
 800e944:	e150      	b.n	800ebe8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800e946:	2112      	movs	r1, #18
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 f9f1 	bl	800ed30 <USBH_Get_DevDesc>
 800e94e:	4603      	mov	r3, r0
 800e950:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e952:	7bbb      	ldrb	r3, [r7, #14]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d103      	bne.n	800e960 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2202      	movs	r2, #2
 800e95c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e95e:	e145      	b.n	800ebec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e960:	7bbb      	ldrb	r3, [r7, #14]
 800e962:	2b03      	cmp	r3, #3
 800e964:	f040 8142 	bne.w	800ebec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e96e:	3301      	adds	r3, #1
 800e970:	b2da      	uxtb	r2, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e97e:	2b03      	cmp	r3, #3
 800e980:	d903      	bls.n	800e98a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	220d      	movs	r2, #13
 800e986:	701a      	strb	r2, [r3, #0]
      break;
 800e988:	e130      	b.n	800ebec <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	795b      	ldrb	r3, [r3, #5]
 800e98e:	4619      	mov	r1, r3
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 ff65 	bl	800f860 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	791b      	ldrb	r3, [r3, #4]
 800e99a:	4619      	mov	r1, r3
 800e99c:	6878      	ldr	r0, [r7, #4]
 800e99e:	f000 ff5f 	bl	800f860 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	701a      	strb	r2, [r3, #0]
      break;
 800e9ae:	e11d      	b.n	800ebec <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e9b0:	2101      	movs	r1, #1
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	f000 fa68 	bl	800ee88 <USBH_SetAddress>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e9bc:	7bbb      	ldrb	r3, [r7, #14]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d132      	bne.n	800ea28 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800e9c2:	2002      	movs	r0, #2
 800e9c4:	f001 fa39 	bl	800fe3a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2201      	movs	r2, #1
 800e9cc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2203      	movs	r2, #3
 800e9d4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	7919      	ldrb	r1, [r3, #4]
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e9e6:	687a      	ldr	r2, [r7, #4]
 800e9e8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e9ea:	b292      	uxth	r2, r2
 800e9ec:	9202      	str	r2, [sp, #8]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	9201      	str	r2, [sp, #4]
 800e9f2:	9300      	str	r3, [sp, #0]
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	2280      	movs	r2, #128	; 0x80
 800e9f8:	6878      	ldr	r0, [r7, #4]
 800e9fa:	f000 fee1 	bl	800f7c0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	7959      	ldrb	r1, [r3, #5]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800ea0e:	687a      	ldr	r2, [r7, #4]
 800ea10:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ea12:	b292      	uxth	r2, r2
 800ea14:	9202      	str	r2, [sp, #8]
 800ea16:	2200      	movs	r2, #0
 800ea18:	9201      	str	r2, [sp, #4]
 800ea1a:	9300      	str	r3, [sp, #0]
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	2200      	movs	r2, #0
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 fecd 	bl	800f7c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ea26:	e0e3      	b.n	800ebf0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ea28:	7bbb      	ldrb	r3, [r7, #14]
 800ea2a:	2b03      	cmp	r3, #3
 800ea2c:	f040 80e0 	bne.w	800ebf0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	220d      	movs	r2, #13
 800ea34:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	2200      	movs	r2, #0
 800ea3a:	705a      	strb	r2, [r3, #1]
      break;
 800ea3c:	e0d8      	b.n	800ebf0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800ea3e:	2109      	movs	r1, #9
 800ea40:	6878      	ldr	r0, [r7, #4]
 800ea42:	f000 f99d 	bl	800ed80 <USBH_Get_CfgDesc>
 800ea46:	4603      	mov	r3, r0
 800ea48:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ea4a:	7bbb      	ldrb	r3, [r7, #14]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d103      	bne.n	800ea58 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2204      	movs	r2, #4
 800ea54:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800ea56:	e0cd      	b.n	800ebf4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ea58:	7bbb      	ldrb	r3, [r7, #14]
 800ea5a:	2b03      	cmp	r3, #3
 800ea5c:	f040 80ca 	bne.w	800ebf4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ea66:	3301      	adds	r3, #1
 800ea68:	b2da      	uxtb	r2, r3
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ea76:	2b03      	cmp	r3, #3
 800ea78:	d903      	bls.n	800ea82 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	220d      	movs	r2, #13
 800ea7e:	701a      	strb	r2, [r3, #0]
      break;
 800ea80:	e0b8      	b.n	800ebf4 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	795b      	ldrb	r3, [r3, #5]
 800ea86:	4619      	mov	r1, r3
 800ea88:	6878      	ldr	r0, [r7, #4]
 800ea8a:	f000 fee9 	bl	800f860 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	791b      	ldrb	r3, [r3, #4]
 800ea92:	4619      	mov	r1, r3
 800ea94:	6878      	ldr	r0, [r7, #4]
 800ea96:	f000 fee3 	bl	800f860 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	701a      	strb	r2, [r3, #0]
      break;
 800eaa6:	e0a5      	b.n	800ebf4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800eaae:	4619      	mov	r1, r3
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	f000 f965 	bl	800ed80 <USBH_Get_CfgDesc>
 800eab6:	4603      	mov	r3, r0
 800eab8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800eaba:	7bbb      	ldrb	r3, [r7, #14]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d103      	bne.n	800eac8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2205      	movs	r2, #5
 800eac4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800eac6:	e097      	b.n	800ebf8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800eac8:	7bbb      	ldrb	r3, [r7, #14]
 800eaca:	2b03      	cmp	r3, #3
 800eacc:	f040 8094 	bne.w	800ebf8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ead6:	3301      	adds	r3, #1
 800ead8:	b2da      	uxtb	r2, r3
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	d903      	bls.n	800eaf2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	220d      	movs	r2, #13
 800eaee:	701a      	strb	r2, [r3, #0]
      break;
 800eaf0:	e082      	b.n	800ebf8 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	795b      	ldrb	r3, [r3, #5]
 800eaf6:	4619      	mov	r1, r3
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	f000 feb1 	bl	800f860 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	791b      	ldrb	r3, [r3, #4]
 800eb02:	4619      	mov	r1, r3
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f000 feab 	bl	800f860 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2200      	movs	r2, #0
 800eb14:	701a      	strb	r2, [r3, #0]
      break;
 800eb16:	e06f      	b.n	800ebf8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d019      	beq.n	800eb56 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800eb2e:	23ff      	movs	r3, #255	; 0xff
 800eb30:	6878      	ldr	r0, [r7, #4]
 800eb32:	f000 f949 	bl	800edc8 <USBH_Get_StringDesc>
 800eb36:	4603      	mov	r3, r0
 800eb38:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800eb3a:	7bbb      	ldrb	r3, [r7, #14]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d103      	bne.n	800eb48 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2206      	movs	r2, #6
 800eb44:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800eb46:	e059      	b.n	800ebfc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800eb48:	7bbb      	ldrb	r3, [r7, #14]
 800eb4a:	2b03      	cmp	r3, #3
 800eb4c:	d156      	bne.n	800ebfc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2206      	movs	r2, #6
 800eb52:	705a      	strb	r2, [r3, #1]
      break;
 800eb54:	e052      	b.n	800ebfc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	2206      	movs	r2, #6
 800eb5a:	705a      	strb	r2, [r3, #1]
      break;
 800eb5c:	e04e      	b.n	800ebfc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d019      	beq.n	800eb9c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800eb74:	23ff      	movs	r3, #255	; 0xff
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f000 f926 	bl	800edc8 <USBH_Get_StringDesc>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800eb80:	7bbb      	ldrb	r3, [r7, #14]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d103      	bne.n	800eb8e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2207      	movs	r2, #7
 800eb8a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800eb8c:	e038      	b.n	800ec00 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800eb8e:	7bbb      	ldrb	r3, [r7, #14]
 800eb90:	2b03      	cmp	r3, #3
 800eb92:	d135      	bne.n	800ec00 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2207      	movs	r2, #7
 800eb98:	705a      	strb	r2, [r3, #1]
      break;
 800eb9a:	e031      	b.n	800ec00 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2207      	movs	r2, #7
 800eba0:	705a      	strb	r2, [r3, #1]
      break;
 800eba2:	e02d      	b.n	800ec00 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d017      	beq.n	800ebde <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ebba:	23ff      	movs	r3, #255	; 0xff
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f000 f903 	bl	800edc8 <USBH_Get_StringDesc>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ebc6:	7bbb      	ldrb	r3, [r7, #14]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d102      	bne.n	800ebd2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800ebcc:	2300      	movs	r3, #0
 800ebce:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800ebd0:	e018      	b.n	800ec04 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ebd2:	7bbb      	ldrb	r3, [r7, #14]
 800ebd4:	2b03      	cmp	r3, #3
 800ebd6:	d115      	bne.n	800ec04 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800ebd8:	2300      	movs	r3, #0
 800ebda:	73fb      	strb	r3, [r7, #15]
      break;
 800ebdc:	e012      	b.n	800ec04 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800ebde:	2300      	movs	r3, #0
 800ebe0:	73fb      	strb	r3, [r7, #15]
      break;
 800ebe2:	e00f      	b.n	800ec04 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800ebe4:	bf00      	nop
 800ebe6:	e00e      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebe8:	bf00      	nop
 800ebea:	e00c      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebec:	bf00      	nop
 800ebee:	e00a      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebf0:	bf00      	nop
 800ebf2:	e008      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebf4:	bf00      	nop
 800ebf6:	e006      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebf8:	bf00      	nop
 800ebfa:	e004      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ebfc:	bf00      	nop
 800ebfe:	e002      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ec00:	bf00      	nop
 800ec02:	e000      	b.n	800ec06 <USBH_HandleEnum+0x3be>
      break;
 800ec04:	bf00      	nop
  }
  return Status;
 800ec06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec08:	4618      	mov	r0, r3
 800ec0a:	3710      	adds	r7, #16
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}

0800ec10 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
 800ec18:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	683a      	ldr	r2, [r7, #0]
 800ec1e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800ec22:	bf00      	nop
 800ec24:	370c      	adds	r7, #12
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr

0800ec2e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ec2e:	b580      	push	{r7, lr}
 800ec30:	b082      	sub	sp, #8
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ec3c:	1c5a      	adds	r2, r3, #1
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800ec44:	6878      	ldr	r0, [r7, #4]
 800ec46:	f000 f804 	bl	800ec52 <USBH_HandleSof>
}
 800ec4a:	bf00      	nop
 800ec4c:	3708      	adds	r7, #8
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	bd80      	pop	{r7, pc}

0800ec52 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ec52:	b580      	push	{r7, lr}
 800ec54:	b082      	sub	sp, #8
 800ec56:	af00      	add	r7, sp, #0
 800ec58:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	781b      	ldrb	r3, [r3, #0]
 800ec5e:	b2db      	uxtb	r3, r3
 800ec60:	2b0b      	cmp	r3, #11
 800ec62:	d10a      	bne.n	800ec7a <USBH_HandleSof+0x28>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d005      	beq.n	800ec7a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ec74:	699b      	ldr	r3, [r3, #24]
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	4798      	blx	r3
  }
}
 800ec7a:	bf00      	nop
 800ec7c:	3708      	adds	r7, #8
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}

0800ec82 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ec82:	b480      	push	{r7}
 800ec84:	b083      	sub	sp, #12
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800ec92:	bf00      	nop
}
 800ec94:	370c      	adds	r7, #12
 800ec96:	46bd      	mov	sp, r7
 800ec98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9c:	4770      	bx	lr

0800ec9e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ec9e:	b480      	push	{r7}
 800eca0:	b083      	sub	sp, #12
 800eca2:	af00      	add	r7, sp, #0
 800eca4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2200      	movs	r2, #0
 800ecaa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800ecae:	bf00      	nop
}
 800ecb0:	370c      	adds	r7, #12
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb8:	4770      	bx	lr

0800ecba <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ecba:	b480      	push	{r7}
 800ecbc:	b083      	sub	sp, #12
 800ecbe:	af00      	add	r7, sp, #0
 800ecc0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2201      	movs	r2, #1
 800ecc6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2200      	movs	r2, #0
 800ecce:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800ecda:	2300      	movs	r3, #0
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	370c      	adds	r7, #12
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr

0800ece8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b082      	sub	sp, #8
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2200      	movs	r2, #0
 800ecfc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	2200      	movs	r2, #0
 800ed04:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f000 ff56 	bl	800fbba <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	791b      	ldrb	r3, [r3, #4]
 800ed12:	4619      	mov	r1, r3
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f000 fda3 	bl	800f860 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	795b      	ldrb	r3, [r3, #5]
 800ed1e:	4619      	mov	r1, r3
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f000 fd9d 	bl	800f860 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800ed26:	2300      	movs	r3, #0
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	3708      	adds	r7, #8
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	bd80      	pop	{r7, pc}

0800ed30 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b086      	sub	sp, #24
 800ed34:	af02      	add	r7, sp, #8
 800ed36:	6078      	str	r0, [r7, #4]
 800ed38:	460b      	mov	r3, r1
 800ed3a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800ed42:	78fb      	ldrb	r3, [r7, #3]
 800ed44:	b29b      	uxth	r3, r3
 800ed46:	9300      	str	r3, [sp, #0]
 800ed48:	4613      	mov	r3, r2
 800ed4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ed4e:	2100      	movs	r1, #0
 800ed50:	6878      	ldr	r0, [r7, #4]
 800ed52:	f000 f864 	bl	800ee1e <USBH_GetDescriptor>
 800ed56:	4603      	mov	r3, r0
 800ed58:	73fb      	strb	r3, [r7, #15]
 800ed5a:	7bfb      	ldrb	r3, [r7, #15]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d10a      	bne.n	800ed76 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	f203 3026 	addw	r0, r3, #806	; 0x326
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ed6c:	78fa      	ldrb	r2, [r7, #3]
 800ed6e:	b292      	uxth	r2, r2
 800ed70:	4619      	mov	r1, r3
 800ed72:	f000 f918 	bl	800efa6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ed76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	3710      	adds	r7, #16
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	bd80      	pop	{r7, pc}

0800ed80 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b086      	sub	sp, #24
 800ed84:	af02      	add	r7, sp, #8
 800ed86:	6078      	str	r0, [r7, #4]
 800ed88:	460b      	mov	r3, r1
 800ed8a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	331c      	adds	r3, #28
 800ed90:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ed92:	887b      	ldrh	r3, [r7, #2]
 800ed94:	9300      	str	r3, [sp, #0]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	6878      	ldr	r0, [r7, #4]
 800eda0:	f000 f83d 	bl	800ee1e <USBH_GetDescriptor>
 800eda4:	4603      	mov	r3, r0
 800eda6:	72fb      	strb	r3, [r7, #11]
 800eda8:	7afb      	ldrb	r3, [r7, #11]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d107      	bne.n	800edbe <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800edb4:	887a      	ldrh	r2, [r7, #2]
 800edb6:	68f9      	ldr	r1, [r7, #12]
 800edb8:	4618      	mov	r0, r3
 800edba:	f000 f964 	bl	800f086 <USBH_ParseCfgDesc>
  }

  return status;
 800edbe:	7afb      	ldrb	r3, [r7, #11]
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	3710      	adds	r7, #16
 800edc4:	46bd      	mov	sp, r7
 800edc6:	bd80      	pop	{r7, pc}

0800edc8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b088      	sub	sp, #32
 800edcc:	af02      	add	r7, sp, #8
 800edce:	60f8      	str	r0, [r7, #12]
 800edd0:	607a      	str	r2, [r7, #4]
 800edd2:	461a      	mov	r2, r3
 800edd4:	460b      	mov	r3, r1
 800edd6:	72fb      	strb	r3, [r7, #11]
 800edd8:	4613      	mov	r3, r2
 800edda:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800eddc:	7afb      	ldrb	r3, [r7, #11]
 800edde:	b29b      	uxth	r3, r3
 800ede0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800ede4:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800edec:	893b      	ldrh	r3, [r7, #8]
 800edee:	9300      	str	r3, [sp, #0]
 800edf0:	460b      	mov	r3, r1
 800edf2:	2100      	movs	r1, #0
 800edf4:	68f8      	ldr	r0, [r7, #12]
 800edf6:	f000 f812 	bl	800ee1e <USBH_GetDescriptor>
 800edfa:	4603      	mov	r3, r0
 800edfc:	75fb      	strb	r3, [r7, #23]
 800edfe:	7dfb      	ldrb	r3, [r7, #23]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d107      	bne.n	800ee14 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ee0a:	893a      	ldrh	r2, [r7, #8]
 800ee0c:	6879      	ldr	r1, [r7, #4]
 800ee0e:	4618      	mov	r0, r3
 800ee10:	f000 fa37 	bl	800f282 <USBH_ParseStringDesc>
  }

  return status;
 800ee14:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	3718      	adds	r7, #24
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}

0800ee1e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ee1e:	b580      	push	{r7, lr}
 800ee20:	b084      	sub	sp, #16
 800ee22:	af00      	add	r7, sp, #0
 800ee24:	60f8      	str	r0, [r7, #12]
 800ee26:	607b      	str	r3, [r7, #4]
 800ee28:	460b      	mov	r3, r1
 800ee2a:	72fb      	strb	r3, [r7, #11]
 800ee2c:	4613      	mov	r3, r2
 800ee2e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	789b      	ldrb	r3, [r3, #2]
 800ee34:	2b01      	cmp	r3, #1
 800ee36:	d11c      	bne.n	800ee72 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ee38:	7afb      	ldrb	r3, [r7, #11]
 800ee3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ee3e:	b2da      	uxtb	r2, r3
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2206      	movs	r2, #6
 800ee48:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	893a      	ldrh	r2, [r7, #8]
 800ee4e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ee50:	893b      	ldrh	r3, [r7, #8]
 800ee52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ee56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ee5a:	d104      	bne.n	800ee66 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	f240 4209 	movw	r2, #1033	; 0x409
 800ee62:	829a      	strh	r2, [r3, #20]
 800ee64:	e002      	b.n	800ee6c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	8b3a      	ldrh	r2, [r7, #24]
 800ee70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ee72:	8b3b      	ldrh	r3, [r7, #24]
 800ee74:	461a      	mov	r2, r3
 800ee76:	6879      	ldr	r1, [r7, #4]
 800ee78:	68f8      	ldr	r0, [r7, #12]
 800ee7a:	f000 fa50 	bl	800f31e <USBH_CtlReq>
 800ee7e:	4603      	mov	r3, r0
}
 800ee80:	4618      	mov	r0, r3
 800ee82:	3710      	adds	r7, #16
 800ee84:	46bd      	mov	sp, r7
 800ee86:	bd80      	pop	{r7, pc}

0800ee88 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b082      	sub	sp, #8
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
 800ee90:	460b      	mov	r3, r1
 800ee92:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	789b      	ldrb	r3, [r3, #2]
 800ee98:	2b01      	cmp	r3, #1
 800ee9a:	d10f      	bne.n	800eebc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2205      	movs	r2, #5
 800eea6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800eea8:	78fb      	ldrb	r3, [r7, #3]
 800eeaa:	b29a      	uxth	r2, r3
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2200      	movs	r2, #0
 800eeba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800eebc:	2200      	movs	r2, #0
 800eebe:	2100      	movs	r1, #0
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f000 fa2c 	bl	800f31e <USBH_CtlReq>
 800eec6:	4603      	mov	r3, r0
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	3708      	adds	r7, #8
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b082      	sub	sp, #8
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
 800eed8:	460b      	mov	r3, r1
 800eeda:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	789b      	ldrb	r3, [r3, #2]
 800eee0:	2b01      	cmp	r3, #1
 800eee2:	d10e      	bne.n	800ef02 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2200      	movs	r2, #0
 800eee8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2209      	movs	r2, #9
 800eeee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	887a      	ldrh	r2, [r7, #2]
 800eef4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2200      	movs	r2, #0
 800eefa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	2200      	movs	r2, #0
 800ef00:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ef02:	2200      	movs	r2, #0
 800ef04:	2100      	movs	r1, #0
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 fa09 	bl	800f31e <USBH_CtlReq>
 800ef0c:	4603      	mov	r3, r0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	3708      	adds	r7, #8
 800ef12:	46bd      	mov	sp, r7
 800ef14:	bd80      	pop	{r7, pc}

0800ef16 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ef16:	b580      	push	{r7, lr}
 800ef18:	b082      	sub	sp, #8
 800ef1a:	af00      	add	r7, sp, #0
 800ef1c:	6078      	str	r0, [r7, #4]
 800ef1e:	460b      	mov	r3, r1
 800ef20:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	789b      	ldrb	r3, [r3, #2]
 800ef26:	2b01      	cmp	r3, #1
 800ef28:	d10f      	bne.n	800ef4a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2203      	movs	r2, #3
 800ef34:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ef36:	78fb      	ldrb	r3, [r7, #3]
 800ef38:	b29a      	uxth	r2, r3
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2200      	movs	r2, #0
 800ef42:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2200      	movs	r2, #0
 800ef48:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	2100      	movs	r1, #0
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f000 f9e5 	bl	800f31e <USBH_CtlReq>
 800ef54:	4603      	mov	r3, r0
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3708      	adds	r7, #8
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bd80      	pop	{r7, pc}

0800ef5e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ef5e:	b580      	push	{r7, lr}
 800ef60:	b082      	sub	sp, #8
 800ef62:	af00      	add	r7, sp, #0
 800ef64:	6078      	str	r0, [r7, #4]
 800ef66:	460b      	mov	r3, r1
 800ef68:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	789b      	ldrb	r3, [r3, #2]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d10f      	bne.n	800ef92 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	2202      	movs	r2, #2
 800ef76:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2201      	movs	r2, #1
 800ef7c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2200      	movs	r2, #0
 800ef82:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ef84:	78fb      	ldrb	r3, [r7, #3]
 800ef86:	b29a      	uxth	r2, r3
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800ef92:	2200      	movs	r2, #0
 800ef94:	2100      	movs	r1, #0
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f000 f9c1 	bl	800f31e <USBH_CtlReq>
 800ef9c:	4603      	mov	r3, r0
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3708      	adds	r7, #8
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}

0800efa6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800efa6:	b480      	push	{r7}
 800efa8:	b085      	sub	sp, #20
 800efaa:	af00      	add	r7, sp, #0
 800efac:	60f8      	str	r0, [r7, #12]
 800efae:	60b9      	str	r1, [r7, #8]
 800efb0:	4613      	mov	r3, r2
 800efb2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	781a      	ldrb	r2, [r3, #0]
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	785a      	ldrb	r2, [r3, #1]
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	3302      	adds	r3, #2
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	b29a      	uxth	r2, r3
 800efcc:	68bb      	ldr	r3, [r7, #8]
 800efce:	3303      	adds	r3, #3
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	021b      	lsls	r3, r3, #8
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	4313      	orrs	r3, r2
 800efda:	b29a      	uxth	r2, r3
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	791a      	ldrb	r2, [r3, #4]
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	795a      	ldrb	r2, [r3, #5]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	799a      	ldrb	r2, [r3, #6]
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800eff8:	68bb      	ldr	r3, [r7, #8]
 800effa:	79da      	ldrb	r2, [r3, #7]
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800f000:	88fb      	ldrh	r3, [r7, #6]
 800f002:	2b08      	cmp	r3, #8
 800f004:	d939      	bls.n	800f07a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800f006:	68bb      	ldr	r3, [r7, #8]
 800f008:	3308      	adds	r3, #8
 800f00a:	781b      	ldrb	r3, [r3, #0]
 800f00c:	b29a      	uxth	r2, r3
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	3309      	adds	r3, #9
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	b29b      	uxth	r3, r3
 800f016:	021b      	lsls	r3, r3, #8
 800f018:	b29b      	uxth	r3, r3
 800f01a:	4313      	orrs	r3, r2
 800f01c:	b29a      	uxth	r2, r3
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	330a      	adds	r3, #10
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	b29a      	uxth	r2, r3
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	330b      	adds	r3, #11
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	b29b      	uxth	r3, r3
 800f032:	021b      	lsls	r3, r3, #8
 800f034:	b29b      	uxth	r3, r3
 800f036:	4313      	orrs	r3, r2
 800f038:	b29a      	uxth	r2, r3
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800f03e:	68bb      	ldr	r3, [r7, #8]
 800f040:	330c      	adds	r3, #12
 800f042:	781b      	ldrb	r3, [r3, #0]
 800f044:	b29a      	uxth	r2, r3
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	330d      	adds	r3, #13
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	b29b      	uxth	r3, r3
 800f04e:	021b      	lsls	r3, r3, #8
 800f050:	b29b      	uxth	r3, r3
 800f052:	4313      	orrs	r3, r2
 800f054:	b29a      	uxth	r2, r3
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	7b9a      	ldrb	r2, [r3, #14]
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	7bda      	ldrb	r2, [r3, #15]
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	7c1a      	ldrb	r2, [r3, #16]
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	7c5a      	ldrb	r2, [r3, #17]
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	745a      	strb	r2, [r3, #17]
  }
}
 800f07a:	bf00      	nop
 800f07c:	3714      	adds	r7, #20
 800f07e:	46bd      	mov	sp, r7
 800f080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f084:	4770      	bx	lr

0800f086 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800f086:	b580      	push	{r7, lr}
 800f088:	b08a      	sub	sp, #40	; 0x28
 800f08a:	af00      	add	r7, sp, #0
 800f08c:	60f8      	str	r0, [r7, #12]
 800f08e:	60b9      	str	r1, [r7, #8]
 800f090:	4613      	mov	r3, r2
 800f092:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800f094:	68bb      	ldr	r3, [r7, #8]
 800f096:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800f098:	2300      	movs	r3, #0
 800f09a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800f0a8:	68bb      	ldr	r3, [r7, #8]
 800f0aa:	781a      	ldrb	r2, [r3, #0]
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800f0b0:	68bb      	ldr	r3, [r7, #8]
 800f0b2:	785a      	ldrb	r2, [r3, #1]
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	3302      	adds	r3, #2
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	b29a      	uxth	r2, r3
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	3303      	adds	r3, #3
 800f0c4:	781b      	ldrb	r3, [r3, #0]
 800f0c6:	b29b      	uxth	r3, r3
 800f0c8:	021b      	lsls	r3, r3, #8
 800f0ca:	b29b      	uxth	r3, r3
 800f0cc:	4313      	orrs	r3, r2
 800f0ce:	b29a      	uxth	r2, r3
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800f0d4:	68bb      	ldr	r3, [r7, #8]
 800f0d6:	791a      	ldrb	r2, [r3, #4]
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	795a      	ldrb	r2, [r3, #5]
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	799a      	ldrb	r2, [r3, #6]
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	79da      	ldrb	r2, [r3, #7]
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	7a1a      	ldrb	r2, [r3, #8]
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800f0fc:	88fb      	ldrh	r3, [r7, #6]
 800f0fe:	2b09      	cmp	r3, #9
 800f100:	d95f      	bls.n	800f1c2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800f102:	2309      	movs	r3, #9
 800f104:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800f106:	2300      	movs	r3, #0
 800f108:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f10a:	e051      	b.n	800f1b0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f10c:	f107 0316 	add.w	r3, r7, #22
 800f110:	4619      	mov	r1, r3
 800f112:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f114:	f000 f8e8 	bl	800f2e8 <USBH_GetNextDesc>
 800f118:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800f11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11c:	785b      	ldrb	r3, [r3, #1]
 800f11e:	2b04      	cmp	r3, #4
 800f120:	d146      	bne.n	800f1b0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800f122:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f126:	221a      	movs	r2, #26
 800f128:	fb02 f303 	mul.w	r3, r2, r3
 800f12c:	3308      	adds	r3, #8
 800f12e:	68fa      	ldr	r2, [r7, #12]
 800f130:	4413      	add	r3, r2
 800f132:	3302      	adds	r3, #2
 800f134:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800f136:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f138:	69f8      	ldr	r0, [r7, #28]
 800f13a:	f000 f846 	bl	800f1ca <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800f13e:	2300      	movs	r3, #0
 800f140:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800f144:	2300      	movs	r3, #0
 800f146:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f148:	e022      	b.n	800f190 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f14a:	f107 0316 	add.w	r3, r7, #22
 800f14e:	4619      	mov	r1, r3
 800f150:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f152:	f000 f8c9 	bl	800f2e8 <USBH_GetNextDesc>
 800f156:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800f158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f15a:	785b      	ldrb	r3, [r3, #1]
 800f15c:	2b05      	cmp	r3, #5
 800f15e:	d117      	bne.n	800f190 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800f160:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f164:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f168:	3201      	adds	r2, #1
 800f16a:	00d2      	lsls	r2, r2, #3
 800f16c:	211a      	movs	r1, #26
 800f16e:	fb01 f303 	mul.w	r3, r1, r3
 800f172:	4413      	add	r3, r2
 800f174:	3308      	adds	r3, #8
 800f176:	68fa      	ldr	r2, [r7, #12]
 800f178:	4413      	add	r3, r2
 800f17a:	3304      	adds	r3, #4
 800f17c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800f17e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f180:	69b8      	ldr	r0, [r7, #24]
 800f182:	f000 f851 	bl	800f228 <USBH_ParseEPDesc>
            ep_ix++;
 800f186:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f18a:	3301      	adds	r3, #1
 800f18c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f190:	69fb      	ldr	r3, [r7, #28]
 800f192:	791b      	ldrb	r3, [r3, #4]
 800f194:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f198:	429a      	cmp	r2, r3
 800f19a:	d204      	bcs.n	800f1a6 <USBH_ParseCfgDesc+0x120>
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	885a      	ldrh	r2, [r3, #2]
 800f1a0:	8afb      	ldrh	r3, [r7, #22]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d8d1      	bhi.n	800f14a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800f1a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f1b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f1b4:	2b01      	cmp	r3, #1
 800f1b6:	d804      	bhi.n	800f1c2 <USBH_ParseCfgDesc+0x13c>
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	885a      	ldrh	r2, [r3, #2]
 800f1bc:	8afb      	ldrh	r3, [r7, #22]
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d8a4      	bhi.n	800f10c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800f1c2:	bf00      	nop
 800f1c4:	3728      	adds	r7, #40	; 0x28
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd80      	pop	{r7, pc}

0800f1ca <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800f1ca:	b480      	push	{r7}
 800f1cc:	b083      	sub	sp, #12
 800f1ce:	af00      	add	r7, sp, #0
 800f1d0:	6078      	str	r0, [r7, #4]
 800f1d2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	781a      	ldrb	r2, [r3, #0]
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	785a      	ldrb	r2, [r3, #1]
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	789a      	ldrb	r2, [r3, #2]
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	78da      	ldrb	r2, [r3, #3]
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	791a      	ldrb	r2, [r3, #4]
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	795a      	ldrb	r2, [r3, #5]
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	799a      	ldrb	r2, [r3, #6]
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	79da      	ldrb	r2, [r3, #7]
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	7a1a      	ldrb	r2, [r3, #8]
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	721a      	strb	r2, [r3, #8]
}
 800f21c:	bf00      	nop
 800f21e:	370c      	adds	r7, #12
 800f220:	46bd      	mov	sp, r7
 800f222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f226:	4770      	bx	lr

0800f228 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800f228:	b480      	push	{r7}
 800f22a:	b083      	sub	sp, #12
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800f232:	683b      	ldr	r3, [r7, #0]
 800f234:	781a      	ldrb	r2, [r3, #0]
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	785a      	ldrb	r2, [r3, #1]
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	789a      	ldrb	r2, [r3, #2]
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	78da      	ldrb	r2, [r3, #3]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	3304      	adds	r3, #4
 800f256:	781b      	ldrb	r3, [r3, #0]
 800f258:	b29a      	uxth	r2, r3
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	3305      	adds	r3, #5
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	b29b      	uxth	r3, r3
 800f262:	021b      	lsls	r3, r3, #8
 800f264:	b29b      	uxth	r3, r3
 800f266:	4313      	orrs	r3, r2
 800f268:	b29a      	uxth	r2, r3
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800f26e:	683b      	ldr	r3, [r7, #0]
 800f270:	799a      	ldrb	r2, [r3, #6]
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	719a      	strb	r2, [r3, #6]
}
 800f276:	bf00      	nop
 800f278:	370c      	adds	r7, #12
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr

0800f282 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800f282:	b480      	push	{r7}
 800f284:	b087      	sub	sp, #28
 800f286:	af00      	add	r7, sp, #0
 800f288:	60f8      	str	r0, [r7, #12]
 800f28a:	60b9      	str	r1, [r7, #8]
 800f28c:	4613      	mov	r3, r2
 800f28e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	3301      	adds	r3, #1
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	2b03      	cmp	r3, #3
 800f298:	d120      	bne.n	800f2dc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	1e9a      	subs	r2, r3, #2
 800f2a0:	88fb      	ldrh	r3, [r7, #6]
 800f2a2:	4293      	cmp	r3, r2
 800f2a4:	bf28      	it	cs
 800f2a6:	4613      	movcs	r3, r2
 800f2a8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	3302      	adds	r3, #2
 800f2ae:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	82fb      	strh	r3, [r7, #22]
 800f2b4:	e00b      	b.n	800f2ce <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800f2b6:	8afb      	ldrh	r3, [r7, #22]
 800f2b8:	68fa      	ldr	r2, [r7, #12]
 800f2ba:	4413      	add	r3, r2
 800f2bc:	781a      	ldrb	r2, [r3, #0]
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	3301      	adds	r3, #1
 800f2c6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800f2c8:	8afb      	ldrh	r3, [r7, #22]
 800f2ca:	3302      	adds	r3, #2
 800f2cc:	82fb      	strh	r3, [r7, #22]
 800f2ce:	8afa      	ldrh	r2, [r7, #22]
 800f2d0:	8abb      	ldrh	r3, [r7, #20]
 800f2d2:	429a      	cmp	r2, r3
 800f2d4:	d3ef      	bcc.n	800f2b6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800f2d6:	68bb      	ldr	r3, [r7, #8]
 800f2d8:	2200      	movs	r2, #0
 800f2da:	701a      	strb	r2, [r3, #0]
  }
}
 800f2dc:	bf00      	nop
 800f2de:	371c      	adds	r7, #28
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e6:	4770      	bx	lr

0800f2e8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b085      	sub	sp, #20
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
 800f2f0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	881a      	ldrh	r2, [r3, #0]
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	781b      	ldrb	r3, [r3, #0]
 800f2fa:	b29b      	uxth	r3, r3
 800f2fc:	4413      	add	r3, r2
 800f2fe:	b29a      	uxth	r2, r3
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	4413      	add	r3, r2
 800f30e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f310:	68fb      	ldr	r3, [r7, #12]
}
 800f312:	4618      	mov	r0, r3
 800f314:	3714      	adds	r7, #20
 800f316:	46bd      	mov	sp, r7
 800f318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31c:	4770      	bx	lr

0800f31e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800f31e:	b580      	push	{r7, lr}
 800f320:	b086      	sub	sp, #24
 800f322:	af00      	add	r7, sp, #0
 800f324:	60f8      	str	r0, [r7, #12]
 800f326:	60b9      	str	r1, [r7, #8]
 800f328:	4613      	mov	r3, r2
 800f32a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800f32c:	2301      	movs	r3, #1
 800f32e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	789b      	ldrb	r3, [r3, #2]
 800f334:	2b01      	cmp	r3, #1
 800f336:	d002      	beq.n	800f33e <USBH_CtlReq+0x20>
 800f338:	2b02      	cmp	r3, #2
 800f33a:	d00f      	beq.n	800f35c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800f33c:	e027      	b.n	800f38e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	68ba      	ldr	r2, [r7, #8]
 800f342:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	88fa      	ldrh	r2, [r7, #6]
 800f348:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	2201      	movs	r2, #1
 800f34e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	2202      	movs	r2, #2
 800f354:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800f356:	2301      	movs	r3, #1
 800f358:	75fb      	strb	r3, [r7, #23]
      break;
 800f35a:	e018      	b.n	800f38e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800f35c:	68f8      	ldr	r0, [r7, #12]
 800f35e:	f000 f81b 	bl	800f398 <USBH_HandleControl>
 800f362:	4603      	mov	r3, r0
 800f364:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800f366:	7dfb      	ldrb	r3, [r7, #23]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d002      	beq.n	800f372 <USBH_CtlReq+0x54>
 800f36c:	7dfb      	ldrb	r3, [r7, #23]
 800f36e:	2b03      	cmp	r3, #3
 800f370:	d106      	bne.n	800f380 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	2201      	movs	r2, #1
 800f376:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	2200      	movs	r2, #0
 800f37c:	761a      	strb	r2, [r3, #24]
      break;
 800f37e:	e005      	b.n	800f38c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800f380:	7dfb      	ldrb	r3, [r7, #23]
 800f382:	2b02      	cmp	r3, #2
 800f384:	d102      	bne.n	800f38c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	2201      	movs	r2, #1
 800f38a:	709a      	strb	r2, [r3, #2]
      break;
 800f38c:	bf00      	nop
  }
  return status;
 800f38e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f390:	4618      	mov	r0, r3
 800f392:	3718      	adds	r7, #24
 800f394:	46bd      	mov	sp, r7
 800f396:	bd80      	pop	{r7, pc}

0800f398 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b086      	sub	sp, #24
 800f39c:	af02      	add	r7, sp, #8
 800f39e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800f3a0:	2301      	movs	r3, #1
 800f3a2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	7e1b      	ldrb	r3, [r3, #24]
 800f3ac:	3b01      	subs	r3, #1
 800f3ae:	2b0a      	cmp	r3, #10
 800f3b0:	f200 8156 	bhi.w	800f660 <USBH_HandleControl+0x2c8>
 800f3b4:	a201      	add	r2, pc, #4	; (adr r2, 800f3bc <USBH_HandleControl+0x24>)
 800f3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3ba:	bf00      	nop
 800f3bc:	0800f3e9 	.word	0x0800f3e9
 800f3c0:	0800f403 	.word	0x0800f403
 800f3c4:	0800f46d 	.word	0x0800f46d
 800f3c8:	0800f493 	.word	0x0800f493
 800f3cc:	0800f4cb 	.word	0x0800f4cb
 800f3d0:	0800f4f5 	.word	0x0800f4f5
 800f3d4:	0800f547 	.word	0x0800f547
 800f3d8:	0800f569 	.word	0x0800f569
 800f3dc:	0800f5a5 	.word	0x0800f5a5
 800f3e0:	0800f5cb 	.word	0x0800f5cb
 800f3e4:	0800f609 	.word	0x0800f609
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f103 0110 	add.w	r1, r3, #16
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	795b      	ldrb	r3, [r3, #5]
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f000 f943 	bl	800f680 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2202      	movs	r2, #2
 800f3fe:	761a      	strb	r2, [r3, #24]
      break;
 800f400:	e139      	b.n	800f676 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	795b      	ldrb	r3, [r3, #5]
 800f406:	4619      	mov	r1, r3
 800f408:	6878      	ldr	r0, [r7, #4]
 800f40a:	f000 fcc5 	bl	800fd98 <USBH_LL_GetURBState>
 800f40e:	4603      	mov	r3, r0
 800f410:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800f412:	7bbb      	ldrb	r3, [r7, #14]
 800f414:	2b01      	cmp	r3, #1
 800f416:	d11e      	bne.n	800f456 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	7c1b      	ldrb	r3, [r3, #16]
 800f41c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f420:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	8adb      	ldrh	r3, [r3, #22]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d00a      	beq.n	800f440 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800f42a:	7b7b      	ldrb	r3, [r7, #13]
 800f42c:	2b80      	cmp	r3, #128	; 0x80
 800f42e:	d103      	bne.n	800f438 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2203      	movs	r2, #3
 800f434:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f436:	e115      	b.n	800f664 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2205      	movs	r2, #5
 800f43c:	761a      	strb	r2, [r3, #24]
      break;
 800f43e:	e111      	b.n	800f664 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800f440:	7b7b      	ldrb	r3, [r7, #13]
 800f442:	2b80      	cmp	r3, #128	; 0x80
 800f444:	d103      	bne.n	800f44e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2209      	movs	r2, #9
 800f44a:	761a      	strb	r2, [r3, #24]
      break;
 800f44c:	e10a      	b.n	800f664 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	2207      	movs	r2, #7
 800f452:	761a      	strb	r2, [r3, #24]
      break;
 800f454:	e106      	b.n	800f664 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800f456:	7bbb      	ldrb	r3, [r7, #14]
 800f458:	2b04      	cmp	r3, #4
 800f45a:	d003      	beq.n	800f464 <USBH_HandleControl+0xcc>
 800f45c:	7bbb      	ldrb	r3, [r7, #14]
 800f45e:	2b02      	cmp	r3, #2
 800f460:	f040 8100 	bne.w	800f664 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	220b      	movs	r2, #11
 800f468:	761a      	strb	r2, [r3, #24]
      break;
 800f46a:	e0fb      	b.n	800f664 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f472:	b29a      	uxth	r2, r3
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	6899      	ldr	r1, [r3, #8]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	899a      	ldrh	r2, [r3, #12]
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	791b      	ldrb	r3, [r3, #4]
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 f93a 	bl	800f6fe <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2204      	movs	r2, #4
 800f48e:	761a      	strb	r2, [r3, #24]
      break;
 800f490:	e0f1      	b.n	800f676 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	791b      	ldrb	r3, [r3, #4]
 800f496:	4619      	mov	r1, r3
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 fc7d 	bl	800fd98 <USBH_LL_GetURBState>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800f4a2:	7bbb      	ldrb	r3, [r7, #14]
 800f4a4:	2b01      	cmp	r3, #1
 800f4a6:	d102      	bne.n	800f4ae <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2209      	movs	r2, #9
 800f4ac:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800f4ae:	7bbb      	ldrb	r3, [r7, #14]
 800f4b0:	2b05      	cmp	r3, #5
 800f4b2:	d102      	bne.n	800f4ba <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800f4b4:	2303      	movs	r3, #3
 800f4b6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f4b8:	e0d6      	b.n	800f668 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800f4ba:	7bbb      	ldrb	r3, [r7, #14]
 800f4bc:	2b04      	cmp	r3, #4
 800f4be:	f040 80d3 	bne.w	800f668 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	220b      	movs	r2, #11
 800f4c6:	761a      	strb	r2, [r3, #24]
      break;
 800f4c8:	e0ce      	b.n	800f668 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	6899      	ldr	r1, [r3, #8]
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	899a      	ldrh	r2, [r3, #12]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	795b      	ldrb	r3, [r3, #5]
 800f4d6:	2001      	movs	r0, #1
 800f4d8:	9000      	str	r0, [sp, #0]
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f000 f8ea 	bl	800f6b4 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f4e6:	b29a      	uxth	r2, r3
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2206      	movs	r2, #6
 800f4f0:	761a      	strb	r2, [r3, #24]
      break;
 800f4f2:	e0c0      	b.n	800f676 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	795b      	ldrb	r3, [r3, #5]
 800f4f8:	4619      	mov	r1, r3
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	f000 fc4c 	bl	800fd98 <USBH_LL_GetURBState>
 800f500:	4603      	mov	r3, r0
 800f502:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f504:	7bbb      	ldrb	r3, [r7, #14]
 800f506:	2b01      	cmp	r3, #1
 800f508:	d103      	bne.n	800f512 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2207      	movs	r2, #7
 800f50e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f510:	e0ac      	b.n	800f66c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800f512:	7bbb      	ldrb	r3, [r7, #14]
 800f514:	2b05      	cmp	r3, #5
 800f516:	d105      	bne.n	800f524 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	220c      	movs	r2, #12
 800f51c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f51e:	2303      	movs	r3, #3
 800f520:	73fb      	strb	r3, [r7, #15]
      break;
 800f522:	e0a3      	b.n	800f66c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f524:	7bbb      	ldrb	r3, [r7, #14]
 800f526:	2b02      	cmp	r3, #2
 800f528:	d103      	bne.n	800f532 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2205      	movs	r2, #5
 800f52e:	761a      	strb	r2, [r3, #24]
      break;
 800f530:	e09c      	b.n	800f66c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800f532:	7bbb      	ldrb	r3, [r7, #14]
 800f534:	2b04      	cmp	r3, #4
 800f536:	f040 8099 	bne.w	800f66c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	220b      	movs	r2, #11
 800f53e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800f540:	2302      	movs	r3, #2
 800f542:	73fb      	strb	r3, [r7, #15]
      break;
 800f544:	e092      	b.n	800f66c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	791b      	ldrb	r3, [r3, #4]
 800f54a:	2200      	movs	r2, #0
 800f54c:	2100      	movs	r1, #0
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f000 f8d5 	bl	800f6fe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f55a:	b29a      	uxth	r2, r3
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	2208      	movs	r2, #8
 800f564:	761a      	strb	r2, [r3, #24]

      break;
 800f566:	e086      	b.n	800f676 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	791b      	ldrb	r3, [r3, #4]
 800f56c:	4619      	mov	r1, r3
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 fc12 	bl	800fd98 <USBH_LL_GetURBState>
 800f574:	4603      	mov	r3, r0
 800f576:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f578:	7bbb      	ldrb	r3, [r7, #14]
 800f57a:	2b01      	cmp	r3, #1
 800f57c:	d105      	bne.n	800f58a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	220d      	movs	r2, #13
 800f582:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f584:	2300      	movs	r3, #0
 800f586:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f588:	e072      	b.n	800f670 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800f58a:	7bbb      	ldrb	r3, [r7, #14]
 800f58c:	2b04      	cmp	r3, #4
 800f58e:	d103      	bne.n	800f598 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	220b      	movs	r2, #11
 800f594:	761a      	strb	r2, [r3, #24]
      break;
 800f596:	e06b      	b.n	800f670 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800f598:	7bbb      	ldrb	r3, [r7, #14]
 800f59a:	2b05      	cmp	r3, #5
 800f59c:	d168      	bne.n	800f670 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800f59e:	2303      	movs	r3, #3
 800f5a0:	73fb      	strb	r3, [r7, #15]
      break;
 800f5a2:	e065      	b.n	800f670 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	795b      	ldrb	r3, [r3, #5]
 800f5a8:	2201      	movs	r2, #1
 800f5aa:	9200      	str	r2, [sp, #0]
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	2100      	movs	r1, #0
 800f5b0:	6878      	ldr	r0, [r7, #4]
 800f5b2:	f000 f87f 	bl	800f6b4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f5bc:	b29a      	uxth	r2, r3
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	220a      	movs	r2, #10
 800f5c6:	761a      	strb	r2, [r3, #24]
      break;
 800f5c8:	e055      	b.n	800f676 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	795b      	ldrb	r3, [r3, #5]
 800f5ce:	4619      	mov	r1, r3
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	f000 fbe1 	bl	800fd98 <USBH_LL_GetURBState>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800f5da:	7bbb      	ldrb	r3, [r7, #14]
 800f5dc:	2b01      	cmp	r3, #1
 800f5de:	d105      	bne.n	800f5ec <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	220d      	movs	r2, #13
 800f5e8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f5ea:	e043      	b.n	800f674 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f5ec:	7bbb      	ldrb	r3, [r7, #14]
 800f5ee:	2b02      	cmp	r3, #2
 800f5f0:	d103      	bne.n	800f5fa <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2209      	movs	r2, #9
 800f5f6:	761a      	strb	r2, [r3, #24]
      break;
 800f5f8:	e03c      	b.n	800f674 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800f5fa:	7bbb      	ldrb	r3, [r7, #14]
 800f5fc:	2b04      	cmp	r3, #4
 800f5fe:	d139      	bne.n	800f674 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	220b      	movs	r2, #11
 800f604:	761a      	strb	r2, [r3, #24]
      break;
 800f606:	e035      	b.n	800f674 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	7e5b      	ldrb	r3, [r3, #25]
 800f60c:	3301      	adds	r3, #1
 800f60e:	b2da      	uxtb	r2, r3
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	765a      	strb	r2, [r3, #25]
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	7e5b      	ldrb	r3, [r3, #25]
 800f618:	2b02      	cmp	r3, #2
 800f61a:	d806      	bhi.n	800f62a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2201      	movs	r2, #1
 800f620:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2201      	movs	r2, #1
 800f626:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800f628:	e025      	b.n	800f676 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f630:	2106      	movs	r1, #6
 800f632:	6878      	ldr	r0, [r7, #4]
 800f634:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	2200      	movs	r2, #0
 800f63a:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	795b      	ldrb	r3, [r3, #5]
 800f640:	4619      	mov	r1, r3
 800f642:	6878      	ldr	r0, [r7, #4]
 800f644:	f000 f90c 	bl	800f860 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	791b      	ldrb	r3, [r3, #4]
 800f64c:	4619      	mov	r1, r3
 800f64e:	6878      	ldr	r0, [r7, #4]
 800f650:	f000 f906 	bl	800f860 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2200      	movs	r2, #0
 800f658:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800f65a:	2302      	movs	r3, #2
 800f65c:	73fb      	strb	r3, [r7, #15]
      break;
 800f65e:	e00a      	b.n	800f676 <USBH_HandleControl+0x2de>

    default:
      break;
 800f660:	bf00      	nop
 800f662:	e008      	b.n	800f676 <USBH_HandleControl+0x2de>
      break;
 800f664:	bf00      	nop
 800f666:	e006      	b.n	800f676 <USBH_HandleControl+0x2de>
      break;
 800f668:	bf00      	nop
 800f66a:	e004      	b.n	800f676 <USBH_HandleControl+0x2de>
      break;
 800f66c:	bf00      	nop
 800f66e:	e002      	b.n	800f676 <USBH_HandleControl+0x2de>
      break;
 800f670:	bf00      	nop
 800f672:	e000      	b.n	800f676 <USBH_HandleControl+0x2de>
      break;
 800f674:	bf00      	nop
  }

  return status;
 800f676:	7bfb      	ldrb	r3, [r7, #15]
}
 800f678:	4618      	mov	r0, r3
 800f67a:	3710      	adds	r7, #16
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bd80      	pop	{r7, pc}

0800f680 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b088      	sub	sp, #32
 800f684:	af04      	add	r7, sp, #16
 800f686:	60f8      	str	r0, [r7, #12]
 800f688:	60b9      	str	r1, [r7, #8]
 800f68a:	4613      	mov	r3, r2
 800f68c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f68e:	79f9      	ldrb	r1, [r7, #7]
 800f690:	2300      	movs	r3, #0
 800f692:	9303      	str	r3, [sp, #12]
 800f694:	2308      	movs	r3, #8
 800f696:	9302      	str	r3, [sp, #8]
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	9301      	str	r3, [sp, #4]
 800f69c:	2300      	movs	r3, #0
 800f69e:	9300      	str	r3, [sp, #0]
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	68f8      	ldr	r0, [r7, #12]
 800f6a6:	f000 fb46 	bl	800fd36 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800f6aa:	2300      	movs	r3, #0
}
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	3710      	adds	r7, #16
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	bd80      	pop	{r7, pc}

0800f6b4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b088      	sub	sp, #32
 800f6b8:	af04      	add	r7, sp, #16
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	4611      	mov	r1, r2
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	460b      	mov	r3, r1
 800f6c4:	80fb      	strh	r3, [r7, #6]
 800f6c6:	4613      	mov	r3, r2
 800f6c8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d001      	beq.n	800f6d8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f6d8:	7979      	ldrb	r1, [r7, #5]
 800f6da:	7e3b      	ldrb	r3, [r7, #24]
 800f6dc:	9303      	str	r3, [sp, #12]
 800f6de:	88fb      	ldrh	r3, [r7, #6]
 800f6e0:	9302      	str	r3, [sp, #8]
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	9301      	str	r3, [sp, #4]
 800f6e6:	2301      	movs	r3, #1
 800f6e8:	9300      	str	r3, [sp, #0]
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	68f8      	ldr	r0, [r7, #12]
 800f6f0:	f000 fb21 	bl	800fd36 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f6f4:	2300      	movs	r3, #0
}
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	3710      	adds	r7, #16
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}

0800f6fe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f6fe:	b580      	push	{r7, lr}
 800f700:	b088      	sub	sp, #32
 800f702:	af04      	add	r7, sp, #16
 800f704:	60f8      	str	r0, [r7, #12]
 800f706:	60b9      	str	r1, [r7, #8]
 800f708:	4611      	mov	r1, r2
 800f70a:	461a      	mov	r2, r3
 800f70c:	460b      	mov	r3, r1
 800f70e:	80fb      	strh	r3, [r7, #6]
 800f710:	4613      	mov	r3, r2
 800f712:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f714:	7979      	ldrb	r1, [r7, #5]
 800f716:	2300      	movs	r3, #0
 800f718:	9303      	str	r3, [sp, #12]
 800f71a:	88fb      	ldrh	r3, [r7, #6]
 800f71c:	9302      	str	r3, [sp, #8]
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	9301      	str	r3, [sp, #4]
 800f722:	2301      	movs	r3, #1
 800f724:	9300      	str	r3, [sp, #0]
 800f726:	2300      	movs	r3, #0
 800f728:	2201      	movs	r2, #1
 800f72a:	68f8      	ldr	r0, [r7, #12]
 800f72c:	f000 fb03 	bl	800fd36 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f730:	2300      	movs	r3, #0

}
 800f732:	4618      	mov	r0, r3
 800f734:	3710      	adds	r7, #16
 800f736:	46bd      	mov	sp, r7
 800f738:	bd80      	pop	{r7, pc}

0800f73a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f73a:	b580      	push	{r7, lr}
 800f73c:	b088      	sub	sp, #32
 800f73e:	af04      	add	r7, sp, #16
 800f740:	60f8      	str	r0, [r7, #12]
 800f742:	60b9      	str	r1, [r7, #8]
 800f744:	4611      	mov	r1, r2
 800f746:	461a      	mov	r2, r3
 800f748:	460b      	mov	r3, r1
 800f74a:	80fb      	strh	r3, [r7, #6]
 800f74c:	4613      	mov	r3, r2
 800f74e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f756:	2b00      	cmp	r3, #0
 800f758:	d001      	beq.n	800f75e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f75a:	2300      	movs	r3, #0
 800f75c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f75e:	7979      	ldrb	r1, [r7, #5]
 800f760:	7e3b      	ldrb	r3, [r7, #24]
 800f762:	9303      	str	r3, [sp, #12]
 800f764:	88fb      	ldrh	r3, [r7, #6]
 800f766:	9302      	str	r3, [sp, #8]
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	9301      	str	r3, [sp, #4]
 800f76c:	2301      	movs	r3, #1
 800f76e:	9300      	str	r3, [sp, #0]
 800f770:	2302      	movs	r3, #2
 800f772:	2200      	movs	r2, #0
 800f774:	68f8      	ldr	r0, [r7, #12]
 800f776:	f000 fade 	bl	800fd36 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f77a:	2300      	movs	r3, #0
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3710      	adds	r7, #16
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}

0800f784 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b088      	sub	sp, #32
 800f788:	af04      	add	r7, sp, #16
 800f78a:	60f8      	str	r0, [r7, #12]
 800f78c:	60b9      	str	r1, [r7, #8]
 800f78e:	4611      	mov	r1, r2
 800f790:	461a      	mov	r2, r3
 800f792:	460b      	mov	r3, r1
 800f794:	80fb      	strh	r3, [r7, #6]
 800f796:	4613      	mov	r3, r2
 800f798:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f79a:	7979      	ldrb	r1, [r7, #5]
 800f79c:	2300      	movs	r3, #0
 800f79e:	9303      	str	r3, [sp, #12]
 800f7a0:	88fb      	ldrh	r3, [r7, #6]
 800f7a2:	9302      	str	r3, [sp, #8]
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	9301      	str	r3, [sp, #4]
 800f7a8:	2301      	movs	r3, #1
 800f7aa:	9300      	str	r3, [sp, #0]
 800f7ac:	2302      	movs	r3, #2
 800f7ae:	2201      	movs	r2, #1
 800f7b0:	68f8      	ldr	r0, [r7, #12]
 800f7b2:	f000 fac0 	bl	800fd36 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f7b6:	2300      	movs	r3, #0
}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	3710      	adds	r7, #16
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	bd80      	pop	{r7, pc}

0800f7c0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b086      	sub	sp, #24
 800f7c4:	af04      	add	r7, sp, #16
 800f7c6:	6078      	str	r0, [r7, #4]
 800f7c8:	4608      	mov	r0, r1
 800f7ca:	4611      	mov	r1, r2
 800f7cc:	461a      	mov	r2, r3
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	70fb      	strb	r3, [r7, #3]
 800f7d2:	460b      	mov	r3, r1
 800f7d4:	70bb      	strb	r3, [r7, #2]
 800f7d6:	4613      	mov	r3, r2
 800f7d8:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f7da:	7878      	ldrb	r0, [r7, #1]
 800f7dc:	78ba      	ldrb	r2, [r7, #2]
 800f7de:	78f9      	ldrb	r1, [r7, #3]
 800f7e0:	8b3b      	ldrh	r3, [r7, #24]
 800f7e2:	9302      	str	r3, [sp, #8]
 800f7e4:	7d3b      	ldrb	r3, [r7, #20]
 800f7e6:	9301      	str	r3, [sp, #4]
 800f7e8:	7c3b      	ldrb	r3, [r7, #16]
 800f7ea:	9300      	str	r3, [sp, #0]
 800f7ec:	4603      	mov	r3, r0
 800f7ee:	6878      	ldr	r0, [r7, #4]
 800f7f0:	f000 fa53 	bl	800fc9a <USBH_LL_OpenPipe>

  return USBH_OK;
 800f7f4:	2300      	movs	r3, #0
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	3708      	adds	r7, #8
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd80      	pop	{r7, pc}

0800f7fe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f7fe:	b580      	push	{r7, lr}
 800f800:	b082      	sub	sp, #8
 800f802:	af00      	add	r7, sp, #0
 800f804:	6078      	str	r0, [r7, #4]
 800f806:	460b      	mov	r3, r1
 800f808:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800f80a:	78fb      	ldrb	r3, [r7, #3]
 800f80c:	4619      	mov	r1, r3
 800f80e:	6878      	ldr	r0, [r7, #4]
 800f810:	f000 fa72 	bl	800fcf8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800f814:	2300      	movs	r3, #0
}
 800f816:	4618      	mov	r0, r3
 800f818:	3708      	adds	r7, #8
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}

0800f81e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f81e:	b580      	push	{r7, lr}
 800f820:	b084      	sub	sp, #16
 800f822:	af00      	add	r7, sp, #0
 800f824:	6078      	str	r0, [r7, #4]
 800f826:	460b      	mov	r3, r1
 800f828:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	f000 f836 	bl	800f89c <USBH_GetFreePipe>
 800f830:	4603      	mov	r3, r0
 800f832:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f834:	89fb      	ldrh	r3, [r7, #14]
 800f836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f83a:	4293      	cmp	r3, r2
 800f83c:	d00a      	beq.n	800f854 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f83e:	78fa      	ldrb	r2, [r7, #3]
 800f840:	89fb      	ldrh	r3, [r7, #14]
 800f842:	f003 030f 	and.w	r3, r3, #15
 800f846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f84a:	6879      	ldr	r1, [r7, #4]
 800f84c:	33e0      	adds	r3, #224	; 0xe0
 800f84e:	009b      	lsls	r3, r3, #2
 800f850:	440b      	add	r3, r1
 800f852:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f854:	89fb      	ldrh	r3, [r7, #14]
 800f856:	b2db      	uxtb	r3, r3
}
 800f858:	4618      	mov	r0, r3
 800f85a:	3710      	adds	r7, #16
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}

0800f860 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f860:	b480      	push	{r7}
 800f862:	b083      	sub	sp, #12
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	460b      	mov	r3, r1
 800f86a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f86c:	78fb      	ldrb	r3, [r7, #3]
 800f86e:	2b0a      	cmp	r3, #10
 800f870:	d80d      	bhi.n	800f88e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f872:	78fb      	ldrb	r3, [r7, #3]
 800f874:	687a      	ldr	r2, [r7, #4]
 800f876:	33e0      	adds	r3, #224	; 0xe0
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	4413      	add	r3, r2
 800f87c:	685a      	ldr	r2, [r3, #4]
 800f87e:	78fb      	ldrb	r3, [r7, #3]
 800f880:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f884:	6879      	ldr	r1, [r7, #4]
 800f886:	33e0      	adds	r3, #224	; 0xe0
 800f888:	009b      	lsls	r3, r3, #2
 800f88a:	440b      	add	r3, r1
 800f88c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f88e:	2300      	movs	r3, #0
}
 800f890:	4618      	mov	r0, r3
 800f892:	370c      	adds	r7, #12
 800f894:	46bd      	mov	sp, r7
 800f896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89a:	4770      	bx	lr

0800f89c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f89c:	b480      	push	{r7}
 800f89e:	b085      	sub	sp, #20
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	73fb      	strb	r3, [r7, #15]
 800f8ac:	e00f      	b.n	800f8ce <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f8ae:	7bfb      	ldrb	r3, [r7, #15]
 800f8b0:	687a      	ldr	r2, [r7, #4]
 800f8b2:	33e0      	adds	r3, #224	; 0xe0
 800f8b4:	009b      	lsls	r3, r3, #2
 800f8b6:	4413      	add	r3, r2
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d102      	bne.n	800f8c8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f8c2:	7bfb      	ldrb	r3, [r7, #15]
 800f8c4:	b29b      	uxth	r3, r3
 800f8c6:	e007      	b.n	800f8d8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800f8c8:	7bfb      	ldrb	r3, [r7, #15]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	73fb      	strb	r3, [r7, #15]
 800f8ce:	7bfb      	ldrb	r3, [r7, #15]
 800f8d0:	2b0a      	cmp	r3, #10
 800f8d2:	d9ec      	bls.n	800f8ae <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f8d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3714      	adds	r7, #20
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e2:	4770      	bx	lr

0800f8e4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800f8e8:	2201      	movs	r2, #1
 800f8ea:	490e      	ldr	r1, [pc, #56]	; (800f924 <MX_USB_HOST_Init+0x40>)
 800f8ec:	480e      	ldr	r0, [pc, #56]	; (800f928 <MX_USB_HOST_Init+0x44>)
 800f8ee:	f7fe fca1 	bl	800e234 <USBH_Init>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d001      	beq.n	800f8fc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f8f8:	f7f2 f96a 	bl	8001bd0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800f8fc:	490b      	ldr	r1, [pc, #44]	; (800f92c <MX_USB_HOST_Init+0x48>)
 800f8fe:	480a      	ldr	r0, [pc, #40]	; (800f928 <MX_USB_HOST_Init+0x44>)
 800f900:	f7fe fd26 	bl	800e350 <USBH_RegisterClass>
 800f904:	4603      	mov	r3, r0
 800f906:	2b00      	cmp	r3, #0
 800f908:	d001      	beq.n	800f90e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f90a:	f7f2 f961 	bl	8001bd0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800f90e:	4806      	ldr	r0, [pc, #24]	; (800f928 <MX_USB_HOST_Init+0x44>)
 800f910:	f7fe fdaa 	bl	800e468 <USBH_Start>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d001      	beq.n	800f91e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f91a:	f7f2 f959 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f91e:	bf00      	nop
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	0800f945 	.word	0x0800f945
 800f928:	200006a8 	.word	0x200006a8
 800f92c:	200001ec 	.word	0x200001ec

0800f930 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800f934:	4802      	ldr	r0, [pc, #8]	; (800f940 <MX_USB_HOST_Process+0x10>)
 800f936:	f7fe fda7 	bl	800e488 <USBH_Process>
}
 800f93a:	bf00      	nop
 800f93c:	bd80      	pop	{r7, pc}
 800f93e:	bf00      	nop
 800f940:	200006a8 	.word	0x200006a8

0800f944 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f944:	b480      	push	{r7}
 800f946:	b083      	sub	sp, #12
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
 800f94c:	460b      	mov	r3, r1
 800f94e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f950:	78fb      	ldrb	r3, [r7, #3]
 800f952:	3b01      	subs	r3, #1
 800f954:	2b04      	cmp	r3, #4
 800f956:	d819      	bhi.n	800f98c <USBH_UserProcess+0x48>
 800f958:	a201      	add	r2, pc, #4	; (adr r2, 800f960 <USBH_UserProcess+0x1c>)
 800f95a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f95e:	bf00      	nop
 800f960:	0800f98d 	.word	0x0800f98d
 800f964:	0800f97d 	.word	0x0800f97d
 800f968:	0800f98d 	.word	0x0800f98d
 800f96c:	0800f985 	.word	0x0800f985
 800f970:	0800f975 	.word	0x0800f975
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f974:	4b09      	ldr	r3, [pc, #36]	; (800f99c <USBH_UserProcess+0x58>)
 800f976:	2203      	movs	r2, #3
 800f978:	701a      	strb	r2, [r3, #0]
  break;
 800f97a:	e008      	b.n	800f98e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f97c:	4b07      	ldr	r3, [pc, #28]	; (800f99c <USBH_UserProcess+0x58>)
 800f97e:	2202      	movs	r2, #2
 800f980:	701a      	strb	r2, [r3, #0]
  break;
 800f982:	e004      	b.n	800f98e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f984:	4b05      	ldr	r3, [pc, #20]	; (800f99c <USBH_UserProcess+0x58>)
 800f986:	2201      	movs	r2, #1
 800f988:	701a      	strb	r2, [r3, #0]
  break;
 800f98a:	e000      	b.n	800f98e <USBH_UserProcess+0x4a>

  default:
  break;
 800f98c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f98e:	bf00      	nop
 800f990:	370c      	adds	r7, #12
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr
 800f99a:	bf00      	nop
 800f99c:	200002a1 	.word	0x200002a1

0800f9a0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b08a      	sub	sp, #40	; 0x28
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f9a8:	f107 0314 	add.w	r3, r7, #20
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	601a      	str	r2, [r3, #0]
 800f9b0:	605a      	str	r2, [r3, #4]
 800f9b2:	609a      	str	r2, [r3, #8]
 800f9b4:	60da      	str	r2, [r3, #12]
 800f9b6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f9c0:	d147      	bne.n	800fa52 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	613b      	str	r3, [r7, #16]
 800f9c6:	4b25      	ldr	r3, [pc, #148]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800f9c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9ca:	4a24      	ldr	r2, [pc, #144]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800f9cc:	f043 0301 	orr.w	r3, r3, #1
 800f9d0:	6313      	str	r3, [r2, #48]	; 0x30
 800f9d2:	4b22      	ldr	r3, [pc, #136]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800f9d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9d6:	f003 0301 	and.w	r3, r3, #1
 800f9da:	613b      	str	r3, [r7, #16]
 800f9dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800f9de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f9e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800f9ec:	f107 0314 	add.w	r3, r7, #20
 800f9f0:	4619      	mov	r1, r3
 800f9f2:	481b      	ldr	r0, [pc, #108]	; (800fa60 <HAL_HCD_MspInit+0xc0>)
 800f9f4:	f7f6 fef6 	bl	80067e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800f9f8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f9fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9fe:	2302      	movs	r3, #2
 800fa00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa02:	2300      	movs	r3, #0
 800fa04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fa06:	2300      	movs	r3, #0
 800fa08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800fa0a:	230a      	movs	r3, #10
 800fa0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fa0e:	f107 0314 	add.w	r3, r7, #20
 800fa12:	4619      	mov	r1, r3
 800fa14:	4812      	ldr	r0, [pc, #72]	; (800fa60 <HAL_HCD_MspInit+0xc0>)
 800fa16:	f7f6 fee5 	bl	80067e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800fa1a:	4b10      	ldr	r3, [pc, #64]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800fa1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa1e:	4a0f      	ldr	r2, [pc, #60]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800fa20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa24:	6353      	str	r3, [r2, #52]	; 0x34
 800fa26:	2300      	movs	r3, #0
 800fa28:	60fb      	str	r3, [r7, #12]
 800fa2a:	4b0c      	ldr	r3, [pc, #48]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800fa2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa2e:	4a0b      	ldr	r2, [pc, #44]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800fa30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fa34:	6453      	str	r3, [r2, #68]	; 0x44
 800fa36:	4b09      	ldr	r3, [pc, #36]	; (800fa5c <HAL_HCD_MspInit+0xbc>)
 800fa38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fa3e:	60fb      	str	r3, [r7, #12]
 800fa40:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800fa42:	2200      	movs	r2, #0
 800fa44:	2100      	movs	r1, #0
 800fa46:	2043      	movs	r0, #67	; 0x43
 800fa48:	f7f6 fe95 	bl	8006776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800fa4c:	2043      	movs	r0, #67	; 0x43
 800fa4e:	f7f6 feae 	bl	80067ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800fa52:	bf00      	nop
 800fa54:	3728      	adds	r7, #40	; 0x28
 800fa56:	46bd      	mov	sp, r7
 800fa58:	bd80      	pop	{r7, pc}
 800fa5a:	bf00      	nop
 800fa5c:	40023800 	.word	0x40023800
 800fa60:	40020000 	.word	0x40020000

0800fa64 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b082      	sub	sp, #8
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800fa72:	4618      	mov	r0, r3
 800fa74:	f7ff f8db 	bl	800ec2e <USBH_LL_IncTimer>
}
 800fa78:	bf00      	nop
 800fa7a:	3708      	adds	r7, #8
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	bd80      	pop	{r7, pc}

0800fa80 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b082      	sub	sp, #8
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f7ff f913 	bl	800ecba <USBH_LL_Connect>
}
 800fa94:	bf00      	nop
 800fa96:	3708      	adds	r7, #8
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}

0800fa9c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800faaa:	4618      	mov	r0, r3
 800faac:	f7ff f91c 	bl	800ece8 <USBH_LL_Disconnect>
}
 800fab0:	bf00      	nop
 800fab2:	3708      	adds	r7, #8
 800fab4:	46bd      	mov	sp, r7
 800fab6:	bd80      	pop	{r7, pc}

0800fab8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800fab8:	b480      	push	{r7}
 800faba:	b083      	sub	sp, #12
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	460b      	mov	r3, r1
 800fac2:	70fb      	strb	r3, [r7, #3]
 800fac4:	4613      	mov	r3, r2
 800fac6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800fac8:	bf00      	nop
 800faca:	370c      	adds	r7, #12
 800facc:	46bd      	mov	sp, r7
 800face:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad2:	4770      	bx	lr

0800fad4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b082      	sub	sp, #8
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800fae2:	4618      	mov	r0, r3
 800fae4:	f7ff f8cd 	bl	800ec82 <USBH_LL_PortEnabled>
}
 800fae8:	bf00      	nop
 800faea:	3708      	adds	r7, #8
 800faec:	46bd      	mov	sp, r7
 800faee:	bd80      	pop	{r7, pc}

0800faf0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b082      	sub	sp, #8
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800fafe:	4618      	mov	r0, r3
 800fb00:	f7ff f8cd 	bl	800ec9e <USBH_LL_PortDisabled>
}
 800fb04:	bf00      	nop
 800fb06:	3708      	adds	r7, #8
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b082      	sub	sp, #8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800fb1a:	2b01      	cmp	r3, #1
 800fb1c:	d12a      	bne.n	800fb74 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800fb1e:	4a18      	ldr	r2, [pc, #96]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	4a15      	ldr	r2, [pc, #84]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb2a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fb2e:	4b14      	ldr	r3, [pc, #80]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb30:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800fb34:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800fb36:	4b12      	ldr	r3, [pc, #72]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb38:	2208      	movs	r2, #8
 800fb3a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800fb3c:	4b10      	ldr	r3, [pc, #64]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb3e:	2201      	movs	r2, #1
 800fb40:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fb42:	4b0f      	ldr	r3, [pc, #60]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb44:	2200      	movs	r2, #0
 800fb46:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800fb48:	4b0d      	ldr	r3, [pc, #52]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb4a:	2202      	movs	r2, #2
 800fb4c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fb4e:	4b0c      	ldr	r3, [pc, #48]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb50:	2200      	movs	r2, #0
 800fb52:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800fb54:	480a      	ldr	r0, [pc, #40]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb56:	f7f7 f845 	bl	8006be4 <HAL_HCD_Init>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d001      	beq.n	800fb64 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800fb60:	f7f2 f836 	bl	8001bd0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800fb64:	4806      	ldr	r0, [pc, #24]	; (800fb80 <USBH_LL_Init+0x74>)
 800fb66:	f7f7 fc21 	bl	80073ac <HAL_HCD_GetCurrentFrame>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	4619      	mov	r1, r3
 800fb6e:	6878      	ldr	r0, [r7, #4]
 800fb70:	f7ff f84e 	bl	800ec10 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800fb74:	2300      	movs	r3, #0
}
 800fb76:	4618      	mov	r0, r3
 800fb78:	3708      	adds	r7, #8
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}
 800fb7e:	bf00      	nop
 800fb80:	20000a80 	.word	0x20000a80

0800fb84 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b084      	sub	sp, #16
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fb90:	2300      	movs	r3, #0
 800fb92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f7f7 fb90 	bl	80072c0 <HAL_HCD_Start>
 800fba0:	4603      	mov	r3, r0
 800fba2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fba4:	7bfb      	ldrb	r3, [r7, #15]
 800fba6:	4618      	mov	r0, r3
 800fba8:	f000 f952 	bl	800fe50 <USBH_Get_USB_Status>
 800fbac:	4603      	mov	r3, r0
 800fbae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3710      	adds	r7, #16
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}

0800fbba <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800fbba:	b580      	push	{r7, lr}
 800fbbc:	b084      	sub	sp, #16
 800fbbe:	af00      	add	r7, sp, #0
 800fbc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f7f7 fb98 	bl	8007306 <HAL_HCD_Stop>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fbda:	7bfb      	ldrb	r3, [r7, #15]
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f000 f937 	bl	800fe50 <USBH_Get_USB_Status>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbe6:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3710      	adds	r7, #16
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}

0800fbf0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b084      	sub	sp, #16
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fc02:	4618      	mov	r0, r3
 800fc04:	f7f7 fbe0 	bl	80073c8 <HAL_HCD_GetCurrentSpeed>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	2b02      	cmp	r3, #2
 800fc0c:	d00c      	beq.n	800fc28 <USBH_LL_GetSpeed+0x38>
 800fc0e:	2b02      	cmp	r3, #2
 800fc10:	d80d      	bhi.n	800fc2e <USBH_LL_GetSpeed+0x3e>
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d002      	beq.n	800fc1c <USBH_LL_GetSpeed+0x2c>
 800fc16:	2b01      	cmp	r3, #1
 800fc18:	d003      	beq.n	800fc22 <USBH_LL_GetSpeed+0x32>
 800fc1a:	e008      	b.n	800fc2e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	73fb      	strb	r3, [r7, #15]
    break;
 800fc20:	e008      	b.n	800fc34 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800fc22:	2301      	movs	r3, #1
 800fc24:	73fb      	strb	r3, [r7, #15]
    break;
 800fc26:	e005      	b.n	800fc34 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800fc28:	2302      	movs	r3, #2
 800fc2a:	73fb      	strb	r3, [r7, #15]
    break;
 800fc2c:	e002      	b.n	800fc34 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800fc2e:	2301      	movs	r3, #1
 800fc30:	73fb      	strb	r3, [r7, #15]
    break;
 800fc32:	bf00      	nop
  }
  return  speed;
 800fc34:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc36:	4618      	mov	r0, r3
 800fc38:	3710      	adds	r7, #16
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	bd80      	pop	{r7, pc}

0800fc3e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800fc3e:	b580      	push	{r7, lr}
 800fc40:	b084      	sub	sp, #16
 800fc42:	af00      	add	r7, sp, #0
 800fc44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc46:	2300      	movs	r3, #0
 800fc48:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fc54:	4618      	mov	r0, r3
 800fc56:	f7f7 fb73 	bl	8007340 <HAL_HCD_ResetPort>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fc5e:	7bfb      	ldrb	r3, [r7, #15]
 800fc60:	4618      	mov	r0, r3
 800fc62:	f000 f8f5 	bl	800fe50 <USBH_Get_USB_Status>
 800fc66:	4603      	mov	r3, r0
 800fc68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc6a:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3710      	adds	r7, #16
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}

0800fc74 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b082      	sub	sp, #8
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
 800fc7c:	460b      	mov	r3, r1
 800fc7e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fc86:	78fa      	ldrb	r2, [r7, #3]
 800fc88:	4611      	mov	r1, r2
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f7f7 fb7a 	bl	8007384 <HAL_HCD_HC_GetXferCount>
 800fc90:	4603      	mov	r3, r0
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	3708      	adds	r7, #8
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}

0800fc9a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800fc9a:	b590      	push	{r4, r7, lr}
 800fc9c:	b089      	sub	sp, #36	; 0x24
 800fc9e:	af04      	add	r7, sp, #16
 800fca0:	6078      	str	r0, [r7, #4]
 800fca2:	4608      	mov	r0, r1
 800fca4:	4611      	mov	r1, r2
 800fca6:	461a      	mov	r2, r3
 800fca8:	4603      	mov	r3, r0
 800fcaa:	70fb      	strb	r3, [r7, #3]
 800fcac:	460b      	mov	r3, r1
 800fcae:	70bb      	strb	r3, [r7, #2]
 800fcb0:	4613      	mov	r3, r2
 800fcb2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fcb8:	2300      	movs	r3, #0
 800fcba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800fcc2:	787c      	ldrb	r4, [r7, #1]
 800fcc4:	78ba      	ldrb	r2, [r7, #2]
 800fcc6:	78f9      	ldrb	r1, [r7, #3]
 800fcc8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800fcca:	9302      	str	r3, [sp, #8]
 800fccc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fcd0:	9301      	str	r3, [sp, #4]
 800fcd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fcd6:	9300      	str	r3, [sp, #0]
 800fcd8:	4623      	mov	r3, r4
 800fcda:	f7f6 ffe5 	bl	8006ca8 <HAL_HCD_HC_Init>
 800fcde:	4603      	mov	r3, r0
 800fce0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800fce2:	7bfb      	ldrb	r3, [r7, #15]
 800fce4:	4618      	mov	r0, r3
 800fce6:	f000 f8b3 	bl	800fe50 <USBH_Get_USB_Status>
 800fcea:	4603      	mov	r3, r0
 800fcec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcee:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcf0:	4618      	mov	r0, r3
 800fcf2:	3714      	adds	r7, #20
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	bd90      	pop	{r4, r7, pc}

0800fcf8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b084      	sub	sp, #16
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
 800fd00:	460b      	mov	r3, r1
 800fd02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd04:	2300      	movs	r3, #0
 800fd06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fd08:	2300      	movs	r3, #0
 800fd0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fd12:	78fa      	ldrb	r2, [r7, #3]
 800fd14:	4611      	mov	r1, r2
 800fd16:	4618      	mov	r0, r3
 800fd18:	f7f7 f855 	bl	8006dc6 <HAL_HCD_HC_Halt>
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fd20:	7bfb      	ldrb	r3, [r7, #15]
 800fd22:	4618      	mov	r0, r3
 800fd24:	f000 f894 	bl	800fe50 <USBH_Get_USB_Status>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd2e:	4618      	mov	r0, r3
 800fd30:	3710      	adds	r7, #16
 800fd32:	46bd      	mov	sp, r7
 800fd34:	bd80      	pop	{r7, pc}

0800fd36 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800fd36:	b590      	push	{r4, r7, lr}
 800fd38:	b089      	sub	sp, #36	; 0x24
 800fd3a:	af04      	add	r7, sp, #16
 800fd3c:	6078      	str	r0, [r7, #4]
 800fd3e:	4608      	mov	r0, r1
 800fd40:	4611      	mov	r1, r2
 800fd42:	461a      	mov	r2, r3
 800fd44:	4603      	mov	r3, r0
 800fd46:	70fb      	strb	r3, [r7, #3]
 800fd48:	460b      	mov	r3, r1
 800fd4a:	70bb      	strb	r3, [r7, #2]
 800fd4c:	4613      	mov	r3, r2
 800fd4e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd50:	2300      	movs	r3, #0
 800fd52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fd54:	2300      	movs	r3, #0
 800fd56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800fd5e:	787c      	ldrb	r4, [r7, #1]
 800fd60:	78ba      	ldrb	r2, [r7, #2]
 800fd62:	78f9      	ldrb	r1, [r7, #3]
 800fd64:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800fd68:	9303      	str	r3, [sp, #12]
 800fd6a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800fd6c:	9302      	str	r3, [sp, #8]
 800fd6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd70:	9301      	str	r3, [sp, #4]
 800fd72:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	4623      	mov	r3, r4
 800fd7a:	f7f7 f847 	bl	8006e0c <HAL_HCD_HC_SubmitRequest>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800fd82:	7bfb      	ldrb	r3, [r7, #15]
 800fd84:	4618      	mov	r0, r3
 800fd86:	f000 f863 	bl	800fe50 <USBH_Get_USB_Status>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd8e:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3714      	adds	r7, #20
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd90      	pop	{r4, r7, pc}

0800fd98 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b082      	sub	sp, #8
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
 800fda0:	460b      	mov	r3, r1
 800fda2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fdaa:	78fa      	ldrb	r2, [r7, #3]
 800fdac:	4611      	mov	r1, r2
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7f7 fad4 	bl	800735c <HAL_HCD_HC_GetURBState>
 800fdb4:	4603      	mov	r3, r0
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3708      	adds	r7, #8
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}

0800fdbe <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800fdbe:	b580      	push	{r7, lr}
 800fdc0:	b082      	sub	sp, #8
 800fdc2:	af00      	add	r7, sp, #0
 800fdc4:	6078      	str	r0, [r7, #4]
 800fdc6:	460b      	mov	r3, r1
 800fdc8:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800fdca:	20c8      	movs	r0, #200	; 0xc8
 800fdcc:	f7f6 fbd4 	bl	8006578 <HAL_Delay>
  return USBH_OK;
 800fdd0:	2300      	movs	r3, #0
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	3708      	adds	r7, #8
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bd80      	pop	{r7, pc}

0800fdda <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800fdda:	b480      	push	{r7}
 800fddc:	b085      	sub	sp, #20
 800fdde:	af00      	add	r7, sp, #0
 800fde0:	6078      	str	r0, [r7, #4]
 800fde2:	460b      	mov	r3, r1
 800fde4:	70fb      	strb	r3, [r7, #3]
 800fde6:	4613      	mov	r3, r2
 800fde8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fdf0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800fdf2:	78fb      	ldrb	r3, [r7, #3]
 800fdf4:	68fa      	ldr	r2, [r7, #12]
 800fdf6:	212c      	movs	r1, #44	; 0x2c
 800fdf8:	fb01 f303 	mul.w	r3, r1, r3
 800fdfc:	4413      	add	r3, r2
 800fdfe:	333b      	adds	r3, #59	; 0x3b
 800fe00:	781b      	ldrb	r3, [r3, #0]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d009      	beq.n	800fe1a <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800fe06:	78fb      	ldrb	r3, [r7, #3]
 800fe08:	68fa      	ldr	r2, [r7, #12]
 800fe0a:	212c      	movs	r1, #44	; 0x2c
 800fe0c:	fb01 f303 	mul.w	r3, r1, r3
 800fe10:	4413      	add	r3, r2
 800fe12:	3354      	adds	r3, #84	; 0x54
 800fe14:	78ba      	ldrb	r2, [r7, #2]
 800fe16:	701a      	strb	r2, [r3, #0]
 800fe18:	e008      	b.n	800fe2c <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800fe1a:	78fb      	ldrb	r3, [r7, #3]
 800fe1c:	68fa      	ldr	r2, [r7, #12]
 800fe1e:	212c      	movs	r1, #44	; 0x2c
 800fe20:	fb01 f303 	mul.w	r3, r1, r3
 800fe24:	4413      	add	r3, r2
 800fe26:	3355      	adds	r3, #85	; 0x55
 800fe28:	78ba      	ldrb	r2, [r7, #2]
 800fe2a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800fe2c:	2300      	movs	r3, #0
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3714      	adds	r7, #20
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr

0800fe3a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800fe3a:	b580      	push	{r7, lr}
 800fe3c:	b082      	sub	sp, #8
 800fe3e:	af00      	add	r7, sp, #0
 800fe40:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800fe42:	6878      	ldr	r0, [r7, #4]
 800fe44:	f7f6 fb98 	bl	8006578 <HAL_Delay>
}
 800fe48:	bf00      	nop
 800fe4a:	3708      	adds	r7, #8
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b085      	sub	sp, #20
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	4603      	mov	r3, r0
 800fe58:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fe5e:	79fb      	ldrb	r3, [r7, #7]
 800fe60:	2b03      	cmp	r3, #3
 800fe62:	d817      	bhi.n	800fe94 <USBH_Get_USB_Status+0x44>
 800fe64:	a201      	add	r2, pc, #4	; (adr r2, 800fe6c <USBH_Get_USB_Status+0x1c>)
 800fe66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe6a:	bf00      	nop
 800fe6c:	0800fe7d 	.word	0x0800fe7d
 800fe70:	0800fe83 	.word	0x0800fe83
 800fe74:	0800fe89 	.word	0x0800fe89
 800fe78:	0800fe8f 	.word	0x0800fe8f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	73fb      	strb	r3, [r7, #15]
    break;
 800fe80:	e00b      	b.n	800fe9a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800fe82:	2302      	movs	r3, #2
 800fe84:	73fb      	strb	r3, [r7, #15]
    break;
 800fe86:	e008      	b.n	800fe9a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800fe88:	2301      	movs	r3, #1
 800fe8a:	73fb      	strb	r3, [r7, #15]
    break;
 800fe8c:	e005      	b.n	800fe9a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800fe8e:	2302      	movs	r3, #2
 800fe90:	73fb      	strb	r3, [r7, #15]
    break;
 800fe92:	e002      	b.n	800fe9a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800fe94:	2302      	movs	r3, #2
 800fe96:	73fb      	strb	r3, [r7, #15]
    break;
 800fe98:	bf00      	nop
  }
  return usb_status;
 800fe9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	3714      	adds	r7, #20
 800fea0:	46bd      	mov	sp, r7
 800fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea6:	4770      	bx	lr

0800fea8 <__errno>:
 800fea8:	4b01      	ldr	r3, [pc, #4]	; (800feb0 <__errno+0x8>)
 800feaa:	6818      	ldr	r0, [r3, #0]
 800feac:	4770      	bx	lr
 800feae:	bf00      	nop
 800feb0:	2000020c 	.word	0x2000020c

0800feb4 <__libc_init_array>:
 800feb4:	b570      	push	{r4, r5, r6, lr}
 800feb6:	4d0d      	ldr	r5, [pc, #52]	; (800feec <__libc_init_array+0x38>)
 800feb8:	4c0d      	ldr	r4, [pc, #52]	; (800fef0 <__libc_init_array+0x3c>)
 800feba:	1b64      	subs	r4, r4, r5
 800febc:	10a4      	asrs	r4, r4, #2
 800febe:	2600      	movs	r6, #0
 800fec0:	42a6      	cmp	r6, r4
 800fec2:	d109      	bne.n	800fed8 <__libc_init_array+0x24>
 800fec4:	4d0b      	ldr	r5, [pc, #44]	; (800fef4 <__libc_init_array+0x40>)
 800fec6:	4c0c      	ldr	r4, [pc, #48]	; (800fef8 <__libc_init_array+0x44>)
 800fec8:	f000 fc78 	bl	80107bc <_init>
 800fecc:	1b64      	subs	r4, r4, r5
 800fece:	10a4      	asrs	r4, r4, #2
 800fed0:	2600      	movs	r6, #0
 800fed2:	42a6      	cmp	r6, r4
 800fed4:	d105      	bne.n	800fee2 <__libc_init_array+0x2e>
 800fed6:	bd70      	pop	{r4, r5, r6, pc}
 800fed8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fedc:	4798      	blx	r3
 800fede:	3601      	adds	r6, #1
 800fee0:	e7ee      	b.n	800fec0 <__libc_init_array+0xc>
 800fee2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fee6:	4798      	blx	r3
 800fee8:	3601      	adds	r6, #1
 800feea:	e7f2      	b.n	800fed2 <__libc_init_array+0x1e>
 800feec:	08010db8 	.word	0x08010db8
 800fef0:	08010db8 	.word	0x08010db8
 800fef4:	08010db8 	.word	0x08010db8
 800fef8:	08010dbc 	.word	0x08010dbc

0800fefc <malloc>:
 800fefc:	4b02      	ldr	r3, [pc, #8]	; (800ff08 <malloc+0xc>)
 800fefe:	4601      	mov	r1, r0
 800ff00:	6818      	ldr	r0, [r3, #0]
 800ff02:	f000 b871 	b.w	800ffe8 <_malloc_r>
 800ff06:	bf00      	nop
 800ff08:	2000020c 	.word	0x2000020c

0800ff0c <free>:
 800ff0c:	4b02      	ldr	r3, [pc, #8]	; (800ff18 <free+0xc>)
 800ff0e:	4601      	mov	r1, r0
 800ff10:	6818      	ldr	r0, [r3, #0]
 800ff12:	f000 b819 	b.w	800ff48 <_free_r>
 800ff16:	bf00      	nop
 800ff18:	2000020c 	.word	0x2000020c

0800ff1c <memcpy>:
 800ff1c:	440a      	add	r2, r1
 800ff1e:	4291      	cmp	r1, r2
 800ff20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ff24:	d100      	bne.n	800ff28 <memcpy+0xc>
 800ff26:	4770      	bx	lr
 800ff28:	b510      	push	{r4, lr}
 800ff2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff32:	4291      	cmp	r1, r2
 800ff34:	d1f9      	bne.n	800ff2a <memcpy+0xe>
 800ff36:	bd10      	pop	{r4, pc}

0800ff38 <memset>:
 800ff38:	4402      	add	r2, r0
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	d100      	bne.n	800ff42 <memset+0xa>
 800ff40:	4770      	bx	lr
 800ff42:	f803 1b01 	strb.w	r1, [r3], #1
 800ff46:	e7f9      	b.n	800ff3c <memset+0x4>

0800ff48 <_free_r>:
 800ff48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ff4a:	2900      	cmp	r1, #0
 800ff4c:	d048      	beq.n	800ffe0 <_free_r+0x98>
 800ff4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff52:	9001      	str	r0, [sp, #4]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	f1a1 0404 	sub.w	r4, r1, #4
 800ff5a:	bfb8      	it	lt
 800ff5c:	18e4      	addlt	r4, r4, r3
 800ff5e:	f000 f8c1 	bl	80100e4 <__malloc_lock>
 800ff62:	4a20      	ldr	r2, [pc, #128]	; (800ffe4 <_free_r+0x9c>)
 800ff64:	9801      	ldr	r0, [sp, #4]
 800ff66:	6813      	ldr	r3, [r2, #0]
 800ff68:	4615      	mov	r5, r2
 800ff6a:	b933      	cbnz	r3, 800ff7a <_free_r+0x32>
 800ff6c:	6063      	str	r3, [r4, #4]
 800ff6e:	6014      	str	r4, [r2, #0]
 800ff70:	b003      	add	sp, #12
 800ff72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff76:	f000 b8bb 	b.w	80100f0 <__malloc_unlock>
 800ff7a:	42a3      	cmp	r3, r4
 800ff7c:	d90b      	bls.n	800ff96 <_free_r+0x4e>
 800ff7e:	6821      	ldr	r1, [r4, #0]
 800ff80:	1862      	adds	r2, r4, r1
 800ff82:	4293      	cmp	r3, r2
 800ff84:	bf04      	itt	eq
 800ff86:	681a      	ldreq	r2, [r3, #0]
 800ff88:	685b      	ldreq	r3, [r3, #4]
 800ff8a:	6063      	str	r3, [r4, #4]
 800ff8c:	bf04      	itt	eq
 800ff8e:	1852      	addeq	r2, r2, r1
 800ff90:	6022      	streq	r2, [r4, #0]
 800ff92:	602c      	str	r4, [r5, #0]
 800ff94:	e7ec      	b.n	800ff70 <_free_r+0x28>
 800ff96:	461a      	mov	r2, r3
 800ff98:	685b      	ldr	r3, [r3, #4]
 800ff9a:	b10b      	cbz	r3, 800ffa0 <_free_r+0x58>
 800ff9c:	42a3      	cmp	r3, r4
 800ff9e:	d9fa      	bls.n	800ff96 <_free_r+0x4e>
 800ffa0:	6811      	ldr	r1, [r2, #0]
 800ffa2:	1855      	adds	r5, r2, r1
 800ffa4:	42a5      	cmp	r5, r4
 800ffa6:	d10b      	bne.n	800ffc0 <_free_r+0x78>
 800ffa8:	6824      	ldr	r4, [r4, #0]
 800ffaa:	4421      	add	r1, r4
 800ffac:	1854      	adds	r4, r2, r1
 800ffae:	42a3      	cmp	r3, r4
 800ffb0:	6011      	str	r1, [r2, #0]
 800ffb2:	d1dd      	bne.n	800ff70 <_free_r+0x28>
 800ffb4:	681c      	ldr	r4, [r3, #0]
 800ffb6:	685b      	ldr	r3, [r3, #4]
 800ffb8:	6053      	str	r3, [r2, #4]
 800ffba:	4421      	add	r1, r4
 800ffbc:	6011      	str	r1, [r2, #0]
 800ffbe:	e7d7      	b.n	800ff70 <_free_r+0x28>
 800ffc0:	d902      	bls.n	800ffc8 <_free_r+0x80>
 800ffc2:	230c      	movs	r3, #12
 800ffc4:	6003      	str	r3, [r0, #0]
 800ffc6:	e7d3      	b.n	800ff70 <_free_r+0x28>
 800ffc8:	6825      	ldr	r5, [r4, #0]
 800ffca:	1961      	adds	r1, r4, r5
 800ffcc:	428b      	cmp	r3, r1
 800ffce:	bf04      	itt	eq
 800ffd0:	6819      	ldreq	r1, [r3, #0]
 800ffd2:	685b      	ldreq	r3, [r3, #4]
 800ffd4:	6063      	str	r3, [r4, #4]
 800ffd6:	bf04      	itt	eq
 800ffd8:	1949      	addeq	r1, r1, r5
 800ffda:	6021      	streq	r1, [r4, #0]
 800ffdc:	6054      	str	r4, [r2, #4]
 800ffde:	e7c7      	b.n	800ff70 <_free_r+0x28>
 800ffe0:	b003      	add	sp, #12
 800ffe2:	bd30      	pop	{r4, r5, pc}
 800ffe4:	200002a4 	.word	0x200002a4

0800ffe8 <_malloc_r>:
 800ffe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffea:	1ccd      	adds	r5, r1, #3
 800ffec:	f025 0503 	bic.w	r5, r5, #3
 800fff0:	3508      	adds	r5, #8
 800fff2:	2d0c      	cmp	r5, #12
 800fff4:	bf38      	it	cc
 800fff6:	250c      	movcc	r5, #12
 800fff8:	2d00      	cmp	r5, #0
 800fffa:	4606      	mov	r6, r0
 800fffc:	db01      	blt.n	8010002 <_malloc_r+0x1a>
 800fffe:	42a9      	cmp	r1, r5
 8010000:	d903      	bls.n	801000a <_malloc_r+0x22>
 8010002:	230c      	movs	r3, #12
 8010004:	6033      	str	r3, [r6, #0]
 8010006:	2000      	movs	r0, #0
 8010008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801000a:	f000 f86b 	bl	80100e4 <__malloc_lock>
 801000e:	4921      	ldr	r1, [pc, #132]	; (8010094 <_malloc_r+0xac>)
 8010010:	680a      	ldr	r2, [r1, #0]
 8010012:	4614      	mov	r4, r2
 8010014:	b99c      	cbnz	r4, 801003e <_malloc_r+0x56>
 8010016:	4f20      	ldr	r7, [pc, #128]	; (8010098 <_malloc_r+0xb0>)
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	b923      	cbnz	r3, 8010026 <_malloc_r+0x3e>
 801001c:	4621      	mov	r1, r4
 801001e:	4630      	mov	r0, r6
 8010020:	f000 f83c 	bl	801009c <_sbrk_r>
 8010024:	6038      	str	r0, [r7, #0]
 8010026:	4629      	mov	r1, r5
 8010028:	4630      	mov	r0, r6
 801002a:	f000 f837 	bl	801009c <_sbrk_r>
 801002e:	1c43      	adds	r3, r0, #1
 8010030:	d123      	bne.n	801007a <_malloc_r+0x92>
 8010032:	230c      	movs	r3, #12
 8010034:	6033      	str	r3, [r6, #0]
 8010036:	4630      	mov	r0, r6
 8010038:	f000 f85a 	bl	80100f0 <__malloc_unlock>
 801003c:	e7e3      	b.n	8010006 <_malloc_r+0x1e>
 801003e:	6823      	ldr	r3, [r4, #0]
 8010040:	1b5b      	subs	r3, r3, r5
 8010042:	d417      	bmi.n	8010074 <_malloc_r+0x8c>
 8010044:	2b0b      	cmp	r3, #11
 8010046:	d903      	bls.n	8010050 <_malloc_r+0x68>
 8010048:	6023      	str	r3, [r4, #0]
 801004a:	441c      	add	r4, r3
 801004c:	6025      	str	r5, [r4, #0]
 801004e:	e004      	b.n	801005a <_malloc_r+0x72>
 8010050:	6863      	ldr	r3, [r4, #4]
 8010052:	42a2      	cmp	r2, r4
 8010054:	bf0c      	ite	eq
 8010056:	600b      	streq	r3, [r1, #0]
 8010058:	6053      	strne	r3, [r2, #4]
 801005a:	4630      	mov	r0, r6
 801005c:	f000 f848 	bl	80100f0 <__malloc_unlock>
 8010060:	f104 000b 	add.w	r0, r4, #11
 8010064:	1d23      	adds	r3, r4, #4
 8010066:	f020 0007 	bic.w	r0, r0, #7
 801006a:	1ac2      	subs	r2, r0, r3
 801006c:	d0cc      	beq.n	8010008 <_malloc_r+0x20>
 801006e:	1a1b      	subs	r3, r3, r0
 8010070:	50a3      	str	r3, [r4, r2]
 8010072:	e7c9      	b.n	8010008 <_malloc_r+0x20>
 8010074:	4622      	mov	r2, r4
 8010076:	6864      	ldr	r4, [r4, #4]
 8010078:	e7cc      	b.n	8010014 <_malloc_r+0x2c>
 801007a:	1cc4      	adds	r4, r0, #3
 801007c:	f024 0403 	bic.w	r4, r4, #3
 8010080:	42a0      	cmp	r0, r4
 8010082:	d0e3      	beq.n	801004c <_malloc_r+0x64>
 8010084:	1a21      	subs	r1, r4, r0
 8010086:	4630      	mov	r0, r6
 8010088:	f000 f808 	bl	801009c <_sbrk_r>
 801008c:	3001      	adds	r0, #1
 801008e:	d1dd      	bne.n	801004c <_malloc_r+0x64>
 8010090:	e7cf      	b.n	8010032 <_malloc_r+0x4a>
 8010092:	bf00      	nop
 8010094:	200002a4 	.word	0x200002a4
 8010098:	200002a8 	.word	0x200002a8

0801009c <_sbrk_r>:
 801009c:	b538      	push	{r3, r4, r5, lr}
 801009e:	4d06      	ldr	r5, [pc, #24]	; (80100b8 <_sbrk_r+0x1c>)
 80100a0:	2300      	movs	r3, #0
 80100a2:	4604      	mov	r4, r0
 80100a4:	4608      	mov	r0, r1
 80100a6:	602b      	str	r3, [r5, #0]
 80100a8:	f7f2 f8ce 	bl	8002248 <_sbrk>
 80100ac:	1c43      	adds	r3, r0, #1
 80100ae:	d102      	bne.n	80100b6 <_sbrk_r+0x1a>
 80100b0:	682b      	ldr	r3, [r5, #0]
 80100b2:	b103      	cbz	r3, 80100b6 <_sbrk_r+0x1a>
 80100b4:	6023      	str	r3, [r4, #0]
 80100b6:	bd38      	pop	{r3, r4, r5, pc}
 80100b8:	20000d84 	.word	0x20000d84

080100bc <strncat>:
 80100bc:	b530      	push	{r4, r5, lr}
 80100be:	4604      	mov	r4, r0
 80100c0:	7825      	ldrb	r5, [r4, #0]
 80100c2:	4623      	mov	r3, r4
 80100c4:	3401      	adds	r4, #1
 80100c6:	2d00      	cmp	r5, #0
 80100c8:	d1fa      	bne.n	80100c0 <strncat+0x4>
 80100ca:	3a01      	subs	r2, #1
 80100cc:	d304      	bcc.n	80100d8 <strncat+0x1c>
 80100ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100d2:	f803 4b01 	strb.w	r4, [r3], #1
 80100d6:	b904      	cbnz	r4, 80100da <strncat+0x1e>
 80100d8:	bd30      	pop	{r4, r5, pc}
 80100da:	2a00      	cmp	r2, #0
 80100dc:	d1f5      	bne.n	80100ca <strncat+0xe>
 80100de:	701a      	strb	r2, [r3, #0]
 80100e0:	e7f3      	b.n	80100ca <strncat+0xe>
	...

080100e4 <__malloc_lock>:
 80100e4:	4801      	ldr	r0, [pc, #4]	; (80100ec <__malloc_lock+0x8>)
 80100e6:	f000 b809 	b.w	80100fc <__retarget_lock_acquire_recursive>
 80100ea:	bf00      	nop
 80100ec:	20000d8c 	.word	0x20000d8c

080100f0 <__malloc_unlock>:
 80100f0:	4801      	ldr	r0, [pc, #4]	; (80100f8 <__malloc_unlock+0x8>)
 80100f2:	f000 b804 	b.w	80100fe <__retarget_lock_release_recursive>
 80100f6:	bf00      	nop
 80100f8:	20000d8c 	.word	0x20000d8c

080100fc <__retarget_lock_acquire_recursive>:
 80100fc:	4770      	bx	lr

080100fe <__retarget_lock_release_recursive>:
 80100fe:	4770      	bx	lr

08010100 <atan>:
 8010100:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010104:	ec55 4b10 	vmov	r4, r5, d0
 8010108:	4bc3      	ldr	r3, [pc, #780]	; (8010418 <atan+0x318>)
 801010a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801010e:	429e      	cmp	r6, r3
 8010110:	46ab      	mov	fp, r5
 8010112:	dd18      	ble.n	8010146 <atan+0x46>
 8010114:	4bc1      	ldr	r3, [pc, #772]	; (801041c <atan+0x31c>)
 8010116:	429e      	cmp	r6, r3
 8010118:	dc01      	bgt.n	801011e <atan+0x1e>
 801011a:	d109      	bne.n	8010130 <atan+0x30>
 801011c:	b144      	cbz	r4, 8010130 <atan+0x30>
 801011e:	4622      	mov	r2, r4
 8010120:	462b      	mov	r3, r5
 8010122:	4620      	mov	r0, r4
 8010124:	4629      	mov	r1, r5
 8010126:	f7f0 f855 	bl	80001d4 <__adddf3>
 801012a:	4604      	mov	r4, r0
 801012c:	460d      	mov	r5, r1
 801012e:	e006      	b.n	801013e <atan+0x3e>
 8010130:	f1bb 0f00 	cmp.w	fp, #0
 8010134:	f300 8131 	bgt.w	801039a <atan+0x29a>
 8010138:	a59b      	add	r5, pc, #620	; (adr r5, 80103a8 <atan+0x2a8>)
 801013a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801013e:	ec45 4b10 	vmov	d0, r4, r5
 8010142:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010146:	4bb6      	ldr	r3, [pc, #728]	; (8010420 <atan+0x320>)
 8010148:	429e      	cmp	r6, r3
 801014a:	dc14      	bgt.n	8010176 <atan+0x76>
 801014c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010150:	429e      	cmp	r6, r3
 8010152:	dc0d      	bgt.n	8010170 <atan+0x70>
 8010154:	a396      	add	r3, pc, #600	; (adr r3, 80103b0 <atan+0x2b0>)
 8010156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015a:	ee10 0a10 	vmov	r0, s0
 801015e:	4629      	mov	r1, r5
 8010160:	f7f0 f838 	bl	80001d4 <__adddf3>
 8010164:	4baf      	ldr	r3, [pc, #700]	; (8010424 <atan+0x324>)
 8010166:	2200      	movs	r2, #0
 8010168:	f7f0 fc7a 	bl	8000a60 <__aeabi_dcmpgt>
 801016c:	2800      	cmp	r0, #0
 801016e:	d1e6      	bne.n	801013e <atan+0x3e>
 8010170:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010174:	e02b      	b.n	80101ce <atan+0xce>
 8010176:	f000 f963 	bl	8010440 <fabs>
 801017a:	4bab      	ldr	r3, [pc, #684]	; (8010428 <atan+0x328>)
 801017c:	429e      	cmp	r6, r3
 801017e:	ec55 4b10 	vmov	r4, r5, d0
 8010182:	f300 80bf 	bgt.w	8010304 <atan+0x204>
 8010186:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801018a:	429e      	cmp	r6, r3
 801018c:	f300 80a0 	bgt.w	80102d0 <atan+0x1d0>
 8010190:	ee10 2a10 	vmov	r2, s0
 8010194:	ee10 0a10 	vmov	r0, s0
 8010198:	462b      	mov	r3, r5
 801019a:	4629      	mov	r1, r5
 801019c:	f7f0 f81a 	bl	80001d4 <__adddf3>
 80101a0:	4ba0      	ldr	r3, [pc, #640]	; (8010424 <atan+0x324>)
 80101a2:	2200      	movs	r2, #0
 80101a4:	f7f0 f814 	bl	80001d0 <__aeabi_dsub>
 80101a8:	2200      	movs	r2, #0
 80101aa:	4606      	mov	r6, r0
 80101ac:	460f      	mov	r7, r1
 80101ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80101b2:	4620      	mov	r0, r4
 80101b4:	4629      	mov	r1, r5
 80101b6:	f7f0 f80d 	bl	80001d4 <__adddf3>
 80101ba:	4602      	mov	r2, r0
 80101bc:	460b      	mov	r3, r1
 80101be:	4630      	mov	r0, r6
 80101c0:	4639      	mov	r1, r7
 80101c2:	f7f0 fae7 	bl	8000794 <__aeabi_ddiv>
 80101c6:	f04f 0a00 	mov.w	sl, #0
 80101ca:	4604      	mov	r4, r0
 80101cc:	460d      	mov	r5, r1
 80101ce:	4622      	mov	r2, r4
 80101d0:	462b      	mov	r3, r5
 80101d2:	4620      	mov	r0, r4
 80101d4:	4629      	mov	r1, r5
 80101d6:	f7f0 f9b3 	bl	8000540 <__aeabi_dmul>
 80101da:	4602      	mov	r2, r0
 80101dc:	460b      	mov	r3, r1
 80101de:	4680      	mov	r8, r0
 80101e0:	4689      	mov	r9, r1
 80101e2:	f7f0 f9ad 	bl	8000540 <__aeabi_dmul>
 80101e6:	a374      	add	r3, pc, #464	; (adr r3, 80103b8 <atan+0x2b8>)
 80101e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ec:	4606      	mov	r6, r0
 80101ee:	460f      	mov	r7, r1
 80101f0:	f7f0 f9a6 	bl	8000540 <__aeabi_dmul>
 80101f4:	a372      	add	r3, pc, #456	; (adr r3, 80103c0 <atan+0x2c0>)
 80101f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101fa:	f7ef ffeb 	bl	80001d4 <__adddf3>
 80101fe:	4632      	mov	r2, r6
 8010200:	463b      	mov	r3, r7
 8010202:	f7f0 f99d 	bl	8000540 <__aeabi_dmul>
 8010206:	a370      	add	r3, pc, #448	; (adr r3, 80103c8 <atan+0x2c8>)
 8010208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020c:	f7ef ffe2 	bl	80001d4 <__adddf3>
 8010210:	4632      	mov	r2, r6
 8010212:	463b      	mov	r3, r7
 8010214:	f7f0 f994 	bl	8000540 <__aeabi_dmul>
 8010218:	a36d      	add	r3, pc, #436	; (adr r3, 80103d0 <atan+0x2d0>)
 801021a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801021e:	f7ef ffd9 	bl	80001d4 <__adddf3>
 8010222:	4632      	mov	r2, r6
 8010224:	463b      	mov	r3, r7
 8010226:	f7f0 f98b 	bl	8000540 <__aeabi_dmul>
 801022a:	a36b      	add	r3, pc, #428	; (adr r3, 80103d8 <atan+0x2d8>)
 801022c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010230:	f7ef ffd0 	bl	80001d4 <__adddf3>
 8010234:	4632      	mov	r2, r6
 8010236:	463b      	mov	r3, r7
 8010238:	f7f0 f982 	bl	8000540 <__aeabi_dmul>
 801023c:	a368      	add	r3, pc, #416	; (adr r3, 80103e0 <atan+0x2e0>)
 801023e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010242:	f7ef ffc7 	bl	80001d4 <__adddf3>
 8010246:	4642      	mov	r2, r8
 8010248:	464b      	mov	r3, r9
 801024a:	f7f0 f979 	bl	8000540 <__aeabi_dmul>
 801024e:	a366      	add	r3, pc, #408	; (adr r3, 80103e8 <atan+0x2e8>)
 8010250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010254:	4680      	mov	r8, r0
 8010256:	4689      	mov	r9, r1
 8010258:	4630      	mov	r0, r6
 801025a:	4639      	mov	r1, r7
 801025c:	f7f0 f970 	bl	8000540 <__aeabi_dmul>
 8010260:	a363      	add	r3, pc, #396	; (adr r3, 80103f0 <atan+0x2f0>)
 8010262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010266:	f7ef ffb3 	bl	80001d0 <__aeabi_dsub>
 801026a:	4632      	mov	r2, r6
 801026c:	463b      	mov	r3, r7
 801026e:	f7f0 f967 	bl	8000540 <__aeabi_dmul>
 8010272:	a361      	add	r3, pc, #388	; (adr r3, 80103f8 <atan+0x2f8>)
 8010274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010278:	f7ef ffaa 	bl	80001d0 <__aeabi_dsub>
 801027c:	4632      	mov	r2, r6
 801027e:	463b      	mov	r3, r7
 8010280:	f7f0 f95e 	bl	8000540 <__aeabi_dmul>
 8010284:	a35e      	add	r3, pc, #376	; (adr r3, 8010400 <atan+0x300>)
 8010286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801028a:	f7ef ffa1 	bl	80001d0 <__aeabi_dsub>
 801028e:	4632      	mov	r2, r6
 8010290:	463b      	mov	r3, r7
 8010292:	f7f0 f955 	bl	8000540 <__aeabi_dmul>
 8010296:	a35c      	add	r3, pc, #368	; (adr r3, 8010408 <atan+0x308>)
 8010298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801029c:	f7ef ff98 	bl	80001d0 <__aeabi_dsub>
 80102a0:	4632      	mov	r2, r6
 80102a2:	463b      	mov	r3, r7
 80102a4:	f7f0 f94c 	bl	8000540 <__aeabi_dmul>
 80102a8:	4602      	mov	r2, r0
 80102aa:	460b      	mov	r3, r1
 80102ac:	4640      	mov	r0, r8
 80102ae:	4649      	mov	r1, r9
 80102b0:	f7ef ff90 	bl	80001d4 <__adddf3>
 80102b4:	4622      	mov	r2, r4
 80102b6:	462b      	mov	r3, r5
 80102b8:	f7f0 f942 	bl	8000540 <__aeabi_dmul>
 80102bc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80102c0:	4602      	mov	r2, r0
 80102c2:	460b      	mov	r3, r1
 80102c4:	d14b      	bne.n	801035e <atan+0x25e>
 80102c6:	4620      	mov	r0, r4
 80102c8:	4629      	mov	r1, r5
 80102ca:	f7ef ff81 	bl	80001d0 <__aeabi_dsub>
 80102ce:	e72c      	b.n	801012a <atan+0x2a>
 80102d0:	ee10 0a10 	vmov	r0, s0
 80102d4:	4b53      	ldr	r3, [pc, #332]	; (8010424 <atan+0x324>)
 80102d6:	2200      	movs	r2, #0
 80102d8:	4629      	mov	r1, r5
 80102da:	f7ef ff79 	bl	80001d0 <__aeabi_dsub>
 80102de:	4b51      	ldr	r3, [pc, #324]	; (8010424 <atan+0x324>)
 80102e0:	4606      	mov	r6, r0
 80102e2:	460f      	mov	r7, r1
 80102e4:	2200      	movs	r2, #0
 80102e6:	4620      	mov	r0, r4
 80102e8:	4629      	mov	r1, r5
 80102ea:	f7ef ff73 	bl	80001d4 <__adddf3>
 80102ee:	4602      	mov	r2, r0
 80102f0:	460b      	mov	r3, r1
 80102f2:	4630      	mov	r0, r6
 80102f4:	4639      	mov	r1, r7
 80102f6:	f7f0 fa4d 	bl	8000794 <__aeabi_ddiv>
 80102fa:	f04f 0a01 	mov.w	sl, #1
 80102fe:	4604      	mov	r4, r0
 8010300:	460d      	mov	r5, r1
 8010302:	e764      	b.n	80101ce <atan+0xce>
 8010304:	4b49      	ldr	r3, [pc, #292]	; (801042c <atan+0x32c>)
 8010306:	429e      	cmp	r6, r3
 8010308:	da1d      	bge.n	8010346 <atan+0x246>
 801030a:	ee10 0a10 	vmov	r0, s0
 801030e:	4b48      	ldr	r3, [pc, #288]	; (8010430 <atan+0x330>)
 8010310:	2200      	movs	r2, #0
 8010312:	4629      	mov	r1, r5
 8010314:	f7ef ff5c 	bl	80001d0 <__aeabi_dsub>
 8010318:	4b45      	ldr	r3, [pc, #276]	; (8010430 <atan+0x330>)
 801031a:	4606      	mov	r6, r0
 801031c:	460f      	mov	r7, r1
 801031e:	2200      	movs	r2, #0
 8010320:	4620      	mov	r0, r4
 8010322:	4629      	mov	r1, r5
 8010324:	f7f0 f90c 	bl	8000540 <__aeabi_dmul>
 8010328:	4b3e      	ldr	r3, [pc, #248]	; (8010424 <atan+0x324>)
 801032a:	2200      	movs	r2, #0
 801032c:	f7ef ff52 	bl	80001d4 <__adddf3>
 8010330:	4602      	mov	r2, r0
 8010332:	460b      	mov	r3, r1
 8010334:	4630      	mov	r0, r6
 8010336:	4639      	mov	r1, r7
 8010338:	f7f0 fa2c 	bl	8000794 <__aeabi_ddiv>
 801033c:	f04f 0a02 	mov.w	sl, #2
 8010340:	4604      	mov	r4, r0
 8010342:	460d      	mov	r5, r1
 8010344:	e743      	b.n	80101ce <atan+0xce>
 8010346:	462b      	mov	r3, r5
 8010348:	ee10 2a10 	vmov	r2, s0
 801034c:	4939      	ldr	r1, [pc, #228]	; (8010434 <atan+0x334>)
 801034e:	2000      	movs	r0, #0
 8010350:	f7f0 fa20 	bl	8000794 <__aeabi_ddiv>
 8010354:	f04f 0a03 	mov.w	sl, #3
 8010358:	4604      	mov	r4, r0
 801035a:	460d      	mov	r5, r1
 801035c:	e737      	b.n	80101ce <atan+0xce>
 801035e:	4b36      	ldr	r3, [pc, #216]	; (8010438 <atan+0x338>)
 8010360:	4e36      	ldr	r6, [pc, #216]	; (801043c <atan+0x33c>)
 8010362:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010366:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801036a:	e9da 2300 	ldrd	r2, r3, [sl]
 801036e:	f7ef ff2f 	bl	80001d0 <__aeabi_dsub>
 8010372:	4622      	mov	r2, r4
 8010374:	462b      	mov	r3, r5
 8010376:	f7ef ff2b 	bl	80001d0 <__aeabi_dsub>
 801037a:	4602      	mov	r2, r0
 801037c:	460b      	mov	r3, r1
 801037e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010382:	f7ef ff25 	bl	80001d0 <__aeabi_dsub>
 8010386:	f1bb 0f00 	cmp.w	fp, #0
 801038a:	4604      	mov	r4, r0
 801038c:	460d      	mov	r5, r1
 801038e:	f6bf aed6 	bge.w	801013e <atan+0x3e>
 8010392:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010396:	461d      	mov	r5, r3
 8010398:	e6d1      	b.n	801013e <atan+0x3e>
 801039a:	a51d      	add	r5, pc, #116	; (adr r5, 8010410 <atan+0x310>)
 801039c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80103a0:	e6cd      	b.n	801013e <atan+0x3e>
 80103a2:	bf00      	nop
 80103a4:	f3af 8000 	nop.w
 80103a8:	54442d18 	.word	0x54442d18
 80103ac:	bff921fb 	.word	0xbff921fb
 80103b0:	8800759c 	.word	0x8800759c
 80103b4:	7e37e43c 	.word	0x7e37e43c
 80103b8:	e322da11 	.word	0xe322da11
 80103bc:	3f90ad3a 	.word	0x3f90ad3a
 80103c0:	24760deb 	.word	0x24760deb
 80103c4:	3fa97b4b 	.word	0x3fa97b4b
 80103c8:	a0d03d51 	.word	0xa0d03d51
 80103cc:	3fb10d66 	.word	0x3fb10d66
 80103d0:	c54c206e 	.word	0xc54c206e
 80103d4:	3fb745cd 	.word	0x3fb745cd
 80103d8:	920083ff 	.word	0x920083ff
 80103dc:	3fc24924 	.word	0x3fc24924
 80103e0:	5555550d 	.word	0x5555550d
 80103e4:	3fd55555 	.word	0x3fd55555
 80103e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80103ec:	bfa2b444 	.word	0xbfa2b444
 80103f0:	52defd9a 	.word	0x52defd9a
 80103f4:	3fadde2d 	.word	0x3fadde2d
 80103f8:	af749a6d 	.word	0xaf749a6d
 80103fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8010400:	fe231671 	.word	0xfe231671
 8010404:	3fbc71c6 	.word	0x3fbc71c6
 8010408:	9998ebc4 	.word	0x9998ebc4
 801040c:	3fc99999 	.word	0x3fc99999
 8010410:	54442d18 	.word	0x54442d18
 8010414:	3ff921fb 	.word	0x3ff921fb
 8010418:	440fffff 	.word	0x440fffff
 801041c:	7ff00000 	.word	0x7ff00000
 8010420:	3fdbffff 	.word	0x3fdbffff
 8010424:	3ff00000 	.word	0x3ff00000
 8010428:	3ff2ffff 	.word	0x3ff2ffff
 801042c:	40038000 	.word	0x40038000
 8010430:	3ff80000 	.word	0x3ff80000
 8010434:	bff00000 	.word	0xbff00000
 8010438:	08010d60 	.word	0x08010d60
 801043c:	08010d40 	.word	0x08010d40

08010440 <fabs>:
 8010440:	ec51 0b10 	vmov	r0, r1, d0
 8010444:	ee10 2a10 	vmov	r2, s0
 8010448:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801044c:	ec43 2b10 	vmov	d0, r2, r3
 8010450:	4770      	bx	lr

08010452 <atan2>:
 8010452:	f000 b835 	b.w	80104c0 <__ieee754_atan2>
	...

08010458 <sqrt>:
 8010458:	b538      	push	{r3, r4, r5, lr}
 801045a:	ed2d 8b02 	vpush	{d8}
 801045e:	ec55 4b10 	vmov	r4, r5, d0
 8010462:	f000 f8f7 	bl	8010654 <__ieee754_sqrt>
 8010466:	4b15      	ldr	r3, [pc, #84]	; (80104bc <sqrt+0x64>)
 8010468:	eeb0 8a40 	vmov.f32	s16, s0
 801046c:	eef0 8a60 	vmov.f32	s17, s1
 8010470:	f993 3000 	ldrsb.w	r3, [r3]
 8010474:	3301      	adds	r3, #1
 8010476:	d019      	beq.n	80104ac <sqrt+0x54>
 8010478:	4622      	mov	r2, r4
 801047a:	462b      	mov	r3, r5
 801047c:	4620      	mov	r0, r4
 801047e:	4629      	mov	r1, r5
 8010480:	f7f0 faf8 	bl	8000a74 <__aeabi_dcmpun>
 8010484:	b990      	cbnz	r0, 80104ac <sqrt+0x54>
 8010486:	2200      	movs	r2, #0
 8010488:	2300      	movs	r3, #0
 801048a:	4620      	mov	r0, r4
 801048c:	4629      	mov	r1, r5
 801048e:	f7f0 fac9 	bl	8000a24 <__aeabi_dcmplt>
 8010492:	b158      	cbz	r0, 80104ac <sqrt+0x54>
 8010494:	f7ff fd08 	bl	800fea8 <__errno>
 8010498:	2321      	movs	r3, #33	; 0x21
 801049a:	6003      	str	r3, [r0, #0]
 801049c:	2200      	movs	r2, #0
 801049e:	2300      	movs	r3, #0
 80104a0:	4610      	mov	r0, r2
 80104a2:	4619      	mov	r1, r3
 80104a4:	f7f0 f976 	bl	8000794 <__aeabi_ddiv>
 80104a8:	ec41 0b18 	vmov	d8, r0, r1
 80104ac:	eeb0 0a48 	vmov.f32	s0, s16
 80104b0:	eef0 0a68 	vmov.f32	s1, s17
 80104b4:	ecbd 8b02 	vpop	{d8}
 80104b8:	bd38      	pop	{r3, r4, r5, pc}
 80104ba:	bf00      	nop
 80104bc:	20000270 	.word	0x20000270

080104c0 <__ieee754_atan2>:
 80104c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104c4:	ec57 6b11 	vmov	r6, r7, d1
 80104c8:	4273      	negs	r3, r6
 80104ca:	f8df e184 	ldr.w	lr, [pc, #388]	; 8010650 <__ieee754_atan2+0x190>
 80104ce:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80104d2:	4333      	orrs	r3, r6
 80104d4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80104d8:	4573      	cmp	r3, lr
 80104da:	ec51 0b10 	vmov	r0, r1, d0
 80104de:	ee11 8a10 	vmov	r8, s2
 80104e2:	d80a      	bhi.n	80104fa <__ieee754_atan2+0x3a>
 80104e4:	4244      	negs	r4, r0
 80104e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80104ea:	4304      	orrs	r4, r0
 80104ec:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80104f0:	4574      	cmp	r4, lr
 80104f2:	ee10 9a10 	vmov	r9, s0
 80104f6:	468c      	mov	ip, r1
 80104f8:	d907      	bls.n	801050a <__ieee754_atan2+0x4a>
 80104fa:	4632      	mov	r2, r6
 80104fc:	463b      	mov	r3, r7
 80104fe:	f7ef fe69 	bl	80001d4 <__adddf3>
 8010502:	ec41 0b10 	vmov	d0, r0, r1
 8010506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801050a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801050e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010512:	4334      	orrs	r4, r6
 8010514:	d103      	bne.n	801051e <__ieee754_atan2+0x5e>
 8010516:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801051a:	f7ff bdf1 	b.w	8010100 <atan>
 801051e:	17bc      	asrs	r4, r7, #30
 8010520:	f004 0402 	and.w	r4, r4, #2
 8010524:	ea53 0909 	orrs.w	r9, r3, r9
 8010528:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801052c:	d107      	bne.n	801053e <__ieee754_atan2+0x7e>
 801052e:	2c02      	cmp	r4, #2
 8010530:	d060      	beq.n	80105f4 <__ieee754_atan2+0x134>
 8010532:	2c03      	cmp	r4, #3
 8010534:	d1e5      	bne.n	8010502 <__ieee754_atan2+0x42>
 8010536:	a142      	add	r1, pc, #264	; (adr r1, 8010640 <__ieee754_atan2+0x180>)
 8010538:	e9d1 0100 	ldrd	r0, r1, [r1]
 801053c:	e7e1      	b.n	8010502 <__ieee754_atan2+0x42>
 801053e:	ea52 0808 	orrs.w	r8, r2, r8
 8010542:	d106      	bne.n	8010552 <__ieee754_atan2+0x92>
 8010544:	f1bc 0f00 	cmp.w	ip, #0
 8010548:	da5f      	bge.n	801060a <__ieee754_atan2+0x14a>
 801054a:	a13f      	add	r1, pc, #252	; (adr r1, 8010648 <__ieee754_atan2+0x188>)
 801054c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010550:	e7d7      	b.n	8010502 <__ieee754_atan2+0x42>
 8010552:	4572      	cmp	r2, lr
 8010554:	d10f      	bne.n	8010576 <__ieee754_atan2+0xb6>
 8010556:	4293      	cmp	r3, r2
 8010558:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801055c:	d107      	bne.n	801056e <__ieee754_atan2+0xae>
 801055e:	2c02      	cmp	r4, #2
 8010560:	d84c      	bhi.n	80105fc <__ieee754_atan2+0x13c>
 8010562:	4b35      	ldr	r3, [pc, #212]	; (8010638 <__ieee754_atan2+0x178>)
 8010564:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010568:	e9d4 0100 	ldrd	r0, r1, [r4]
 801056c:	e7c9      	b.n	8010502 <__ieee754_atan2+0x42>
 801056e:	2c02      	cmp	r4, #2
 8010570:	d848      	bhi.n	8010604 <__ieee754_atan2+0x144>
 8010572:	4b32      	ldr	r3, [pc, #200]	; (801063c <__ieee754_atan2+0x17c>)
 8010574:	e7f6      	b.n	8010564 <__ieee754_atan2+0xa4>
 8010576:	4573      	cmp	r3, lr
 8010578:	d0e4      	beq.n	8010544 <__ieee754_atan2+0x84>
 801057a:	1a9b      	subs	r3, r3, r2
 801057c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8010580:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010584:	da1e      	bge.n	80105c4 <__ieee754_atan2+0x104>
 8010586:	2f00      	cmp	r7, #0
 8010588:	da01      	bge.n	801058e <__ieee754_atan2+0xce>
 801058a:	323c      	adds	r2, #60	; 0x3c
 801058c:	db1e      	blt.n	80105cc <__ieee754_atan2+0x10c>
 801058e:	4632      	mov	r2, r6
 8010590:	463b      	mov	r3, r7
 8010592:	f7f0 f8ff 	bl	8000794 <__aeabi_ddiv>
 8010596:	ec41 0b10 	vmov	d0, r0, r1
 801059a:	f7ff ff51 	bl	8010440 <fabs>
 801059e:	f7ff fdaf 	bl	8010100 <atan>
 80105a2:	ec51 0b10 	vmov	r0, r1, d0
 80105a6:	2c01      	cmp	r4, #1
 80105a8:	d013      	beq.n	80105d2 <__ieee754_atan2+0x112>
 80105aa:	2c02      	cmp	r4, #2
 80105ac:	d015      	beq.n	80105da <__ieee754_atan2+0x11a>
 80105ae:	2c00      	cmp	r4, #0
 80105b0:	d0a7      	beq.n	8010502 <__ieee754_atan2+0x42>
 80105b2:	a319      	add	r3, pc, #100	; (adr r3, 8010618 <__ieee754_atan2+0x158>)
 80105b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b8:	f7ef fe0a 	bl	80001d0 <__aeabi_dsub>
 80105bc:	a318      	add	r3, pc, #96	; (adr r3, 8010620 <__ieee754_atan2+0x160>)
 80105be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c2:	e014      	b.n	80105ee <__ieee754_atan2+0x12e>
 80105c4:	a118      	add	r1, pc, #96	; (adr r1, 8010628 <__ieee754_atan2+0x168>)
 80105c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ca:	e7ec      	b.n	80105a6 <__ieee754_atan2+0xe6>
 80105cc:	2000      	movs	r0, #0
 80105ce:	2100      	movs	r1, #0
 80105d0:	e7e9      	b.n	80105a6 <__ieee754_atan2+0xe6>
 80105d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80105d6:	4619      	mov	r1, r3
 80105d8:	e793      	b.n	8010502 <__ieee754_atan2+0x42>
 80105da:	a30f      	add	r3, pc, #60	; (adr r3, 8010618 <__ieee754_atan2+0x158>)
 80105dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105e0:	f7ef fdf6 	bl	80001d0 <__aeabi_dsub>
 80105e4:	4602      	mov	r2, r0
 80105e6:	460b      	mov	r3, r1
 80105e8:	a10d      	add	r1, pc, #52	; (adr r1, 8010620 <__ieee754_atan2+0x160>)
 80105ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ee:	f7ef fdef 	bl	80001d0 <__aeabi_dsub>
 80105f2:	e786      	b.n	8010502 <__ieee754_atan2+0x42>
 80105f4:	a10a      	add	r1, pc, #40	; (adr r1, 8010620 <__ieee754_atan2+0x160>)
 80105f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105fa:	e782      	b.n	8010502 <__ieee754_atan2+0x42>
 80105fc:	a10c      	add	r1, pc, #48	; (adr r1, 8010630 <__ieee754_atan2+0x170>)
 80105fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010602:	e77e      	b.n	8010502 <__ieee754_atan2+0x42>
 8010604:	2000      	movs	r0, #0
 8010606:	2100      	movs	r1, #0
 8010608:	e77b      	b.n	8010502 <__ieee754_atan2+0x42>
 801060a:	a107      	add	r1, pc, #28	; (adr r1, 8010628 <__ieee754_atan2+0x168>)
 801060c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010610:	e777      	b.n	8010502 <__ieee754_atan2+0x42>
 8010612:	bf00      	nop
 8010614:	f3af 8000 	nop.w
 8010618:	33145c07 	.word	0x33145c07
 801061c:	3ca1a626 	.word	0x3ca1a626
 8010620:	54442d18 	.word	0x54442d18
 8010624:	400921fb 	.word	0x400921fb
 8010628:	54442d18 	.word	0x54442d18
 801062c:	3ff921fb 	.word	0x3ff921fb
 8010630:	54442d18 	.word	0x54442d18
 8010634:	3fe921fb 	.word	0x3fe921fb
 8010638:	08010d80 	.word	0x08010d80
 801063c:	08010d98 	.word	0x08010d98
 8010640:	54442d18 	.word	0x54442d18
 8010644:	c00921fb 	.word	0xc00921fb
 8010648:	54442d18 	.word	0x54442d18
 801064c:	bff921fb 	.word	0xbff921fb
 8010650:	7ff00000 	.word	0x7ff00000

08010654 <__ieee754_sqrt>:
 8010654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010658:	ec55 4b10 	vmov	r4, r5, d0
 801065c:	4e56      	ldr	r6, [pc, #344]	; (80107b8 <__ieee754_sqrt+0x164>)
 801065e:	43ae      	bics	r6, r5
 8010660:	ee10 0a10 	vmov	r0, s0
 8010664:	ee10 3a10 	vmov	r3, s0
 8010668:	4629      	mov	r1, r5
 801066a:	462a      	mov	r2, r5
 801066c:	d110      	bne.n	8010690 <__ieee754_sqrt+0x3c>
 801066e:	ee10 2a10 	vmov	r2, s0
 8010672:	462b      	mov	r3, r5
 8010674:	f7ef ff64 	bl	8000540 <__aeabi_dmul>
 8010678:	4602      	mov	r2, r0
 801067a:	460b      	mov	r3, r1
 801067c:	4620      	mov	r0, r4
 801067e:	4629      	mov	r1, r5
 8010680:	f7ef fda8 	bl	80001d4 <__adddf3>
 8010684:	4604      	mov	r4, r0
 8010686:	460d      	mov	r5, r1
 8010688:	ec45 4b10 	vmov	d0, r4, r5
 801068c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010690:	2d00      	cmp	r5, #0
 8010692:	dc10      	bgt.n	80106b6 <__ieee754_sqrt+0x62>
 8010694:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010698:	4330      	orrs	r0, r6
 801069a:	d0f5      	beq.n	8010688 <__ieee754_sqrt+0x34>
 801069c:	b15d      	cbz	r5, 80106b6 <__ieee754_sqrt+0x62>
 801069e:	ee10 2a10 	vmov	r2, s0
 80106a2:	462b      	mov	r3, r5
 80106a4:	ee10 0a10 	vmov	r0, s0
 80106a8:	f7ef fd92 	bl	80001d0 <__aeabi_dsub>
 80106ac:	4602      	mov	r2, r0
 80106ae:	460b      	mov	r3, r1
 80106b0:	f7f0 f870 	bl	8000794 <__aeabi_ddiv>
 80106b4:	e7e6      	b.n	8010684 <__ieee754_sqrt+0x30>
 80106b6:	1509      	asrs	r1, r1, #20
 80106b8:	d076      	beq.n	80107a8 <__ieee754_sqrt+0x154>
 80106ba:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80106be:	07ce      	lsls	r6, r1, #31
 80106c0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80106c4:	bf5e      	ittt	pl
 80106c6:	0fda      	lsrpl	r2, r3, #31
 80106c8:	005b      	lslpl	r3, r3, #1
 80106ca:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80106ce:	0fda      	lsrs	r2, r3, #31
 80106d0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80106d4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80106d8:	2000      	movs	r0, #0
 80106da:	106d      	asrs	r5, r5, #1
 80106dc:	005b      	lsls	r3, r3, #1
 80106de:	f04f 0e16 	mov.w	lr, #22
 80106e2:	4684      	mov	ip, r0
 80106e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80106e8:	eb0c 0401 	add.w	r4, ip, r1
 80106ec:	4294      	cmp	r4, r2
 80106ee:	bfde      	ittt	le
 80106f0:	1b12      	suble	r2, r2, r4
 80106f2:	eb04 0c01 	addle.w	ip, r4, r1
 80106f6:	1840      	addle	r0, r0, r1
 80106f8:	0052      	lsls	r2, r2, #1
 80106fa:	f1be 0e01 	subs.w	lr, lr, #1
 80106fe:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8010702:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8010706:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801070a:	d1ed      	bne.n	80106e8 <__ieee754_sqrt+0x94>
 801070c:	4671      	mov	r1, lr
 801070e:	2720      	movs	r7, #32
 8010710:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8010714:	4562      	cmp	r2, ip
 8010716:	eb04 060e 	add.w	r6, r4, lr
 801071a:	dc02      	bgt.n	8010722 <__ieee754_sqrt+0xce>
 801071c:	d113      	bne.n	8010746 <__ieee754_sqrt+0xf2>
 801071e:	429e      	cmp	r6, r3
 8010720:	d811      	bhi.n	8010746 <__ieee754_sqrt+0xf2>
 8010722:	2e00      	cmp	r6, #0
 8010724:	eb06 0e04 	add.w	lr, r6, r4
 8010728:	da43      	bge.n	80107b2 <__ieee754_sqrt+0x15e>
 801072a:	f1be 0f00 	cmp.w	lr, #0
 801072e:	db40      	blt.n	80107b2 <__ieee754_sqrt+0x15e>
 8010730:	f10c 0801 	add.w	r8, ip, #1
 8010734:	eba2 020c 	sub.w	r2, r2, ip
 8010738:	429e      	cmp	r6, r3
 801073a:	bf88      	it	hi
 801073c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8010740:	1b9b      	subs	r3, r3, r6
 8010742:	4421      	add	r1, r4
 8010744:	46c4      	mov	ip, r8
 8010746:	0052      	lsls	r2, r2, #1
 8010748:	3f01      	subs	r7, #1
 801074a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801074e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8010752:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010756:	d1dd      	bne.n	8010714 <__ieee754_sqrt+0xc0>
 8010758:	4313      	orrs	r3, r2
 801075a:	d006      	beq.n	801076a <__ieee754_sqrt+0x116>
 801075c:	1c4c      	adds	r4, r1, #1
 801075e:	bf13      	iteet	ne
 8010760:	3101      	addne	r1, #1
 8010762:	3001      	addeq	r0, #1
 8010764:	4639      	moveq	r1, r7
 8010766:	f021 0101 	bicne.w	r1, r1, #1
 801076a:	1043      	asrs	r3, r0, #1
 801076c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010770:	0849      	lsrs	r1, r1, #1
 8010772:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010776:	07c2      	lsls	r2, r0, #31
 8010778:	bf48      	it	mi
 801077a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801077e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8010782:	460c      	mov	r4, r1
 8010784:	463d      	mov	r5, r7
 8010786:	e77f      	b.n	8010688 <__ieee754_sqrt+0x34>
 8010788:	0ada      	lsrs	r2, r3, #11
 801078a:	3815      	subs	r0, #21
 801078c:	055b      	lsls	r3, r3, #21
 801078e:	2a00      	cmp	r2, #0
 8010790:	d0fa      	beq.n	8010788 <__ieee754_sqrt+0x134>
 8010792:	02d7      	lsls	r7, r2, #11
 8010794:	d50a      	bpl.n	80107ac <__ieee754_sqrt+0x158>
 8010796:	f1c1 0420 	rsb	r4, r1, #32
 801079a:	fa23 f404 	lsr.w	r4, r3, r4
 801079e:	1e4d      	subs	r5, r1, #1
 80107a0:	408b      	lsls	r3, r1
 80107a2:	4322      	orrs	r2, r4
 80107a4:	1b41      	subs	r1, r0, r5
 80107a6:	e788      	b.n	80106ba <__ieee754_sqrt+0x66>
 80107a8:	4608      	mov	r0, r1
 80107aa:	e7f0      	b.n	801078e <__ieee754_sqrt+0x13a>
 80107ac:	0052      	lsls	r2, r2, #1
 80107ae:	3101      	adds	r1, #1
 80107b0:	e7ef      	b.n	8010792 <__ieee754_sqrt+0x13e>
 80107b2:	46e0      	mov	r8, ip
 80107b4:	e7be      	b.n	8010734 <__ieee754_sqrt+0xe0>
 80107b6:	bf00      	nop
 80107b8:	7ff00000 	.word	0x7ff00000

080107bc <_init>:
 80107bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107be:	bf00      	nop
 80107c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107c2:	bc08      	pop	{r3}
 80107c4:	469e      	mov	lr, r3
 80107c6:	4770      	bx	lr

080107c8 <_fini>:
 80107c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107ca:	bf00      	nop
 80107cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107ce:	bc08      	pop	{r3}
 80107d0:	469e      	mov	lr, r3
 80107d2:	4770      	bx	lr
