theory memcmp_Why3_ide_VCmemcmp_loop_inv_2_established_goal5
  imports "NTP4Verif.NTP4Verif" "Why3STD.Qed_Qed" "../../lib/isabelle/Axiomatic3_Axiomatic3" "Why3STD.Memory_Memory" "Why3STD.Cint_Cint" "../../lib/isabelle/Compound_Compound"
begin
theorem goal5:
  fixes a_5 :: "addr"
  fixes a_4 :: "addr"
  fixes a_3 :: "addr"
  fixes a_2 :: "addr"
  fixes a_11 :: "addr"
  fixes a_10 :: "addr"
  fixes a_9 :: "addr"
  fixes a_8 :: "addr"
  fixes a_15 :: "addr"
  fixes a_16 :: "addr"
  fixes t :: "int \<Rightarrow> int"
  fixes i :: "int"
  fixes a :: "addr"
  fixes a_1 :: "addr"
  fixes a_6 :: "addr"
  fixes a_7 :: "addr"
  fixes a_12 :: "addr"
  fixes a_14 :: "addr"
  fixes a_13 :: "addr"
  assumes fact0: "base a_5 = base a_4 \<longleftrightarrow> base a_3 = base a_2"
  assumes fact1: "base a_11 = base a_10 \<longleftrightarrow> base a_9 = base a_8"
  assumes fact2: "region (base a_15) \<le> (0 :: int)"
  assumes fact3: "region (base a_16) \<le> (0 :: int)"
  assumes fact4: "linked t"
  assumes fact5: "is_uint64 i"
  assumes fact6: "valid_rd t (shift a (0 :: int)) i"
  assumes fact7: "valid_rd t (shift a_1 (0 :: int)) i"
  assumes fact8: "valid_rd t (shift a_6 (0 :: int)) i"
  assumes fact9: "valid_rd t (shift a_7 (0 :: int)) i"
  shows "addr_le a_12 a_14"
  and "addr_le a_14 (shift a_13 i)"
  sorry
end
