{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730561829299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730561829299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 15:37:08 2024 " "Processing started: Sat Nov 02 15:37:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730561829299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730561829299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730561829299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730561830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS-mycomp " "Found design unit 1: DSS-mycomp" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831147 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS " "Found entity 1: DSS" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpmrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpmrom-SYN " "Found design unit 1: lpmrom-SYN" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831150 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPMROM " "Found entity 1: LPMROM" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS_TB-DSS_TB_arch " "Found design unit 1: DSS_TB-DSS_TB_arch" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831157 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS_TB " "Found entity 1: DSS_TB" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-comp " "Found design unit 1: LFSR-comp" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831161 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-Behavioral " "Found design unit 1: xor_gate-Behavioral" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831164 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseaccumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phaseaccumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseAccumulator-mycomp " "Found design unit 1: PhaseAccumulator-mycomp" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831168 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseAccumulator " "Found entity 1: PhaseAccumulator" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561831168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561831168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSS " "Elaborating entity \"DSS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730561831775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:myLFSR " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:myLFSR\"" {  } { { "DSS.vhd" "myLFSR" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831833 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[9..1\] LFSR.vhd(16) " "Using initial value X (don't care) for net \"reg\[9..1\]\" at LFSR.vhd(16)" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730561831840 "|DSS|LFSR:myLFSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate LFSR:myLFSR\|xor_gate:xo1 " "Elaborating entity \"xor_gate\" for hierarchy \"LFSR:myLFSR\|xor_gate:xo1\"" {  } { { "LFSR.vhd" "xo1" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LFSR:myLFSR\|LPM_SHIFTREG:shift_reg " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LFSR:myLFSR\|LPM_SHIFTREG:shift_reg\"" {  } { { "LFSR.vhd" "shift_reg" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR:myLFSR\|LPM_SHIFTREG:shift_reg " "Elaborated megafunction instantiation \"LFSR:myLFSR\|LPM_SHIFTREG:shift_reg\"" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561831901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR:myLFSR\|LPM_SHIFTREG:shift_reg " "Instantiated megafunction \"LFSR:myLFSR\|LPM_SHIFTREG:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_SHIFTREG " "Parameter \"LPM_TYPE\" = \"L_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831903 ""}  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730561831903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseAccumulator PhaseAccumulator:mypa " "Elaborating entity \"PhaseAccumulator\" for hierarchy \"PhaseAccumulator:mypa\"" {  } { { "DSS.vhd" "mypa" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561831911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\"" {  } { { "PhaseAccumulator.vhd" "myADD" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Elaborated megafunction instantiation \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\"" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Instantiated megafunction \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832047 ""}  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730561832047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kge " "Found entity 1: add_sub_kge" {  } { { "db/add_sub_kge.tdf" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/add_sub_kge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561832229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561832229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kge PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\|add_sub_kge:auto_generated " "Elaborating entity \"add_sub_kge\" for hierarchy \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\|add_sub_kge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF PhaseAccumulator:mypa\|LPM_FF:myFF " "Elaborating entity \"LPM_FF\" for hierarchy \"PhaseAccumulator:mypa\|LPM_FF:myFF\"" {  } { { "PhaseAccumulator.vhd" "myFF" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PhaseAccumulator:mypa\|LPM_FF:myFF " "Elaborated megafunction instantiation \"PhaseAccumulator:mypa\|LPM_FF:myFF\"" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PhaseAccumulator:mypa\|LPM_FF:myFF " "Instantiated megafunction \"PhaseAccumulator:mypa\|LPM_FF:myFF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832278 ""}  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730561832278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPMROM LPMROM:MyROM " "Elaborating entity \"LPMROM\" for hierarchy \"LPMROM:MyROM\"" {  } { { "DSS.vhd" "MyROM" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPMROM:MyROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPMROM:MyROM\|altsyncram:altsyncram_component\"" {  } { { "LPMROM.vhd" "altsyncram_component" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPMROM:MyROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPMROM:MyROM\|altsyncram:altsyncram_component\"" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561832379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPMROM:MyROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPMROM:MyROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coswavesoted.mif " "Parameter \"init_file\" = \"coswavesoted.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832380 ""}  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730561832380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp91 " "Found entity 1: altsyncram_jp91" {  } { { "db/altsyncram_jp91.tdf" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/altsyncram_jp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730561832508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730561832508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jp91 LPMROM:MyROM\|altsyncram:altsyncram_component\|altsyncram_jp91:auto_generated " "Elaborating entity \"altsyncram_jp91\" for hierarchy \"LPMROM:MyROM\|altsyncram:altsyncram_component\|altsyncram_jp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730561832509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730561833948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561833948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[0\] " "No output dependent on input pin \"data_port_1\[0\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561834133 "|DSS|data_port_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[1\] " "No output dependent on input pin \"data_port_1\[1\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561834133 "|DSS|data_port_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[2\] " "No output dependent on input pin \"data_port_1\[2\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561834133 "|DSS|data_port_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[3\] " "No output dependent on input pin \"data_port_1\[3\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561834133 "|DSS|data_port_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[4\] " "No output dependent on input pin \"data_port_1\[4\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730561834133 "|DSS|data_port_1[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730561834133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730561834140 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730561834140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730561834140 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1730561834140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730561834140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730561834273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 15:37:14 2024 " "Processing ended: Sat Nov 02 15:37:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730561834273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730561834273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730561834273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730561834273 ""}
