// Seed: 3702065627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_4 ? 1 : 1;
  assign id_1 = id_2;
  wand id_10, id_11;
  assign id_11 = id_2;
  id_12(
      id_3, id_6, 1
  );
  wire id_13, id_14;
  wire id_15;
  assign id_6 = 1'd0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  xor (id_11, id_6, id_12, id_3, id_9, id_10, id_2, id_7, id_13, id_5);
  module_0(
      id_1, id_5, id_10, id_5, id_8, id_13, id_9, id_13, id_6
  );
endmodule
