git clone --depth 1 --no-tags https://github.com/shahin-imtiaz/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110796708
git clone --depth 1 --no-tags https://github.com/ShivamAgarwal345/VLIW_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111928193
git clone --depth 1 --no-tags https://github.com/streetdogg/hardware-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115351337
git clone --depth 1 --no-tags https://github.com/pankajk1997/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116476954
git clone --depth 1 --no-tags https://github.com/ss031/Embedded-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111431150
git clone --depth 1 --no-tags https://github.com/ben-j-c/VGA-Text-Writer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111444421
git clone --depth 1 --no-tags https://github.com/shreyasnbhat/vliw-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111438085
git clone --depth 1 --no-tags https://github.com/abhilashtuse/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110425574
git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111897281
git clone --depth 1 --no-tags https://github.com/JarryShaw/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113753423
git clone --depth 1 --no-tags https://github.com/aneels3/ECEproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116156286
git clone --depth 1 --no-tags https://github.com/wside/2bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116519648
git clone --depth 1 --no-tags https://github.com/marsohod4you/m2rpi_first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112096712
git clone --depth 1 --no-tags https://github.com/JamesG321/FPGA-Pixel-Processing-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111406810
git clone --depth 1 --no-tags https://github.com/anisaqazi/Verification_MESI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108947809
git clone --depth 1 --no-tags https://github.com/vamshireddy08/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112651945
git clone --depth 1 --no-tags https://github.com/mmicko/sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115852809
git clone --depth 1 --no-tags https://github.com/donghwe90/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111011444
git clone --depth 1 --no-tags https://github.com/ortizcapetta/SPARC_V8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111050789
git clone --depth 1 --no-tags https://github.com/joaosoares/montgomery_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110006199
git clone --depth 1 --no-tags https://github.com/abhimohta/VLIW-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109878993
git clone --depth 1 --no-tags https://github.com/Jigar29/VLSI_Hardware_for_NN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111001236
git clone --depth 1 --no-tags https://github.com/ybharatu/BitcoinMiner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109056935
git clone --depth 1 --no-tags https://github.com/Ma1iciousL0af/instruction_fetch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112656977
git clone --depth 1 --no-tags https://github.com/vic-c137/fpga-asteroids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113002755
git clone --depth 1 --no-tags https://github.com/JamesBond0014/Tuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112900296
git clone --depth 1 --no-tags https://github.com/djlovell/MiniS08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111478720
git clone --depth 1 --no-tags https://github.com/KirKur/chipscope_project_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110660324
git clone --depth 1 --no-tags https://github.com/greensprin/SCALER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109384154
git clone --depth 1 --no-tags https://github.com/domen111/Computer-Architecture-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112688301
git clone --depth 1 --no-tags https://github.com/sarofim/theremin-hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110387463
git clone --depth 1 --no-tags https://github.com/xingxuanli/Piano_Bit_by_Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113608091
git clone --depth 1 --no-tags https://github.com/huangxf14/Communication-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109947986
git clone --depth 1 --no-tags https://github.com/abhimohta/Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109878443
git clone --depth 1 --no-tags https://github.com/copperdong/anlogic-picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111544708
git clone --depth 1 --no-tags https://github.com/sharanyakamath/Fastest-Finger-First-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108986287
git clone --depth 1 --no-tags https://github.com/threebullets/FastCorrection_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115166729
git clone --depth 1 --no-tags https://github.com/hsinghvi05/computer-Architecture-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115211807
git clone --depth 1 --no-tags https://github.com/danieltangdx/classicDigitalCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114837240
git clone --depth 1 --no-tags https://github.com/StruggleBuz/ECEN-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114986721
git clone --depth 1 --no-tags https://github.com/sasdf/ca-project-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113181180
git clone --depth 1 --no-tags https://github.com/mike84265/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113456280
git clone --depth 1 --no-tags https://github.com/anujvaishnav/MU0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113429439
git clone --depth 1 --no-tags https://github.com/TibbsLips/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113331813
git clone --depth 1 --no-tags https://github.com/thalesmonteiro/Toaster-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114767046
git clone --depth 1 --no-tags https://github.com/Chungchhay/CS152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116201876
git clone --depth 1 --no-tags https://github.com/akasiniak/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116192987
git clone --depth 1 --no-tags https://github.com/kevinleung987/VGA-Hex-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115042397
git clone --depth 1 --no-tags https://github.com/harrychy8/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115473567
git clone --depth 1 --no-tags https://github.com/rigel314/mojoTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112034627
git clone --depth 1 --no-tags https://github.com/iamjoseph331/CA2017_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112299770
git clone --depth 1 --no-tags https://github.com/rohame/Light-Control-Self-adjusting-Curtain-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111425437
git clone --depth 1 --no-tags https://github.com/benghaun/RestrictedRPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111397326
git clone --depth 1 --no-tags https://github.com/dragosciopeica/Digital-Clock-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110666101
git clone --depth 1 --no-tags https://github.com/hanie-gh/MCs_Fault.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113591144
git clone --depth 1 --no-tags https://github.com/chenwenshu/nuclear-fallout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113653657
git clone --depth 1 --no-tags https://github.com/LuidDuarte/LabCD-porta-giratoria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114068540
git clone --depth 1 --no-tags https://github.com/SaadIqbalEE/TLC-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113722935
git clone --depth 1 --no-tags https://github.com/alexaldec/aquarius.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113529998
git clone --depth 1 --no-tags https://github.com/pevenc12/Computer-Architecture-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113855390
git clone --depth 1 --no-tags https://github.com/xiantongma/cs61c_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113850614
git clone --depth 1 --no-tags https://github.com/Visual-e/microblaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114159262
git clone --depth 1 --no-tags https://github.com/BevisGX/fsk_shiyan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111751512
git clone --depth 1 --no-tags https://github.com/pochahs/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113136774
git clone --depth 1 --no-tags https://github.com/NotZombieFood/DE2i-150Riffa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110693880
git clone --depth 1 --no-tags https://github.com/ChenJianyunp/Unum_32bit_3_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110481359
git clone --depth 1 --no-tags https://github.com/JingY1024/VE370-p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111785320
git clone --depth 1 --no-tags https://github.com/anisaqazi/Dependable_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111766531
git clone --depth 1 --no-tags https://github.com/andrew-javier/Memory-Transfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109070196
git clone --depth 1 --no-tags https://github.com/enriqueter/Examen2_EnriqueTeran.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109272588
git clone --depth 1 --no-tags https://github.com/KozlovaES/SPDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108885476
git clone --depth 1 --no-tags https://github.com/TJLW/SpiderRobot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109645488
git clone --depth 1 --no-tags https://github.com/Clark-Minor/MorseNeuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109476234
git clone --depth 1 --no-tags https://github.com/ChenJianyunp/Unum_32bit_3_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109291098
git clone --depth 1 --no-tags https://github.com/Boskin/b-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109936328
git clone --depth 1 --no-tags https://github.com/fernandeznico/ArqTP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110031255
git clone --depth 1 --no-tags https://github.com/llylly/SammingCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109551025
git clone --depth 1 --no-tags https://github.com/thesuperhorse/digitalsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108924808
git clone --depth 1 --no-tags https://github.com/quentintruong/UCLA-M16-F17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108811233
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/hw5-ece4530-f17-samplesolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108786824
git clone --depth 1 --no-tags https://github.com/karimnajjar/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109212829
git clone --depth 1 --no-tags https://github.com/Jeangh95/Proyecto-2-Estructura-de-microprocesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113111813
git clone --depth 1 --no-tags https://github.com/petersonev/project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113127084
git clone --depth 1 --no-tags https://github.com/MC-EECE/PWM_Hardware_Dings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113220656
git clone --depth 1 --no-tags https://github.com/adelmaek/Pipelined-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113351214
git clone --depth 1 --no-tags https://github.com/MC-EECE/pwm_peanutbutter27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113474066
git clone --depth 1 --no-tags https://github.com/bgcorreia/projeto_cl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111862687
git clone --depth 1 --no-tags https://github.com/jilimm/50.0021D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112054845
git clone --depth 1 --no-tags https://github.com/adelmaek/CO-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112086703
git clone --depth 1 --no-tags https://github.com/npiscitello/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111565180
git clone --depth 1 --no-tags https://github.com/joel-huang/pype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111237246
git clone --depth 1 --no-tags https://github.com/xingxuanli/ISTD_Term4_50.002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113601482
git clone --depth 1 --no-tags https://github.com/JamesDurkin/PWM_QSYS_LAB-6_Gold_Team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113521187
git clone --depth 1 --no-tags https://github.com/Moslem2179/FI-mor1kx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112384758
git clone --depth 1 --no-tags https://github.com/MatthewDeKoning/DependableProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112358660
git clone --depth 1 --no-tags https://github.com/BrendanBehr/VerilogSchoolWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113079235
git clone --depth 1 --no-tags https://github.com/ivanknapp/Verilog-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112819662
git clone --depth 1 --no-tags https://github.com/syiyuli/final_project_lightbike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112410065
