// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fp_conv,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.451375,HLS_SYN_LAT=151432,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=2206,HLS_SYN_LUT=5277,HLS_VERSION=2018_2}" *)

module fp_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_pp1_stage0 = 42'd34359738368;
parameter    ap_ST_fsm_state40 = 42'd68719476736;
parameter    ap_ST_fsm_state41 = 42'd137438953472;
parameter    ap_ST_fsm_state42 = 42'd274877906944;
parameter    ap_ST_fsm_state43 = 42'd549755813888;
parameter    ap_ST_fsm_state44 = 42'd1099511627776;
parameter    ap_ST_fsm_state45 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
output  [63:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] fp_conv_wt_address0;
reg    fp_conv_wt_ce0;
wire   [63:0] fp_conv_wt_q0;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_fu_2291_p2;
reg    Output_1_V_V_blk_n;
wire    ap_CS_fsm_state45;
reg   [10:0] indvar_flatten_reg_2177;
reg   [5:0] p_5_reg_2188;
reg   [5:0] p_8_reg_2199;
wire   [10:0] in_data_cnt_1_fu_2297_p2;
reg    ap_block_state2;
wire    ap_CS_fsm_state3;
wire   [7:0] n_V_fu_2319_p2;
reg   [7:0] n_V_reg_5546;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state34;
wire   [7:0] wt_cnt_1_fu_2330_p2;
reg   [7:0] wt_cnt_1_reg_5556;
reg   [63:0] wt_word_V_reg_5561;
wire    ap_CS_fsm_state35;
wire  signed [23:0] tmp_35_cast_fu_2604_p1;
reg  signed [23:0] tmp_35_cast_reg_5592;
wire   [0:0] exitcond_flatten_fu_2668_p2;
reg   [0:0] exitcond_flatten_reg_5597;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state36_pp1_stage0_iter0;
wire    ap_block_state37_pp1_stage0_iter1;
wire    ap_block_state38_pp1_stage0_iter2;
wire    ap_block_state39_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
wire   [10:0] indvar_flatten_next_fu_2674_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] p_8_mid2_fu_2686_p3;
reg   [5:0] p_8_mid2_reg_5606;
wire   [5:0] tmp_11_mid2_v_v_fu_2700_p3;
reg   [5:0] tmp_11_mid2_v_v_reg_5614;
wire   [3:0] tmp_17_mid2_fu_2770_p3;
reg   [3:0] tmp_17_mid2_reg_5621;
reg   [3:0] tmp_17_mid2_reg_5621_pp1_iter1_reg;
reg   [3:0] tmp_17_mid2_reg_5621_pp1_iter2_reg;
wire   [1:0] tmp_40_fu_2824_p3;
reg   [1:0] tmp_40_reg_5626;
reg   [4:0] lbuf_0_0_V_addr_32_reg_5641;
reg   [4:0] lbuf_0_1_V_addr_32_reg_5647;
reg   [4:0] lbuf_1_0_V_addr_32_reg_5653;
reg   [4:0] lbuf_1_1_V_addr_32_reg_5659;
reg   [4:0] lbuf_2_0_V_addr_32_reg_5665;
reg   [4:0] lbuf_2_1_V_addr_32_reg_5671;
wire   [0:0] or_cond_9_fu_2876_p2;
reg   [0:0] or_cond_9_reg_5677;
reg   [0:0] or_cond_9_reg_5677_pp1_iter1_reg;
reg   [0:0] or_cond_9_reg_5677_pp1_iter2_reg;
wire   [5:0] c_V_fu_2882_p2;
reg   [19:0] win_0_0_1_V_2_reg_5686;
reg   [19:0] win_1_1_1_V_2_reg_5691;
reg   [19:0] win_0_1_1_V_load_reg_5700;
reg   [19:0] win_0_2_1_V_load_reg_5705;
wire   [19:0] p_Val2_12_0_0_1_fu_3118_p2;
reg   [19:0] p_Val2_12_0_0_1_reg_5710;
wire   [19:0] p_Val2_12_0_1_fu_3149_p2;
reg   [19:0] p_Val2_12_0_1_reg_5715;
wire   [19:0] p_Val2_12_0_2_fu_3205_p2;
reg   [19:0] p_Val2_12_0_2_reg_5720;
wire   [20:0] tmp37_fu_3682_p2;
reg   [20:0] tmp37_reg_5725;
wire   [20:0] tmp41_fu_3688_p2;
reg   [20:0] tmp41_reg_5730;
wire   [20:0] tmp43_fu_3694_p2;
reg   [20:0] tmp43_reg_5735;
wire   [20:0] tmp46_fu_3700_p2;
reg   [20:0] tmp46_reg_5740;
wire   [20:0] tmp48_fu_3706_p2;
reg   [20:0] tmp48_reg_5745;
wire   [20:0] tmp49_fu_3712_p2;
reg   [20:0] tmp49_reg_5750;
wire   [20:0] tmp53_fu_3718_p2;
reg   [20:0] tmp53_reg_5755;
wire   [20:0] tmp55_fu_3724_p2;
reg   [20:0] tmp55_reg_5760;
wire   [21:0] tmp58_fu_3740_p2;
reg   [21:0] tmp58_reg_5765;
wire   [20:0] tmp59_fu_3746_p2;
reg   [20:0] tmp59_reg_5770;
wire   [20:0] tmp61_fu_3752_p2;
reg   [20:0] tmp61_reg_5775;
wire   [6:0] bvh_d_index_fu_3767_p2;
reg   [6:0] bvh_d_index_reg_5780;
reg   [6:0] bvh_d_index_reg_5780_pp1_iter2_reg;
wire   [23:0] p_Val2_15_2_2_2_fu_4092_p2;
reg   [23:0] p_Val2_15_2_2_2_reg_5785;
wire   [9:0] r_V_fu_4246_p3;
reg   [9:0] r_V_reg_5790;
wire    ap_CS_fsm_state40;
wire   [0:0] tmp_33_fu_4254_p1;
reg   [0:0] tmp_33_reg_5795;
wire   [4:0] i_V_fu_4264_p2;
wire    ap_CS_fsm_state41;
wire   [1:0] dmem_j_1_fu_4335_p2;
reg   [1:0] dmem_j_1_reg_5810;
wire    ap_CS_fsm_state43;
wire   [0:0] tmp_27_fu_4341_p1;
reg   [0:0] tmp_27_reg_5815;
wire   [0:0] tmp_1_fu_4329_p2;
wire   [10:0] dmem_k_1_fu_4351_p2;
reg   [10:0] dmem_k_1_reg_5823;
wire    ap_CS_fsm_state44;
wire   [0:0] tmp_6_fu_4345_p2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter1_state37;
reg    ap_enable_reg_pp1_iter3;
reg   [4:0] lbuf_0_0_V_address0;
reg    lbuf_0_0_V_ce0;
reg    lbuf_0_0_V_we0;
wire   [19:0] lbuf_0_0_V_q0;
reg   [4:0] lbuf_0_0_V_address1;
reg    lbuf_0_0_V_ce1;
reg    lbuf_0_0_V_we1;
reg   [19:0] lbuf_0_0_V_d1;
reg   [4:0] lbuf_0_1_V_address0;
reg    lbuf_0_1_V_ce0;
reg    lbuf_0_1_V_we0;
wire   [19:0] lbuf_0_1_V_q0;
reg   [4:0] lbuf_0_1_V_address1;
reg    lbuf_0_1_V_ce1;
reg    lbuf_0_1_V_we1;
reg   [19:0] lbuf_0_1_V_d1;
wire   [19:0] lbuf_0_1_V_q1;
reg   [4:0] lbuf_1_0_V_address0;
reg    lbuf_1_0_V_ce0;
reg    lbuf_1_0_V_we0;
wire   [19:0] lbuf_1_0_V_q0;
reg   [4:0] lbuf_1_0_V_address1;
reg    lbuf_1_0_V_ce1;
reg    lbuf_1_0_V_we1;
reg   [19:0] lbuf_1_0_V_d1;
reg   [4:0] lbuf_1_1_V_address0;
reg    lbuf_1_1_V_ce0;
reg    lbuf_1_1_V_we0;
wire   [19:0] lbuf_1_1_V_q0;
reg   [4:0] lbuf_1_1_V_address1;
reg    lbuf_1_1_V_ce1;
reg    lbuf_1_1_V_we1;
reg   [19:0] lbuf_1_1_V_d1;
wire   [19:0] lbuf_1_1_V_q1;
reg   [4:0] lbuf_2_0_V_address0;
reg    lbuf_2_0_V_ce0;
reg    lbuf_2_0_V_we0;
wire   [19:0] lbuf_2_0_V_q0;
reg   [4:0] lbuf_2_0_V_address1;
reg    lbuf_2_0_V_ce1;
reg    lbuf_2_0_V_we1;
reg   [19:0] lbuf_2_0_V_d1;
reg   [4:0] lbuf_2_1_V_address0;
reg    lbuf_2_1_V_ce0;
reg    lbuf_2_1_V_we0;
wire   [19:0] lbuf_2_1_V_q0;
reg   [4:0] lbuf_2_1_V_address1;
reg    lbuf_2_1_V_ce1;
reg    lbuf_2_1_V_we1;
reg   [19:0] lbuf_2_1_V_d1;
wire   [19:0] lbuf_2_1_V_q1;
reg   [9:0] dmem_0_0_V_address0;
reg    dmem_0_0_V_ce0;
reg    dmem_0_0_V_we0;
wire   [63:0] dmem_0_0_V_q0;
reg   [9:0] dmem_0_1_V_address0;
reg    dmem_0_1_V_ce0;
reg    dmem_0_1_V_we0;
wire   [63:0] dmem_0_1_V_q0;
reg   [9:0] dmem_1_0_V_address0;
reg    dmem_1_0_V_ce0;
reg    dmem_1_0_V_we0;
wire   [63:0] dmem_1_0_V_d0;
wire   [63:0] dmem_1_0_V_q0;
wire   [9:0] dmem_1_1_V_address0;
reg    dmem_1_1_V_ce0;
wire   [63:0] dmem_1_1_V_q0;
reg   [10:0] in_data_cnt_reg_2142;
reg   [7:0] p_1_reg_2153;
wire    ap_CS_fsm_state42;
reg   [7:0] wt_cnt_reg_2165;
reg   [5:0] ap_phi_mux_p_5_phi_fu_2192_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] p_7_reg_2210;
wire   [0:0] tmp_19_fu_4258_p2;
reg   [1:0] dmem_j_reg_2221;
wire   [0:0] tmp_s_fu_2313_p2;
reg   [10:0] dmem_k_reg_2232;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
wire   [63:0] tmp_fu_2303_p1;
wire   [63:0] tmp_4_fu_2325_p1;
wire   [63:0] tmp_28_fu_2854_p1;
wire   [63:0] tmp_30_fu_2860_p1;
wire   [63:0] tmp_22_fu_4279_p1;
wire   [63:0] tmp_9_fu_4357_p1;
reg   [19:0] win_0_0_1_V_fu_456;
reg   [19:0] win_0_0_1_V_1_fu_460;
wire   [19:0] win_V_0_0_2_3_fu_2996_p3;
reg   [19:0] win_0_1_1_V_fu_464;
reg   [19:0] win_0_1_1_V_1_fu_468;
wire   [19:0] win_0_1_2_V_fu_3004_p3;
reg   [19:0] win_0_2_1_V_fu_472;
reg   [19:0] win_0_2_1_V_1_fu_476;
wire   [19:0] win_0_2_2_V_fu_2991_p1;
reg   [19:0] win_1_0_1_V_fu_480;
reg   [19:0] win_1_0_1_V_1_fu_484;
wire   [19:0] win_V_1_0_2_3_fu_3023_p3;
reg   [19:0] win_1_1_1_V_fu_488;
reg   [19:0] win_1_1_1_V_1_fu_492;
wire   [19:0] win_1_1_2_V_fu_3031_p3;
reg   [19:0] win_1_2_1_V_fu_496;
reg   [19:0] win_1_2_1_V_1_fu_500;
wire   [19:0] win_1_2_2_V_fu_3012_p4;
reg   [19:0] win_2_0_1_V_fu_504;
reg   [19:0] win_2_0_1_V_1_fu_508;
wire   [19:0] win_V_2_0_2_3_fu_3050_p3;
reg   [19:0] win_2_1_1_V_fu_512;
reg   [19:0] win_2_1_1_V_1_fu_516;
wire   [19:0] win_2_1_2_V_fu_3058_p3;
reg   [19:0] win_2_2_1_V_fu_520;
reg   [19:0] win_2_2_1_V_1_fu_524;
wire   [19:0] win_2_2_2_V_fu_3039_p4;
reg   [63:0] outwords_15_V_fu_528;
reg   [63:0] outwords_0_V_fu_4146_p4;
reg   [63:0] outwords_15_V_1_fu_532;
reg   [63:0] outwords_15_V_2_fu_536;
reg   [63:0] outwords_15_V_3_fu_540;
reg   [63:0] outwords_15_V_4_fu_544;
reg   [63:0] outwords_15_V_5_fu_548;
reg   [63:0] outwords_15_V_6_fu_552;
reg   [63:0] outwords_15_V_7_fu_556;
reg   [63:0] outwords_15_V_8_fu_560;
reg   [63:0] outwords_15_V_9_fu_564;
reg   [63:0] outwords_15_V_10_fu_568;
reg   [63:0] outwords_15_V_11_fu_572;
reg   [63:0] outwords_15_V_12_fu_576;
reg   [63:0] outwords_15_V_13_fu_580;
reg   [63:0] outwords_15_V_14_fu_584;
reg   [63:0] outwords_15_V_15_fu_588;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire   [0:0] tmp_29_fu_2986_p2;
wire   [63:0] tmp_34_fu_4289_p18;
wire   [5:0] kh_word_V_fu_2350_p65;
wire   [1:0] off_V_fu_2336_p1;
wire   [0:0] tmp_3_i_fu_2484_p2;
wire   [0:0] tmp_4_i_fu_2490_p2;
wire   [0:0] sel_tmp_fu_2502_p2;
wire   [0:0] sel_tmp33_demorgan_fu_2514_p2;
wire   [0:0] tmp_5_i_fu_2496_p2;
wire   [0:0] sel_tmp2_fu_2520_p2;
wire   [0:0] sel_tmp3_fu_2526_p2;
wire   [0:0] sel_tmp1_fu_2508_p2;
wire   [63:0] kh_word_V_fu_2350_p66;
wire   [15:0] tmp_5_fu_2538_p4;
wire   [15:0] tmp_7_fu_2548_p4;
wire   [15:0] tmp_20_fu_2566_p1;
wire   [15:0] tmp_13_fu_2570_p4;
wire   [0:0] or_cond_fu_2532_p2;
wire   [15:0] tmp_10_fu_2558_p3;
wire   [15:0] tmp_14_fu_2580_p3;
wire   [15:0] tmp_18_fu_2588_p3;
wire   [21:0] tmp_8_fu_2596_p3;
wire   [5:0] r_V_3_fu_2614_p2;
wire   [5:0] p_neg_fu_2628_p2;
wire   [3:0] tmp_23_fu_2634_p4;
wire   [0:0] tmp_26_fu_2620_p3;
wire   [3:0] tmp_15_fu_2644_p2;
wire   [3:0] tmp_16_fu_2650_p4;
wire   [0:0] tmp_36_fu_2680_p2;
wire   [5:0] r_V_s_fu_2694_p2;
wire   [0:0] tmp_12_mid1_fu_2708_p2;
wire   [0:0] tmp_12_fu_2608_p2;
wire   [5:0] p_neg_mid1_fu_2730_p2;
wire   [3:0] tmp_23_mid1_fu_2736_p4;
wire   [0:0] tmp_38_fu_2722_p3;
wire   [3:0] tmp_15_mid1_fu_2746_p2;
wire   [3:0] tmp_16_mid1_fu_2752_p4;
wire   [3:0] tmp_17_mid1_fu_2762_p3;
wire   [3:0] tmp_17_fu_2660_p3;
wire   [5:0] p_6_mid2_v_v_v_v_fu_2778_p3;
wire   [0:0] tmp_43_fu_2798_p1;
wire   [1:0] tmp_44_fu_2802_p3;
wire   [0:0] tmp_42_fu_2794_p1;
wire   [0:0] tmp_41_fu_2786_p3;
wire   [1:0] tmp_45_fu_2810_p2;
wire   [1:0] tmp_39_fu_2816_p3;
wire   [4:0] tmp_46_fu_2832_p1;
wire   [9:0] tmp_35_fu_2844_p1;
wire   [9:0] tmp_36_mid2_fu_2836_p3;
wire   [9:0] r_V_2_fu_2848_p2;
wire   [0:0] tmp_12_mid2_fu_2714_p3;
wire   [0:0] tmp_31_fu_2870_p2;
wire   [5:0] tmp_25_fu_2929_p2;
wire   [0:0] tmp_47_fu_2933_p3;
wire   [10:0] tmp_11_mid2_fu_2915_p3;
wire   [10:0] tmp_27_cast_fu_2947_p1;
wire   [10:0] addr_V_fu_2950_p2;
wire   [0:0] tmp_48_fu_2956_p3;
wire   [0:0] rev_fu_2941_p2;
wire   [0:0] sel_tmp5_fu_2972_p2;
wire   [63:0] sel_tmp4_fu_2964_p3;
wire   [63:0] p_Val2_2_fu_2978_p3;
wire   [0:0] tmp_51_fu_3093_p3;
wire   [19:0] p_Val2_s_fu_3100_p2;
wire   [19:0] p_Val2_4_fu_3106_p3;
wire   [0:0] tmp_53_fu_3124_p3;
wire   [19:0] p_Val2_12_0_0_2_fu_3131_p2;
wire   [19:0] p_Val2_14_0_0_2_fu_3137_p3;
wire   [0:0] tmp_55_fu_3155_p3;
wire   [19:0] p_Val2_12_0_1_1_fu_3162_p2;
wire   [19:0] p_Val2_12_0_1_1_wi_fu_3168_p3;
wire   [0:0] tmp_56_fu_3180_p3;
wire   [19:0] p_Val2_12_0_1_2_fu_3187_p2;
wire   [19:0] p_Val2_12_0_1_2_wi_fu_3193_p3;
wire   [0:0] tmp_58_fu_3211_p3;
wire   [19:0] p_Val2_12_0_2_1_fu_3218_p2;
wire   [19:0] p_Val2_12_0_2_1_wi_fu_3224_p3;
wire   [0:0] tmp_59_fu_3236_p1;
wire   [19:0] p_Val2_12_0_2_2_fu_3239_p2;
wire   [19:0] p_Val2_12_0_2_2_s_fu_3245_p3;
wire   [0:0] tmp_60_fu_3257_p3;
wire   [19:0] p_Val2_12_1_fu_3264_p2;
wire   [19:0] p_Val2_12_1_0_0_wi_fu_3270_p3;
wire   [0:0] tmp_61_fu_3282_p3;
wire   [19:0] p_Val2_12_1_0_1_fu_3289_p2;
wire   [19:0] p_Val2_12_1_0_1_wi_fu_3295_p3;
wire   [0:0] tmp_62_fu_3307_p3;
wire   [19:0] p_Val2_12_1_0_2_fu_3314_p2;
wire   [19:0] p_Val2_14_1_0_2_fu_3320_p3;
wire   [0:0] tmp_63_fu_3332_p3;
wire   [19:0] p_Val2_12_1_1_fu_3339_p2;
wire   [19:0] p_Val2_12_1_1_0_wi_fu_3345_p3;
wire   [0:0] tmp_65_fu_3357_p3;
wire   [19:0] p_Val2_12_1_1_2_fu_3364_p2;
wire   [19:0] p_Val2_12_1_1_2_wi_fu_3370_p3;
wire   [0:0] tmp_66_fu_3382_p3;
wire   [19:0] p_Val2_12_1_2_fu_3389_p2;
wire   [19:0] p_Val2_12_1_2_0_wi_fu_3395_p3;
wire   [0:0] tmp_67_fu_3407_p3;
wire   [19:0] p_Val2_12_1_2_1_fu_3414_p2;
wire   [19:0] p_Val2_12_1_2_1_wi_fu_3420_p3;
wire   [0:0] tmp_68_fu_3432_p3;
wire   [19:0] p_Val2_12_1_2_2_fu_3439_p2;
wire   [19:0] p_Val2_12_1_2_2_s_fu_3445_p3;
wire   [0:0] tmp_69_fu_3457_p3;
wire   [19:0] p_Val2_12_2_fu_3464_p2;
wire   [19:0] p_Val2_12_2_0_0_wi_fu_3470_p3;
wire   [0:0] tmp_70_fu_3482_p3;
wire   [19:0] p_Val2_12_2_0_1_fu_3489_p2;
wire   [19:0] p_Val2_12_2_0_1_wi_fu_3495_p3;
wire   [0:0] tmp_71_fu_3507_p3;
wire   [19:0] p_Val2_12_2_0_2_fu_3514_p2;
wire   [19:0] p_Val2_14_2_0_2_fu_3520_p3;
wire   [0:0] tmp_72_fu_3532_p3;
wire   [19:0] p_Val2_12_2_1_fu_3539_p2;
wire   [19:0] p_Val2_12_2_1_0_wi_fu_3545_p3;
wire   [0:0] tmp_73_fu_3557_p3;
wire   [19:0] p_Val2_12_2_1_1_fu_3564_p2;
wire   [19:0] p_Val2_12_2_1_1_wi_fu_3570_p3;
wire   [0:0] tmp_74_fu_3582_p3;
wire   [19:0] p_Val2_12_2_1_2_fu_3589_p2;
wire   [19:0] p_Val2_12_2_1_2_wi_fu_3595_p3;
wire   [0:0] tmp_75_fu_3607_p3;
wire   [19:0] p_Val2_12_2_2_fu_3614_p2;
wire   [19:0] p_Val2_12_2_2_0_wi_fu_3620_p3;
wire   [0:0] tmp_76_fu_3632_p3;
wire   [19:0] p_Val2_12_2_2_1_fu_3639_p2;
wire   [19:0] p_Val2_12_2_2_1_wi_fu_3645_p3;
wire   [0:0] tmp_77_fu_3657_p3;
wire   [19:0] p_Val2_12_2_2_2_fu_3664_p2;
wire   [19:0] p_Val2_12_2_2_2_s_fu_3670_p3;
wire  signed [20:0] tmp_67_0_0_2_cast_fu_3145_p1;
wire  signed [20:0] tmp_67_0_cast_fu_3114_p1;
wire  signed [20:0] tmp_67_0_1_2_cast_fu_3201_p1;
wire  signed [20:0] tmp_67_0_1_1_cast_fu_3176_p1;
wire  signed [20:0] tmp_67_0_2_2_cast_fu_3253_p1;
wire  signed [20:0] tmp_67_0_2_1_cast_fu_3232_p1;
wire  signed [20:0] tmp_67_1_0_1_cast_fu_3303_p1;
wire  signed [20:0] tmp_67_1_cast_fu_3278_p1;
wire  signed [20:0] tmp_67_1_1_cast_fu_3353_p1;
wire  signed [20:0] tmp_67_1_0_2_cast_fu_3328_p1;
wire  signed [20:0] tmp_67_1_2_cast_fu_3403_p1;
wire  signed [20:0] tmp_67_1_1_2_cast_fu_3378_p1;
wire  signed [20:0] tmp_67_1_2_2_cast_fu_3453_p1;
wire  signed [20:0] tmp_67_1_2_1_cast_fu_3428_p1;
wire  signed [20:0] tmp_67_2_0_1_cast_fu_3503_p1;
wire  signed [20:0] tmp_67_2_cast_fu_3478_p1;
wire  signed [20:0] tmp_67_2_1_1_cast_fu_3578_p1;
wire  signed [20:0] tmp_67_2_1_cast_fu_3553_p1;
wire   [20:0] tmp56_fu_3730_p2;
wire  signed [21:0] tmp_67_2_0_2_cast_fu_3528_p1;
wire  signed [21:0] tmp59_cast_fu_3736_p1;
wire  signed [20:0] tmp_67_2_2_cast_fu_3628_p1;
wire  signed [20:0] tmp_67_2_1_2_cast_fu_3603_p1;
wire  signed [20:0] tmp_67_2_2_2_cast_fu_3678_p1;
wire  signed [20:0] tmp_67_2_2_1_cast_fu_3653_p1;
wire   [5:0] tmp62_fu_3758_p2;
wire   [6:0] p_6_mid2_fu_2922_p3;
wire   [6:0] tmp63_cast_fu_3763_p1;
wire   [0:0] tmp_52_fu_3863_p3;
wire   [19:0] p_Val2_12_0_0_1_wi_fu_3870_p3;
wire   [0:0] tmp_54_fu_3880_p3;
wire   [19:0] p_Val2_12_0_1_0_wi_fu_3887_p3;
wire   [0:0] tmp_57_fu_3897_p3;
wire   [19:0] p_Val2_12_0_2_0_wi_fu_3904_p3;
wire   [0:0] tmp_64_fu_3914_p3;
wire   [19:0] p_Val2_12_1_1_1_fu_3921_p2;
wire   [19:0] p_Val2_12_1_1_1_wi_fu_3926_p3;
wire  signed [21:0] tmp_67_0_0_1_cast_fu_3876_p1;
wire  signed [21:0] tmp41_cast_fu_3937_p1;
wire   [21:0] tmp40_fu_3940_p2;
wire  signed [21:0] tmp_67_0_1_cast_fu_3893_p1;
wire  signed [21:0] tmp43_cast_fu_3950_p1;
wire   [21:0] tmp42_fu_3953_p2;
wire  signed [22:0] tmp40_cast_fu_3946_p1;
wire  signed [22:0] tmp42_cast_fu_3959_p1;
wire   [22:0] tmp39_fu_3963_p2;
wire  signed [21:0] tmp_67_0_2_cast_fu_3910_p1;
wire  signed [21:0] tmp46_cast_fu_3973_p1;
wire   [21:0] tmp45_fu_3976_p2;
wire  signed [21:0] tmp48_cast_fu_3986_p1;
wire  signed [21:0] tmp49_cast_fu_3989_p1;
wire   [21:0] tmp47_fu_3992_p2;
wire  signed [22:0] tmp45_cast_fu_3982_p1;
wire  signed [22:0] tmp47_cast_fu_3998_p1;
wire   [22:0] tmp44_fu_4002_p2;
wire  signed [23:0] tmp39_cast_fu_3969_p1;
wire  signed [23:0] tmp44_cast_fu_4008_p1;
wire  signed [21:0] tmp_67_1_1_1_cast_fu_3933_p1;
wire  signed [21:0] tmp53_cast_fu_4018_p1;
wire   [21:0] tmp52_fu_4021_p2;
wire  signed [21:0] tmp55_cast_fu_4031_p1;
wire  signed [21:0] tmp56_cast_fu_4034_p1;
wire   [21:0] tmp54_fu_4037_p2;
wire  signed [22:0] tmp52_cast_fu_4027_p1;
wire  signed [22:0] tmp54_cast_fu_4043_p1;
wire   [22:0] tmp51_fu_4047_p2;
wire  signed [21:0] tmp61_cast_fu_4060_p1;
wire  signed [21:0] tmp62_cast_fu_4063_p1;
wire   [21:0] tmp60_fu_4066_p2;
wire  signed [22:0] tmp58_cast_fu_4057_p1;
wire  signed [22:0] tmp60_cast_fu_4072_p1;
wire   [22:0] tmp57_fu_4076_p2;
wire  signed [23:0] tmp51_cast_fu_4053_p1;
wire  signed [23:0] tmp57_cast_fu_4082_p1;
wire   [23:0] tmp38_fu_4012_p2;
wire   [23:0] tmp50_fu_4086_p2;
wire   [0:0] tmp_37_fu_4101_p2;
wire   [63:0] p_Val2_5_fu_4105_p18;
wire  signed [31:0] index_assign_cast_fu_4098_p1;
wire   [63:0] p_Repl2_s_fu_4142_p1;
wire   [5:0] tmp_32_fu_4236_p4;
wire   [9:0] p_7_cast_fu_4270_p1;
wire   [9:0] r_V_1_fu_4274_p2;
wire   [3:0] tmp_34_fu_4289_p17;
reg   [41:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

fp_conv_fp_conv_wt #(
    .DataWidth( 64 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
fp_conv_wt_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fp_conv_wt_address0),
    .ce0(fp_conv_wt_ce0),
    .q0(fp_conv_wt_q0)
);

fp_conv_lbuf_0_0_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_0_0_V_address0),
    .ce0(lbuf_0_0_V_ce0),
    .we0(lbuf_0_0_V_we0),
    .d0(lbuf_0_1_V_q0),
    .q0(lbuf_0_0_V_q0),
    .address1(lbuf_0_0_V_address1),
    .ce1(lbuf_0_0_V_ce1),
    .we1(lbuf_0_0_V_we1),
    .d1(lbuf_0_0_V_d1)
);

fp_conv_lbuf_0_1_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_0_1_V_address0),
    .ce0(lbuf_0_1_V_ce0),
    .we0(lbuf_0_1_V_we0),
    .d0(20'd0),
    .q0(lbuf_0_1_V_q0),
    .address1(lbuf_0_1_V_address1),
    .ce1(lbuf_0_1_V_ce1),
    .we1(lbuf_0_1_V_we1),
    .d1(lbuf_0_1_V_d1),
    .q1(lbuf_0_1_V_q1)
);

fp_conv_lbuf_0_0_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_1_0_V_address0),
    .ce0(lbuf_1_0_V_ce0),
    .we0(lbuf_1_0_V_we0),
    .d0(lbuf_1_1_V_q0),
    .q0(lbuf_1_0_V_q0),
    .address1(lbuf_1_0_V_address1),
    .ce1(lbuf_1_0_V_ce1),
    .we1(lbuf_1_0_V_we1),
    .d1(lbuf_1_0_V_d1)
);

fp_conv_lbuf_0_1_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_1_1_V_address0),
    .ce0(lbuf_1_1_V_ce0),
    .we0(lbuf_1_1_V_we0),
    .d0(20'd0),
    .q0(lbuf_1_1_V_q0),
    .address1(lbuf_1_1_V_address1),
    .ce1(lbuf_1_1_V_ce1),
    .we1(lbuf_1_1_V_we1),
    .d1(lbuf_1_1_V_d1),
    .q1(lbuf_1_1_V_q1)
);

fp_conv_lbuf_0_0_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_2_0_V_address0),
    .ce0(lbuf_2_0_V_ce0),
    .we0(lbuf_2_0_V_we0),
    .d0(lbuf_2_1_V_q0),
    .q0(lbuf_2_0_V_q0),
    .address1(lbuf_2_0_V_address1),
    .ce1(lbuf_2_0_V_ce1),
    .we1(lbuf_2_0_V_we1),
    .d1(lbuf_2_0_V_d1)
);

fp_conv_lbuf_0_1_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
lbuf_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_2_1_V_address0),
    .ce0(lbuf_2_1_V_ce0),
    .we0(lbuf_2_1_V_we0),
    .d0(20'd0),
    .q0(lbuf_2_1_V_q0),
    .address1(lbuf_2_1_V_address1),
    .ce1(lbuf_2_1_V_ce1),
    .we1(lbuf_2_1_V_we1),
    .d1(lbuf_2_1_V_d1),
    .q1(lbuf_2_1_V_q1)
);

fp_conv_dmem_0_0_V #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_0_0_V_address0),
    .ce0(dmem_0_0_V_ce0),
    .we0(dmem_0_0_V_we0),
    .d0(tmp_34_fu_4289_p18),
    .q0(dmem_0_0_V_q0)
);

fp_conv_dmem_0_0_V #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_0_1_V_address0),
    .ce0(dmem_0_1_V_ce0),
    .we0(dmem_0_1_V_we0),
    .d0(tmp_34_fu_4289_p18),
    .q0(dmem_0_1_V_q0)
);

fp_conv_dmem_0_0_V #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_1_0_V_address0),
    .ce0(dmem_1_0_V_ce0),
    .we0(dmem_1_0_V_we0),
    .d0(dmem_1_0_V_d0),
    .q0(dmem_1_0_V_q0)
);

fp_conv_dmem_1_1_V #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_1_1_V_address0),
    .ce0(dmem_1_1_V_ce0),
    .q0(dmem_1_1_V_q0)
);

fp_conv_mux_646_6bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 64 ),
    .din34_WIDTH( 64 ),
    .din35_WIDTH( 64 ),
    .din36_WIDTH( 64 ),
    .din37_WIDTH( 64 ),
    .din38_WIDTH( 64 ),
    .din39_WIDTH( 64 ),
    .din40_WIDTH( 64 ),
    .din41_WIDTH( 64 ),
    .din42_WIDTH( 64 ),
    .din43_WIDTH( 64 ),
    .din44_WIDTH( 64 ),
    .din45_WIDTH( 64 ),
    .din46_WIDTH( 64 ),
    .din47_WIDTH( 64 ),
    .din48_WIDTH( 64 ),
    .din49_WIDTH( 64 ),
    .din50_WIDTH( 64 ),
    .din51_WIDTH( 64 ),
    .din52_WIDTH( 64 ),
    .din53_WIDTH( 64 ),
    .din54_WIDTH( 64 ),
    .din55_WIDTH( 64 ),
    .din56_WIDTH( 64 ),
    .din57_WIDTH( 64 ),
    .din58_WIDTH( 64 ),
    .din59_WIDTH( 64 ),
    .din60_WIDTH( 64 ),
    .din61_WIDTH( 64 ),
    .din62_WIDTH( 64 ),
    .din63_WIDTH( 64 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 64 ))
fp_conv_mux_646_6bkb_U1(
    .din0(64'd17686201491131203978),
    .din1(64'd15840849920470085445),
    .din2(64'd18324586617794330184),
    .din3(64'd25632545185267628),
    .din4(64'd118500204294894591),
    .din5(64'd181272118344369296),
    .din6(64'd8726252327534388),
    .din7(64'd2914954605431881889),
    .din8(64'd24520067079800624),
    .din9(64'd33775692246417131),
    .din10(64'd18236159864342574294),
    .din11(64'd2309785703290633884),
    .din12(64'd151701793753071000),
    .din13(64'd12502559565987644144),
    .din14(64'd282601821889172036),
    .din15(64'd90634079175639026),
    .din16(64'd354095181378158634),
    .din17(64'd18081108169242114082),
    .din18(64'd82468568992121022),
    .din19(64'd1375852555214913483),
    .din20(64'd18306850524978213143),
    .din21(64'd1067125048940502590),
    .din22(64'd18426758473992763807),
    .din23(64'd18418042254673907895),
    .din24(64'd133421501215073204),
    .din25(64'd71214638012366669),
    .din26(64'd18320646196141294423),
    .din27(64'd238971946021550712),
    .din28(64'd151717937317675335),
    .din29(64'd1325180947726533385),
    .din30(64'd18012800846050754497),
    .din31(64'd2119788784149596163),
    .din32(64'd3719778025072755602),
    .din33(64'd13054740409629226384),
    .din34(64'd3430982159030388022),
    .din35(64'd13398126833046720965),
    .din36(64'd12956326255468206708),
    .din37(64'd3586917476882370441),
    .din38(64'd15067672020612881878),
    .din39(64'd6811898744831037313),
    .din40(64'd15270104905754278278),
    .din41(64'd4537989544795505647),
    .din42(64'd4890650192750837314),
    .din43(64'd17387944945375560043),
    .din44(64'd14123121851033867820),
    .din45(64'd3813487820413499103),
    .din46(64'd11817162528533641239),
    .din47(64'd6875758691383433535),
    .din48(64'd17967626623778637436),
    .din49(64'd16992545571570971474),
    .din50(64'd8771714345170350016),
    .din51(64'd846339958026741516),
    .din52(64'd17610168453049124389),
    .din53(64'd12453444575500814590),
    .din54(64'd8245471505753435513),
    .din55(64'd13893160218608809357),
    .din56(64'd8585106344354873041),
    .din57(64'd7218928041272939200),
    .din58(64'd10908213935773372183),
    .din59(64'd8428746931435788543),
    .din60(64'd15213266810099678777),
    .din61(64'd13682294032302061819),
    .din62(64'd12638358819234818675),
    .din63(64'd16605785980066186399),
    .din64(kh_word_V_fu_2350_p65),
    .dout(kh_word_V_fu_2350_p66)
);

fp_conv_mux_164_6cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
fp_conv_mux_164_6cud_U2(
    .din0(outwords_15_V_fu_528),
    .din1(outwords_15_V_1_fu_532),
    .din2(outwords_15_V_2_fu_536),
    .din3(outwords_15_V_3_fu_540),
    .din4(outwords_15_V_4_fu_544),
    .din5(outwords_15_V_5_fu_548),
    .din6(outwords_15_V_6_fu_552),
    .din7(outwords_15_V_7_fu_556),
    .din8(outwords_15_V_8_fu_560),
    .din9(outwords_15_V_9_fu_564),
    .din10(outwords_15_V_10_fu_568),
    .din11(outwords_15_V_11_fu_572),
    .din12(outwords_15_V_12_fu_576),
    .din13(outwords_15_V_13_fu_580),
    .din14(outwords_15_V_14_fu_584),
    .din15(outwords_15_V_15_fu_588),
    .din16(tmp_17_mid2_reg_5621_pp1_iter2_reg),
    .dout(p_Val2_5_fu_4105_p18)
);

fp_conv_mux_164_6cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
fp_conv_mux_164_6cud_U3(
    .din0(outwords_15_V_fu_528),
    .din1(outwords_15_V_1_fu_532),
    .din2(outwords_15_V_2_fu_536),
    .din3(outwords_15_V_3_fu_540),
    .din4(outwords_15_V_4_fu_544),
    .din5(outwords_15_V_5_fu_548),
    .din6(outwords_15_V_6_fu_552),
    .din7(outwords_15_V_7_fu_556),
    .din8(outwords_15_V_8_fu_560),
    .din9(outwords_15_V_9_fu_564),
    .din10(outwords_15_V_10_fu_568),
    .din11(outwords_15_V_11_fu_572),
    .din12(outwords_15_V_12_fu_576),
    .din13(outwords_15_V_13_fu_580),
    .din14(outwords_15_V_14_fu_584),
    .din15(outwords_15_V_15_fu_588),
    .din16(tmp_34_fu_4289_p17),
    .dout(tmp_34_fu_4289_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_flatten_fu_2668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter1_state37)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            if ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1)) begin
                ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
            end else if ((1'b1 == Output_1_V_V_ap_ack)) begin
                ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_2313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        dmem_j_reg_2221 <= 2'd0;
    end else if (((tmp_6_fu_4345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        dmem_j_reg_2221 <= dmem_j_1_reg_5810;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_4329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        dmem_k_reg_2232 <= 11'd0;
    end else if (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
        dmem_k_reg_2232 <= dmem_k_1_reg_5823;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (exitcond_fu_2291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_data_cnt_reg_2142 <= in_data_cnt_1_fu_2297_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_data_cnt_reg_2142 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2668_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten_reg_2177 <= indvar_flatten_next_fu_2674_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        indvar_flatten_reg_2177 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_1_reg_2153 <= n_V_reg_5546;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_1_reg_2153 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_5597 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_5_reg_2188 <= tmp_11_mid2_v_v_reg_5614;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_5_reg_2188 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_7_reg_2210 <= 5'd0;
    end else if (((tmp_19_fu_4258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        p_7_reg_2210 <= i_V_fu_4264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2668_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_8_reg_2199 <= c_V_fu_2882_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_8_reg_2199 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        wt_cnt_reg_2165 <= wt_cnt_1_reg_5556;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wt_cnt_reg_2165 <= 8'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677 == 1'd0) & (exitcond_flatten_reg_5597 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bvh_d_index_reg_5780 <= bvh_d_index_fu_3767_p2;
        p_Val2_12_0_0_1_reg_5710 <= p_Val2_12_0_0_1_fu_3118_p2;
        p_Val2_12_0_1_reg_5715 <= p_Val2_12_0_1_fu_3149_p2;
        p_Val2_12_0_2_reg_5720 <= p_Val2_12_0_2_fu_3205_p2;
        tmp37_reg_5725 <= tmp37_fu_3682_p2;
        tmp41_reg_5730 <= tmp41_fu_3688_p2;
        tmp43_reg_5735 <= tmp43_fu_3694_p2;
        tmp46_reg_5740 <= tmp46_fu_3700_p2;
        tmp48_reg_5745 <= tmp48_fu_3706_p2;
        tmp49_reg_5750 <= tmp49_fu_3712_p2;
        tmp53_reg_5755 <= tmp53_fu_3718_p2;
        tmp55_reg_5760 <= tmp55_fu_3724_p2;
        tmp58_reg_5765 <= tmp58_fu_3740_p2;
        tmp59_reg_5770 <= tmp59_fu_3746_p2;
        tmp61_reg_5775 <= tmp61_fu_3752_p2;
        win_0_1_1_V_load_reg_5700 <= win_0_1_1_V_fu_464;
        win_0_2_1_V_load_reg_5705 <= win_0_2_1_V_fu_472;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        bvh_d_index_reg_5780_pp1_iter2_reg <= bvh_d_index_reg_5780;
        or_cond_9_reg_5677_pp1_iter2_reg <= or_cond_9_reg_5677_pp1_iter1_reg;
        tmp_17_mid2_reg_5621_pp1_iter2_reg <= tmp_17_mid2_reg_5621_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_j_1_reg_5810 <= dmem_j_1_fu_4335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_k_1_reg_5823 <= dmem_k_1_fu_4351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten_reg_5597 <= exitcond_flatten_fu_2668_p2;
        or_cond_9_reg_5677_pp1_iter1_reg <= or_cond_9_reg_5677;
        tmp_17_mid2_reg_5621_pp1_iter1_reg <= tmp_17_mid2_reg_5621;
        win_0_0_1_V_2_reg_5686 <= win_0_0_1_V_1_fu_460;
        win_1_1_1_V_2_reg_5691 <= win_1_1_1_V_1_fu_492;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2668_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_0_V_addr_32_reg_5641 <= tmp_30_fu_2860_p1;
        lbuf_0_1_V_addr_32_reg_5647 <= tmp_30_fu_2860_p1;
        lbuf_1_0_V_addr_32_reg_5653 <= tmp_30_fu_2860_p1;
        lbuf_1_1_V_addr_32_reg_5659 <= tmp_30_fu_2860_p1;
        lbuf_2_0_V_addr_32_reg_5665 <= tmp_30_fu_2860_p1;
        lbuf_2_1_V_addr_32_reg_5671 <= tmp_30_fu_2860_p1;
        or_cond_9_reg_5677 <= or_cond_9_fu_2876_p2;
        p_8_mid2_reg_5606 <= p_8_mid2_fu_2686_p3;
        tmp_17_mid2_reg_5621 <= tmp_17_mid2_fu_2770_p3;
        tmp_40_reg_5626 <= tmp_40_fu_2824_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        n_V_reg_5546 <= n_V_fu_2319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_10_fu_568 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_11_fu_572 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_12_fu_576 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_13_fu_580 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_14_fu_584 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_15_fu_588 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_1_fu_532 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_2_fu_536 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_3_fu_540 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_4_fu_544 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_5_fu_548 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_6_fu_552 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_7_fu_556 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_8_fu_560 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_9_fu_564 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter2_reg == 1'd0) & (tmp_17_mid2_reg_5621_pp1_iter2_reg == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        outwords_15_V_fu_528 <= outwords_0_V_fu_4146_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_9_reg_5677_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_15_2_2_2_reg_5785 <= p_Val2_15_2_2_2_fu_4092_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        r_V_reg_5790[9 : 4] <= r_V_fu_4246_p3[9 : 4];
        tmp_33_reg_5795 <= tmp_33_fu_4254_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2668_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_11_mid2_v_v_reg_5614 <= tmp_11_mid2_v_v_fu_2700_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_4329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        tmp_27_reg_5815 <= tmp_27_fu_4341_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_35_cast_reg_5592[23 : 6] <= tmp_35_cast_fu_2604_p1[23 : 6];
        wt_word_V_reg_5561 <= fp_conv_wt_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_5597 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        win_0_0_1_V_1_fu_460 <= win_V_0_0_2_3_fu_2996_p3;
        win_0_0_1_V_fu_456 <= win_0_0_1_V_1_fu_460;
        win_0_1_1_V_1_fu_468 <= win_0_1_2_V_fu_3004_p3;
        win_0_1_1_V_fu_464 <= win_0_1_1_V_1_fu_468;
        win_0_2_1_V_1_fu_476 <= win_0_2_2_V_fu_2991_p1;
        win_0_2_1_V_fu_472 <= win_0_2_1_V_1_fu_476;
        win_1_0_1_V_1_fu_484 <= win_V_1_0_2_3_fu_3023_p3;
        win_1_0_1_V_fu_480 <= win_1_0_1_V_1_fu_484;
        win_1_1_1_V_1_fu_492 <= win_1_1_2_V_fu_3031_p3;
        win_1_1_1_V_fu_488 <= win_1_1_1_V_1_fu_492;
        win_1_2_1_V_1_fu_500 <= {{p_Val2_2_fu_2978_p3[39:20]}};
        win_1_2_1_V_fu_496 <= win_1_2_1_V_1_fu_500;
        win_2_0_1_V_1_fu_508 <= win_V_2_0_2_3_fu_3050_p3;
        win_2_0_1_V_fu_504 <= win_2_0_1_V_1_fu_508;
        win_2_1_1_V_1_fu_516 <= win_2_1_2_V_fu_3058_p3;
        win_2_1_1_V_fu_512 <= win_2_1_1_V_1_fu_516;
        win_2_2_1_V_1_fu_524 <= {{p_Val2_2_fu_2978_p3[59:40]}};
        win_2_2_1_V_fu_520 <= win_2_2_1_V_1_fu_524;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        wt_cnt_1_reg_5556 <= wt_cnt_1_fu_2330_p2;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (exitcond_fu_2291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_2291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state45))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_condition_pp1_exit_iter1_state37 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state37 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_fu_4329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten_reg_5597 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_p_5_phi_fu_2192_p4 = tmp_11_mid2_v_v_reg_5614;
    end else begin
        ap_phi_mux_p_5_phi_fu_2192_p4 = p_5_reg_2188;
    end
end

always @ (*) begin
    if (((tmp_1_fu_4329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_0_0_V_address0 = tmp_9_fu_4357_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_0_0_V_address0 = tmp_22_fu_4279_p1;
    end else begin
        dmem_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state41))) begin
        dmem_0_0_V_ce0 = 1'b1;
    end else begin
        dmem_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_19_fu_4258_p2 == 1'd0) & (tmp_33_reg_5795 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        dmem_0_0_V_we0 = 1'b1;
    end else begin
        dmem_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_0_1_V_address0 = tmp_9_fu_4357_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_0_1_V_address0 = tmp_22_fu_4279_p1;
    end else begin
        dmem_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state41))) begin
        dmem_0_1_V_ce0 = 1'b1;
    end else begin
        dmem_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_19_fu_4258_p2 == 1'd0) & (tmp_33_reg_5795 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        dmem_0_1_V_we0 = 1'b1;
    end else begin
        dmem_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dmem_1_0_V_address0 = tmp_28_fu_2854_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dmem_1_0_V_address0 = tmp_fu_2303_p1;
    end else begin
        dmem_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        dmem_1_0_V_ce0 = 1'b1;
    end else begin
        dmem_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (exitcond_fu_2291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        dmem_1_0_V_we0 = 1'b1;
    end else begin
        dmem_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dmem_1_1_V_ce0 = 1'b1;
    end else begin
        dmem_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        fp_conv_wt_ce0 = 1'b1;
    end else begin
        fp_conv_wt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_0_V_address0 = tmp_30_fu_2860_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_0_0_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_0_0_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_0_0_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_0_0_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_0_0_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_0_0_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_0_0_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_0_0_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_0_0_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_0_0_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_0_0_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_0_0_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_0_0_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_0_0_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_0_0_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_0_0_V_address0 = 64'd0;
    end else begin
        lbuf_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_0_V_address1 = lbuf_0_0_V_addr_32_reg_5641;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_0_0_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_0_0_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_0_0_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_0_0_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_0_0_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_0_0_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_0_0_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_0_0_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_0_0_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_0_0_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_0_0_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_0_0_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_0_0_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_0_0_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_0_0_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_0_0_V_address1 = 64'd1;
    end else begin
        lbuf_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_0_V_ce0 = 1'b1;
    end else begin
        lbuf_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_0_V_ce1 = 1'b1;
    end else begin
        lbuf_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_0_V_d1 = lbuf_0_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_0_0_V_d1 = lbuf_0_1_V_q1;
    end else begin
        lbuf_0_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_0_0_V_we0 = 1'b1;
    end else begin
        lbuf_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_0_V_we1 = 1'b1;
    end else begin
        lbuf_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_1_V_address0 = tmp_30_fu_2860_p1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_0_1_V_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_0_1_V_address0 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_0_1_V_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_0_1_V_address0 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_0_1_V_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_0_1_V_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_0_1_V_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_0_1_V_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_0_1_V_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_0_1_V_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_0_1_V_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_0_1_V_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_0_1_V_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_0_1_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_0_1_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_0_1_V_address0 = 64'd0;
    end else begin
        lbuf_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_1_V_address1 = lbuf_0_1_V_addr_32_reg_5647;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_0_1_V_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_0_1_V_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_0_1_V_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_0_1_V_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_0_1_V_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_0_1_V_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_0_1_V_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_0_1_V_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_0_1_V_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_0_1_V_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_0_1_V_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_0_1_V_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_0_1_V_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_0_1_V_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_0_1_V_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_0_1_V_address1 = 64'd1;
    end else begin
        lbuf_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_1_V_ce0 = 1'b1;
    end else begin
        lbuf_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_1_V_ce1 = 1'b1;
    end else begin
        lbuf_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_0_1_V_d1 = win_0_2_2_V_fu_2991_p1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_0_1_V_d1 = 20'd0;
    end else begin
        lbuf_0_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_0_1_V_we0 = 1'b1;
    end else begin
        lbuf_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_0_1_V_we1 = 1'b1;
    end else begin
        lbuf_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_0_V_address0 = tmp_30_fu_2860_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_1_0_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_1_0_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_1_0_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_1_0_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_1_0_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_1_0_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_1_0_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_1_0_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_1_0_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_1_0_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_1_0_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_1_0_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_1_0_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_1_0_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_1_0_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_1_0_V_address0 = 64'd0;
    end else begin
        lbuf_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_0_V_address1 = lbuf_1_0_V_addr_32_reg_5653;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_1_0_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_1_0_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_1_0_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_1_0_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_1_0_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_1_0_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_1_0_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_1_0_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_1_0_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_1_0_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_1_0_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_1_0_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_1_0_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_1_0_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_1_0_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_1_0_V_address1 = 64'd1;
    end else begin
        lbuf_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_0_V_ce0 = 1'b1;
    end else begin
        lbuf_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_0_V_ce1 = 1'b1;
    end else begin
        lbuf_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_0_V_d1 = lbuf_1_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_1_0_V_d1 = lbuf_1_1_V_q1;
    end else begin
        lbuf_1_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_1_0_V_we0 = 1'b1;
    end else begin
        lbuf_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_0_V_we1 = 1'b1;
    end else begin
        lbuf_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_1_V_address0 = tmp_30_fu_2860_p1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_1_1_V_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_1_1_V_address0 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_1_1_V_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_1_1_V_address0 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_1_1_V_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_1_1_V_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_1_1_V_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_1_1_V_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_1_1_V_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_1_1_V_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_1_1_V_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_1_1_V_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_1_1_V_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_1_1_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_1_1_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_1_1_V_address0 = 64'd0;
    end else begin
        lbuf_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_1_V_address1 = lbuf_1_1_V_addr_32_reg_5659;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_1_1_V_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_1_1_V_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_1_1_V_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_1_1_V_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_1_1_V_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_1_1_V_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_1_1_V_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_1_1_V_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_1_1_V_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_1_1_V_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_1_1_V_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_1_1_V_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_1_1_V_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_1_1_V_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_1_1_V_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_1_1_V_address1 = 64'd1;
    end else begin
        lbuf_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_1_V_ce0 = 1'b1;
    end else begin
        lbuf_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_1_V_ce1 = 1'b1;
    end else begin
        lbuf_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_1_1_V_d1 = {{p_Val2_2_fu_2978_p3[39:20]}};
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_1_1_V_d1 = 20'd0;
    end else begin
        lbuf_1_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_1_1_V_we0 = 1'b1;
    end else begin
        lbuf_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_1_1_V_we1 = 1'b1;
    end else begin
        lbuf_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_0_V_address0 = tmp_30_fu_2860_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_2_0_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_2_0_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_2_0_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_2_0_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_2_0_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_2_0_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_2_0_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_2_0_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_2_0_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_2_0_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_2_0_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_2_0_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_2_0_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_2_0_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_2_0_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_2_0_V_address0 = 64'd0;
    end else begin
        lbuf_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_0_V_address1 = lbuf_2_0_V_addr_32_reg_5665;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        lbuf_2_0_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        lbuf_2_0_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_2_0_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        lbuf_2_0_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lbuf_2_0_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lbuf_2_0_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        lbuf_2_0_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_2_0_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lbuf_2_0_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        lbuf_2_0_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        lbuf_2_0_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbuf_2_0_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        lbuf_2_0_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_2_0_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lbuf_2_0_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_2_0_V_address1 = 64'd1;
    end else begin
        lbuf_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_0_V_ce0 = 1'b1;
    end else begin
        lbuf_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_0_V_ce1 = 1'b1;
    end else begin
        lbuf_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_0_V_d1 = lbuf_2_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_2_0_V_d1 = lbuf_2_1_V_q1;
    end else begin
        lbuf_2_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_2_0_V_we0 = 1'b1;
    end else begin
        lbuf_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_0_V_we1 = 1'b1;
    end else begin
        lbuf_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_1_V_address0 = tmp_30_fu_2860_p1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_2_1_V_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_2_1_V_address0 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_2_1_V_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_2_1_V_address0 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_2_1_V_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_2_1_V_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_2_1_V_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_2_1_V_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_2_1_V_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_2_1_V_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_2_1_V_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_2_1_V_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_2_1_V_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_2_1_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_2_1_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_2_1_V_address0 = 64'd0;
    end else begin
        lbuf_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_1_V_address1 = lbuf_2_1_V_addr_32_reg_5671;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state19))) begin
        lbuf_2_1_V_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state18))) begin
        lbuf_2_1_V_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state17))) begin
        lbuf_2_1_V_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state16))) begin
        lbuf_2_1_V_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state15))) begin
        lbuf_2_1_V_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14))) begin
        lbuf_2_1_V_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state13))) begin
        lbuf_2_1_V_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12))) begin
        lbuf_2_1_V_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        lbuf_2_1_V_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10))) begin
        lbuf_2_1_V_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        lbuf_2_1_V_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8))) begin
        lbuf_2_1_V_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        lbuf_2_1_V_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        lbuf_2_1_V_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        lbuf_2_1_V_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_2_1_V_address1 = 64'd1;
    end else begin
        lbuf_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_1_V_ce0 = 1'b1;
    end else begin
        lbuf_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_1_V_ce1 = 1'b1;
    end else begin
        lbuf_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_2_1_V_d1 = {{p_Val2_2_fu_2978_p3[59:40]}};
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_2_1_V_d1 = 20'd0;
    end else begin
        lbuf_2_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        lbuf_2_1_V_we0 = 1'b1;
    end else begin
        lbuf_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((exitcond_flatten_reg_5597 == 1'd0) & (tmp_29_fu_2986_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        lbuf_2_1_V_we1 = 1'b1;
    end else begin
        lbuf_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (exitcond_fu_2291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)) & (exitcond_fu_2291_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_s_fu_2313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_19_fu_4258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state43 : begin
            if (((tmp_1_fu_4329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((tmp_6_fu_4345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Output_1_V_V = ((tmp_27_reg_5815[0:0] === 1'b1) ? dmem_0_1_V_q0 : dmem_0_0_V_q0);

assign addr_V_fu_2950_p2 = (tmp_11_mid2_fu_2915_p3 + tmp_27_cast_fu_2947_p1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((exitcond_fu_2291_p2 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld));
end

assign ap_block_state36_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign bvh_d_index_fu_3767_p2 = (p_6_mid2_fu_2922_p3 + tmp63_cast_fu_3763_p1);

assign c_V_fu_2882_p2 = (p_8_mid2_fu_2686_p3 + 6'd1);

assign dmem_1_0_V_d0 = Input_1_V_V[63:0];

assign dmem_1_1_V_address0 = tmp_28_fu_2854_p1;

assign dmem_j_1_fu_4335_p2 = (dmem_j_reg_2221 + 2'd1);

assign dmem_k_1_fu_4351_p2 = (dmem_k_reg_2232 + 11'd1);

assign exitcond_flatten_fu_2668_p2 = ((indvar_flatten_reg_2177 == 11'd1089) ? 1'b1 : 1'b0);

assign exitcond_fu_2291_p2 = ((in_data_cnt_reg_2142 == 11'd1024) ? 1'b1 : 1'b0);

assign fp_conv_wt_address0 = tmp_4_fu_2325_p1;

assign i_V_fu_4264_p2 = (p_7_reg_2210 + 5'd1);

assign in_data_cnt_1_fu_2297_p2 = (in_data_cnt_reg_2142 + 11'd1);

assign index_assign_cast_fu_4098_p1 = $signed(bvh_d_index_reg_5780_pp1_iter2_reg);

assign indvar_flatten_next_fu_2674_p2 = (indvar_flatten_reg_2177 + 11'd1);

assign kh_word_V_fu_2350_p65 = {{p_1_reg_2153[7:2]}};

assign n_V_fu_2319_p2 = (p_1_reg_2153 + 8'd1);

assign off_V_fu_2336_p1 = p_1_reg_2153[1:0];

assign or_cond_9_fu_2876_p2 = (tmp_31_fu_2870_p2 | tmp_12_mid2_fu_2714_p3);

assign or_cond_fu_2532_p2 = (sel_tmp3_fu_2526_p2 | sel_tmp1_fu_2508_p2);

always @ (*) begin
    outwords_0_V_fu_4146_p4 = p_Val2_5_fu_4105_p18;
    outwords_0_V_fu_4146_p4[index_assign_cast_fu_4098_p1] = |(p_Repl2_s_fu_4142_p1);
end

assign p_6_mid2_fu_2922_p3 = {{tmp_40_reg_5626}, {5'd0}};

assign p_6_mid2_v_v_v_v_fu_2778_p3 = ((tmp_36_fu_2680_p2[0:0] === 1'b1) ? ap_phi_mux_p_5_phi_fu_2192_p4 : r_V_3_fu_2614_p2);

assign p_7_cast_fu_4270_p1 = p_7_reg_2210;

assign p_8_mid2_fu_2686_p3 = ((tmp_36_fu_2680_p2[0:0] === 1'b1) ? 6'd0 : p_8_reg_2199);

assign p_Repl2_s_fu_4142_p1 = tmp_37_fu_4101_p2;

assign p_Val2_12_0_0_1_fu_3118_p2 = (20'd0 - win_0_0_1_V_1_fu_460);

assign p_Val2_12_0_0_1_wi_fu_3870_p3 = ((tmp_52_fu_3863_p3[0:0] === 1'b1) ? p_Val2_12_0_0_1_reg_5710 : win_0_0_1_V_2_reg_5686);

assign p_Val2_12_0_0_2_fu_3131_p2 = (20'd0 - win_V_0_0_2_3_fu_2996_p3);

assign p_Val2_12_0_1_0_wi_fu_3887_p3 = ((tmp_54_fu_3880_p3[0:0] === 1'b1) ? p_Val2_12_0_1_reg_5715 : win_0_1_1_V_load_reg_5700);

assign p_Val2_12_0_1_1_fu_3162_p2 = (20'd0 - win_0_1_1_V_1_fu_468);

assign p_Val2_12_0_1_1_wi_fu_3168_p3 = ((tmp_55_fu_3155_p3[0:0] === 1'b1) ? p_Val2_12_0_1_1_fu_3162_p2 : win_0_1_1_V_1_fu_468);

assign p_Val2_12_0_1_2_fu_3187_p2 = (20'd0 - win_0_1_2_V_fu_3004_p3);

assign p_Val2_12_0_1_2_wi_fu_3193_p3 = ((tmp_56_fu_3180_p3[0:0] === 1'b1) ? p_Val2_12_0_1_2_fu_3187_p2 : win_0_1_2_V_fu_3004_p3);

assign p_Val2_12_0_1_fu_3149_p2 = (20'd0 - win_0_1_1_V_fu_464);

assign p_Val2_12_0_2_0_wi_fu_3904_p3 = ((tmp_57_fu_3897_p3[0:0] === 1'b1) ? p_Val2_12_0_2_reg_5720 : win_0_2_1_V_load_reg_5705);

assign p_Val2_12_0_2_1_fu_3218_p2 = (20'd0 - win_0_2_1_V_1_fu_476);

assign p_Val2_12_0_2_1_wi_fu_3224_p3 = ((tmp_58_fu_3211_p3[0:0] === 1'b1) ? p_Val2_12_0_2_1_fu_3218_p2 : win_0_2_1_V_1_fu_476);

assign p_Val2_12_0_2_2_fu_3239_p2 = (20'd0 - win_0_2_2_V_fu_2991_p1);

assign p_Val2_12_0_2_2_s_fu_3245_p3 = ((tmp_59_fu_3236_p1[0:0] === 1'b1) ? p_Val2_12_0_2_2_fu_3239_p2 : win_0_2_2_V_fu_2991_p1);

assign p_Val2_12_0_2_fu_3205_p2 = (20'd0 - win_0_2_1_V_fu_472);

assign p_Val2_12_1_0_0_wi_fu_3270_p3 = ((tmp_60_fu_3257_p3[0:0] === 1'b1) ? p_Val2_12_1_fu_3264_p2 : win_1_0_1_V_fu_480);

assign p_Val2_12_1_0_1_fu_3289_p2 = (20'd0 - win_1_0_1_V_1_fu_484);

assign p_Val2_12_1_0_1_wi_fu_3295_p3 = ((tmp_61_fu_3282_p3[0:0] === 1'b1) ? p_Val2_12_1_0_1_fu_3289_p2 : win_1_0_1_V_1_fu_484);

assign p_Val2_12_1_0_2_fu_3314_p2 = (20'd0 - win_V_1_0_2_3_fu_3023_p3);

assign p_Val2_12_1_1_0_wi_fu_3345_p3 = ((tmp_63_fu_3332_p3[0:0] === 1'b1) ? p_Val2_12_1_1_fu_3339_p2 : win_1_1_1_V_fu_488);

assign p_Val2_12_1_1_1_fu_3921_p2 = (20'd0 - win_1_1_1_V_2_reg_5691);

assign p_Val2_12_1_1_1_wi_fu_3926_p3 = ((tmp_64_fu_3914_p3[0:0] === 1'b1) ? p_Val2_12_1_1_1_fu_3921_p2 : win_1_1_1_V_2_reg_5691);

assign p_Val2_12_1_1_2_fu_3364_p2 = (20'd0 - win_1_1_2_V_fu_3031_p3);

assign p_Val2_12_1_1_2_wi_fu_3370_p3 = ((tmp_65_fu_3357_p3[0:0] === 1'b1) ? p_Val2_12_1_1_2_fu_3364_p2 : win_1_1_2_V_fu_3031_p3);

assign p_Val2_12_1_1_fu_3339_p2 = (20'd0 - win_1_1_1_V_fu_488);

assign p_Val2_12_1_2_0_wi_fu_3395_p3 = ((tmp_66_fu_3382_p3[0:0] === 1'b1) ? p_Val2_12_1_2_fu_3389_p2 : win_1_2_1_V_fu_496);

assign p_Val2_12_1_2_1_fu_3414_p2 = (20'd0 - win_1_2_1_V_1_fu_500);

assign p_Val2_12_1_2_1_wi_fu_3420_p3 = ((tmp_67_fu_3407_p3[0:0] === 1'b1) ? p_Val2_12_1_2_1_fu_3414_p2 : win_1_2_1_V_1_fu_500);

assign p_Val2_12_1_2_2_fu_3439_p2 = (20'd0 - win_1_2_2_V_fu_3012_p4);

assign p_Val2_12_1_2_2_s_fu_3445_p3 = ((tmp_68_fu_3432_p3[0:0] === 1'b1) ? p_Val2_12_1_2_2_fu_3439_p2 : win_1_2_2_V_fu_3012_p4);

assign p_Val2_12_1_2_fu_3389_p2 = (20'd0 - win_1_2_1_V_fu_496);

assign p_Val2_12_1_fu_3264_p2 = (20'd0 - win_1_0_1_V_fu_480);

assign p_Val2_12_2_0_0_wi_fu_3470_p3 = ((tmp_69_fu_3457_p3[0:0] === 1'b1) ? p_Val2_12_2_fu_3464_p2 : win_2_0_1_V_fu_504);

assign p_Val2_12_2_0_1_fu_3489_p2 = (20'd0 - win_2_0_1_V_1_fu_508);

assign p_Val2_12_2_0_1_wi_fu_3495_p3 = ((tmp_70_fu_3482_p3[0:0] === 1'b1) ? p_Val2_12_2_0_1_fu_3489_p2 : win_2_0_1_V_1_fu_508);

assign p_Val2_12_2_0_2_fu_3514_p2 = (20'd0 - win_V_2_0_2_3_fu_3050_p3);

assign p_Val2_12_2_1_0_wi_fu_3545_p3 = ((tmp_72_fu_3532_p3[0:0] === 1'b1) ? p_Val2_12_2_1_fu_3539_p2 : win_2_1_1_V_fu_512);

assign p_Val2_12_2_1_1_fu_3564_p2 = (20'd0 - win_2_1_1_V_1_fu_516);

assign p_Val2_12_2_1_1_wi_fu_3570_p3 = ((tmp_73_fu_3557_p3[0:0] === 1'b1) ? p_Val2_12_2_1_1_fu_3564_p2 : win_2_1_1_V_1_fu_516);

assign p_Val2_12_2_1_2_fu_3589_p2 = (20'd0 - win_2_1_2_V_fu_3058_p3);

assign p_Val2_12_2_1_2_wi_fu_3595_p3 = ((tmp_74_fu_3582_p3[0:0] === 1'b1) ? p_Val2_12_2_1_2_fu_3589_p2 : win_2_1_2_V_fu_3058_p3);

assign p_Val2_12_2_1_fu_3539_p2 = (20'd0 - win_2_1_1_V_fu_512);

assign p_Val2_12_2_2_0_wi_fu_3620_p3 = ((tmp_75_fu_3607_p3[0:0] === 1'b1) ? p_Val2_12_2_2_fu_3614_p2 : win_2_2_1_V_fu_520);

assign p_Val2_12_2_2_1_fu_3639_p2 = (20'd0 - win_2_2_1_V_1_fu_524);

assign p_Val2_12_2_2_1_wi_fu_3645_p3 = ((tmp_76_fu_3632_p3[0:0] === 1'b1) ? p_Val2_12_2_2_1_fu_3639_p2 : win_2_2_1_V_1_fu_524);

assign p_Val2_12_2_2_2_fu_3664_p2 = (20'd0 - win_2_2_2_V_fu_3039_p4);

assign p_Val2_12_2_2_2_s_fu_3670_p3 = ((tmp_77_fu_3657_p3[0:0] === 1'b1) ? p_Val2_12_2_2_2_fu_3664_p2 : win_2_2_2_V_fu_3039_p4);

assign p_Val2_12_2_2_fu_3614_p2 = (20'd0 - win_2_2_1_V_fu_520);

assign p_Val2_12_2_fu_3464_p2 = (20'd0 - win_2_0_1_V_fu_504);

assign p_Val2_14_0_0_2_fu_3137_p3 = ((tmp_53_fu_3124_p3[0:0] === 1'b1) ? p_Val2_12_0_0_2_fu_3131_p2 : win_V_0_0_2_3_fu_2996_p3);

assign p_Val2_14_1_0_2_fu_3320_p3 = ((tmp_62_fu_3307_p3[0:0] === 1'b1) ? p_Val2_12_1_0_2_fu_3314_p2 : win_V_1_0_2_3_fu_3023_p3);

assign p_Val2_14_2_0_2_fu_3520_p3 = ((tmp_71_fu_3507_p3[0:0] === 1'b1) ? p_Val2_12_2_0_2_fu_3514_p2 : win_V_2_0_2_3_fu_3050_p3);

assign p_Val2_15_2_2_2_fu_4092_p2 = (tmp38_fu_4012_p2 + tmp50_fu_4086_p2);

assign p_Val2_2_fu_2978_p3 = ((sel_tmp5_fu_2972_p2[0:0] === 1'b1) ? dmem_1_1_V_q0 : sel_tmp4_fu_2964_p3);

assign p_Val2_4_fu_3106_p3 = ((tmp_51_fu_3093_p3[0:0] === 1'b1) ? p_Val2_s_fu_3100_p2 : win_0_0_1_V_fu_456);

assign p_Val2_s_fu_3100_p2 = (20'd0 - win_0_0_1_V_fu_456);

assign p_neg_fu_2628_p2 = (6'd1 - ap_phi_mux_p_5_phi_fu_2192_p4);

assign p_neg_mid1_fu_2730_p2 = (6'd0 - ap_phi_mux_p_5_phi_fu_2192_p4);

assign r_V_1_fu_4274_p2 = (r_V_reg_5790 + p_7_cast_fu_4270_p1);

assign r_V_2_fu_2848_p2 = (tmp_35_fu_2844_p1 + tmp_36_mid2_fu_2836_p3);

assign r_V_3_fu_2614_p2 = ($signed(ap_phi_mux_p_5_phi_fu_2192_p4) + $signed(6'd63));

assign r_V_fu_4246_p3 = {{tmp_32_fu_4236_p4}, {4'd0}};

assign r_V_s_fu_2694_p2 = (6'd1 + ap_phi_mux_p_5_phi_fu_2192_p4);

assign rev_fu_2941_p2 = (tmp_47_fu_2933_p3 ^ 1'd1);

assign sel_tmp1_fu_2508_p2 = (tmp_4_i_fu_2490_p2 & sel_tmp_fu_2502_p2);

assign sel_tmp2_fu_2520_p2 = (sel_tmp33_demorgan_fu_2514_p2 ^ 1'd1);

assign sel_tmp33_demorgan_fu_2514_p2 = (tmp_4_i_fu_2490_p2 | tmp_3_i_fu_2484_p2);

assign sel_tmp3_fu_2526_p2 = (tmp_5_i_fu_2496_p2 & sel_tmp2_fu_2520_p2);

assign sel_tmp4_fu_2964_p3 = ((tmp_47_fu_2933_p3[0:0] === 1'b1) ? 64'd0 : dmem_1_0_V_q0);

assign sel_tmp5_fu_2972_p2 = (tmp_48_fu_2956_p3 & rev_fu_2941_p2);

assign sel_tmp_fu_2502_p2 = (tmp_3_i_fu_2484_p2 ^ 1'd1);

assign tmp37_fu_3682_p2 = ($signed(tmp_67_0_0_2_cast_fu_3145_p1) + $signed(tmp_67_0_cast_fu_3114_p1));

assign tmp38_fu_4012_p2 = ($signed(tmp39_cast_fu_3969_p1) + $signed(tmp44_cast_fu_4008_p1));

assign tmp39_cast_fu_3969_p1 = $signed(tmp39_fu_3963_p2);

assign tmp39_fu_3963_p2 = ($signed(tmp40_cast_fu_3946_p1) + $signed(tmp42_cast_fu_3959_p1));

assign tmp40_cast_fu_3946_p1 = $signed(tmp40_fu_3940_p2);

assign tmp40_fu_3940_p2 = ($signed(tmp_67_0_0_1_cast_fu_3876_p1) + $signed(tmp41_cast_fu_3937_p1));

assign tmp41_cast_fu_3937_p1 = $signed(tmp37_reg_5725);

assign tmp41_fu_3688_p2 = ($signed(tmp_67_0_1_2_cast_fu_3201_p1) + $signed(tmp_67_0_1_1_cast_fu_3176_p1));

assign tmp42_cast_fu_3959_p1 = $signed(tmp42_fu_3953_p2);

assign tmp42_fu_3953_p2 = ($signed(tmp_67_0_1_cast_fu_3893_p1) + $signed(tmp43_cast_fu_3950_p1));

assign tmp43_cast_fu_3950_p1 = $signed(tmp41_reg_5730);

assign tmp43_fu_3694_p2 = ($signed(tmp_67_0_2_2_cast_fu_3253_p1) + $signed(tmp_67_0_2_1_cast_fu_3232_p1));

assign tmp44_cast_fu_4008_p1 = $signed(tmp44_fu_4002_p2);

assign tmp44_fu_4002_p2 = ($signed(tmp45_cast_fu_3982_p1) + $signed(tmp47_cast_fu_3998_p1));

assign tmp45_cast_fu_3982_p1 = $signed(tmp45_fu_3976_p2);

assign tmp45_fu_3976_p2 = ($signed(tmp_67_0_2_cast_fu_3910_p1) + $signed(tmp46_cast_fu_3973_p1));

assign tmp46_cast_fu_3973_p1 = $signed(tmp43_reg_5735);

assign tmp46_fu_3700_p2 = ($signed(tmp_67_1_0_1_cast_fu_3303_p1) + $signed(tmp_67_1_cast_fu_3278_p1));

assign tmp47_cast_fu_3998_p1 = $signed(tmp47_fu_3992_p2);

assign tmp47_fu_3992_p2 = ($signed(tmp48_cast_fu_3986_p1) + $signed(tmp49_cast_fu_3989_p1));

assign tmp48_cast_fu_3986_p1 = $signed(tmp46_reg_5740);

assign tmp48_fu_3706_p2 = ($signed(tmp_67_1_1_cast_fu_3353_p1) + $signed(tmp_67_1_0_2_cast_fu_3328_p1));

assign tmp49_cast_fu_3989_p1 = $signed(tmp48_reg_5745);

assign tmp49_fu_3712_p2 = ($signed(tmp_67_1_2_cast_fu_3403_p1) + $signed(tmp_67_1_1_2_cast_fu_3378_p1));

assign tmp50_fu_4086_p2 = ($signed(tmp51_cast_fu_4053_p1) + $signed(tmp57_cast_fu_4082_p1));

assign tmp51_cast_fu_4053_p1 = $signed(tmp51_fu_4047_p2);

assign tmp51_fu_4047_p2 = ($signed(tmp52_cast_fu_4027_p1) + $signed(tmp54_cast_fu_4043_p1));

assign tmp52_cast_fu_4027_p1 = $signed(tmp52_fu_4021_p2);

assign tmp52_fu_4021_p2 = ($signed(tmp_67_1_1_1_cast_fu_3933_p1) + $signed(tmp53_cast_fu_4018_p1));

assign tmp53_cast_fu_4018_p1 = $signed(tmp49_reg_5750);

assign tmp53_fu_3718_p2 = ($signed(tmp_67_1_2_2_cast_fu_3453_p1) + $signed(tmp_67_1_2_1_cast_fu_3428_p1));

assign tmp54_cast_fu_4043_p1 = $signed(tmp54_fu_4037_p2);

assign tmp54_fu_4037_p2 = ($signed(tmp55_cast_fu_4031_p1) + $signed(tmp56_cast_fu_4034_p1));

assign tmp55_cast_fu_4031_p1 = $signed(tmp53_reg_5755);

assign tmp55_fu_3724_p2 = ($signed(tmp_67_2_0_1_cast_fu_3503_p1) + $signed(tmp_67_2_cast_fu_3478_p1));

assign tmp56_cast_fu_4034_p1 = $signed(tmp55_reg_5760);

assign tmp56_fu_3730_p2 = ($signed(tmp_67_2_1_1_cast_fu_3578_p1) + $signed(tmp_67_2_1_cast_fu_3553_p1));

assign tmp57_cast_fu_4082_p1 = $signed(tmp57_fu_4076_p2);

assign tmp57_fu_4076_p2 = ($signed(tmp58_cast_fu_4057_p1) + $signed(tmp60_cast_fu_4072_p1));

assign tmp58_cast_fu_4057_p1 = $signed(tmp58_reg_5765);

assign tmp58_fu_3740_p2 = ($signed(tmp_67_2_0_2_cast_fu_3528_p1) + $signed(tmp59_cast_fu_3736_p1));

assign tmp59_cast_fu_3736_p1 = $signed(tmp56_fu_3730_p2);

assign tmp59_fu_3746_p2 = ($signed(tmp_67_2_2_cast_fu_3628_p1) + $signed(tmp_67_2_1_2_cast_fu_3603_p1));

assign tmp60_cast_fu_4072_p1 = $signed(tmp60_fu_4066_p2);

assign tmp60_fu_4066_p2 = ($signed(tmp61_cast_fu_4060_p1) + $signed(tmp62_cast_fu_4063_p1));

assign tmp61_cast_fu_4060_p1 = $signed(tmp59_reg_5770);

assign tmp61_fu_3752_p2 = ($signed(tmp_67_2_2_2_cast_fu_3678_p1) + $signed(tmp_67_2_2_1_cast_fu_3653_p1));

assign tmp62_cast_fu_4063_p1 = $signed(tmp61_reg_5775);

assign tmp62_fu_3758_p2 = ($signed(6'd63) + $signed(p_8_mid2_reg_5606));

assign tmp63_cast_fu_3763_p1 = tmp62_fu_3758_p2;

assign tmp_10_fu_2558_p3 = ((sel_tmp3_fu_2526_p2[0:0] === 1'b1) ? tmp_5_fu_2538_p4 : tmp_7_fu_2548_p4);

assign tmp_11_mid2_fu_2915_p3 = {{tmp_11_mid2_v_v_reg_5614}, {5'd0}};

assign tmp_11_mid2_v_v_fu_2700_p3 = ((tmp_36_fu_2680_p2[0:0] === 1'b1) ? r_V_s_fu_2694_p2 : ap_phi_mux_p_5_phi_fu_2192_p4);

assign tmp_12_fu_2608_p2 = ((ap_phi_mux_p_5_phi_fu_2192_p4 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_12_mid1_fu_2708_p2 = ((r_V_s_fu_2694_p2 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_12_mid2_fu_2714_p3 = ((tmp_36_fu_2680_p2[0:0] === 1'b1) ? tmp_12_mid1_fu_2708_p2 : tmp_12_fu_2608_p2);

assign tmp_13_fu_2570_p4 = {{kh_word_V_fu_2350_p66[63:48]}};

assign tmp_14_fu_2580_p3 = ((tmp_3_i_fu_2484_p2[0:0] === 1'b1) ? tmp_20_fu_2566_p1 : tmp_13_fu_2570_p4);

assign tmp_15_fu_2644_p2 = (4'd0 - tmp_23_fu_2634_p4);

assign tmp_15_mid1_fu_2746_p2 = (4'd0 - tmp_23_mid1_fu_2736_p4);

assign tmp_16_fu_2650_p4 = {{r_V_3_fu_2614_p2[4:1]}};

assign tmp_16_mid1_fu_2752_p4 = {{ap_phi_mux_p_5_phi_fu_2192_p4[4:1]}};

assign tmp_17_fu_2660_p3 = ((tmp_26_fu_2620_p3[0:0] === 1'b1) ? tmp_15_fu_2644_p2 : tmp_16_fu_2650_p4);

assign tmp_17_mid1_fu_2762_p3 = ((tmp_38_fu_2722_p3[0:0] === 1'b1) ? tmp_15_mid1_fu_2746_p2 : tmp_16_mid1_fu_2752_p4);

assign tmp_17_mid2_fu_2770_p3 = ((tmp_36_fu_2680_p2[0:0] === 1'b1) ? tmp_17_mid1_fu_2762_p3 : tmp_17_fu_2660_p3);

assign tmp_18_fu_2588_p3 = ((or_cond_fu_2532_p2[0:0] === 1'b1) ? tmp_10_fu_2558_p3 : tmp_14_fu_2580_p3);

assign tmp_19_fu_4258_p2 = ((p_7_reg_2210 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_1_fu_4329_p2 = ((dmem_j_reg_2221 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_20_fu_2566_p1 = kh_word_V_fu_2350_p66[15:0];

assign tmp_22_fu_4279_p1 = r_V_1_fu_4274_p2;

assign tmp_23_fu_2634_p4 = {{p_neg_fu_2628_p2[4:1]}};

assign tmp_23_mid1_fu_2736_p4 = {{p_neg_mid1_fu_2730_p2[4:1]}};

assign tmp_25_fu_2929_p2 = (tmp_11_mid2_v_v_reg_5614 | p_8_mid2_reg_5606);

assign tmp_26_fu_2620_p3 = r_V_3_fu_2614_p2[32'd5];

assign tmp_27_cast_fu_2947_p1 = p_8_mid2_reg_5606;

assign tmp_27_fu_4341_p1 = dmem_j_reg_2221[0:0];

assign tmp_28_fu_2854_p1 = r_V_2_fu_2848_p2;

assign tmp_29_fu_2986_p2 = ((p_8_mid2_reg_5606 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_30_fu_2860_p1 = p_8_mid2_fu_2686_p3;

assign tmp_31_fu_2870_p2 = ((p_8_mid2_fu_2686_p3 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_32_fu_4236_p4 = {{p_1_reg_2153[6:1]}};

assign tmp_33_fu_4254_p1 = p_1_reg_2153[0:0];

assign tmp_34_fu_4289_p17 = p_7_reg_2210[3:0];

assign tmp_35_cast_fu_2604_p1 = $signed(tmp_8_fu_2596_p3);

assign tmp_35_fu_2844_p1 = p_8_mid2_fu_2686_p3;

assign tmp_36_fu_2680_p2 = ((p_8_reg_2199 == 6'd33) ? 1'b1 : 1'b0);

assign tmp_36_mid2_fu_2836_p3 = {{tmp_46_fu_2832_p1}, {5'd0}};

assign tmp_37_fu_4101_p2 = (($signed(p_Val2_15_2_2_2_reg_5785) < $signed(tmp_35_cast_reg_5592)) ? 1'b1 : 1'b0);

assign tmp_38_fu_2722_p3 = ap_phi_mux_p_5_phi_fu_2192_p4[32'd5];

assign tmp_39_fu_2816_p3 = {{1'd0}, {tmp_42_fu_2794_p1}};

assign tmp_3_i_fu_2484_p2 = ((off_V_fu_2336_p1 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_2824_p3 = ((tmp_41_fu_2786_p3[0:0] === 1'b1) ? tmp_45_fu_2810_p2 : tmp_39_fu_2816_p3);

assign tmp_41_fu_2786_p3 = p_6_mid2_v_v_v_v_fu_2778_p3[32'd5];

assign tmp_42_fu_2794_p1 = p_6_mid2_v_v_v_v_fu_2778_p3[0:0];

assign tmp_43_fu_2798_p1 = p_6_mid2_v_v_v_v_fu_2778_p3[0:0];

assign tmp_44_fu_2802_p3 = {{1'd0}, {tmp_43_fu_2798_p1}};

assign tmp_45_fu_2810_p2 = (2'd0 - tmp_44_fu_2802_p3);

assign tmp_46_fu_2832_p1 = tmp_11_mid2_v_v_fu_2700_p3[4:0];

assign tmp_47_fu_2933_p3 = tmp_25_fu_2929_p2[32'd5];

assign tmp_48_fu_2956_p3 = addr_V_fu_2950_p2[32'd10];

assign tmp_4_fu_2325_p1 = wt_cnt_reg_2165;

assign tmp_4_i_fu_2490_p2 = ((off_V_fu_2336_p1 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_51_fu_3093_p3 = wt_word_V_reg_5561[32'd8];

assign tmp_52_fu_3863_p3 = wt_word_V_reg_5561[32'd7];

assign tmp_53_fu_3124_p3 = wt_word_V_reg_5561[32'd6];

assign tmp_54_fu_3880_p3 = wt_word_V_reg_5561[32'd5];

assign tmp_55_fu_3155_p3 = wt_word_V_reg_5561[32'd4];

assign tmp_56_fu_3180_p3 = wt_word_V_reg_5561[32'd3];

assign tmp_57_fu_3897_p3 = wt_word_V_reg_5561[32'd2];

assign tmp_58_fu_3211_p3 = wt_word_V_reg_5561[32'd1];

assign tmp_59_fu_3236_p1 = wt_word_V_reg_5561[0:0];

assign tmp_5_fu_2538_p4 = {{kh_word_V_fu_2350_p66[47:32]}};

assign tmp_5_i_fu_2496_p2 = ((off_V_fu_2336_p1 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_60_fu_3257_p3 = wt_word_V_reg_5561[32'd17];

assign tmp_61_fu_3282_p3 = wt_word_V_reg_5561[32'd16];

assign tmp_62_fu_3307_p3 = wt_word_V_reg_5561[32'd15];

assign tmp_63_fu_3332_p3 = wt_word_V_reg_5561[32'd14];

assign tmp_64_fu_3914_p3 = wt_word_V_reg_5561[32'd13];

assign tmp_65_fu_3357_p3 = wt_word_V_reg_5561[32'd12];

assign tmp_66_fu_3382_p3 = wt_word_V_reg_5561[32'd11];

assign tmp_67_0_0_1_cast_fu_3876_p1 = $signed(p_Val2_12_0_0_1_wi_fu_3870_p3);

assign tmp_67_0_0_2_cast_fu_3145_p1 = $signed(p_Val2_14_0_0_2_fu_3137_p3);

assign tmp_67_0_1_1_cast_fu_3176_p1 = $signed(p_Val2_12_0_1_1_wi_fu_3168_p3);

assign tmp_67_0_1_2_cast_fu_3201_p1 = $signed(p_Val2_12_0_1_2_wi_fu_3193_p3);

assign tmp_67_0_1_cast_fu_3893_p1 = $signed(p_Val2_12_0_1_0_wi_fu_3887_p3);

assign tmp_67_0_2_1_cast_fu_3232_p1 = $signed(p_Val2_12_0_2_1_wi_fu_3224_p3);

assign tmp_67_0_2_2_cast_fu_3253_p1 = $signed(p_Val2_12_0_2_2_s_fu_3245_p3);

assign tmp_67_0_2_cast_fu_3910_p1 = $signed(p_Val2_12_0_2_0_wi_fu_3904_p3);

assign tmp_67_0_cast_fu_3114_p1 = $signed(p_Val2_4_fu_3106_p3);

assign tmp_67_1_0_1_cast_fu_3303_p1 = $signed(p_Val2_12_1_0_1_wi_fu_3295_p3);

assign tmp_67_1_0_2_cast_fu_3328_p1 = $signed(p_Val2_14_1_0_2_fu_3320_p3);

assign tmp_67_1_1_1_cast_fu_3933_p1 = $signed(p_Val2_12_1_1_1_wi_fu_3926_p3);

assign tmp_67_1_1_2_cast_fu_3378_p1 = $signed(p_Val2_12_1_1_2_wi_fu_3370_p3);

assign tmp_67_1_1_cast_fu_3353_p1 = $signed(p_Val2_12_1_1_0_wi_fu_3345_p3);

assign tmp_67_1_2_1_cast_fu_3428_p1 = $signed(p_Val2_12_1_2_1_wi_fu_3420_p3);

assign tmp_67_1_2_2_cast_fu_3453_p1 = $signed(p_Val2_12_1_2_2_s_fu_3445_p3);

assign tmp_67_1_2_cast_fu_3403_p1 = $signed(p_Val2_12_1_2_0_wi_fu_3395_p3);

assign tmp_67_1_cast_fu_3278_p1 = $signed(p_Val2_12_1_0_0_wi_fu_3270_p3);

assign tmp_67_2_0_1_cast_fu_3503_p1 = $signed(p_Val2_12_2_0_1_wi_fu_3495_p3);

assign tmp_67_2_0_2_cast_fu_3528_p1 = $signed(p_Val2_14_2_0_2_fu_3520_p3);

assign tmp_67_2_1_1_cast_fu_3578_p1 = $signed(p_Val2_12_2_1_1_wi_fu_3570_p3);

assign tmp_67_2_1_2_cast_fu_3603_p1 = $signed(p_Val2_12_2_1_2_wi_fu_3595_p3);

assign tmp_67_2_1_cast_fu_3553_p1 = $signed(p_Val2_12_2_1_0_wi_fu_3545_p3);

assign tmp_67_2_2_1_cast_fu_3653_p1 = $signed(p_Val2_12_2_2_1_wi_fu_3645_p3);

assign tmp_67_2_2_2_cast_fu_3678_p1 = $signed(p_Val2_12_2_2_2_s_fu_3670_p3);

assign tmp_67_2_2_cast_fu_3628_p1 = $signed(p_Val2_12_2_2_0_wi_fu_3620_p3);

assign tmp_67_2_cast_fu_3478_p1 = $signed(p_Val2_12_2_0_0_wi_fu_3470_p3);

assign tmp_67_fu_3407_p3 = wt_word_V_reg_5561[32'd10];

assign tmp_68_fu_3432_p3 = wt_word_V_reg_5561[32'd9];

assign tmp_69_fu_3457_p3 = wt_word_V_reg_5561[32'd26];

assign tmp_6_fu_4345_p2 = ((dmem_k_reg_2232 == 11'd1024) ? 1'b1 : 1'b0);

assign tmp_70_fu_3482_p3 = wt_word_V_reg_5561[32'd25];

assign tmp_71_fu_3507_p3 = wt_word_V_reg_5561[32'd24];

assign tmp_72_fu_3532_p3 = wt_word_V_reg_5561[32'd23];

assign tmp_73_fu_3557_p3 = wt_word_V_reg_5561[32'd22];

assign tmp_74_fu_3582_p3 = wt_word_V_reg_5561[32'd21];

assign tmp_75_fu_3607_p3 = wt_word_V_reg_5561[32'd20];

assign tmp_76_fu_3632_p3 = wt_word_V_reg_5561[32'd19];

assign tmp_77_fu_3657_p3 = wt_word_V_reg_5561[32'd18];

assign tmp_7_fu_2548_p4 = {{kh_word_V_fu_2350_p66[31:16]}};

assign tmp_8_fu_2596_p3 = {{tmp_18_fu_2588_p3}, {6'd0}};

assign tmp_9_fu_4357_p1 = dmem_k_reg_2232;

assign tmp_fu_2303_p1 = in_data_cnt_reg_2142;

assign tmp_s_fu_2313_p2 = ((p_1_reg_2153 == 8'd128) ? 1'b1 : 1'b0);

assign win_0_1_2_V_fu_3004_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_V_q0);

assign win_0_2_2_V_fu_2991_p1 = p_Val2_2_fu_2978_p3[19:0];

assign win_1_1_2_V_fu_3031_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_V_q0);

assign win_1_2_2_V_fu_3012_p4 = {{p_Val2_2_fu_2978_p3[39:20]}};

assign win_2_1_2_V_fu_3058_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_2_1_V_q0);

assign win_2_2_2_V_fu_3039_p4 = {{p_Val2_2_fu_2978_p3[59:40]}};

assign win_V_0_0_2_3_fu_2996_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_0_V_q0);

assign win_V_1_0_2_3_fu_3023_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_0_V_q0);

assign win_V_2_0_2_3_fu_3050_p3 = ((tmp_29_fu_2986_p2[0:0] === 1'b1) ? 20'd0 : lbuf_2_0_V_q0);

assign wt_cnt_1_fu_2330_p2 = (8'd1 + wt_cnt_reg_2165);

always @ (posedge ap_clk) begin
    tmp_35_cast_reg_5592[5:0] <= 6'b000000;
    r_V_reg_5790[3:0] <= 4'b0000;
end

endmodule //fp_conv
