
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000008c2  00000956  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008c2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000086  0080010a  0080010a  00000960  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000960  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000990  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  000009cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000018a0  00000000  00000000  00000b74  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f14  00000000  00000000  00002414  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ea6  00000000  00000000  00003328  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000348  00000000  00000000  000041d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000839  00000000  00000000  00004518  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000bc5  00000000  00000000  00004d51  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  00005916  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 f3 03 	jmp	0x7e6	; 0x7e6 <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 4b 02 	jmp	0x496	; 0x496 <__vector_12>
  34:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	e2 ec       	ldi	r30, 0xC2	; 194
  64:	f8 e0       	ldi	r31, 0x08	; 8
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	aa 30       	cpi	r26, 0x0A	; 10
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	aa e0       	ldi	r26, 0x0A	; 10
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a0 39       	cpi	r26, 0x90	; 144
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 a7 01 	call	0x34e	; 0x34e <main>
  86:	0c 94 5f 04 	jmp	0x8be	; 0x8be <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Post_Event>:
      Description
         Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
  8e:	0f 93       	push	r16
  90:	1f 93       	push	r17
   // Set flag in event list
   Pending_Events |= event_mask;
  92:	00 91 0a 01 	lds	r16, 0x010A	; 0x80010a <__data_end>
  96:	10 91 0b 01 	lds	r17, 0x010B	; 0x80010b <__data_end+0x1>
  9a:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <__data_end+0x2>
  9e:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <__data_end+0x3>
  a2:	dc 01       	movw	r26, r24
  a4:	cb 01       	movw	r24, r22
  a6:	80 2b       	or	r24, r16
  a8:	91 2b       	or	r25, r17
  aa:	a2 2b       	or	r26, r18
  ac:	b3 2b       	or	r27, r19
  ae:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
  b2:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <__data_end+0x1>
  b6:	a0 93 0c 01 	sts	0x010C, r26	; 0x80010c <__data_end+0x2>
  ba:	b0 93 0d 01 	sts	0x010D, r27	; 0x80010d <__data_end+0x3>
}
  be:	1f 91       	pop	r17
  c0:	0f 91       	pop	r16
  c2:	08 95       	ret

000000c4 <Run_Events>:
      Description
         Runs a no-end loop to process and clear any pending events

****************************************************************************/
void Run_Events(void)
{
  c4:	a1 2c       	mov	r10, r1
  c6:	b1 2c       	mov	r11, r1
  c8:	00 e0       	ldi	r16, 0x00	; 0
  ca:	10 e0       	ldi	r17, 0x00	; 0
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
  cc:	c1 e0       	ldi	r28, 0x01	; 1
  ce:	d0 e0       	ldi	r29, 0x00	; 0
      Description
         Runs a no-end loop to process and clear any pending events

****************************************************************************/
void Run_Events(void)
{
  d0:	ca 2c       	mov	r12, r10
  d2:	db 2c       	mov	r13, r11
  d4:	e0 2e       	mov	r14, r16
  d6:	f1 2e       	mov	r15, r17
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
  d8:	ce 01       	movw	r24, r28
  da:	0c 2c       	mov	r0, r12
  dc:	02 c0       	rjmp	.+4      	; 0xe2 <Run_Events+0x1e>
  de:	88 0f       	add	r24, r24
  e0:	99 1f       	adc	r25, r25
  e2:	0a 94       	dec	r0
  e4:	e2 f7       	brpl	.-8      	; 0xde <Run_Events+0x1a>
  e6:	09 2e       	mov	r0, r25
  e8:	00 0c       	add	r0, r0
  ea:	aa 0b       	sbc	r26, r26
  ec:	bb 0b       	sbc	r27, r27

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
   // If this event is pending
   if (event_mask == (Pending_Events & event_mask))
  ee:	40 91 0a 01 	lds	r20, 0x010A	; 0x80010a <__data_end>
  f2:	50 91 0b 01 	lds	r21, 0x010B	; 0x80010b <__data_end+0x1>
  f6:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <__data_end+0x2>
  fa:	70 91 0d 01 	lds	r23, 0x010D	; 0x80010d <__data_end+0x3>
  fe:	2c 01       	movw	r4, r24
 100:	3d 01       	movw	r6, r26
 102:	44 22       	and	r4, r20
 104:	55 22       	and	r5, r21
 106:	66 22       	and	r6, r22
 108:	77 22       	and	r7, r23
 10a:	84 15       	cp	r24, r4
 10c:	95 05       	cpc	r25, r5
 10e:	a6 05       	cpc	r26, r6
 110:	b7 05       	cpc	r27, r7
 112:	a1 f4       	brne	.+40     	; 0x13c <Run_Events+0x78>
   {
      // Clear Event
      Pending_Events &= ~event_mask;
 114:	80 95       	com	r24
 116:	90 95       	com	r25
 118:	a0 95       	com	r26
 11a:	b0 95       	com	r27
 11c:	84 23       	and	r24, r20
 11e:	95 23       	and	r25, r21
 120:	a6 23       	and	r26, r22
 122:	b7 23       	and	r27, r23
 124:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
 128:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <__data_end+0x1>
 12c:	a0 93 0c 01 	sts	0x010C, r26	; 0x80010c <__data_end+0x2>
 130:	b0 93 0d 01 	sts	0x010D, r27	; 0x80010d <__data_end+0x3>
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
      {
         if (is_event_pending((0x01 << event)))
         {
            Run_Services(event);
 134:	c7 01       	movw	r24, r14
 136:	b6 01       	movw	r22, r12
 138:	0e 94 b3 00 	call	0x166	; 0x166 <Run_Services>
 13c:	8f ef       	ldi	r24, 0xFF	; 255
 13e:	c8 1a       	sub	r12, r24
 140:	d8 0a       	sbc	r13, r24
 142:	e8 0a       	sbc	r14, r24
 144:	f8 0a       	sbc	r15, r24
{
   // Run no-end main loop
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
 146:	86 e0       	ldi	r24, 0x06	; 6
 148:	c8 16       	cp	r12, r24
 14a:	d1 04       	cpc	r13, r1
 14c:	e1 04       	cpc	r14, r1
 14e:	f1 04       	cpc	r15, r1
 150:	19 f6       	brne	.-122    	; 0xd8 <Run_Events+0x14>
 152:	be cf       	rjmp	.-132    	; 0xd0 <Run_Events+0xc>

00000154 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
   // Call all initializers
   #ifdef INITIALIZER_00
   INITIALIZER_00();
 154:	0e 94 4f 03 	call	0x69e	; 0x69e <Init_Timer_Module>
   #endif
   #ifdef INITIALIZER_01
   INITIALIZER_01();
 158:	0e 94 96 01 	call	0x32c	; 0x32c <Init_LIN_XCVR_WD_Kicker>
   #endif
   #ifdef INITIALIZER_02
   INITIALIZER_02();
 15c:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <Init_PWM_Module>
   #endif
   #ifdef INITIALIZER_03
   INITIALIZER_03();
 160:	0e 94 b5 01 	call	0x36a	; 0x36a <Init_Master_Service>
 164:	08 95       	ret

00000166 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
   // Call all services
   #ifdef SERVICE_00
   SERVICE_00(event);
 166:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <Run_Master_Service>
 16a:	08 95       	ret

0000016c <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 16c:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 16e:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 170:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 172:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 174:	90 e8       	ldi	r25, 0x80	; 128
 176:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 17a:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 17e:	ed ec       	ldi	r30, 0xCD	; 205
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	10 82       	st	Z, r1
 184:	ae ec       	ldi	r26, 0xCE	; 206
 186:	b0 e0       	ldi	r27, 0x00	; 0
 188:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 18a:	25 2f       	mov	r18, r21
 18c:	33 27       	eor	r19, r19
 18e:	2c 93       	st	X, r18
 190:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 192:	80 34       	cpi	r24, 0x40	; 64
 194:	21 f4       	brne	.+8      	; 0x19e <lin_init+0x32>
    			Lin_1x_enable();
 196:	88 e4       	ldi	r24, 0x48	; 72
 198:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 19c:	05 c0       	rjmp	.+10     	; 0x1a8 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 19e:	81 11       	cpse	r24, r1
 1a0:	0d c0       	rjmp	.+26     	; 0x1bc <lin_init+0x50>
    			Lin_2x_enable();
 1a2:	88 e0       	ldi	r24, 0x08	; 8
 1a4:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 1a8:	8f e0       	ldi	r24, 0x0F	; 15
 1aa:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (MASTER == THIS_NODE_TYPE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 1ae:	ec ec       	ldi	r30, 0xCC	; 204
 1b0:	f0 e0       	ldi	r31, 0x00	; 0
 1b2:	80 81       	ld	r24, Z
 1b4:	80 68       	ori	r24, 0x80	; 128
 1b6:	80 83       	st	Z, r24
    }
    
    return 1;
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 1bc:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 1be:	08 95       	ret

000001c0 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 1c0:	e8 ec       	ldi	r30, 0xC8	; 200
 1c2:	f0 e0       	ldi	r31, 0x00	; 0
 1c4:	90 81       	ld	r25, Z
 1c6:	9c 7f       	andi	r25, 0xFC	; 252
 1c8:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 1ca:	80 34       	cpi	r24, 0x40	; 64
 1cc:	c1 f4       	brne	.+48     	; 0x1fe <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 1ce:	e0 ed       	ldi	r30, 0xD0	; 208
 1d0:	f0 e0       	ldi	r31, 0x00	; 0
 1d2:	80 81       	ld	r24, Z
 1d4:	80 7f       	andi	r24, 0xF0	; 240
 1d6:	80 83       	st	Z, r24
 1d8:	80 81       	ld	r24, Z
 1da:	6f 70       	andi	r22, 0x0F	; 15
 1dc:	68 2b       	or	r22, r24
 1de:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 1e0:	80 81       	ld	r24, Z
 1e2:	8f 7c       	andi	r24, 0xCF	; 207
 1e4:	80 83       	st	Z, r24
 1e6:	80 81       	ld	r24, Z
 1e8:	50 e0       	ldi	r21, 0x00	; 0
 1ea:	4c 5f       	subi	r20, 0xFC	; 252
 1ec:	5f 4f       	sbci	r21, 0xFF	; 255
 1ee:	44 0f       	add	r20, r20
 1f0:	55 1f       	adc	r21, r21
 1f2:	44 0f       	add	r20, r20
 1f4:	55 1f       	adc	r21, r21
 1f6:	40 73       	andi	r20, 0x30	; 48
 1f8:	48 2b       	or	r20, r24
 1fa:	40 83       	st	Z, r20
 1fc:	0b c0       	rjmp	.+22     	; 0x214 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 1fe:	81 11       	cpse	r24, r1
 200:	13 c0       	rjmp	.+38     	; 0x228 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 202:	e0 ed       	ldi	r30, 0xD0	; 208
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	80 81       	ld	r24, Z
 208:	80 7c       	andi	r24, 0xC0	; 192
 20a:	80 83       	st	Z, r24
 20c:	80 81       	ld	r24, Z
 20e:	6f 73       	andi	r22, 0x3F	; 63
 210:	68 2b       	or	r22, r24
 212:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 214:	e8 ec       	ldi	r30, 0xC8	; 200
 216:	f0 e0       	ldi	r31, 0x00	; 0
 218:	80 81       	ld	r24, Z
 21a:	8c 7f       	andi	r24, 0xFC	; 252
 21c:	80 83       	st	Z, r24
 21e:	80 81       	ld	r24, Z
 220:	81 60       	ori	r24, 0x01	; 1
 222:	80 83       	st	Z, r24
    return 1;
 224:	81 e0       	ldi	r24, 0x01	; 1
 226:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 228:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 22a:	08 95       	ret

0000022c <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 22c:	80 34       	cpi	r24, 0x40	; 64
 22e:	31 f4       	brne	.+12     	; 0x23c <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 230:	e8 ec       	ldi	r30, 0xC8	; 200
 232:	f0 e0       	ldi	r31, 0x00	; 0
 234:	80 81       	ld	r24, Z
 236:	80 64       	ori	r24, 0x40	; 64
 238:	80 83       	st	Z, r24
 23a:	09 c0       	rjmp	.+18     	; 0x24e <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 23c:	81 11       	cpse	r24, r1
 23e:	11 c0       	rjmp	.+34     	; 0x262 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 240:	e8 ec       	ldi	r30, 0xC8	; 200
 242:	f0 e0       	ldi	r31, 0x00	; 0
 244:	80 81       	ld	r24, Z
 246:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 248:	6f 70       	andi	r22, 0x0F	; 15
 24a:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 24e:	e8 ec       	ldi	r30, 0xC8	; 200
 250:	f0 e0       	ldi	r31, 0x00	; 0
 252:	80 81       	ld	r24, Z
 254:	8c 7f       	andi	r24, 0xFC	; 252
 256:	80 83       	st	Z, r24
 258:	80 81       	ld	r24, Z
 25a:	82 60       	ori	r24, 0x02	; 2
 25c:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 262:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 264:	08 95       	ret

00000266 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 266:	80 34       	cpi	r24, 0x40	; 64
 268:	31 f4       	brne	.+12     	; 0x276 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 26a:	e8 ec       	ldi	r30, 0xC8	; 200
 26c:	f0 e0       	ldi	r31, 0x00	; 0
 26e:	80 81       	ld	r24, Z
 270:	80 64       	ori	r24, 0x40	; 64
 272:	80 83       	st	Z, r24
 274:	0b c0       	rjmp	.+22     	; 0x28c <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 276:	81 11       	cpse	r24, r1
 278:	25 c0       	rjmp	.+74     	; 0x2c4 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
 27a:	e8 ec       	ldi	r30, 0xC8	; 200
 27c:	f0 e0       	ldi	r31, 0x00	; 0
 27e:	80 81       	ld	r24, Z
 280:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 282:	84 2f       	mov	r24, r20
 284:	82 95       	swap	r24
 286:	80 7f       	andi	r24, 0xF0	; 240
 288:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 28c:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 290:	44 23       	and	r20, r20
 292:	71 f0       	breq	.+28     	; 0x2b0 <lin_tx_response+0x4a>
 294:	fb 01       	movw	r30, r22
 296:	41 50       	subi	r20, 0x01	; 1
 298:	50 e0       	ldi	r21, 0x00	; 0
 29a:	4f 5f       	subi	r20, 0xFF	; 255
 29c:	5f 4f       	sbci	r21, 0xFF	; 255
 29e:	64 0f       	add	r22, r20
 2a0:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 2a2:	a2 ed       	ldi	r26, 0xD2	; 210
 2a4:	b0 e0       	ldi	r27, 0x00	; 0
 2a6:	81 91       	ld	r24, Z+
 2a8:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 2aa:	e6 17       	cp	r30, r22
 2ac:	f7 07       	cpc	r31, r23
 2ae:	d9 f7       	brne	.-10     	; 0x2a6 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 2b0:	e8 ec       	ldi	r30, 0xC8	; 200
 2b2:	f0 e0       	ldi	r31, 0x00	; 0
 2b4:	80 81       	ld	r24, Z
 2b6:	8c 7f       	andi	r24, 0xFC	; 252
 2b8:	80 83       	st	Z, r24
 2ba:	80 81       	ld	r24, Z
 2bc:	83 60       	ori	r24, 0x03	; 3
 2be:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 2c4:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 2c6:	08 95       	ret

000002c8 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 2c8:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 2cc:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 2ce:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 2d2:	22 23       	and	r18, r18
 2d4:	71 f0       	breq	.+28     	; 0x2f2 <lin_get_response+0x2a>
 2d6:	fc 01       	movw	r30, r24
 2d8:	21 50       	subi	r18, 0x01	; 1
 2da:	30 e0       	ldi	r19, 0x00	; 0
 2dc:	2f 5f       	subi	r18, 0xFF	; 255
 2de:	3f 4f       	sbci	r19, 0xFF	; 255
 2e0:	82 0f       	add	r24, r18
 2e2:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 2e4:	a2 ed       	ldi	r26, 0xD2	; 210
 2e6:	b0 e0       	ldi	r27, 0x00	; 0
 2e8:	2c 91       	ld	r18, X
 2ea:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 2ec:	e8 17       	cp	r30, r24
 2ee:	f9 07       	cpc	r31, r25
 2f0:	d9 f7       	brne	.-10     	; 0x2e8 <lin_get_response+0x20>
 2f2:	08 95       	ret

000002f4 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
   // Flip Parity
   Parity ^= 1;
 2f4:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <Parity>
 2f8:	81 e0       	ldi	r24, 0x01	; 1
 2fa:	89 27       	eor	r24, r25
 2fc:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <Parity>

   // Kick xcvr watchdog
   if (0 == Parity)
 300:	81 11       	cpse	r24, r1
 302:	0a c0       	rjmp	.+20     	; 0x318 <__stack+0x19>
   {
      // PA3 lo
      PORTA &= ~(1<<PINA3);
 304:	13 98       	cbi	0x02, 3	; 2
      // Restart timer for kick pulse length
      Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 306:	42 e0       	ldi	r20, 0x02	; 2
 308:	50 e0       	ldi	r21, 0x00	; 0
 30a:	60 e0       	ldi	r22, 0x00	; 0
 30c:	70 e0       	ldi	r23, 0x00	; 0
 30e:	8f e0       	ldi	r24, 0x0F	; 15
 310:	91 e0       	ldi	r25, 0x01	; 1
 312:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
 316:	08 95       	ret
   }
   else
   {
      // PA3 hi
      PORTA |= (1<<PINA3);
 318:	13 9a       	sbi	0x02, 3	; 2
      // Restart timer for kick frequency
      Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 31a:	43 e2       	ldi	r20, 0x23	; 35
 31c:	50 e0       	ldi	r21, 0x00	; 0
 31e:	60 e0       	ldi	r22, 0x00	; 0
 320:	70 e0       	ldi	r23, 0x00	; 0
 322:	8f e0       	ldi	r24, 0x0F	; 15
 324:	91 e0       	ldi	r25, 0x01	; 1
 326:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
 32a:	08 95       	ret

0000032c <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
   // Set up PINA3 to kick WD
   PORTA |= (1<<PINA3);
 32c:	13 9a       	sbi	0x02, 3	; 2
   DDRA |= (1<<PINA3);
 32e:	0b 9a       	sbi	0x01, 3	; 1

   // Register timer
   Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 330:	6a e7       	ldi	r22, 0x7A	; 122
 332:	71 e0       	ldi	r23, 0x01	; 1
 334:	8f e0       	ldi	r24, 0x0F	; 15
 336:	91 e0       	ldi	r25, 0x01	; 1
 338:	0e 94 73 03 	call	0x6e6	; 0x6e6 <Register_Timer>

   // Start timer
   Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 33c:	43 e2       	ldi	r20, 0x23	; 35
 33e:	50 e0       	ldi	r21, 0x00	; 0
 340:	60 e0       	ldi	r22, 0x00	; 0
 342:	70 e0       	ldi	r23, 0x00	; 0
 344:	8f e0       	ldi	r24, 0x0F	; 15
 346:	91 e0       	ldi	r25, 0x01	; 1
 348:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
 34c:	08 95       	ret

0000034e <main>:
{
   // *******************************
   // MICROCONTROLLER INITIALIZATIONS
   // *******************************
   // Disable global interrupts
   asm("cli");
 34e:	f8 94       	cli
   // >>> The internal 8 MHz clock is already chosen.

   // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
   // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
   // (p. 38)
   CLKPR = 1 << CLKPCE;
 350:	e1 e6       	ldi	r30, 0x61	; 97
 352:	f0 e0       	ldi	r31, 0x00	; 0
 354:	80 e8       	ldi	r24, 0x80	; 128
 356:	80 83       	st	Z, r24
   CLKPR = 0;
 358:	10 82       	st	Z, r1
   //    make sure no port pins drive resistive loads
   
   // *******************************
   // CALL INITIALIZERS
   // *******************************
   Initialize_Framework();
 35a:	0e 94 aa 00 	call	0x154	; 0x154 <Initialize_Framework>
   
   // *******************************
   // ENABLE GLOBAL INTERRUPTS
   // *******************************
   asm("sei");
 35e:	78 94       	sei

   // *******************************
   // RUN EVENTS SERVICE
   // *******************************
   // Run the events service
   Run_Events();
 360:	0e 94 62 00 	call	0xc4	; 0xc4 <Run_Events>

   // *******************************
   // C NECESSARY RETURN
   // *******************************
   return 0;
}
 364:	80 e0       	ldi	r24, 0x00	; 0
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	08 95       	ret

0000036a <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
   // Set LIN ID, no need for ADC, we are the master node
   My_Node_ID = MASTER_NODE_ID;
 36a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <My_Node_ID>

   // Initialize the data arrays to proper things
   // TODO:

   // Initialize LIN
   MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 36e:	44 e1       	ldi	r20, 0x14	; 20
 370:	51 e0       	ldi	r21, 0x01	; 1
 372:	6a e1       	ldi	r22, 0x1A	; 26
 374:	71 e0       	ldi	r23, 0x01	; 1
 376:	80 e2       	ldi	r24, 0x20	; 32
 378:	91 e0       	ldi	r25, 0x01	; 1
 37a:	0e 94 20 02 	call	0x440	; 0x440 <MS_LIN_Initialize>

   // Register scheduling timer
   Register_Timer(&Scheduling_Timer, Post_Event);
 37e:	67 e4       	ldi	r22, 0x47	; 71
 380:	70 e0       	ldi	r23, 0x00	; 0
 382:	85 e0       	ldi	r24, 0x05	; 5
 384:	91 e0       	ldi	r25, 0x01	; 1
 386:	0e 94 73 03 	call	0x6e6	; 0x6e6 <Register_Timer>

   // Kick off scheduling timer
   Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 38a:	44 e0       	ldi	r20, 0x04	; 4
 38c:	50 e0       	ldi	r21, 0x00	; 0
 38e:	60 e0       	ldi	r22, 0x00	; 0
 390:	70 e0       	ldi	r23, 0x00	; 0
 392:	85 e0       	ldi	r24, 0x05	; 5
 394:	91 e0       	ldi	r25, 0x01	; 1
 396:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>

   // Register test timer & start
   Register_Timer(&Testing_Timer, Post_Event);
 39a:	67 e4       	ldi	r22, 0x47	; 71
 39c:	70 e0       	ldi	r23, 0x00	; 0
 39e:	80 e0       	ldi	r24, 0x00	; 0
 3a0:	91 e0       	ldi	r25, 0x01	; 1
 3a2:	0e 94 73 03 	call	0x6e6	; 0x6e6 <Register_Timer>
   Start_Timer(&Testing_Timer, 500);
 3a6:	44 ef       	ldi	r20, 0xF4	; 244
 3a8:	51 e0       	ldi	r21, 0x01	; 1
 3aa:	60 e0       	ldi	r22, 0x00	; 0
 3ac:	70 e0       	ldi	r23, 0x00	; 0
 3ae:	80 e0       	ldi	r24, 0x00	; 0
 3b0:	91 e0       	ldi	r25, 0x01	; 1
 3b2:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
 3b6:	08 95       	ret

000003b8 <Run_Master_Service>:
         Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
   switch(event_mask)
 3b8:	64 30       	cpi	r22, 0x04	; 4
 3ba:	71 05       	cpc	r23, r1
 3bc:	81 05       	cpc	r24, r1
 3be:	91 05       	cpc	r25, r1
 3c0:	31 f0       	breq	.+12     	; 0x3ce <Run_Master_Service+0x16>
 3c2:	60 32       	cpi	r22, 0x20	; 32
 3c4:	71 05       	cpc	r23, r1
 3c6:	81 05       	cpc	r24, r1
 3c8:	91 05       	cpc	r25, r1
 3ca:	c9 f0       	breq	.+50     	; 0x3fe <Run_Master_Service+0x46>
 3cc:	08 95       	ret
   {
      case EVT_MASTER_SCH_TIMEOUT:
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 3ce:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 3d2:	0e 94 45 02 	call	0x48a	; 0x48a <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
   // If we hit boundary condition, reset counter; otherwise increment
   if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
 3d6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 3da:	87 30       	cpi	r24, 0x07	; 7
 3dc:	21 f4       	brne	.+8      	; 0x3e6 <Run_Master_Service+0x2e>
   {
      Curr_Schedule_ID = SCHEDULE_START_ID;
 3de:	82 e0       	ldi	r24, 0x02	; 2
 3e0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
 3e4:	03 c0       	rjmp	.+6      	; 0x3ec <Run_Master_Service+0x34>
   }
   else
   {
      Curr_Schedule_ID++;
 3e6:	8f 5f       	subi	r24, 0xFF	; 255
 3e8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
         // Update schedule
         update_curr_schedule_id();
         // Restart timer
         Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 3ec:	44 e0       	ldi	r20, 0x04	; 4
 3ee:	50 e0       	ldi	r21, 0x00	; 0
 3f0:	60 e0       	ldi	r22, 0x00	; 0
 3f2:	70 e0       	ldi	r23, 0x00	; 0
 3f4:	85 e0       	ldi	r24, 0x05	; 5
 3f6:	91 e0       	ldi	r25, 0x01	; 1
 3f8:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
         break;
 3fc:	08 95       	ret
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 3fe:	60 91 13 01 	lds	r22, 0x0113	; 0x800113 <test_counter>
 402:	ea e1       	ldi	r30, 0x1A	; 26
 404:	f1 e0       	ldi	r31, 0x01	; 1
 406:	60 83       	st	Z, r22
             My_Command_Data[temp_index+1] = 0xFF;
 408:	8f ef       	ldi	r24, 0xFF	; 255
 40a:	81 83       	std	Z+1, r24	; 0x01
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 40c:	62 83       	std	Z+2, r22	; 0x02
             My_Command_Data[temp_index+1] = 0xFF;
 40e:	83 83       	std	Z+3, r24	; 0x03
      case EVT_TEST_TIMEOUT:
         // Just a test
          for (int i = 0; i < NUM_SLAVES; i++)
          {
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
 410:	64 83       	std	Z+4, r22	; 0x04
             My_Command_Data[temp_index+1] = 0xFF;
 412:	85 83       	std	Z+5, r24	; 0x05
          }
         Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	0e 94 1c 03 	call	0x638	; 0x638 <Set_PWM_Duty_Cycle>
         test_counter++;
 41a:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <test_counter>
 41e:	8f 5f       	subi	r24, 0xFF	; 255
         if (100 < test_counter) {test_counter = 0;};
 420:	85 36       	cpi	r24, 0x65	; 101
 422:	18 f4       	brcc	.+6      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
             uint8_t temp_index = i<<1;
             My_Command_Data[temp_index] = test_counter;
             My_Command_Data[temp_index+1] = 0xFF;
          }
         Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
         test_counter++;
 424:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <test_counter>
 428:	02 c0       	rjmp	.+4      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
         if (100 < test_counter) {test_counter = 0;};
 42a:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <test_counter>
         Start_Timer(&Testing_Timer, 500);
 42e:	44 ef       	ldi	r20, 0xF4	; 244
 430:	51 e0       	ldi	r21, 0x01	; 1
 432:	60 e0       	ldi	r22, 0x00	; 0
 434:	70 e0       	ldi	r23, 0x00	; 0
 436:	80 e0       	ldi	r24, 0x00	; 0
 438:	91 e0       	ldi	r25, 0x01	; 1
 43a:	0e 94 c0 03 	call	0x780	; 0x780 <Start_Timer>
 43e:	08 95       	ret

00000440 <MS_LIN_Initialize>:
         Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
   uint8_t * p_status_data)
{
 440:	ef 92       	push	r14
 442:	ff 92       	push	r15
 444:	0f 93       	push	r16
 446:	1f 93       	push	r17
 448:	cf 93       	push	r28
 44a:	df 93       	push	r29
 44c:	7c 01       	movw	r14, r24
 44e:	8b 01       	movw	r16, r22
 450:	ea 01       	movw	r28, r20
   // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
   PORTA |= (1<<PINA4);
 452:	14 9a       	sbi	0x02, 4	; 2
   DDRA |= (1<<PINA4);
 454:	0c 9a       	sbi	0x01, 4	; 1

   // 1. Call the LIN init function from the driver layer
   // * Arguments are found in lin_drv.h, config.h
   lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 456:	4c e0       	ldi	r20, 0x0C	; 12
 458:	50 e0       	ldi	r21, 0x00	; 0
 45a:	60 e0       	ldi	r22, 0x00	; 0
 45c:	70 e0       	ldi	r23, 0x00	; 0
 45e:	80 e0       	ldi	r24, 0x00	; 0
 460:	0e 94 b6 00 	call	0x16c	; 0x16c <lin_init>

   // 2. Save the pointer to this node's ID
   p_My_Node_ID = p_this_node_id;
 464:	f0 92 27 01 	sts	0x0127, r15	; 0x800127 <p_My_Node_ID+0x1>
 468:	e0 92 26 01 	sts	0x0126, r14	; 0x800126 <p_My_Node_ID>

   // 3. Save the pointers to the data stores
   p_My_Command_Data = p_command_data;
 46c:	10 93 25 01 	sts	0x0125, r17	; 0x800125 <p_My_Command_Data+0x1>
 470:	00 93 24 01 	sts	0x0124, r16	; 0x800124 <p_My_Command_Data>
   p_My_Status_Data = p_status_data;
 474:	d0 93 23 01 	sts	0x0123, r29	; 0x800123 <p_My_Status_Data+0x1>
 478:	c0 93 22 01 	sts	0x0122, r28	; 0x800122 <p_My_Status_Data>
}
 47c:	df 91       	pop	r29
 47e:	cf 91       	pop	r28
 480:	1f 91       	pop	r17
 482:	0f 91       	pop	r16
 484:	ff 90       	pop	r15
 486:	ef 90       	pop	r14
 488:	08 95       	ret

0000048a <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
   // Broadcast the LIN header
   lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 48a:	40 e0       	ldi	r20, 0x00	; 0
 48c:	68 2f       	mov	r22, r24
 48e:	80 e0       	ldi	r24, 0x00	; 0
 490:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <lin_tx_header>
 494:	08 95       	ret

00000496 <__vector_12>:
      Description
         Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 496:	1f 92       	push	r1
 498:	0f 92       	push	r0
 49a:	0f b6       	in	r0, 0x3f	; 63
 49c:	0f 92       	push	r0
 49e:	11 24       	eor	r1, r1
 4a0:	2f 93       	push	r18
 4a2:	3f 93       	push	r19
 4a4:	4f 93       	push	r20
 4a6:	5f 93       	push	r21
 4a8:	6f 93       	push	r22
 4aa:	7f 93       	push	r23
 4ac:	8f 93       	push	r24
 4ae:	9f 93       	push	r25
 4b0:	af 93       	push	r26
 4b2:	bf 93       	push	r27
 4b4:	ef 93       	push	r30
 4b6:	ff 93       	push	r31
   // Get interrupt cause
   switch (Lin_get_it())
 4b8:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 4bc:	8f 70       	andi	r24, 0x0F	; 15
 4be:	82 30       	cpi	r24, 0x02	; 2
 4c0:	09 f4       	brne	.+2      	; 0x4c4 <__vector_12+0x2e>
 4c2:	68 c0       	rjmp	.+208    	; 0x594 <__vector_12+0xfe>
 4c4:	84 30       	cpi	r24, 0x04	; 4
 4c6:	21 f0       	breq	.+8      	; 0x4d0 <__vector_12+0x3a>
 4c8:	81 30       	cpi	r24, 0x01	; 1
 4ca:	09 f0       	breq	.+2      	; 0x4ce <__vector_12+0x38>
 4cc:	66 c0       	rjmp	.+204    	; 0x59a <__vector_12+0x104>
 4ce:	37 c0       	rjmp	.+110    	; 0x53e <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
   // Create copy of ID, make sure this gives only the lower 6 bits
   uint8_t temp_id = Lin_get_id();
 4d0:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 4d4:	69 2f       	mov	r22, r25
 4d6:	6f 73       	andi	r22, 0x3F	; 63

   // This ID matches my ID. It must be a command sent from the master.
   if (temp_id == *p_My_Node_ID)
 4d8:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <p_My_Node_ID>
 4dc:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <p_My_Node_ID+0x1>
 4e0:	80 81       	ld	r24, Z
 4e2:	68 13       	cpse	r22, r24
 4e4:	05 c0       	rjmp	.+10     	; 0x4f0 <__vector_12+0x5a>
	{
      // Prepare LIN module for receive.
      lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 4e6:	62 e0       	ldi	r22, 0x02	; 2
 4e8:	80 e0       	ldi	r24, 0x00	; 0
 4ea:	0e 94 16 01 	call	0x22c	; 0x22c <lin_rx_response>
 4ee:	23 c0       	rjmp	.+70     	; 0x536 <__vector_12+0xa0>
	}

   // This ID matches my ID. It must be a status request from the master.
   else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 4f0:	28 2f       	mov	r18, r24
 4f2:	21 60       	ori	r18, 0x01	; 1
 4f4:	62 13       	cpse	r22, r18
 4f6:	09 c0       	rjmp	.+18     	; 0x50a <__vector_12+0x74>
	{
      // Prepare LIN module for transmit.
      // We must be a slave so My_Command_Data is 2 bytes long only.
      lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 4f8:	60 91 22 01 	lds	r22, 0x0122	; 0x800122 <p_My_Status_Data>
 4fc:	70 91 23 01 	lds	r23, 0x0123	; 0x800123 <p_My_Status_Data+0x1>
 500:	42 e0       	ldi	r20, 0x02	; 2
 502:	80 e0       	ldi	r24, 0x00	; 0
 504:	0e 94 33 01 	call	0x266	; 0x266 <lin_tx_response>
 508:	16 c0       	rjmp	.+44     	; 0x536 <__vector_12+0xa0>

   // This ID doesn't match my ID.
   else
	{
      // If we're the master, we must have sent this ID
      if (MASTER_NODE_ID == *p_My_Node_ID)
 50a:	81 11       	cpse	r24, r1
 50c:	14 c0       	rjmp	.+40     	; 0x536 <__vector_12+0xa0>
      {
         // Prepare LIN module for transmit if we sent a command.
         if (0 == (temp_id & REQUEST_MASK))
 50e:	90 fd       	sbrc	r25, 0
 510:	0e c0       	rjmp	.+28     	; 0x52e <__vector_12+0x98>
         {
            // Make sure we send the right command based on the slave ID.
            // The master has a My_Command_Data array that is 2*n bytes long.
            // Where n is the number of slaves in the system.
            uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 512:	70 e0       	ldi	r23, 0x00	; 0
 514:	62 50       	subi	r22, 0x02	; 2
 516:	71 09       	sbc	r23, r1
 518:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <p_My_Command_Data>
 51c:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <p_My_Command_Data+0x1>
 520:	68 0f       	add	r22, r24
 522:	79 1f       	adc	r23, r25
            lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 524:	42 e0       	ldi	r20, 0x02	; 2
 526:	80 e0       	ldi	r24, 0x00	; 0
 528:	0e 94 33 01 	call	0x266	; 0x266 <lin_tx_response>
 52c:	04 c0       	rjmp	.+8      	; 0x536 <__vector_12+0xa0>
         }
         // Prepare LIN module for receive if we sent a request.
         else
         {
            lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 52e:	62 e0       	ldi	r22, 0x02	; 2
 530:	80 e0       	ldi	r24, 0x00	; 0
 532:	0e 94 16 01 	call	0x22c	; 0x22c <lin_rx_response>
   switch (Lin_get_it())
   {
      // We received an ID
      case LIN_IDOK:
         lin_id_task();
         Lin_clear_idok_it();
 536:	84 e0       	ldi	r24, 0x04	; 4
 538:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 53c:	2e c0       	rjmp	.+92     	; 0x59a <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
   // Copy the rx data to our appropriate data store
   // If we're the master, copy to our status array and post event
   if (MASTER_NODE_ID == *p_My_Node_ID)
 53e:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <p_My_Node_ID>
 542:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <p_My_Node_ID+0x1>
 546:	80 81       	ld	r24, Z
 548:	81 11       	cpse	r24, r1
 54a:	14 c0       	rjmp	.+40     	; 0x574 <__vector_12+0xde>
   {
      // TODO: Not entirely sure if the ID is saved during the receive...
      lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 54c:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 550:	8e 73       	andi	r24, 0x3E	; 62
 552:	90 e0       	ldi	r25, 0x00	; 0
 554:	02 97       	sbiw	r24, 0x02	; 2
 556:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <p_My_Status_Data>
 55a:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <p_My_Status_Data+0x1>
 55e:	82 0f       	add	r24, r18
 560:	93 1f       	adc	r25, r19
 562:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lin_get_response>

      // Post event
      Post_Event(EVT_MASTER_NEW_STS);
 566:	68 e0       	ldi	r22, 0x08	; 8
 568:	70 e0       	ldi	r23, 0x00	; 0
 56a:	80 e0       	ldi	r24, 0x00	; 0
 56c:	90 e0       	ldi	r25, 0x00	; 0
 56e:	0e 94 47 00 	call	0x8e	; 0x8e <Post_Event>
 572:	0c c0       	rjmp	.+24     	; 0x58c <__vector_12+0xf6>
   }
   // If we're a slave, copy to our command array and post event
   else
   {
      // Copy command
      lin_get_response(p_My_Command_Data);
 574:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <p_My_Command_Data>
 578:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <p_My_Command_Data+0x1>
 57c:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lin_get_response>

      // Post event
      Post_Event(EVT_SLAVE_NEW_CMD);
 580:	61 e0       	ldi	r22, 0x01	; 1
 582:	70 e0       	ldi	r23, 0x00	; 0
 584:	80 e0       	ldi	r24, 0x00	; 0
 586:	90 e0       	ldi	r25, 0x00	; 0
 588:	0e 94 47 00 	call	0x8e	; 0x8e <Post_Event>
         break;

      // We received a data packet
      case LIN_RXOK:
         lin_rx_task();
         Lin_clear_rxok_it();
 58c:	81 e0       	ldi	r24, 0x01	; 1
 58e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 592:	03 c0       	rjmp	.+6      	; 0x59a <__vector_12+0x104>

      // We transmitted a data packet
      case LIN_TXOK:
         lin_tx_task();
         Lin_clear_txok_it();
 594:	82 e0       	ldi	r24, 0x02	; 2
 596:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

      // The interrupt did not correspond to LIN
      default:
         break;
   } // End Switch
}
 59a:	ff 91       	pop	r31
 59c:	ef 91       	pop	r30
 59e:	bf 91       	pop	r27
 5a0:	af 91       	pop	r26
 5a2:	9f 91       	pop	r25
 5a4:	8f 91       	pop	r24
 5a6:	7f 91       	pop	r23
 5a8:	6f 91       	pop	r22
 5aa:	5f 91       	pop	r21
 5ac:	4f 91       	pop	r20
 5ae:	3f 91       	pop	r19
 5b0:	2f 91       	pop	r18
 5b2:	0f 90       	pop	r0
 5b4:	0f be       	out	0x3f, r0	; 63
 5b6:	0f 90       	pop	r0
 5b8:	1f 90       	pop	r1
 5ba:	18 95       	reti

000005bc <__vector_13>:

ISR(LIN_ERR_vect)
{
 5bc:	1f 92       	push	r1
 5be:	0f 92       	push	r0
 5c0:	0f b6       	in	r0, 0x3f	; 63
 5c2:	0f 92       	push	r0
 5c4:	11 24       	eor	r1, r1
 5c6:	8f 93       	push	r24
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
 5c8:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
   // Increment error count
   My_LIN_Error_Count++;
 5cc:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <My_LIN_Error_Count>
 5d0:	8f 5f       	subi	r24, 0xFF	; 255
 5d2:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
   lin_err_task();
   Lin_clear_err_it();
 5d6:	88 e0       	ldi	r24, 0x08	; 8
 5d8:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 5dc:	8f 91       	pop	r24
 5de:	0f 90       	pop	r0
 5e0:	0f be       	out	0x3f, r0	; 63
 5e2:	0f 90       	pop	r0
 5e4:	1f 90       	pop	r1
 5e6:	18 95       	reti

000005e8 <Init_PWM_Module>:
{
   // We need to ensure no interrupts occur when accessing 16-bit registers
   // (Just for safety, no ISR should be able to access these registers anyways.)
   // Even though the C code is one line for accessing 16-bit registers,
   //    in ASM it will be done in two cycles.
   ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 5e8:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 5ea:	f8 94       	cli
   {
      // Clear Control Register C
      // "However, for ensuring compatibility with future devices,
      //    these bits must be set to zero when TCCR1A is written 
      //    when operating in a PWM mode."
      TCCR1C = 0;
 5ec:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

      // Disable Timer1 interrupts
      TIMSK1 = 0;
 5f0:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

      // Set up pins for PWM output (p. 85)
      TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 5f4:	84 e2       	ldi	r24, 0x24	; 36
 5f6:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
      DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 5fa:	84 b1       	in	r24, 0x04	; 4
 5fc:	88 61       	ori	r24, 0x18	; 24
 5fe:	84 b9       	out	0x04, r24	; 4

      // Set TOP values for A/B counters, executes in 1 asm lines
      ICR1 = TIMER_1_TOP;
 600:	8f e1       	ldi	r24, 0x1F	; 31
 602:	93 e0       	ldi	r25, 0x03	; 3
 604:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 608:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

      // Set output compare to value that sets lines low (0% duty cycle)
      OCR1A = OCR_DC_ZERO;
 60c:	8f ef       	ldi	r24, 0xFF	; 255
 60e:	9f ef       	ldi	r25, 0xFF	; 255
 610:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 614:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
      OCR1B = OCR_DC_ZERO;
 618:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 61c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
      // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
      //    (Per Table 12-2 on p. 132)
      // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
      //    Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
      //    (Run at a fixed frequency with varying duty cycles)
      TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 620:	82 ef       	ldi	r24, 0xF2	; 242
 622:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
               |(1<<WGM11)|(0<<WGM10));

      // Set WGM1[0:3]=1110b
      TCCR1B = ((1<<WGM13)|(1<<WGM12));
 626:	e1 e8       	ldi	r30, 0x81	; 129
 628:	f0 e0       	ldi	r31, 0x00	; 0
 62a:	88 e1       	ldi	r24, 0x18	; 24
 62c:	80 83       	st	Z, r24

      // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
      // We want to aim for a frequency of 1 kHz
      // PWM freq is:
      //    f_pwm = f_clk/(prescale*(1+TOP))
      TCCR1B |= (1<<CS10);
 62e:	80 81       	ld	r24, Z
 630:	81 60       	ori	r24, 0x01	; 1
 632:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 634:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 636:	08 95       	ret

00000638 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
   // Set OCR1 for the requested channel
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
 638:	88 23       	and	r24, r24
 63a:	19 f0       	breq	.+6      	; 0x642 <Set_PWM_Duty_Cycle+0xa>
 63c:	81 30       	cpi	r24, 0x01	; 1
 63e:	c1 f0       	breq	.+48     	; 0x670 <Set_PWM_Duty_Cycle+0x38>
 640:	08 95       	ret
 642:	65 36       	cpi	r22, 0x65	; 101
 644:	08 f0       	brcs	.+2      	; 0x648 <Set_PWM_Duty_Cycle+0x10>
 646:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 648:	66 23       	and	r22, r22
 64a:	59 f0       	breq	.+22     	; 0x662 <Set_PWM_Duty_Cycle+0x2a>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 64c:	84 e6       	ldi	r24, 0x64	; 100
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	86 1b       	sub	r24, r22
 652:	91 09       	sbc	r25, r1
 654:	88 0f       	add	r24, r24
 656:	99 1f       	adc	r25, r25
 658:	88 0f       	add	r24, r24
 65a:	99 1f       	adc	r25, r25
 65c:	88 0f       	add	r24, r24
 65e:	99 1f       	adc	r25, r25
 660:	02 c0       	rjmp	.+4      	; 0x666 <Set_PWM_Duty_Cycle+0x2e>
   }
   return OCR_DC_ZERO;
 662:	8f ef       	ldi	r24, 0xFF	; 255
 664:	9f ef       	ldi	r25, 0xFF	; 255
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
   {
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
 666:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 66a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
         break;
 66e:	08 95       	ret
 670:	65 36       	cpi	r22, 0x65	; 101
 672:	08 f0       	brcs	.+2      	; 0x676 <Set_PWM_Duty_Cycle+0x3e>
 674:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 676:	66 23       	and	r22, r22
 678:	59 f0       	breq	.+22     	; 0x690 <Set_PWM_Duty_Cycle+0x58>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 67a:	84 e6       	ldi	r24, 0x64	; 100
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	86 1b       	sub	r24, r22
 680:	91 09       	sbc	r25, r1
 682:	88 0f       	add	r24, r24
 684:	99 1f       	adc	r25, r25
 686:	88 0f       	add	r24, r24
 688:	99 1f       	adc	r25, r25
 68a:	88 0f       	add	r24, r24
 68c:	99 1f       	adc	r25, r25
 68e:	02 c0       	rjmp	.+4      	; 0x694 <Set_PWM_Duty_Cycle+0x5c>
   }
   return OCR_DC_ZERO;
 690:	8f ef       	ldi	r24, 0xFF	; 255
 692:	9f ef       	ldi	r25, 0xFF	; 255
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
         break;

      case pwm_channel_b:
         OCR1B = calc_OCR_count(new_duty_cycle);
 694:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 698:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 69c:	08 95       	ret

0000069e <Init_Timer_Module>:

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
   // Start timer
   for (int i = 0; i < NUM_TIMERS; i++)
 69e:	e8 e2       	ldi	r30, 0x28	; 40
 6a0:	f1 e0       	ldi	r31, 0x01	; 1
 6a2:	ac e2       	ldi	r26, 0x2C	; 44
 6a4:	b1 e0       	ldi	r27, 0x01	; 1
 6a6:	80 e9       	ldi	r24, 0x90	; 144
 6a8:	91 e0       	ldi	r25, 0x01	; 1
 6aa:	11 82       	std	Z+1, r1	; 0x01
 6ac:	10 82       	st	Z, r1
 6ae:	13 82       	std	Z+3, r1	; 0x03
 6b0:	12 82       	std	Z+2, r1	; 0x02
 6b2:	1c 92       	st	X, r1
 6b4:	15 82       	std	Z+5, r1	; 0x05
 6b6:	16 82       	std	Z+6, r1	; 0x06
 6b8:	17 82       	std	Z+7, r1	; 0x07
 6ba:	10 86       	std	Z+8, r1	; 0x08
 6bc:	11 86       	std	Z+9, r1	; 0x09
 6be:	12 86       	std	Z+10, r1	; 0x0a
 6c0:	13 86       	std	Z+11, r1	; 0x0b
 6c2:	14 86       	std	Z+12, r1	; 0x0c
 6c4:	3d 96       	adiw	r30, 0x0d	; 13
 6c6:	1d 96       	adiw	r26, 0x0d	; 13
 6c8:	e8 17       	cp	r30, r24
 6ca:	f9 07       	cpc	r31, r25
 6cc:	71 f7       	brne	.-36     	; 0x6aa <Init_Timer_Module+0xc>
 6ce:	15 bc       	out	0x25, r1	; 37
 6d0:	16 bc       	out	0x26, r1	; 38
 6d2:	18 bc       	out	0x28, r1	; 40
 6d4:	88 b5       	in	r24, 0x28	; 40
 6d6:	83 58       	subi	r24, 0x83	; 131
 6d8:	88 bd       	out	0x28, r24	; 40
 6da:	82 e0       	ldi	r24, 0x02	; 2
 6dc:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 6e0:	84 e0       	ldi	r24, 0x04	; 4
 6e2:	86 bd       	out	0x26, r24	; 38
 6e4:	08 95       	ret

000006e6 <Register_Timer>:
 6e6:	cf 93       	push	r28
 6e8:	df 93       	push	r29
 6ea:	c0 91 28 01 	lds	r28, 0x0128	; 0x800128 <Timers>
 6ee:	d0 91 29 01 	lds	r29, 0x0129	; 0x800129 <Timers+0x1>
 6f2:	c8 17       	cp	r28, r24
 6f4:	d9 07       	cpc	r29, r25
 6f6:	09 f4       	brne	.+2      	; 0x6fa <Register_Timer+0x14>
 6f8:	40 c0       	rjmp	.+128    	; 0x77a <Register_Timer+0x94>
 6fa:	a8 e2       	ldi	r26, 0x28	; 40
 6fc:	b1 e0       	ldi	r27, 0x01	; 1
 6fe:	43 e8       	ldi	r20, 0x83	; 131
 700:	51 e0       	ldi	r21, 0x01	; 1
 702:	fd 01       	movw	r30, r26
 704:	25 85       	ldd	r18, Z+13	; 0x0d
 706:	36 85       	ldd	r19, Z+14	; 0x0e
 708:	28 17       	cp	r18, r24
 70a:	39 07       	cpc	r19, r25
 70c:	b1 f1       	breq	.+108    	; 0x77a <Register_Timer+0x94>
 70e:	3d 96       	adiw	r30, 0x0d	; 13
 710:	e4 17       	cp	r30, r20
 712:	f5 07       	cpc	r31, r21
 714:	b9 f7       	brne	.-18     	; 0x704 <Register_Timer+0x1e>
 716:	2c c0       	rjmp	.+88     	; 0x770 <Register_Timer+0x8a>
 718:	1d 96       	adiw	r26, 0x0d	; 13
 71a:	4d 91       	ld	r20, X+
 71c:	5c 91       	ld	r21, X
 71e:	1e 97       	sbiw	r26, 0x0e	; 14
 720:	45 2b       	or	r20, r21
 722:	f9 f4       	brne	.+62     	; 0x762 <Register_Timer+0x7c>
 724:	02 c0       	rjmp	.+4      	; 0x72a <Register_Timer+0x44>
 726:	20 e0       	ldi	r18, 0x00	; 0
 728:	30 e0       	ldi	r19, 0x00	; 0
 72a:	f9 01       	movw	r30, r18
 72c:	ee 0f       	add	r30, r30
 72e:	ff 1f       	adc	r31, r31
 730:	e2 0f       	add	r30, r18
 732:	f3 1f       	adc	r31, r19
 734:	ee 0f       	add	r30, r30
 736:	ff 1f       	adc	r31, r31
 738:	ee 0f       	add	r30, r30
 73a:	ff 1f       	adc	r31, r31
 73c:	2e 0f       	add	r18, r30
 73e:	3f 1f       	adc	r19, r31
 740:	f9 01       	movw	r30, r18
 742:	e8 5d       	subi	r30, 0xD8	; 216
 744:	fe 4f       	sbci	r31, 0xFE	; 254
 746:	91 83       	std	Z+1, r25	; 0x01
 748:	80 83       	st	Z, r24
 74a:	73 83       	std	Z+3, r23	; 0x03
 74c:	62 83       	std	Z+2, r22	; 0x02
 74e:	14 82       	std	Z+4, r1	; 0x04
 750:	15 82       	std	Z+5, r1	; 0x05
 752:	16 82       	std	Z+6, r1	; 0x06
 754:	17 82       	std	Z+7, r1	; 0x07
 756:	10 86       	std	Z+8, r1	; 0x08
 758:	11 86       	std	Z+9, r1	; 0x09
 75a:	12 86       	std	Z+10, r1	; 0x0a
 75c:	13 86       	std	Z+11, r1	; 0x0b
 75e:	14 86       	std	Z+12, r1	; 0x0c
 760:	0c c0       	rjmp	.+24     	; 0x77a <Register_Timer+0x94>
 762:	2f 5f       	subi	r18, 0xFF	; 255
 764:	3f 4f       	sbci	r19, 0xFF	; 255
 766:	1d 96       	adiw	r26, 0x0d	; 13
 768:	28 30       	cpi	r18, 0x08	; 8
 76a:	31 05       	cpc	r19, r1
 76c:	a9 f6       	brne	.-86     	; 0x718 <Register_Timer+0x32>
 76e:	05 c0       	rjmp	.+10     	; 0x77a <Register_Timer+0x94>
 770:	cd 2b       	or	r28, r29
 772:	c9 f2       	breq	.-78     	; 0x726 <Register_Timer+0x40>
 774:	21 e0       	ldi	r18, 0x01	; 1
 776:	30 e0       	ldi	r19, 0x00	; 0
 778:	cf cf       	rjmp	.-98     	; 0x718 <Register_Timer+0x32>
 77a:	df 91       	pop	r29
 77c:	cf 91       	pop	r28
 77e:	08 95       	ret

00000780 <Start_Timer>:
 780:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <Timers>
 784:	30 91 29 01 	lds	r19, 0x0129	; 0x800129 <Timers+0x1>
 788:	28 17       	cp	r18, r24
 78a:	39 07       	cpc	r19, r25
 78c:	51 f0       	breq	.+20     	; 0x7a2 <Start_Timer+0x22>
 78e:	e8 e2       	ldi	r30, 0x28	; 40
 790:	f1 e0       	ldi	r31, 0x01	; 1
 792:	21 e0       	ldi	r18, 0x01	; 1
 794:	30 e0       	ldi	r19, 0x00	; 0
 796:	a5 85       	ldd	r26, Z+13	; 0x0d
 798:	b6 85       	ldd	r27, Z+14	; 0x0e
 79a:	a8 17       	cp	r26, r24
 79c:	b9 07       	cpc	r27, r25
 79e:	e1 f4       	brne	.+56     	; 0x7d8 <Start_Timer+0x58>
 7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <Start_Timer+0x26>
 7a2:	20 e0       	ldi	r18, 0x00	; 0
 7a4:	30 e0       	ldi	r19, 0x00	; 0
 7a6:	f9 01       	movw	r30, r18
 7a8:	ee 0f       	add	r30, r30
 7aa:	ff 1f       	adc	r31, r31
 7ac:	e2 0f       	add	r30, r18
 7ae:	f3 1f       	adc	r31, r19
 7b0:	ee 0f       	add	r30, r30
 7b2:	ff 1f       	adc	r31, r31
 7b4:	ee 0f       	add	r30, r30
 7b6:	ff 1f       	adc	r31, r31
 7b8:	2e 0f       	add	r18, r30
 7ba:	3f 1f       	adc	r19, r31
 7bc:	f9 01       	movw	r30, r18
 7be:	e8 5d       	subi	r30, 0xD8	; 216
 7c0:	fe 4f       	sbci	r31, 0xFE	; 254
 7c2:	81 e0       	ldi	r24, 0x01	; 1
 7c4:	84 83       	std	Z+4, r24	; 0x04
 7c6:	15 82       	std	Z+5, r1	; 0x05
 7c8:	16 82       	std	Z+6, r1	; 0x06
 7ca:	17 82       	std	Z+7, r1	; 0x07
 7cc:	10 86       	std	Z+8, r1	; 0x08
 7ce:	41 87       	std	Z+9, r20	; 0x09
 7d0:	52 87       	std	Z+10, r21	; 0x0a
 7d2:	63 87       	std	Z+11, r22	; 0x0b
 7d4:	74 87       	std	Z+12, r23	; 0x0c
 7d6:	08 95       	ret
 7d8:	2f 5f       	subi	r18, 0xFF	; 255
 7da:	3f 4f       	sbci	r19, 0xFF	; 255
 7dc:	3d 96       	adiw	r30, 0x0d	; 13
 7de:	28 30       	cpi	r18, 0x08	; 8
 7e0:	31 05       	cpc	r19, r1
 7e2:	c9 f6       	brne	.-78     	; 0x796 <Start_Timer+0x16>
 7e4:	08 95       	ret

000007e6 <__vector_10>:
      Description
         Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 7e6:	1f 92       	push	r1
 7e8:	0f 92       	push	r0
 7ea:	0f b6       	in	r0, 0x3f	; 63
 7ec:	0f 92       	push	r0
 7ee:	11 24       	eor	r1, r1
 7f0:	ef 92       	push	r14
 7f2:	ff 92       	push	r15
 7f4:	0f 93       	push	r16
 7f6:	1f 93       	push	r17
 7f8:	2f 93       	push	r18
 7fa:	3f 93       	push	r19
 7fc:	4f 93       	push	r20
 7fe:	5f 93       	push	r21
 800:	6f 93       	push	r22
 802:	7f 93       	push	r23
 804:	8f 93       	push	r24
 806:	9f 93       	push	r25
 808:	af 93       	push	r26
 80a:	bf 93       	push	r27
 80c:	cf 93       	push	r28
 80e:	df 93       	push	r29
 810:	ef 93       	push	r30
 812:	ff 93       	push	r31
   // No need to clear interrupt b/c it is cleared in HW (p. 104)

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;
 814:	88 b5       	in	r24, 0x28	; 40
 816:	83 58       	subi	r24, 0x83	; 131
 818:	88 bd       	out	0x28, r24	; 40
 81a:	0c e2       	ldi	r16, 0x2C	; 44
 81c:	11 e0       	ldi	r17, 0x01	; 1
 81e:	c8 e2       	ldi	r28, 0x28	; 40
 820:	d1 e0       	ldi	r29, 0x01	; 1
 822:	0f 2e       	mov	r0, r31
 824:	f0 e9       	ldi	r31, 0x90	; 144
 826:	ef 2e       	mov	r14, r31
 828:	f1 e0       	ldi	r31, 0x01	; 1
 82a:	ff 2e       	mov	r15, r31
 82c:	f0 2d       	mov	r31, r0
 82e:	f8 01       	movw	r30, r16

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
   {
      if (true == Timers[i].timer_running_flag)
 830:	80 81       	ld	r24, Z
 832:	88 23       	and	r24, r24
 834:	39 f1       	breq	.+78     	; 0x884 <__vector_10+0x9e>
      {
         // Add one to time, subtract one from ticks left
         Timers[i].ticks_since_start += 1;
 836:	8d 81       	ldd	r24, Y+5	; 0x05
 838:	9e 81       	ldd	r25, Y+6	; 0x06
 83a:	af 81       	ldd	r26, Y+7	; 0x07
 83c:	b8 85       	ldd	r27, Y+8	; 0x08
 83e:	01 96       	adiw	r24, 0x01	; 1
 840:	a1 1d       	adc	r26, r1
 842:	b1 1d       	adc	r27, r1
 844:	8d 83       	std	Y+5, r24	; 0x05
 846:	9e 83       	std	Y+6, r25	; 0x06
 848:	af 83       	std	Y+7, r26	; 0x07
 84a:	b8 87       	std	Y+8, r27	; 0x08
         Timers[i].ticks_remaining -= 1;
 84c:	89 85       	ldd	r24, Y+9	; 0x09
 84e:	9a 85       	ldd	r25, Y+10	; 0x0a
 850:	ab 85       	ldd	r26, Y+11	; 0x0b
 852:	bc 85       	ldd	r27, Y+12	; 0x0c
 854:	01 97       	sbiw	r24, 0x01	; 1
 856:	a1 09       	sbc	r26, r1
 858:	b1 09       	sbc	r27, r1
 85a:	89 87       	std	Y+9, r24	; 0x09
 85c:	9a 87       	std	Y+10, r25	; 0x0a
 85e:	ab 87       	std	Y+11, r26	; 0x0b
 860:	bc 87       	std	Y+12, r27	; 0x0c

         // If the timer has expired
         if (0 == Timers[i].ticks_remaining)
 862:	89 2b       	or	r24, r25
 864:	8a 2b       	or	r24, r26
 866:	8b 2b       	or	r24, r27
 868:	69 f4       	brne	.+26     	; 0x884 <__vector_10+0x9e>
         {
            // Clear running flag
            Timers[i].timer_running_flag = false;
 86a:	10 82       	st	Z, r1
				
            // Execute cb function with value of id pointer's value
            // If cb is not null, execute
            if (Timers[i].timer_cb_func)
 86c:	ea 81       	ldd	r30, Y+2	; 0x02
 86e:	fb 81       	ldd	r31, Y+3	; 0x03
 870:	30 97       	sbiw	r30, 0x00	; 0
 872:	41 f0       	breq	.+16     	; 0x884 <__vector_10+0x9e>
            {
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 874:	88 81       	ld	r24, Y
 876:	99 81       	ldd	r25, Y+1	; 0x01
 878:	dc 01       	movw	r26, r24
 87a:	6d 91       	ld	r22, X+
 87c:	7d 91       	ld	r23, X+
 87e:	8d 91       	ld	r24, X+
 880:	9c 91       	ld	r25, X
 882:	09 95       	icall
 884:	03 5f       	subi	r16, 0xF3	; 243
 886:	1f 4f       	sbci	r17, 0xFF	; 255
 888:	2d 96       	adiw	r28, 0x0d	; 13

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
 88a:	ce 15       	cp	r28, r14
 88c:	df 05       	cpc	r29, r15
 88e:	79 f6       	brne	.-98     	; 0x82e <__vector_10+0x48>
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
            }
         }
      }
   }
 890:	ff 91       	pop	r31
 892:	ef 91       	pop	r30
 894:	df 91       	pop	r29
 896:	cf 91       	pop	r28
 898:	bf 91       	pop	r27
 89a:	af 91       	pop	r26
 89c:	9f 91       	pop	r25
 89e:	8f 91       	pop	r24
 8a0:	7f 91       	pop	r23
 8a2:	6f 91       	pop	r22
 8a4:	5f 91       	pop	r21
 8a6:	4f 91       	pop	r20
 8a8:	3f 91       	pop	r19
 8aa:	2f 91       	pop	r18
 8ac:	1f 91       	pop	r17
 8ae:	0f 91       	pop	r16
 8b0:	ff 90       	pop	r15
 8b2:	ef 90       	pop	r14
 8b4:	0f 90       	pop	r0
 8b6:	0f be       	out	0x3f, r0	; 63
 8b8:	0f 90       	pop	r0
 8ba:	1f 90       	pop	r1
 8bc:	18 95       	reti

000008be <_exit>:
 8be:	f8 94       	cli

000008c0 <__stop_program>:
 8c0:	ff cf       	rjmp	.-2      	; 0x8c0 <__stop_program>
