{
  "module_name": "ov13858.c",
  "hash_id": "98a5e203b3ea56de77e8db99b8cc37ba572635da5d0a32c824aed8d411549809",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov13858.c",
  "human_readable_source": "\n\n\n#include <linux/acpi.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-event.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV13858_REG_VALUE_08BIT\t\t1\n#define OV13858_REG_VALUE_16BIT\t\t2\n#define OV13858_REG_VALUE_24BIT\t\t3\n\n#define OV13858_REG_MODE_SELECT\t\t0x0100\n#define OV13858_MODE_STANDBY\t\t0x00\n#define OV13858_MODE_STREAMING\t\t0x01\n\n#define OV13858_REG_SOFTWARE_RST\t0x0103\n#define OV13858_SOFTWARE_RST\t\t0x01\n\n \n#define OV13858_REG_PLL1_CTRL_0\t\t0x0300\n#define OV13858_REG_PLL1_CTRL_1\t\t0x0301\n#define OV13858_REG_PLL1_CTRL_2\t\t0x0302\n#define OV13858_REG_PLL1_CTRL_3\t\t0x0303\n#define OV13858_REG_PLL1_CTRL_4\t\t0x0304\n#define OV13858_REG_PLL1_CTRL_5\t\t0x0305\n\n \n#define OV13858_REG_PLL2_CTRL_B\t\t0x030b\n#define OV13858_REG_PLL2_CTRL_C\t\t0x030c\n#define OV13858_REG_PLL2_CTRL_D\t\t0x030d\n#define OV13858_REG_PLL2_CTRL_E\t\t0x030e\n#define OV13858_REG_PLL2_CTRL_F\t\t0x030f\n#define OV13858_REG_PLL2_CTRL_12\t0x0312\n#define OV13858_REG_MIPI_SC_CTRL0\t0x3016\n#define OV13858_REG_MIPI_SC_CTRL1\t0x3022\n\n \n#define OV13858_REG_CHIP_ID\t\t0x300a\n#define OV13858_CHIP_ID\t\t\t0x00d855\n\n \n#define OV13858_REG_VTS\t\t\t0x380e\n#define OV13858_VTS_30FPS\t\t0x0c8e  \n#define OV13858_VTS_60FPS\t\t0x0648  \n#define OV13858_VTS_MAX\t\t\t0x7fff\n\n \n#define OV13858_PPL_270MHZ\t\t2244\n#define OV13858_PPL_540MHZ\t\t4488\n\n \n#define OV13858_REG_EXPOSURE\t\t0x3500\n#define OV13858_EXPOSURE_MIN\t\t4\n#define OV13858_EXPOSURE_STEP\t\t1\n#define OV13858_EXPOSURE_DEFAULT\t0x640\n\n \n#define OV13858_REG_ANALOG_GAIN\t\t0x3508\n#define OV13858_ANA_GAIN_MIN\t\t0\n#define OV13858_ANA_GAIN_MAX\t\t0x1fff\n#define OV13858_ANA_GAIN_STEP\t\t1\n#define OV13858_ANA_GAIN_DEFAULT\t0x80\n\n \n#define OV13858_REG_B_MWB_GAIN\t\t0x5100\n#define OV13858_REG_G_MWB_GAIN\t\t0x5102\n#define OV13858_REG_R_MWB_GAIN\t\t0x5104\n#define OV13858_DGTL_GAIN_MIN\t\t0\n#define OV13858_DGTL_GAIN_MAX\t\t16384\t \n#define OV13858_DGTL_GAIN_DEFAULT\t1024\t \n#define OV13858_DGTL_GAIN_STEP\t\t1\t \n\n \n#define OV13858_REG_TEST_PATTERN\t0x4503\n#define OV13858_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV13858_TEST_PATTERN_MASK\t0xfc\n\n \n#define OV13858_NUM_OF_SKIP_FRAMES\t2\n\nstruct ov13858_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov13858_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov13858_reg *regs;\n};\n\n \nstruct ov13858_link_freq_config {\n\tu32 pixels_per_line;\n\n\t \n\tstruct ov13858_reg_list reg_list;\n};\n\n \nstruct ov13858_mode {\n\t \n\tu32 width;\n\t \n\tu32 height;\n\n\t \n\tu32 vts_def;\n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\t \n\tstruct ov13858_reg_list reg_list;\n};\n\n \nstatic const struct ov13858_reg mipi_data_rate_1080mbps[] = {\n\t \n\t{OV13858_REG_PLL1_CTRL_0, 0x07},\n\t{OV13858_REG_PLL1_CTRL_1, 0x01},\n\t{OV13858_REG_PLL1_CTRL_2, 0xc2},\n\t{OV13858_REG_PLL1_CTRL_3, 0x00},\n\t{OV13858_REG_PLL1_CTRL_4, 0x00},\n\t{OV13858_REG_PLL1_CTRL_5, 0x01},\n\n\t \n\t{OV13858_REG_PLL2_CTRL_B, 0x05},\n\t{OV13858_REG_PLL2_CTRL_C, 0x01},\n\t{OV13858_REG_PLL2_CTRL_D, 0x0e},\n\t{OV13858_REG_PLL2_CTRL_E, 0x05},\n\t{OV13858_REG_PLL2_CTRL_F, 0x01},\n\t{OV13858_REG_PLL2_CTRL_12, 0x01},\n\t{OV13858_REG_MIPI_SC_CTRL0, 0x72},\n\t{OV13858_REG_MIPI_SC_CTRL1, 0x01},\n};\n\n \nstatic const struct ov13858_reg mipi_data_rate_540mbps[] = {\n\t \n\t{OV13858_REG_PLL1_CTRL_0, 0x07},\n\t{OV13858_REG_PLL1_CTRL_1, 0x01},\n\t{OV13858_REG_PLL1_CTRL_2, 0xc2},\n\t{OV13858_REG_PLL1_CTRL_3, 0x01},\n\t{OV13858_REG_PLL1_CTRL_4, 0x00},\n\t{OV13858_REG_PLL1_CTRL_5, 0x01},\n\n\t \n\t{OV13858_REG_PLL2_CTRL_B, 0x05},\n\t{OV13858_REG_PLL2_CTRL_C, 0x01},\n\t{OV13858_REG_PLL2_CTRL_D, 0x0e},\n\t{OV13858_REG_PLL2_CTRL_E, 0x05},\n\t{OV13858_REG_PLL2_CTRL_F, 0x01},\n\t{OV13858_REG_PLL2_CTRL_12, 0x01},\n\t{OV13858_REG_MIPI_SC_CTRL0, 0x72},\n\t{OV13858_REG_MIPI_SC_CTRL1, 0x01},\n};\n\nstatic const struct ov13858_reg mode_4224x3136_regs[] = {\n\t{0x3013, 0x32},\n\t{0x301b, 0xf0},\n\t{0x301f, 0xd0},\n\t{0x3106, 0x15},\n\t{0x3107, 0x23},\n\t{0x350a, 0x00},\n\t{0x350e, 0x00},\n\t{0x3510, 0x00},\n\t{0x3511, 0x02},\n\t{0x3512, 0x00},\n\t{0x3600, 0x2b},\n\t{0x3601, 0x52},\n\t{0x3602, 0x60},\n\t{0x3612, 0x05},\n\t{0x3613, 0xa4},\n\t{0x3620, 0x80},\n\t{0x3621, 0x10},\n\t{0x3622, 0x30},\n\t{0x3624, 0x1c},\n\t{0x3640, 0x10},\n\t{0x3641, 0x70},\n\t{0x3660, 0x04},\n\t{0x3661, 0x80},\n\t{0x3662, 0x12},\n\t{0x3664, 0x73},\n\t{0x3665, 0xa7},\n\t{0x366e, 0xff},\n\t{0x366f, 0xf4},\n\t{0x3674, 0x00},\n\t{0x3679, 0x0c},\n\t{0x367f, 0x01},\n\t{0x3680, 0x0c},\n\t{0x3681, 0x50},\n\t{0x3682, 0x50},\n\t{0x3683, 0xa9},\n\t{0x3684, 0xa9},\n\t{0x3709, 0x5f},\n\t{0x3714, 0x24},\n\t{0x371a, 0x3e},\n\t{0x3737, 0x04},\n\t{0x3738, 0xcc},\n\t{0x3739, 0x12},\n\t{0x373d, 0x26},\n\t{0x3764, 0x20},\n\t{0x3765, 0x20},\n\t{0x37a1, 0x36},\n\t{0x37a8, 0x3b},\n\t{0x37ab, 0x31},\n\t{0x37c2, 0x04},\n\t{0x37c3, 0xf1},\n\t{0x37c5, 0x00},\n\t{0x37d8, 0x03},\n\t{0x37d9, 0x0c},\n\t{0x37da, 0xc2},\n\t{0x37dc, 0x02},\n\t{0x37e0, 0x00},\n\t{0x37e1, 0x0a},\n\t{0x37e2, 0x14},\n\t{0x37e3, 0x04},\n\t{0x37e4, 0x2a},\n\t{0x37e5, 0x03},\n\t{0x37e6, 0x04},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x9f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x57},\n\t{0x3808, 0x10},\n\t{0x3809, 0x80},\n\t{0x380a, 0x0c},\n\t{0x380b, 0x40},\n\t{0x380c, 0x04},\n\t{0x380d, 0x62},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x8e},\n\t{0x3811, 0x04},\n\t{0x3813, 0x05},\n\t{0x3814, 0x01},\n\t{0x3815, 0x01},\n\t{0x3816, 0x01},\n\t{0x3817, 0x01},\n\t{0x3820, 0xa8},\n\t{0x3821, 0x00},\n\t{0x3822, 0xc2},\n\t{0x3823, 0x18},\n\t{0x3826, 0x11},\n\t{0x3827, 0x1c},\n\t{0x3829, 0x03},\n\t{0x3832, 0x00},\n\t{0x3c80, 0x00},\n\t{0x3c87, 0x01},\n\t{0x3c8c, 0x19},\n\t{0x3c8d, 0x1c},\n\t{0x3c90, 0x00},\n\t{0x3c91, 0x00},\n\t{0x3c92, 0x00},\n\t{0x3c93, 0x00},\n\t{0x3c94, 0x40},\n\t{0x3c95, 0x54},\n\t{0x3c96, 0x34},\n\t{0x3c97, 0x04},\n\t{0x3c98, 0x00},\n\t{0x3d8c, 0x73},\n\t{0x3d8d, 0xc0},\n\t{0x3f00, 0x0b},\n\t{0x3f03, 0x00},\n\t{0x4001, 0xe0},\n\t{0x4008, 0x00},\n\t{0x4009, 0x0f},\n\t{0x4011, 0xf0},\n\t{0x4017, 0x08},\n\t{0x4050, 0x04},\n\t{0x4051, 0x0b},\n\t{0x4052, 0x00},\n\t{0x4053, 0x80},\n\t{0x4054, 0x00},\n\t{0x4055, 0x80},\n\t{0x4056, 0x00},\n\t{0x4057, 0x80},\n\t{0x4058, 0x00},\n\t{0x4059, 0x80},\n\t{0x405e, 0x20},\n\t{0x4500, 0x07},\n\t{0x4503, 0x00},\n\t{0x450a, 0x04},\n\t{0x4809, 0x04},\n\t{0x480c, 0x12},\n\t{0x481f, 0x30},\n\t{0x4833, 0x10},\n\t{0x4837, 0x0e},\n\t{0x4902, 0x01},\n\t{0x4d00, 0x03},\n\t{0x4d01, 0xc9},\n\t{0x4d02, 0xbc},\n\t{0x4d03, 0xd7},\n\t{0x4d04, 0xf0},\n\t{0x4d05, 0xa2},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x01},\n\t{0x5040, 0x39},\n\t{0x5041, 0x10},\n\t{0x5042, 0x10},\n\t{0x5043, 0x84},\n\t{0x5044, 0x62},\n\t{0x5180, 0x00},\n\t{0x5181, 0x10},\n\t{0x5182, 0x02},\n\t{0x5183, 0x0f},\n\t{0x5200, 0x1b},\n\t{0x520b, 0x07},\n\t{0x520c, 0x0f},\n\t{0x5300, 0x04},\n\t{0x5301, 0x0c},\n\t{0x5302, 0x0c},\n\t{0x5303, 0x0f},\n\t{0x5304, 0x00},\n\t{0x5305, 0x70},\n\t{0x5306, 0x00},\n\t{0x5307, 0x80},\n\t{0x5308, 0x00},\n\t{0x5309, 0xa5},\n\t{0x530a, 0x00},\n\t{0x530b, 0xd3},\n\t{0x530c, 0x00},\n\t{0x530d, 0xf0},\n\t{0x530e, 0x01},\n\t{0x530f, 0x10},\n\t{0x5310, 0x01},\n\t{0x5311, 0x20},\n\t{0x5312, 0x01},\n\t{0x5313, 0x20},\n\t{0x5314, 0x01},\n\t{0x5315, 0x20},\n\t{0x5316, 0x08},\n\t{0x5317, 0x08},\n\t{0x5318, 0x10},\n\t{0x5319, 0x88},\n\t{0x531a, 0x88},\n\t{0x531b, 0xa9},\n\t{0x531c, 0xaa},\n\t{0x531d, 0x0a},\n\t{0x5405, 0x02},\n\t{0x5406, 0x67},\n\t{0x5407, 0x01},\n\t{0x5408, 0x4a},\n};\n\nstatic const struct ov13858_reg mode_2112x1568_regs[] = {\n\t{0x3013, 0x32},\n\t{0x301b, 0xf0},\n\t{0x301f, 0xd0},\n\t{0x3106, 0x15},\n\t{0x3107, 0x23},\n\t{0x350a, 0x00},\n\t{0x350e, 0x00},\n\t{0x3510, 0x00},\n\t{0x3511, 0x02},\n\t{0x3512, 0x00},\n\t{0x3600, 0x2b},\n\t{0x3601, 0x52},\n\t{0x3602, 0x60},\n\t{0x3612, 0x05},\n\t{0x3613, 0xa4},\n\t{0x3620, 0x80},\n\t{0x3621, 0x10},\n\t{0x3622, 0x30},\n\t{0x3624, 0x1c},\n\t{0x3640, 0x10},\n\t{0x3641, 0x70},\n\t{0x3660, 0x04},\n\t{0x3661, 0x80},\n\t{0x3662, 0x10},\n\t{0x3664, 0x73},\n\t{0x3665, 0xa7},\n\t{0x366e, 0xff},\n\t{0x366f, 0xf4},\n\t{0x3674, 0x00},\n\t{0x3679, 0x0c},\n\t{0x367f, 0x01},\n\t{0x3680, 0x0c},\n\t{0x3681, 0x50},\n\t{0x3682, 0x50},\n\t{0x3683, 0xa9},\n\t{0x3684, 0xa9},\n\t{0x3709, 0x5f},\n\t{0x3714, 0x28},\n\t{0x371a, 0x3e},\n\t{0x3737, 0x08},\n\t{0x3738, 0xcc},\n\t{0x3739, 0x20},\n\t{0x373d, 0x26},\n\t{0x3764, 0x20},\n\t{0x3765, 0x20},\n\t{0x37a1, 0x36},\n\t{0x37a8, 0x3b},\n\t{0x37ab, 0x31},\n\t{0x37c2, 0x14},\n\t{0x37c3, 0xf1},\n\t{0x37c5, 0x00},\n\t{0x37d8, 0x03},\n\t{0x37d9, 0x0c},\n\t{0x37da, 0xc2},\n\t{0x37dc, 0x02},\n\t{0x37e0, 0x00},\n\t{0x37e1, 0x0a},\n\t{0x37e2, 0x14},\n\t{0x37e3, 0x08},\n\t{0x37e4, 0x38},\n\t{0x37e5, 0x03},\n\t{0x37e6, 0x08},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x10},\n\t{0x3805, 0x9f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x5f},\n\t{0x3808, 0x08},\n\t{0x3809, 0x40},\n\t{0x380a, 0x06},\n\t{0x380b, 0x20},\n\t{0x380c, 0x04},\n\t{0x380d, 0x62},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x8e},\n\t{0x3811, 0x04},\n\t{0x3813, 0x05},\n\t{0x3814, 0x03},\n\t{0x3815, 0x01},\n\t{0x3816, 0x03},\n\t{0x3817, 0x01},\n\t{0x3820, 0xab},\n\t{0x3821, 0x00},\n\t{0x3822, 0xc2},\n\t{0x3823, 0x18},\n\t{0x3826, 0x04},\n\t{0x3827, 0x90},\n\t{0x3829, 0x07},\n\t{0x3832, 0x00},\n\t{0x3c80, 0x00},\n\t{0x3c87, 0x01},\n\t{0x3c8c, 0x19},\n\t{0x3c8d, 0x1c},\n\t{0x3c90, 0x00},\n\t{0x3c91, 0x00},\n\t{0x3c92, 0x00},\n\t{0x3c93, 0x00},\n\t{0x3c94, 0x40},\n\t{0x3c95, 0x54},\n\t{0x3c96, 0x34},\n\t{0x3c97, 0x04},\n\t{0x3c98, 0x00},\n\t{0x3d8c, 0x73},\n\t{0x3d8d, 0xc0},\n\t{0x3f00, 0x0b},\n\t{0x3f03, 0x00},\n\t{0x4001, 0xe0},\n\t{0x4008, 0x00},\n\t{0x4009, 0x0d},\n\t{0x4011, 0xf0},\n\t{0x4017, 0x08},\n\t{0x4050, 0x04},\n\t{0x4051, 0x0b},\n\t{0x4052, 0x00},\n\t{0x4053, 0x80},\n\t{0x4054, 0x00},\n\t{0x4055, 0x80},\n\t{0x4056, 0x00},\n\t{0x4057, 0x80},\n\t{0x4058, 0x00},\n\t{0x4059, 0x80},\n\t{0x405e, 0x20},\n\t{0x4500, 0x07},\n\t{0x4503, 0x00},\n\t{0x450a, 0x04},\n\t{0x4809, 0x04},\n\t{0x480c, 0x12},\n\t{0x481f, 0x30},\n\t{0x4833, 0x10},\n\t{0x4837, 0x1c},\n\t{0x4902, 0x01},\n\t{0x4d00, 0x03},\n\t{0x4d01, 0xc9},\n\t{0x4d02, 0xbc},\n\t{0x4d03, 0xd7},\n\t{0x4d04, 0xf0},\n\t{0x4d05, 0xa2},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x01},\n\t{0x5040, 0x39},\n\t{0x5041, 0x10},\n\t{0x5042, 0x10},\n\t{0x5043, 0x84},\n\t{0x5044, 0x62},\n\t{0x5180, 0x00},\n\t{0x5181, 0x10},\n\t{0x5182, 0x02},\n\t{0x5183, 0x0f},\n\t{0x5200, 0x1b},\n\t{0x520b, 0x07},\n\t{0x520c, 0x0f},\n\t{0x5300, 0x04},\n\t{0x5301, 0x0c},\n\t{0x5302, 0x0c},\n\t{0x5303, 0x0f},\n\t{0x5304, 0x00},\n\t{0x5305, 0x70},\n\t{0x5306, 0x00},\n\t{0x5307, 0x80},\n\t{0x5308, 0x00},\n\t{0x5309, 0xa5},\n\t{0x530a, 0x00},\n\t{0x530b, 0xd3},\n\t{0x530c, 0x00},\n\t{0x530d, 0xf0},\n\t{0x530e, 0x01},\n\t{0x530f, 0x10},\n\t{0x5310, 0x01},\n\t{0x5311, 0x20},\n\t{0x5312, 0x01},\n\t{0x5313, 0x20},\n\t{0x5314, 0x01},\n\t{0x5315, 0x20},\n\t{0x5316, 0x08},\n\t{0x5317, 0x08},\n\t{0x5318, 0x10},\n\t{0x5319, 0x88},\n\t{0x531a, 0x88},\n\t{0x531b, 0xa9},\n\t{0x531c, 0xaa},\n\t{0x531d, 0x0a},\n\t{0x5405, 0x02},\n\t{0x5406, 0x67},\n\t{0x5407, 0x01},\n\t{0x5408, 0x4a},\n};\n\nstatic const struct ov13858_reg mode_2112x1188_regs[] = {\n\t{0x3013, 0x32},\n\t{0x301b, 0xf0},\n\t{0x301f, 0xd0},\n\t{0x3106, 0x15},\n\t{0x3107, 0x23},\n\t{0x350a, 0x00},\n\t{0x350e, 0x00},\n\t{0x3510, 0x00},\n\t{0x3511, 0x02},\n\t{0x3512, 0x00},\n\t{0x3600, 0x2b},\n\t{0x3601, 0x52},\n\t{0x3602, 0x60},\n\t{0x3612, 0x05},\n\t{0x3613, 0xa4},\n\t{0x3620, 0x80},\n\t{0x3621, 0x10},\n\t{0x3622, 0x30},\n\t{0x3624, 0x1c},\n\t{0x3640, 0x10},\n\t{0x3641, 0x70},\n\t{0x3660, 0x04},\n\t{0x3661, 0x80},\n\t{0x3662, 0x10},\n\t{0x3664, 0x73},\n\t{0x3665, 0xa7},\n\t{0x366e, 0xff},\n\t{0x366f, 0xf4},\n\t{0x3674, 0x00},\n\t{0x3679, 0x0c},\n\t{0x367f, 0x01},\n\t{0x3680, 0x0c},\n\t{0x3681, 0x50},\n\t{0x3682, 0x50},\n\t{0x3683, 0xa9},\n\t{0x3684, 0xa9},\n\t{0x3709, 0x5f},\n\t{0x3714, 0x28},\n\t{0x371a, 0x3e},\n\t{0x3737, 0x08},\n\t{0x3738, 0xcc},\n\t{0x3739, 0x20},\n\t{0x373d, 0x26},\n\t{0x3764, 0x20},\n\t{0x3765, 0x20},\n\t{0x37a1, 0x36},\n\t{0x37a8, 0x3b},\n\t{0x37ab, 0x31},\n\t{0x37c2, 0x14},\n\t{0x37c3, 0xf1},\n\t{0x37c5, 0x00},\n\t{0x37d8, 0x03},\n\t{0x37d9, 0x0c},\n\t{0x37da, 0xc2},\n\t{0x37dc, 0x02},\n\t{0x37e0, 0x00},\n\t{0x37e1, 0x0a},\n\t{0x37e2, 0x14},\n\t{0x37e3, 0x08},\n\t{0x37e4, 0x38},\n\t{0x37e5, 0x03},\n\t{0x37e6, 0x08},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x01},\n\t{0x3803, 0x84},\n\t{0x3804, 0x10},\n\t{0x3805, 0x9f},\n\t{0x3806, 0x0a},\n\t{0x3807, 0xd3},\n\t{0x3808, 0x08},\n\t{0x3809, 0x40},\n\t{0x380a, 0x04},\n\t{0x380b, 0xa4},\n\t{0x380c, 0x04},\n\t{0x380d, 0x62},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x8e},\n\t{0x3811, 0x08},\n\t{0x3813, 0x03},\n\t{0x3814, 0x03},\n\t{0x3815, 0x01},\n\t{0x3816, 0x03},\n\t{0x3817, 0x01},\n\t{0x3820, 0xab},\n\t{0x3821, 0x00},\n\t{0x3822, 0xc2},\n\t{0x3823, 0x18},\n\t{0x3826, 0x04},\n\t{0x3827, 0x90},\n\t{0x3829, 0x07},\n\t{0x3832, 0x00},\n\t{0x3c80, 0x00},\n\t{0x3c87, 0x01},\n\t{0x3c8c, 0x19},\n\t{0x3c8d, 0x1c},\n\t{0x3c90, 0x00},\n\t{0x3c91, 0x00},\n\t{0x3c92, 0x00},\n\t{0x3c93, 0x00},\n\t{0x3c94, 0x40},\n\t{0x3c95, 0x54},\n\t{0x3c96, 0x34},\n\t{0x3c97, 0x04},\n\t{0x3c98, 0x00},\n\t{0x3d8c, 0x73},\n\t{0x3d8d, 0xc0},\n\t{0x3f00, 0x0b},\n\t{0x3f03, 0x00},\n\t{0x4001, 0xe0},\n\t{0x4008, 0x00},\n\t{0x4009, 0x0d},\n\t{0x4011, 0xf0},\n\t{0x4017, 0x08},\n\t{0x4050, 0x04},\n\t{0x4051, 0x0b},\n\t{0x4052, 0x00},\n\t{0x4053, 0x80},\n\t{0x4054, 0x00},\n\t{0x4055, 0x80},\n\t{0x4056, 0x00},\n\t{0x4057, 0x80},\n\t{0x4058, 0x00},\n\t{0x4059, 0x80},\n\t{0x405e, 0x20},\n\t{0x4500, 0x07},\n\t{0x4503, 0x00},\n\t{0x450a, 0x04},\n\t{0x4809, 0x04},\n\t{0x480c, 0x12},\n\t{0x481f, 0x30},\n\t{0x4833, 0x10},\n\t{0x4837, 0x1c},\n\t{0x4902, 0x01},\n\t{0x4d00, 0x03},\n\t{0x4d01, 0xc9},\n\t{0x4d02, 0xbc},\n\t{0x4d03, 0xd7},\n\t{0x4d04, 0xf0},\n\t{0x4d05, 0xa2},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x01},\n\t{0x5040, 0x39},\n\t{0x5041, 0x10},\n\t{0x5042, 0x10},\n\t{0x5043, 0x84},\n\t{0x5044, 0x62},\n\t{0x5180, 0x00},\n\t{0x5181, 0x10},\n\t{0x5182, 0x02},\n\t{0x5183, 0x0f},\n\t{0x5200, 0x1b},\n\t{0x520b, 0x07},\n\t{0x520c, 0x0f},\n\t{0x5300, 0x04},\n\t{0x5301, 0x0c},\n\t{0x5302, 0x0c},\n\t{0x5303, 0x0f},\n\t{0x5304, 0x00},\n\t{0x5305, 0x70},\n\t{0x5306, 0x00},\n\t{0x5307, 0x80},\n\t{0x5308, 0x00},\n\t{0x5309, 0xa5},\n\t{0x530a, 0x00},\n\t{0x530b, 0xd3},\n\t{0x530c, 0x00},\n\t{0x530d, 0xf0},\n\t{0x530e, 0x01},\n\t{0x530f, 0x10},\n\t{0x5310, 0x01},\n\t{0x5311, 0x20},\n\t{0x5312, 0x01},\n\t{0x5313, 0x20},\n\t{0x5314, 0x01},\n\t{0x5315, 0x20},\n\t{0x5316, 0x08},\n\t{0x5317, 0x08},\n\t{0x5318, 0x10},\n\t{0x5319, 0x88},\n\t{0x531a, 0x88},\n\t{0x531b, 0xa9},\n\t{0x531c, 0xaa},\n\t{0x531d, 0x0a},\n\t{0x5405, 0x02},\n\t{0x5406, 0x67},\n\t{0x5407, 0x01},\n\t{0x5408, 0x4a},\n};\n\nstatic const struct ov13858_reg mode_1056x784_regs[] = {\n\t{0x3013, 0x32},\n\t{0x301b, 0xf0},\n\t{0x301f, 0xd0},\n\t{0x3106, 0x15},\n\t{0x3107, 0x23},\n\t{0x350a, 0x00},\n\t{0x350e, 0x00},\n\t{0x3510, 0x00},\n\t{0x3511, 0x02},\n\t{0x3512, 0x00},\n\t{0x3600, 0x2b},\n\t{0x3601, 0x52},\n\t{0x3602, 0x60},\n\t{0x3612, 0x05},\n\t{0x3613, 0xa4},\n\t{0x3620, 0x80},\n\t{0x3621, 0x10},\n\t{0x3622, 0x30},\n\t{0x3624, 0x1c},\n\t{0x3640, 0x10},\n\t{0x3641, 0x70},\n\t{0x3660, 0x04},\n\t{0x3661, 0x80},\n\t{0x3662, 0x08},\n\t{0x3664, 0x73},\n\t{0x3665, 0xa7},\n\t{0x366e, 0xff},\n\t{0x366f, 0xf4},\n\t{0x3674, 0x00},\n\t{0x3679, 0x0c},\n\t{0x367f, 0x01},\n\t{0x3680, 0x0c},\n\t{0x3681, 0x50},\n\t{0x3682, 0x50},\n\t{0x3683, 0xa9},\n\t{0x3684, 0xa9},\n\t{0x3709, 0x5f},\n\t{0x3714, 0x30},\n\t{0x371a, 0x3e},\n\t{0x3737, 0x08},\n\t{0x3738, 0xcc},\n\t{0x3739, 0x20},\n\t{0x373d, 0x26},\n\t{0x3764, 0x20},\n\t{0x3765, 0x20},\n\t{0x37a1, 0x36},\n\t{0x37a8, 0x3b},\n\t{0x37ab, 0x31},\n\t{0x37c2, 0x2c},\n\t{0x37c3, 0xf1},\n\t{0x37c5, 0x00},\n\t{0x37d8, 0x03},\n\t{0x37d9, 0x06},\n\t{0x37da, 0xc2},\n\t{0x37dc, 0x02},\n\t{0x37e0, 0x00},\n\t{0x37e1, 0x0a},\n\t{0x37e2, 0x14},\n\t{0x37e3, 0x08},\n\t{0x37e4, 0x36},\n\t{0x37e5, 0x03},\n\t{0x37e6, 0x08},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x10},\n\t{0x3805, 0x9f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x5f},\n\t{0x3808, 0x04},\n\t{0x3809, 0x20},\n\t{0x380a, 0x03},\n\t{0x380b, 0x10},\n\t{0x380c, 0x04},\n\t{0x380d, 0x62},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x8e},\n\t{0x3811, 0x04},\n\t{0x3813, 0x05},\n\t{0x3814, 0x07},\n\t{0x3815, 0x01},\n\t{0x3816, 0x07},\n\t{0x3817, 0x01},\n\t{0x3820, 0xac},\n\t{0x3821, 0x00},\n\t{0x3822, 0xc2},\n\t{0x3823, 0x18},\n\t{0x3826, 0x04},\n\t{0x3827, 0x48},\n\t{0x3829, 0x03},\n\t{0x3832, 0x00},\n\t{0x3c80, 0x00},\n\t{0x3c87, 0x01},\n\t{0x3c8c, 0x19},\n\t{0x3c8d, 0x1c},\n\t{0x3c90, 0x00},\n\t{0x3c91, 0x00},\n\t{0x3c92, 0x00},\n\t{0x3c93, 0x00},\n\t{0x3c94, 0x40},\n\t{0x3c95, 0x54},\n\t{0x3c96, 0x34},\n\t{0x3c97, 0x04},\n\t{0x3c98, 0x00},\n\t{0x3d8c, 0x73},\n\t{0x3d8d, 0xc0},\n\t{0x3f00, 0x0b},\n\t{0x3f03, 0x00},\n\t{0x4001, 0xe0},\n\t{0x4008, 0x00},\n\t{0x4009, 0x05},\n\t{0x4011, 0xf0},\n\t{0x4017, 0x08},\n\t{0x4050, 0x02},\n\t{0x4051, 0x05},\n\t{0x4052, 0x00},\n\t{0x4053, 0x80},\n\t{0x4054, 0x00},\n\t{0x4055, 0x80},\n\t{0x4056, 0x00},\n\t{0x4057, 0x80},\n\t{0x4058, 0x00},\n\t{0x4059, 0x80},\n\t{0x405e, 0x20},\n\t{0x4500, 0x07},\n\t{0x4503, 0x00},\n\t{0x450a, 0x04},\n\t{0x4809, 0x04},\n\t{0x480c, 0x12},\n\t{0x481f, 0x30},\n\t{0x4833, 0x10},\n\t{0x4837, 0x1e},\n\t{0x4902, 0x02},\n\t{0x4d00, 0x03},\n\t{0x4d01, 0xc9},\n\t{0x4d02, 0xbc},\n\t{0x4d03, 0xd7},\n\t{0x4d04, 0xf0},\n\t{0x4d05, 0xa2},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x01},\n\t{0x5040, 0x39},\n\t{0x5041, 0x10},\n\t{0x5042, 0x10},\n\t{0x5043, 0x84},\n\t{0x5044, 0x62},\n\t{0x5180, 0x00},\n\t{0x5181, 0x10},\n\t{0x5182, 0x02},\n\t{0x5183, 0x0f},\n\t{0x5200, 0x1b},\n\t{0x520b, 0x07},\n\t{0x520c, 0x0f},\n\t{0x5300, 0x04},\n\t{0x5301, 0x0c},\n\t{0x5302, 0x0c},\n\t{0x5303, 0x0f},\n\t{0x5304, 0x00},\n\t{0x5305, 0x70},\n\t{0x5306, 0x00},\n\t{0x5307, 0x80},\n\t{0x5308, 0x00},\n\t{0x5309, 0xa5},\n\t{0x530a, 0x00},\n\t{0x530b, 0xd3},\n\t{0x530c, 0x00},\n\t{0x530d, 0xf0},\n\t{0x530e, 0x01},\n\t{0x530f, 0x10},\n\t{0x5310, 0x01},\n\t{0x5311, 0x20},\n\t{0x5312, 0x01},\n\t{0x5313, 0x20},\n\t{0x5314, 0x01},\n\t{0x5315, 0x20},\n\t{0x5316, 0x08},\n\t{0x5317, 0x08},\n\t{0x5318, 0x10},\n\t{0x5319, 0x88},\n\t{0x531a, 0x88},\n\t{0x531b, 0xa9},\n\t{0x531c, 0xaa},\n\t{0x531d, 0x0a},\n\t{0x5405, 0x02},\n\t{0x5406, 0x67},\n\t{0x5407, 0x01},\n\t{0x5408, 0x4a},\n};\n\nstatic const char * const ov13858_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Vertical Color Bar Type 1\",\n\t\"Vertical Color Bar Type 2\",\n\t\"Vertical Color Bar Type 3\",\n\t\"Vertical Color Bar Type 4\"\n};\n\n \n#define OV13858_NUM_OF_LINK_FREQS\t2\n#define OV13858_LINK_FREQ_540MHZ\t540000000ULL\n#define OV13858_LINK_FREQ_270MHZ\t270000000ULL\n#define OV13858_LINK_FREQ_INDEX_0\t0\n#define OV13858_LINK_FREQ_INDEX_1\t1\n\n \nstatic u64 link_freq_to_pixel_rate(u64 f)\n{\n\tf *= 2 * 4;\n\tdo_div(f, 10);\n\n\treturn f;\n}\n\n \nstatic const s64 link_freq_menu_items[OV13858_NUM_OF_LINK_FREQS] = {\n\tOV13858_LINK_FREQ_540MHZ,\n\tOV13858_LINK_FREQ_270MHZ\n};\n\n \nstatic const struct ov13858_link_freq_config\n\t\t\tlink_freq_configs[OV13858_NUM_OF_LINK_FREQS] = {\n\t{\n\t\t.pixels_per_line = OV13858_PPL_540MHZ,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_1080mbps),\n\t\t\t.regs = mipi_data_rate_1080mbps,\n\t\t}\n\t},\n\t{\n\t\t.pixels_per_line = OV13858_PPL_270MHZ,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_540mbps),\n\t\t\t.regs = mipi_data_rate_540mbps,\n\t\t}\n\t}\n};\n\n \nstatic const struct ov13858_mode supported_modes[] = {\n\t{\n\t\t.width = 4224,\n\t\t.height = 3136,\n\t\t.vts_def = OV13858_VTS_30FPS,\n\t\t.vts_min = OV13858_VTS_30FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_4224x3136_regs),\n\t\t\t.regs = mode_4224x3136_regs,\n\t\t},\n\t\t.link_freq_index = OV13858_LINK_FREQ_INDEX_0,\n\t},\n\t{\n\t\t.width = 2112,\n\t\t.height = 1568,\n\t\t.vts_def = OV13858_VTS_30FPS,\n\t\t.vts_min = 1608,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_2112x1568_regs),\n\t\t\t.regs = mode_2112x1568_regs,\n\t\t},\n\t\t.link_freq_index = OV13858_LINK_FREQ_INDEX_1,\n\t},\n\t{\n\t\t.width = 2112,\n\t\t.height = 1188,\n\t\t.vts_def = OV13858_VTS_30FPS,\n\t\t.vts_min = 1608,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_2112x1188_regs),\n\t\t\t.regs = mode_2112x1188_regs,\n\t\t},\n\t\t.link_freq_index = OV13858_LINK_FREQ_INDEX_1,\n\t},\n\t{\n\t\t.width = 1056,\n\t\t.height = 784,\n\t\t.vts_def = OV13858_VTS_30FPS,\n\t\t.vts_min = 804,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1056x784_regs),\n\t\t\t.regs = mode_1056x784_regs,\n\t\t},\n\t\t.link_freq_index = OV13858_LINK_FREQ_INDEX_1,\n\t}\n};\n\nstruct ov13858 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov13858_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n};\n\n#define to_ov13858(_sd)\tcontainer_of(_sd, struct ov13858, sd)\n\n \nstatic int ov13858_read_reg(struct ov13858 *ov13858, u16 reg, u32 len,\n\t\t\t    u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 *data_be_p;\n\tint ret;\n\t__be32 data_be = 0;\n\t__be16 reg_addr_be = cpu_to_be16(reg);\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tdata_be_p = (u8 *)&data_be;\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = 2;\n\tmsgs[0].buf = (u8 *)&reg_addr_be;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_be_p[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = be32_to_cpu(data_be);\n\n\treturn 0;\n}\n\n \nstatic int ov13858_write_reg(struct ov13858 *ov13858, u16 reg, u32 len,\n\t\t\t     u32 __val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tint buf_i, val_i;\n\tu8 buf[6], *val_p;\n\t__be32 val;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tbuf[0] = reg >> 8;\n\tbuf[1] = reg & 0xff;\n\n\tval = cpu_to_be32(__val);\n\tval_p = (u8 *)&val;\n\tbuf_i = 2;\n\tval_i = 4 - len;\n\n\twhile (val_i < 4)\n\t\tbuf[buf_i++] = val_p[val_i++];\n\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int ov13858_write_regs(struct ov13858 *ov13858,\n\t\t\t      const struct ov13858_reg *regs, u32 len)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tint ret;\n\tu32 i;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = ov13858_write_reg(ov13858, regs[i].address, 1,\n\t\t\t\t\tregs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(\n\t\t\t\t&client->dev,\n\t\t\t\t\"Failed to write reg 0x%4.4x. error = %d\\n\",\n\t\t\t\tregs[i].address, ret);\n\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov13858_write_reg_list(struct ov13858 *ov13858,\n\t\t\t\t  const struct ov13858_reg_list *r_list)\n{\n\treturn ov13858_write_regs(ov13858, r_list->regs, r_list->num_of_regs);\n}\n\n \nstatic int ov13858_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\tstruct v4l2_mbus_framefmt *try_fmt = v4l2_subdev_get_try_format(sd,\n\t\t\t\t\t\t\t\t\tfh->state,\n\t\t\t\t\t\t\t\t\t0);\n\n\tmutex_lock(&ov13858->mutex);\n\n\t \n\ttry_fmt->width = ov13858->cur_mode->width;\n\ttry_fmt->height = ov13858->cur_mode->height;\n\ttry_fmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\ttry_fmt->field = V4L2_FIELD_NONE;\n\n\t \n\tmutex_unlock(&ov13858->mutex);\n\n\treturn 0;\n}\n\nstatic int ov13858_update_digital_gain(struct ov13858 *ov13858, u32 d_gain)\n{\n\tint ret;\n\n\tret = ov13858_write_reg(ov13858, OV13858_REG_B_MWB_GAIN,\n\t\t\t\tOV13858_REG_VALUE_16BIT, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13858_write_reg(ov13858, OV13858_REG_G_MWB_GAIN,\n\t\t\t\tOV13858_REG_VALUE_16BIT, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13858_write_reg(ov13858, OV13858_REG_R_MWB_GAIN,\n\t\t\t\tOV13858_REG_VALUE_16BIT, d_gain);\n\n\treturn ret;\n}\n\nstatic int ov13858_enable_test_pattern(struct ov13858 *ov13858, u32 pattern)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov13858_read_reg(ov13858, OV13858_REG_TEST_PATTERN,\n\t\t\t       OV13858_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (pattern) {\n\t\tval &= OV13858_TEST_PATTERN_MASK;\n\t\tval |= (pattern - 1) | OV13858_TEST_PATTERN_ENABLE;\n\t} else {\n\t\tval &= ~OV13858_TEST_PATTERN_ENABLE;\n\t}\n\n\treturn ov13858_write_reg(ov13858, OV13858_REG_TEST_PATTERN,\n\t\t\t\t OV13858_REG_VALUE_08BIT, val);\n}\n\nstatic int ov13858_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov13858 *ov13858 = container_of(ctrl->handler,\n\t\t\t\t\t       struct ov13858, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\ts64 max;\n\tint ret;\n\n\t \n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tmax = ov13858->cur_mode->height + ctrl->val - 8;\n\t\t__v4l2_ctrl_modify_range(ov13858->exposure,\n\t\t\t\t\t ov13858->exposure->minimum,\n\t\t\t\t\t max, ov13858->exposure->step, max);\n\t\tbreak;\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tret = 0;\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov13858_write_reg(ov13858, OV13858_REG_ANALOG_GAIN,\n\t\t\t\t\tOV13858_REG_VALUE_16BIT, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov13858_update_digital_gain(ov13858, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = ov13858_write_reg(ov13858, OV13858_REG_EXPOSURE,\n\t\t\t\t\tOV13858_REG_VALUE_24BIT,\n\t\t\t\t\tctrl->val << 4);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tret = ov13858_write_reg(ov13858, OV13858_REG_VTS,\n\t\t\t\t\tOV13858_REG_VALUE_16BIT,\n\t\t\t\t\tov13858->cur_mode->height\n\t\t\t\t\t  + ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov13858_enable_test_pattern(ov13858, ctrl->val);\n\t\tbreak;\n\tdefault:\n\t\tdev_info(&client->dev,\n\t\t\t \"ctrl(id:0x%x,val:0x%x) is not handled\\n\",\n\t\t\t ctrl->id, ctrl->val);\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov13858_ctrl_ops = {\n\t.s_ctrl = ov13858_set_ctrl,\n};\n\nstatic int ov13858_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\t \n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov13858_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic void ov13858_update_pad_format(const struct ov13858_mode *mode,\n\t\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->format.field = V4L2_FIELD_NONE;\n}\n\nstatic int ov13858_do_get_pad_format(struct ov13858 *ov13858,\n\t\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *framefmt;\n\tstruct v4l2_subdev *sd = &ov13858->sd;\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\tov13858_update_pad_format(ov13858->cur_mode, fmt);\n\t}\n\n\treturn 0;\n}\n\nstatic int ov13858_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_format *fmt)\n{\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\tint ret;\n\n\tmutex_lock(&ov13858->mutex);\n\tret = ov13858_do_get_pad_format(ov13858, sd_state, fmt);\n\tmutex_unlock(&ov13858->mutex);\n\n\treturn ret;\n}\n\nstatic int\nov13858_set_pad_format(struct v4l2_subdev *sd,\n\t\t       struct v4l2_subdev_state *sd_state,\n\t\t       struct v4l2_subdev_format *fmt)\n{\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\tconst struct ov13858_mode *mode;\n\tstruct v4l2_mbus_framefmt *framefmt;\n\ts32 vblank_def;\n\ts32 vblank_min;\n\ts64 h_blank;\n\ts64 pixel_rate;\n\ts64 link_freq;\n\n\tmutex_lock(&ov13858->mutex);\n\n\t \n\tif (fmt->format.code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width, fmt->format.height);\n\tov13858_update_pad_format(mode, fmt);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\tov13858->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov13858->link_freq, mode->link_freq_index);\n\t\tlink_freq = link_freq_menu_items[mode->link_freq_index];\n\t\tpixel_rate = link_freq_to_pixel_rate(link_freq);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov13858->pixel_rate, pixel_rate);\n\n\t\t \n\t\tvblank_def = ov13858->cur_mode->vts_def -\n\t\t\t     ov13858->cur_mode->height;\n\t\tvblank_min = ov13858->cur_mode->vts_min -\n\t\t\t     ov13858->cur_mode->height;\n\t\t__v4l2_ctrl_modify_range(\n\t\t\tov13858->vblank, vblank_min,\n\t\t\tOV13858_VTS_MAX - ov13858->cur_mode->height, 1,\n\t\t\tvblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov13858->vblank, vblank_def);\n\t\th_blank =\n\t\t\tlink_freq_configs[mode->link_freq_index].pixels_per_line\n\t\t\t - ov13858->cur_mode->width;\n\t\t__v4l2_ctrl_modify_range(ov13858->hblank, h_blank,\n\t\t\t\t\t h_blank, 1, h_blank);\n\t}\n\n\tmutex_unlock(&ov13858->mutex);\n\n\treturn 0;\n}\n\nstatic int ov13858_get_skip_frames(struct v4l2_subdev *sd, u32 *frames)\n{\n\t*frames = OV13858_NUM_OF_SKIP_FRAMES;\n\n\treturn 0;\n}\n\n \nstatic int ov13858_start_streaming(struct ov13858 *ov13858)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tconst struct ov13858_reg_list *reg_list;\n\tint ret, link_freq_index;\n\n\t \n\tret = ov13858_write_reg(ov13858, OV13858_REG_SOFTWARE_RST,\n\t\t\t\tOV13858_REG_VALUE_08BIT, OV13858_SOFTWARE_RST);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set powerup registers\\n\",\n\t\t\t__func__);\n\t\treturn ret;\n\t}\n\n\t \n\tlink_freq_index = ov13858->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = ov13858_write_reg_list(ov13858, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set plls\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &ov13858->cur_mode->reg_list;\n\tret = ov13858_write_reg_list(ov13858, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set mode\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(ov13858->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov13858_write_reg(ov13858, OV13858_REG_MODE_SELECT,\n\t\t\t\t OV13858_REG_VALUE_08BIT,\n\t\t\t\t OV13858_MODE_STREAMING);\n}\n\n \nstatic int ov13858_stop_streaming(struct ov13858 *ov13858)\n{\n\treturn ov13858_write_reg(ov13858, OV13858_REG_MODE_SELECT,\n\t\t\t\t OV13858_REG_VALUE_08BIT, OV13858_MODE_STANDBY);\n}\n\nstatic int ov13858_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov13858->mutex);\n\tif (ov13858->streaming == enable) {\n\t\tmutex_unlock(&ov13858->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto err_unlock;\n\n\t\t \n\t\tret = ov13858_start_streaming(ov13858);\n\t\tif (ret)\n\t\t\tgoto err_rpm_put;\n\t} else {\n\t\tov13858_stop_streaming(ov13858);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov13858->streaming = enable;\n\tmutex_unlock(&ov13858->mutex);\n\n\treturn ret;\n\nerr_rpm_put:\n\tpm_runtime_put(&client->dev);\nerr_unlock:\n\tmutex_unlock(&ov13858->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov13858_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\n\tif (ov13858->streaming)\n\t\tov13858_stop_streaming(ov13858);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov13858_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\tint ret;\n\n\tif (ov13858->streaming) {\n\t\tret = ov13858_start_streaming(ov13858);\n\t\tif (ret)\n\t\t\tgoto error;\n\t}\n\n\treturn 0;\n\nerror:\n\tov13858_stop_streaming(ov13858);\n\tov13858->streaming = false;\n\treturn ret;\n}\n\n \nstatic int ov13858_identify_module(struct ov13858 *ov13858)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tint ret;\n\tu32 val;\n\n\tret = ov13858_read_reg(ov13858, OV13858_REG_CHIP_ID,\n\t\t\t       OV13858_REG_VALUE_24BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV13858_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\\n\",\n\t\t\tOV13858_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_core_ops ov13858_core_ops = {\n\t.log_status = v4l2_ctrl_subdev_log_status,\n\t.subscribe_event = v4l2_ctrl_subdev_subscribe_event,\n\t.unsubscribe_event = v4l2_event_subdev_unsubscribe,\n};\n\nstatic const struct v4l2_subdev_video_ops ov13858_video_ops = {\n\t.s_stream = ov13858_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov13858_pad_ops = {\n\t.enum_mbus_code = ov13858_enum_mbus_code,\n\t.get_fmt = ov13858_get_pad_format,\n\t.set_fmt = ov13858_set_pad_format,\n\t.enum_frame_size = ov13858_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_sensor_ops ov13858_sensor_ops = {\n\t.g_skip_frames = ov13858_get_skip_frames,\n};\n\nstatic const struct v4l2_subdev_ops ov13858_subdev_ops = {\n\t.core = &ov13858_core_ops,\n\t.video = &ov13858_video_ops,\n\t.pad = &ov13858_pad_ops,\n\t.sensor = &ov13858_sensor_ops,\n};\n\nstatic const struct media_entity_operations ov13858_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov13858_internal_ops = {\n\t.open = ov13858_open,\n};\n\n \nstatic int ov13858_init_controls(struct ov13858 *ov13858)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13858->sd);\n\tstruct v4l2_fwnode_device_properties props;\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 hblank;\n\ts64 pixel_rate_min;\n\ts64 pixel_rate_max;\n\tconst struct ov13858_mode *mode;\n\tint ret;\n\n\tctrl_hdlr = &ov13858->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 10);\n\tif (ret)\n\t\treturn ret;\n\n\tmutex_init(&ov13858->mutex);\n\tctrl_hdlr->lock = &ov13858->mutex;\n\tov13858->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t&ov13858_ctrl_ops,\n\t\t\t\tV4L2_CID_LINK_FREQ,\n\t\t\t\tOV13858_NUM_OF_LINK_FREQS - 1,\n\t\t\t\t0,\n\t\t\t\tlink_freq_menu_items);\n\tif (ov13858->link_freq)\n\t\tov13858->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate_max = link_freq_to_pixel_rate(link_freq_menu_items[0]);\n\tpixel_rate_min = link_freq_to_pixel_rate(link_freq_menu_items[1]);\n\t \n\tov13858->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov13858_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_PIXEL_RATE,\n\t\t\t\t\t\tpixel_rate_min, pixel_rate_max,\n\t\t\t\t\t\t1, pixel_rate_max);\n\n\tmode = ov13858->cur_mode;\n\tvblank_def = mode->vts_def - mode->height;\n\tvblank_min = mode->vts_min - mode->height;\n\tov13858->vblank = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &ov13858_ctrl_ops, V4L2_CID_VBLANK,\n\t\t\t\tvblank_min, OV13858_VTS_MAX - mode->height, 1,\n\t\t\t\tvblank_def);\n\n\thblank = link_freq_configs[mode->link_freq_index].pixels_per_line -\n\t\t mode->width;\n\tov13858->hblank = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &ov13858_ctrl_ops, V4L2_CID_HBLANK,\n\t\t\t\thblank, hblank, 1, hblank);\n\tif (ov13858->hblank)\n\t\tov13858->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\texposure_max = mode->vts_def - 8;\n\tov13858->exposure = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &ov13858_ctrl_ops,\n\t\t\t\tV4L2_CID_EXPOSURE, OV13858_EXPOSURE_MIN,\n\t\t\t\texposure_max, OV13858_EXPOSURE_STEP,\n\t\t\t\tOV13858_EXPOSURE_DEFAULT);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13858_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV13858_ANA_GAIN_MIN, OV13858_ANA_GAIN_MAX,\n\t\t\t  OV13858_ANA_GAIN_STEP, OV13858_ANA_GAIN_DEFAULT);\n\n\t \n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13858_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV13858_DGTL_GAIN_MIN, OV13858_DGTL_GAIN_MAX,\n\t\t\t  OV13858_DGTL_GAIN_STEP, OV13858_DGTL_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov13858_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov13858_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov13858_test_pattern_menu);\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tdev_err(&client->dev, \"%s control init failed (%d)\\n\",\n\t\t\t__func__, ret);\n\t\tgoto error;\n\t}\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\tgoto error;\n\n\tret = v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &ov13858_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto error;\n\n\tov13858->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n\nerror:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\tmutex_destroy(&ov13858->mutex);\n\n\treturn ret;\n}\n\nstatic void ov13858_free_controls(struct ov13858 *ov13858)\n{\n\tv4l2_ctrl_handler_free(ov13858->sd.ctrl_handler);\n\tmutex_destroy(&ov13858->mutex);\n}\n\nstatic int ov13858_probe(struct i2c_client *client)\n{\n\tstruct ov13858 *ov13858;\n\tint ret;\n\tu32 val = 0;\n\n\tdevice_property_read_u32(&client->dev, \"clock-frequency\", &val);\n\tif (val != 19200000)\n\t\treturn -EINVAL;\n\n\tov13858 = devm_kzalloc(&client->dev, sizeof(*ov13858), GFP_KERNEL);\n\tif (!ov13858)\n\t\treturn -ENOMEM;\n\n\t \n\tv4l2_i2c_subdev_init(&ov13858->sd, client, &ov13858_subdev_ops);\n\n\t \n\tret = ov13858_identify_module(ov13858);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tov13858->cur_mode = &supported_modes[0];\n\n\tret = ov13858_init_controls(ov13858);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tov13858->sd.internal_ops = &ov13858_internal_ops;\n\tov13858->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE |\n\t\t\t     V4L2_SUBDEV_FL_HAS_EVENTS;\n\tov13858->sd.entity.ops = &ov13858_subdev_entity_ops;\n\tov13858->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\tov13858->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov13858->sd.entity, 1, &ov13858->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed:%d\\n\", __func__, ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov13858->sd);\n\tif (ret < 0)\n\t\tgoto error_media_entity;\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&ov13858->sd.entity);\n\nerror_handler_free:\n\tov13858_free_controls(ov13858);\n\tdev_err(&client->dev, \"%s failed:%d\\n\", __func__, ret);\n\n\treturn ret;\n}\n\nstatic void ov13858_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov13858 *ov13858 = to_ov13858(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tov13858_free_controls(ov13858);\n\n\tpm_runtime_disable(&client->dev);\n}\n\nstatic const struct i2c_device_id ov13858_id_table[] = {\n\t{\"ov13858\", 0},\n\t{},\n};\n\nMODULE_DEVICE_TABLE(i2c, ov13858_id_table);\n\nstatic const struct dev_pm_ops ov13858_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov13858_suspend, ov13858_resume)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov13858_acpi_ids[] = {\n\t{\"OVTID858\"},\n\t{   }\n};\n\nMODULE_DEVICE_TABLE(acpi, ov13858_acpi_ids);\n#endif\n\nstatic struct i2c_driver ov13858_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov13858\",\n\t\t.pm = &ov13858_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(ov13858_acpi_ids),\n\t},\n\t.probe = ov13858_probe,\n\t.remove = ov13858_remove,\n\t.id_table = ov13858_id_table,\n};\n\nmodule_i2c_driver(ov13858_i2c_driver);\n\nMODULE_AUTHOR(\"Kan, Chris <chris.kan@intel.com>\");\nMODULE_AUTHOR(\"Rapolu, Chiranjeevi\");\nMODULE_AUTHOR(\"Yang, Hyungwoo\");\nMODULE_DESCRIPTION(\"Omnivision ov13858 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}