
*** Running vivado
    with args -log layer1_generator.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source layer1_generator.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov 30 22:46:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source layer1_generator.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 488.523 ; gain = 209.594
Command: link_design -top layer1_generator -part xc7z010clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 720.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'layer1_generator' is not ideal for floorplanning, since the cellview 'layer1_generator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 833.465 ; gain = 7.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 833.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 833.465 ; gain = 344.941
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.991 . Memory (MB): peak = 893.109 ; gain = 59.645

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d2813d1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.703 ; gain = 489.594

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 1 Initialization | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d2813d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1813.988 ; gain = 0.000
Retarget | Checksum: d2813d1b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13705ad20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1813.988 ; gain = 0.000
Constant propagation | Checksum: 13705ad20
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 5 Sweep | Checksum: 10f8d6550

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1813.988 ; gain = 0.000
Sweep | Checksum: 10f8d6550
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 10f8d6550

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1813.988 ; gain = 0.000
BUFG optimization | Checksum: 10f8d6550
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10f8d6550

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1813.988 ; gain = 0.000
Shift Register Optimization | Checksum: 10f8d6550
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10f8d6550

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1813.988 ; gain = 0.000
Post Processing Netlist | Checksum: 10f8d6550
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1813.988 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.756 . Memory (MB): peak = 1813.988 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1813.988 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1813.988 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1813.988 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d8e72834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1813.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1813.988 ; gain = 980.523
INFO: [Vivado 12-24828] Executing command : report_drc -file layer1_generator_drc_opted.rpt -pb layer1_generator_drc_opted.pb -rpx layer1_generator_drc_opted.rpx
Command: report_drc -file layer1_generator_drc_opted.rpt -pb layer1_generator_drc_opted.pb -rpx layer1_generator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GANMIND/GANMIND/Willthon/GAN_test/hardware_testing/hardware_testing.runs/impl_1/layer1_generator_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1813.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GANMIND/GANMIND/Willthon/GAN_test/hardware_testing/hardware_testing.runs/impl_1/layer1_generator_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12a601f5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1813.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1813.988 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 5124 I/O ports
 while the target  device: 7z010 package: clg400, contains only 230 available user I/O. The target device has 230 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance done_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1000]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1001]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1002]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1003]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1004]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1005]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1006]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1007]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1008]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1009]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[100]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1010]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1011]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1012]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1013]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1014]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1015]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1016]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1017]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1018]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1019]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[101]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1020]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1021]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1022]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[1023]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[102]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[103]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[104]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[105]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[106]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[107]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[108]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[109]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[110]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[111]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[112]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[113]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[114]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[115]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[116]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[117]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[118]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[119]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[120]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[121]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[122]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[123]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[124]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[125]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[126]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[127]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[128]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[129]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[130]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[131]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[132]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[133]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[134]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[135]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[136]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[137]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[138]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[139]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[140]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[141]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[142]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[143]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[144]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[145]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[146]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[147]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[148]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[149]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[150]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[151]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[152]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[153]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[154]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[155]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[156]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[157]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[158]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[159]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[160]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[161]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[162]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[163]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[164]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance flat_input_flat_IBUF[165]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 131d9d1de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1813.988 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 131d9d1de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1813.988 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 131d9d1de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1813.988 ; gain = 0.000
44 Infos, 1 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Nov 30 22:47:15 2025...
