AMD_CG_SUPPORT_MC_LS,VAR_0
ATC_MISC_CG__MEM_LS_ENABLE_MASK,VAR_1
MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,VAR_2
MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,VAR_3
MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,VAR_4
MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,VAR_5
MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,VAR_6
MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,VAR_7
MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,VAR_8
RREG32,FUNC_0
VM_L2_CG__MEM_LS_ENABLE_MASK,VAR_9
WREG32,FUNC_1
mmATC_MISC_CG,VAR_10
mmMC_CITF_MISC_RD_CG,VAR_11
mmMC_CITF_MISC_VM_CG,VAR_12
mmMC_CITF_MISC_WR_CG,VAR_13
mmMC_HUB_MISC_HUB_CG,VAR_14
mmMC_HUB_MISC_SIP_CG,VAR_15
mmMC_HUB_MISC_VM_CG,VAR_16
mmMC_XPB_CLK_GAT,VAR_17
mmVM_L2_CG,VAR_18
fiji_update_mc_light_sleep,FUNC_2
adev,VAR_19
enable,VAR_20
data,VAR_21
