

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Thu May 23 07:29:22 2019

* Version:        2019.2.0 (Build 2548284 on Tue May 21 04:25:56 EDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    1|  162727228|    1|  162727228|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+
        |            |     Latency     |  Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |    max    |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+
        |- VConvH    |    0|  162727227| 2 ~ 150813 |          -|          -| 0 ~ 1079 |    no    |
        | + VConvW   |    0|     150811|          79|          -|          -| 0 ~ 1909 |    no    |
        |  ++ VConv  |   77|         77|           7|          -|          -|        11|    no    |
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 15 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 16 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 18 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader31.i.i.i"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ %col, %VConvH_end ], [ 0, %entry ]"   --->   Operation 22 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i11 %col1_0_i_i_i to i32" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 23 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln185 = icmp slt i32 %zext_ln185, %height_read" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 24 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1079, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%col = add i11 %col1_0_i_i_i, 1" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 26 'add' 'col' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %VConvH_begin, label %.exit" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 28 'specloopname' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str17)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 29 'specregionbegin' 'tmp_3_i_i' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.88ns)   --->   "%icmp_ln197 = icmp ugt i11 %col1_0_i_i_i, 9" [convolution.cpp:197->convolution.cpp:270]   --->   Operation 30 'icmp' 'icmp_ln197' <Predicate = (icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 31 'br' <Predicate = (icmp_ln185)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %VConvH_begin ], [ %row, %VConvW_end ]"   --->   Operation 33 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %row2_0_i_i_i to i32" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 34 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp slt i32 %zext_ln186, %vconv_xlim_loc_read" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 35 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1909, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.63ns)   --->   "%row = add i11 %row2_0_i_i_i, 1" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 37 'add' 'row' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %VConvW_begin, label %VConvH_end" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 39 'specloopname' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 40 'specregionbegin' 'tmp_15_i_i' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.91ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [convolution.cpp:188->convolution.cpp:270]   --->   Operation 41 'read' 'tmp_1' <Predicate = (icmp_ln186)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i11 %row2_0_i_i_i to i64" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 42 'zext' 'zext_ln192' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 43 'getelementptr' 'linebuf_0_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 44 'getelementptr' 'linebuf_1_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 45 'getelementptr' 'linebuf_2_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 46 'getelementptr' 'linebuf_3_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 47 'getelementptr' 'linebuf_4_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 48 'getelementptr' 'linebuf_5_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 49 'getelementptr' 'linebuf_6_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 50 'getelementptr' 'linebuf_7_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 51 'getelementptr' 'linebuf_8_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 52 'getelementptr' 'linebuf_9_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 53 'br' <Predicate = (icmp_ln186)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str17, i32 %tmp_3_i_i)" [convolution.cpp:200->convolution.cpp:270]   --->   Operation 54 'specregionend' 'empty_14' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader31.i.i.i" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 55 'br' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = phi i32 [ 0, %VConvW_begin ], [ %out_val, %._crit_edge4.i.i.i ]"   --->   Operation 56 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i5_0_i_i_i = phi i4 [ 0, %VConvW_begin ], [ %i, %._crit_edge4.i.i.i ]"   --->   Operation 57 'phi' 'i5_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln191 = icmp eq i4 %i5_0_i_i_i, -5" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 58 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 59 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%i = add i4 %i5_0_i_i_i, 1" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln191, label %1, label %_ifconv" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 62 'load' 'linebuf_0_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 63 'load' 'linebuf_1_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 64 'load' 'linebuf_2_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 65 'load' 'linebuf_3_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 66 'load' 'linebuf_4_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 67 'load' 'linebuf_5_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 68 'load' 'linebuf_6_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 69 'load' 'linebuf_7_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 70 'load' 'linebuf_8_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 71 'load' 'linebuf_9_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %5, label %VConvW_end" [convolution.cpp:197->convolution.cpp:270]   --->   Operation 72 'br' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [convolution.cpp:198->convolution.cpp:270]   --->   Operation 73 'write' <Predicate = (icmp_ln191 & icmp_ln197)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %VConvW_end" [convolution.cpp:198->convolution.cpp:270]   --->   Operation 74 'br' <Predicate = (icmp_ln191 & icmp_ln197)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_15_i_i)" [convolution.cpp:199->convolution.cpp:270]   --->   Operation 75 'specregionend' 'empty_16' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 76 'br' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 77 'load' 'linebuf_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 78 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 79 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 80 'load' 'linebuf_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 81 'load' 'linebuf_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 82 [1/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 82 'load' 'linebuf_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 83 'load' 'linebuf_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 84 'load' 'linebuf_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 85 'load' 'linebuf_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 86 'load' 'linebuf_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i4 %i5_0_i_i_i to i64" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 87 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%filt11_coeff_addr = getelementptr [11 x i10]* @filt11_coeff, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 88 'getelementptr' 'filt11_coeff_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%filt11_coeff_load = load i10* %filt11_coeff_addr, align 2" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 89 'load' 'filt11_coeff_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 90 [1/1] (1.30ns)   --->   "%icmp_ln192 = icmp ult i4 %i5_0_i_i_i, -6" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 90 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (2.63ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %linebuf_0_load, i32 %linebuf_1_load, i32 %linebuf_2_load, i32 %linebuf_3_load, i32 %linebuf_4_load, i32 %linebuf_5_load, i32 %linebuf_6_load, i32 %linebuf_7_load, i32 %linebuf_8_load, i32 %linebuf_9_load, i4 %i5_0_i_i_i)" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 91 'mux' 'tmp_4' <Predicate = true> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.69ns)   --->   "%vwin_val = select i1 %icmp_ln192, i32 %tmp_4, i32 %tmp_1" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 92 'select' 'vwin_val' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%filt11_coeff_load = load i10* %filt11_coeff_addr, align 2" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 93 'load' 'filt11_coeff_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i10 %filt11_coeff_load to i32" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 94 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [3/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 95 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 96 [2/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 96 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 97 [1/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 97 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str19) nounwind" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.55ns)   --->   "%out_val = add i32 %mul_ln193, %tmp" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 99 'add' 'out_val' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.30ns)   --->   "%icmp_ln194 = icmp eq i4 %i5_0_i_i_i, 0" [convolution.cpp:194->convolution.cpp:270]   --->   Operation 100 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %._crit_edge4.i.i.i, label %4" [convolution.cpp:194->convolution.cpp:270]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.36ns)   --->   "switch i4 %i5_0_i_i_i, label %branch9.i.i [
    i4 1, label %branch0.i.i
    i4 2, label %branch1.i.i
    i4 3, label %branch2.i.i
    i4 4, label %branch3.i.i
    i4 5, label %branch4.i.i
    i4 6, label %branch5.i.i
    i4 7, label %branch6.i.i
    i4 -8, label %branch7.i.i
    i4 -7, label %branch8.i.i
  ]" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 102 'switch' <Predicate = (!icmp_ln194)> <Delay = 1.36>
ST_10 : Operation 103 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_8_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 103 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 104 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 9)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_7_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 105 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 106 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 8)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_6_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 107 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 108 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 7)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_5_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 109 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 110 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 6)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_4_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 111 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 112 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 5)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_3_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 113 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 114 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 4)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_2_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 115 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 116 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 3)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_1_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 117 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 118 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 2)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_0_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 119 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 120 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_9_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 121 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i != 1 & i5_0_i_i_i != 2 & i5_0_i_i_i != 3 & i5_0_i_i_i != 4 & i5_0_i_i_i != 5 & i5_0_i_i_i != 6 & i5_0_i_i_i != 7 & i5_0_i_i_i != 8 & i5_0_i_i_i != 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 122 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i != 1 & i5_0_i_i_i != 2 & i5_0_i_i_i != 3 & i5_0_i_i_i != 4 & i5_0_i_i_i != 5 & i5_0_i_i_i != 6 & i5_0_i_i_i != 7 & i5_0_i_i_i != 8 & i5_0_i_i_i != 9)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i.i.i" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 123 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %2" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 5.83ns
The critical path consists of the following:
	fifo read on port 'height' (convolution.cpp:185->convolution.cpp:270) [22]  (2.91 ns)
	fifo write on port 'height_out' (convolution.cpp:185->convolution.cpp:270) [25]  (2.91 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', convolution.cpp:185->convolution.cpp:270) [30]  (0 ns)
	'icmp' operation ('icmp_ln185', convolution.cpp:185->convolution.cpp:270) [32]  (2.47 ns)

 <State 3>: 2.91ns
The critical path consists of the following:
	fifo read on port 'hconv_V' (convolution.cpp:188->convolution.cpp:270) [51]  (2.91 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('linebuf_0_load', convolution.cpp:192->convolution.cpp:270) on array 'linebuf_0' [74]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('linebuf_0_load', convolution.cpp:192->convolution.cpp:270) on array 'linebuf_0' [74]  (3.25 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'mux' operation ('tmp_4', convolution.cpp:192->convolution.cpp:270) [84]  (2.63 ns)
	'select' operation ('vwin_val', convolution.cpp:192->convolution.cpp:270) [85]  (0.698 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln193', convolution.cpp:193->convolution.cpp:270) [90]  (5.75 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln193', convolution.cpp:193->convolution.cpp:270) [90]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln193', convolution.cpp:193->convolution.cpp:270) [90]  (5.75 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln195', convolution.cpp:195->convolution.cpp:270) of variable 'vwin_val', convolution.cpp:192->convolution.cpp:270 on array 'linebuf_8' [97]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
