##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_QENC
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.4::Critical Path Report for (comp_clk(fixed-function):R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_PWM                      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                     | Frequency: 44.82 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 81.93 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: comp_clk                       | N/A                   | Target: 1.00 MHz   | 
Clock: comp_clk(fixed-function)       | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_QENC                Clock_QENC     83333.3          61021       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 Clock_QENC     41666.7          30220       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 CyBUS_CLK      41666.7          29461       N/A              N/A         N/A              N/A         N/A              N/A         
comp_clk(fixed-function)  CyBUS_CLK      41666.7          26555       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase             
--------------------  ------------  ---------------------------  
D1_Left(0)_PAD        22710         CyBUS_CLK:R                  
D1_Right(0)_PAD       24801         CyBUS_CLK:R                  
D2_Left(0)_PAD        22777         CyBUS_CLK:R                  
D2_Right(0)_PAD       24121         CyBUS_CLK:R                  
EN_Left(0)_PAD        26001         CyBUS_CLK:R                  
EN_Right(0)_PAD       26788         CyBUS_CLK:R                  
IN1_Left(0)_PAD       19766         Clock_PWM(fixed-function):R  
IN1_Right(0)_PAD      36729         Clock_PWM(fixed-function):R  
IN2_Left(0)_PAD       34522         Clock_PWM(fixed-function):R  
IN2_Right(0)_PAD      20554         Clock_PWM(fixed-function):R  
Sout_Left(0)_PAD      23707         CyBUS_CLK:R                  
Sout_MidLeft(0)_PAD   24702         CyBUS_CLK:R                  
Sout_MidRight(0)_PAD  24540         CyBUS_CLK:R                  
Sout_Right(0)_PAD     24915         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 44.82 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18083
-------------------------------------   ----- 
End-of-path arrival time (ps)           18083
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/main_1                macrocell2      3298   6798  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10148  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2804  12953  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18083  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18083  61021  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 81.93 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clock
Path slack     : 29461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_14/q                                           macrocell33     1250   1250  29461  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4895   6145  29461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clock
Path slack     : 29461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_14/q                                           macrocell33     1250   1250  29461  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4895   6145  29461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_Right_2(0)/fb
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 30220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_Right_2(0)/in_clock                                    iocell13            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_Right_2(0)/fb                                     iocell13      2009   2009  30220  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/main_0  macrocell23   5928   7937  30220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0     macrocell23         0      0  RISE       1


5.3::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18083
-------------------------------------   ----- 
End-of-path arrival time (ps)           18083
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/main_1                macrocell2      3298   6798  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10148  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2804  12953  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18083  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18083  61021  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (comp_clk(fixed-function):R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_0:ctComp\/out
Path End       : \GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_4:genblk2:Counter0:DP:u0\/clock
Path slack     : 26555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -6060
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_0:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Comp_0:ctComp\/out                                comparatorcell   1000   1000  26555  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell3    8052   9052  26555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clock               datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_0:ctComp\/out
Path End       : \GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_4:genblk2:Counter0:DP:u0\/clock
Path slack     : 26555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -6060
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_0:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Comp_0:ctComp\/out                                comparatorcell   1000   1000  26555  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell3    8052   9052  26555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_1:ctComp\/out
Path End       : \GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clock
Path slack     : 27116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -6060
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_1:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Comp_1:ctComp\/out                                comparatorcell   1000   1000  27116  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell2    7491   8491  27116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_3:ctComp\/out
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 27586p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -6060
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_3:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Comp_3:ctComp\/out                                comparatorcell   1000   1000  27586  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell4    7021   8021  27586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_2:ctComp\/out
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 27839p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -6060
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_2:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Comp_2:ctComp\/out                                comparatorcell   1000   1000  27839  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell1    6768   7768  27839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_0:ctComp\/out
Path End       : Net_18/main_0
Capture Clock  : Net_18/clock_0
Path slack     : 28180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_0:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name             model name      delay     AT  slack  edge  Fanout
-------------------  --------------  -----  -----  -----  ----  ------
\Comp_0:ctComp\/out  comparatorcell   1000   1000  26555  RISE       1
Net_18/main_0        macrocell34      8977   9977  28180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clock
Path slack     : 29461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_14/q                                           macrocell33     1250   1250  29461  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4895   6145  29461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_1:ctComp\/out
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 29685p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_1:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name             model name      delay     AT  slack  edge  Fanout
-------------------  --------------  -----  -----  -----  ----  ------
\Comp_1:ctComp\/out  comparatorcell   1000   1000  27116  RISE       1
Net_14/main_0        macrocell33      7472   8472  29685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_3:ctComp\/out
Path End       : Net_135/main_0
Capture Clock  : Net_135/clock_0
Path slack     : 30143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_3:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name             model name      delay     AT  slack  edge  Fanout
-------------------  --------------  -----  -----  -----  ----  ------
\Comp_3:ctComp\/out  comparatorcell   1000   1000  27586  RISE       1
Net_135/main_0       macrocell35      7014   8014  30143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_Right_2(0)/fb
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 30220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_Right_2(0)/in_clock                                    iocell13            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_Right_2(0)/fb                                     iocell13      2009   2009  30220  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/main_0  macrocell23   5928   7937  30220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0     macrocell23         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_135/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 30267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_135/q                                          macrocell35     1250   1250  30267  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell4   4090   5340  30267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : \GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_4:genblk2:Counter0:DP:u0\/clock
Path slack     : 30277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_18/q                                           macrocell34     1250   1250  30277  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell3   4079   5329  30277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_2:ctComp\/out
Path End       : Net_10/main_0
Capture Clock  : Net_10/clock_0
Path slack     : 30391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (comp_clk(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Comp_2:ctComp\/clock                                         comparatorcell      0      0  RISE       1

Data path
pin name             model name      delay     AT  slack  edge  Fanout
-------------------  --------------  -----  -----  -----  ----  ------
\Comp_2:ctComp\/out  comparatorcell   1000   1000  27839  RISE       1
Net_10/main_0        macrocell32      6766   7766  30391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_Right_1(0)/fb
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 30849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_Right_1(0)/in_clock                                    iocell12            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_Right_1(0)/fb                                     iocell12      1303   1303  30849  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/main_0  macrocell20   6004   7307  30849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 30949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10/q                                           macrocell32     1250   1250  30949  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell1   3407   4657  30949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : Net_14/main_2
Capture Clock  : Net_14/clock_0
Path slack     : 31452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_14/q       macrocell33   1250   1250  29461  RISE       1
Net_14/main_2  macrocell33   5455   6705  31452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_Left_2(0)/fb
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 31597p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_Left_2(0)/in_clock                                     iocell15            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_Left_2(0)/fb                                     iocell15      1948   1948  31597  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/main_0  macrocell29   4611   6559  31597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/clock_0      macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_Left_1(0)/fb
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 31957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_Left_1(0)/in_clock                                     iocell14            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_Left_1(0)/fb                                     iocell14      1599   1599  31957  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/main_0  macrocell26   4600   6199  31957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/clock_0      macrocell26         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_135/q
Path End       : Net_135/main_1
Capture Clock  : Net_135/clock_0
Path slack     : 32836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_135/q       macrocell35   1250   1250  30267  RISE       1
Net_135/main_1  macrocell35   4071   5321  32836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10/q
Path End       : Net_10/main_1
Capture Clock  : Net_10/clock_0
Path slack     : 32916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10/q       macrocell32   1250   1250  30949  RISE       1
Net_10/main_1  macrocell32   3991   5241  32916  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_4:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_18/main_2
Capture Clock  : Net_18/clock_0
Path slack     : 32952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_4:genblk2:Counter0:DP:u0\/z0_comb  datapathcell3   2290   2290  32952  RISE       1
Net_18/main_2                                    macrocell34     2914   5204  32952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_14/main_1
Capture Clock  : Net_14/clock_0
Path slack     : 33563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk2:Counter0:DP:u0\/z0_comb  datapathcell2   2290   2290  33563  RISE       1
Net_14/main_1                                    macrocell33     2303   4593  33563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_10/main_2
Capture Clock  : Net_10/clock_0
Path slack     : 33575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb  datapathcell1   2290   2290  33575  RISE       1
Net_10/main_2                                    macrocell32     2292   4582  33575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_135/main_2
Capture Clock  : Net_135/clock_0
Path slack     : 33579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell4   2290   2290  33579  RISE       1
Net_135/main_2                                   macrocell35     2288   4578  33579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_1/out
Path End       : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clk_en
Capture Clock  : \GlitchFilter_3:genblk2:Counter0:DP:u0\/clock
Path slack     : 34133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_1/clock                                 synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_1/out                       synccell        1020   1020  34133  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clk_en  datapathcell2   4413   5433  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk2:Counter0:DP:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_1/out
Path End       : Net_14/clk_en
Capture Clock  : Net_14/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_1/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_1/out  synccell      1020   1020  34133  RISE       1
Net_14/clk_en              macrocell33   4413   5433  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                              macrocell33         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : Net_18/main_1
Capture Clock  : Net_18/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_18/q       macrocell34   1250   1250  30277  RISE       1
Net_18/main_1  macrocell34   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_2/out
Path End       : \GlitchFilter_4:genblk2:Counter0:DP:u0\/clk_en
Capture Clock  : \GlitchFilter_4:genblk2:Counter0:DP:u0\/clock
Path slack     : 35308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_2/clock                                 synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_2/out                       synccell        1020   1020  35308  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clk_en  datapathcell3   3239   4259  35308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk2:Counter0:DP:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clk_en
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 36231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                         synccell        1020   1020  36231  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clk_en  datapathcell1   2316   3336  36231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : Net_10/clk_en
Capture Clock  : Net_10/clock_0
Path slack     : 36231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out  synccell      1020   1020  36231  RISE       1
Net_10/clk_en            macrocell32   2316   3336  36231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10/clock_0                                              macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_2/out
Path End       : Net_18/clk_en
Capture Clock  : Net_18/clock_0
Path slack     : 36235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           3332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_2/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_2/out  synccell      1020   1020  35308  RISE       1
Net_18/clk_en              macrocell34   2312   3332  36235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                              macrocell34         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_3/out
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clk_en
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 36255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3312
-------------------------------------   ---- 
End-of-path arrival time (ps)           3312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_3/clock                                 synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_3/out                       synccell        1020   1020  36255  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clk_en  datapathcell4   2292   3312  36255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_3/out
Path End       : Net_135/clk_en
Capture Clock  : Net_135/clock_0
Path slack     : 36255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3312
-------------------------------------   ---- 
End-of-path arrival time (ps)           3312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_3/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_3/out  synccell      1020   1020  36255  RISE       1
Net_135/clk_en             macrocell35   2292   3312  36255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18083
-------------------------------------   ----- 
End-of-path arrival time (ps)           18083
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/main_1                macrocell2      3298   6798  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10148  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2804  12953  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18083  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18083  61021  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61296p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17808
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/main_1                macrocell9      3216   6716  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10066  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2612  12678  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  17808  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  17808  61296  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12956
-------------------------------------   ----- 
End-of-path arrival time (ps)           12956
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/main_1                macrocell2      3298   6798  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10148  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2808  12956  64317  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64321p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12953
-------------------------------------   ----- 
End-of-path arrival time (ps)           12953
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/main_1                macrocell2      3298   6798  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10148  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2804  12953  64321  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/main_1                macrocell9      3216   6716  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10066  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2612  12678  64596  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12677
-------------------------------------   ----- 
End-of-path arrival time (ps)           12677
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/main_1                macrocell9      3216   6716  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10066  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2611  12677  64596  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_7
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 65262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q             macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:Net_1251_split\/main_1  macrocell41   7067   8317  65262  RISE       1
\QuadDec_RightWheel:Net_1251_split\/q       macrocell41   3350  11667  65262  RISE       1
\QuadDec_RightWheel:Net_1251\/main_7        macrocell36   2894  14561  65262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11252
-------------------------------------   ----- 
End-of-path arrival time (ps)           11252
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     3651   4861  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8211  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3041  11252  66022  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     3651   4861  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8211  62722  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   3039  11250  66023  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_7
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 66278p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13546
-------------------------------------   ----- 
End-of-path arrival time (ps)           13546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q             macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:Net_1251_split\/main_1  macrocell1    6041   7291  66278  RISE       1
\QuadDec_LeftWheel:Net_1251_split\/q       macrocell1    3350  10641  66278  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_7        macrocell50   2905  13546  66278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_5
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 66444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13379
-------------------------------------   ----- 
End-of-path arrival time (ps)           13379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q       macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:Net_1203_split\/main_4  macrocell55   5858   7108  66444  RISE       1
\QuadDec_RightWheel:Net_1203_split\/q       macrocell55   3350  10458  66444  RISE       1
\QuadDec_RightWheel:Net_1203\/main_5        macrocell43   2921  13379  66444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_5
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 66582p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q     macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:Net_1203_split\/main_5  macrocell18   5763   7013  66582  RISE       1
\QuadDec_LeftWheel:Net_1203_split\/q       macrocell18   3350  10363  66582  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_5        macrocell57   2878  13241  66582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66908p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15925
-------------------------------------   ----- 
End-of-path arrival time (ps)           15925
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3111   6741  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10091  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5834  15925  66908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1203\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67132p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10141
-------------------------------------   ----- 
End-of-path arrival time (ps)           10141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1203\/q                                    macrocell43     1250   1250  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2299   3549  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6899  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   3243  10141  67132  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1203\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1203\/q                                    macrocell43     1250   1250  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2299   3549  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6899  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3235  10134  67140  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14496
-------------------------------------   ----- 
End-of-path arrival time (ps)           14496
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4741   8241  68337  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11591  68337  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2905  14496  68337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68571p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14262
-------------------------------------   ----- 
End-of-path arrival time (ps)           14262
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_3\/main_0            macrocell12     3799   7299  68571  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  10649  68571  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    3613  14262  68571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_1
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 69062p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q       macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:Net_1251\/main_1  macrocell36   9511  10761  69062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 69066p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q               macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_0  macrocell48   9507  10757  69066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3211   6601  70627  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9951  70627  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2255  12206  70627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1251\/q
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70679p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1251\/q                                    macrocell50     1250   1250  67916  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   5344   6594  70679  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70691p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12143
-------------------------------------   ----- 
End-of-path arrival time (ps)           12143
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2300   5930  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9280  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2863  12143  70691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71117p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2661   6051  71117  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9401  71117  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2315  11717  71117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1251\/q
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71220p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1251\/q                                    macrocell50     1250   1250  67916  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   4804   6054  71220  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1251\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71390p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1251\/q                                    macrocell36     1250   1250  68091  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   4633   5883  71390  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1251\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71391p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1251\/q                                    macrocell36     1250   1250  68091  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   4632   5882  71391  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1251\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:Stsreg\/clock
Path slack     : 71457p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1251\/q                macrocell50    1250   1250  67916  RISE       1
\QuadDec_LeftWheel:Net_611\/main_1            macrocell15    4477   5727  71457  RISE       1
\QuadDec_LeftWheel:Net_611\/q                 macrocell15    3350   9077  71457  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/status_1  statusicell4   2299  11376  71457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell38     4724   8224  71599  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_3
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 71639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q  macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_3     macrocell57   6934   8184  71639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:Net_1260\/main_2
Capture Clock  : \QuadDec_LeftWheel:Net_1260\/clock_0
Path slack     : 71639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q  macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:Net_1260\/main_2     macrocell60   6934   8184  71639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:Stsreg\/clock
Path slack     : 71667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q                macrocell46    1250   1250  62140  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/status_2  statusicell2   9916  11166  71667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_3
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 71695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q  macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:Net_1203\/main_3     macrocell43   6878   8128  71695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:Net_1260\/main_2
Capture Clock  : \QuadDec_RightWheel:Net_1260\/clock_0
Path slack     : 71695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q  macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:Net_1260\/main_2     macrocell46   6878   8128  71695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 71695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q       macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_4  macrocell49   6878   8128  71695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 71817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q             macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_0  macrocell47   6756   8006  71817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_RightWheel:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:Stsreg\/clock
Path slack     : 71961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/q  macrocell40    1250   1250  70098  RISE       1
\QuadDec_RightWheel:Net_530\/main_2                  macrocell7     3947   5197  71961  RISE       1
\QuadDec_RightWheel:Net_530\/q                       macrocell7     3350   8547  71961  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/status_0        statusicell2   2326  10873  71961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 71964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q     macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_5  macrocell47   6609   7859  71964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 71969p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q               macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_0  macrocell62   6605   7855  71969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 71969p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q               macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_0  macrocell63   6605   7855  71969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_RightWheel:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:Stsreg\/clock
Path slack     : 71973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/q  macrocell40    1250   1250  70098  RISE       1
\QuadDec_RightWheel:Net_611\/main_2                  macrocell8     3947   5197  71973  RISE       1
\QuadDec_RightWheel:Net_611\/q                       macrocell8     3350   8547  71973  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/status_1        statusicell2   2313  10860  71973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_6
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 71977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q  macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:Net_1251\/main_6     macrocell36   6597   7847  71977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1251\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:Stsreg\/clock
Path slack     : 71986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1251\/q                macrocell50    1250   1250  67916  RISE       1
\QuadDec_LeftWheel:Net_530\/main_1            macrocell14    3918   5168  71986  RISE       1
\QuadDec_LeftWheel:Net_530\/q                 macrocell14    3350   8518  71986  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/status_0  statusicell4   2330  10848  71986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 71987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q   macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_2  macrocell62   6586   7836  71987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 71987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q   macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_2  macrocell63   6586   7836  71987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 71988p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q       macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_5  macrocell48   6586   7836  71988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell37     4184   7574  72249  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell37         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 72252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q     macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_4  macrocell61   6322   7572  72252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell52     3799   7299  72524  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell52         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72557p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0     macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/q  macrocell23   1250   1250  72557  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_0  macrocell45   6017   7267  72557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 72577p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/clock_0     macrocell23         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_0\/q       macrocell23   1250   1250  72557  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/main_0  macrocell24   5996   7246  72577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/clock_0     macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_4
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 72664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q  macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_4     macrocell57   5909   7159  72664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:Net_1260\/main_3
Capture Clock  : \QuadDec_LeftWheel:Net_1260\/clock_0
Path slack     : 72664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q  macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:Net_1260\/main_3     macrocell60   5909   7159  72664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 72795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q   macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_1  macrocell62   5778   7028  72795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 72795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q   macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_1  macrocell63   5778   7028  72795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_0
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 72880p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q  macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:Net_1203\/main_0         macrocell43   5693   6943  72880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 72880p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q   macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_1  macrocell49   5693   6943  72880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_1
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 72881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q  macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:Net_1203\/main_1         macrocell43   5692   6942  72881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 72881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q   macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_2  macrocell49   5692   6942  72881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_1
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 72940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q       macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_1  macrocell50   5634   6884  72940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 72963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q         macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_3  macrocell62   5611   6861  72963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 72963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q         macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_3  macrocell63   5611   6861  72963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_2
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 73023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q  macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:Net_1203\/main_2   macrocell43   5550   6800  73023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:Net_1260\/main_1
Capture Clock  : \QuadDec_RightWheel:Net_1260\/clock_0
Path slack     : 73023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q  macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:Net_1260\/main_1   macrocell46   5550   6800  73023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 73023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q         macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_3  macrocell49   5550   6800  73023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Net_1275\/main_0
Capture Clock  : \QuadDec_RightWheel:Net_1275\/clock_0
Path slack     : 73025p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Net_1275\/main_0                             macrocell39     3298   6798  73025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1275\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73096p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  66908  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/main_0          macrocell40     3098   6728  73096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Net_1275\/main_0
Capture Clock  : \QuadDec_LeftWheel:Net_1275\/clock_0
Path slack     : 73107p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Net_1275\/main_0                             macrocell53     3216   6716  73107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1275\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_4
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 73215p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q  macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_4   macrocell50   5358   6608  73215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell51     3211   6601  73222  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell51         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 73545p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q     macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_5  macrocell61   5029   6279  73545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RightWheel:Net_1275\/main_1
Capture Clock  : \QuadDec_RightWheel:Net_1275\/clock_0
Path slack     : 73772p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  61767  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  61767  RISE       1
\QuadDec_RightWheel:Net_1275\/main_1                             macrocell39     2661   6051  73772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1275\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_6
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 73785p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q  macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_6     macrocell50   4788   6038  73785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_2
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 73874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q  macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_2         macrocell50   4700   5950  73874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  70691  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:prevCompare\/main_0          macrocell54     2300   5930  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:prevCompare\/clock_0   macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_3
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 73898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q  macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_3         macrocell50   4675   5925  73898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1251\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_0
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 74097p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1251\/q       macrocell50   1250   1250  67916  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_0  macrocell50   4477   5727  74097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LeftWheel:Net_1275\/main_1
Capture Clock  : \QuadDec_LeftWheel:Net_1275\/clock_0
Path slack     : 74112p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  62300  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  62300  RISE       1
\QuadDec_LeftWheel:Net_1275\/main_1                             macrocell53     2322   5712  74112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1275\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:Stsreg\/clock
Path slack     : 74287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q          macrocell61    1250   1250  66721  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/status_3  statusicell4   7297   8547  74287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74569p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/clock_0      macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  74569  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_1  macrocell59   4004   5254  74569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  61021  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4730   8230  74603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:Net_1251\/main_5
Capture Clock  : \QuadDec_LeftWheel:Net_1251\/clock_0
Path slack     : 74750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q  macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:Net_1251\/main_5     macrocell50   3824   5074  74750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1251\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 74810p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q  macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_1   macrocell61   3764   5014  74810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  61296  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4499   7999  74835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 75101p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q             macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_0  macrocell61   3472   4722  75101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_2
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 75102p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q  macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_2   macrocell57   3471   4721  75102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:Net_1260\/main_1
Capture Clock  : \QuadDec_LeftWheel:Net_1260\/clock_0
Path slack     : 75102p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q  macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:Net_1260\/main_1   macrocell60   3471   4721  75102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q  macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_2   macrocell61   3465   4715  75108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75113p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/clock_0      macrocell30         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  74569  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   3460   4710  75113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/clock_0      macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:Stsreg\/clock
Path slack     : 75277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q          macrocell47    1250   1250  66444  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/status_3  statusicell2   6307   7557  75277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:Stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1203\/q
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1203\/q                              macrocell57   1250   1250  64104  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell56   3294   4544  75279  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell56         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:Stsreg\/clock
Path slack     : 75396p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q                macrocell60    1250   1250  63290  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/status_2  statusicell4   6187   7437  75396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:Stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q       macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_5  macrocell62   3176   4426  75398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_0\/q       macrocell63   1250   1250  67329  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_5  macrocell63   3176   4426  75398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q       macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_3  macrocell45   3102   4352  75471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 75471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q  macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_2   macrocell47   3102   4352  75471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 75473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q   macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_2  macrocell48   3100   4350  75473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_2
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 75490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q  macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:Net_1251\/main_2         macrocell36   3083   4333  75490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q       macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_3  macrocell44   3083   4333  75490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 75492p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q  macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_1   macrocell47   3082   4332  75492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 75492p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q       macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_3  macrocell47   3081   4331  75492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_4
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 75496p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q  macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:Net_1251\/main_4   macrocell36   3078   4328  75496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_RightWheel:bQuadDec:error\/clock_0
Path slack     : 75501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q     macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/main_4  macrocell47   3072   4322  75501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_5
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 75501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q  macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:Net_1251\/main_5     macrocell36   3072   4322  75501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_3
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 75605p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/q  macrocell45   1250   1250  67539  RISE       1
\QuadDec_RightWheel:Net_1251\/main_3         macrocell36   2968   4218  75605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:error\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 75613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:error\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:error\/q         macrocell47   1250   1250  66444  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_3  macrocell48   2960   4210  75613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 75646p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/q   macrocell44   1250   1250  67541  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_1  macrocell48   2927   4177  75646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_1\/clock_0
Path slack     : 75647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_1\/q       macrocell48   1250   1250  66773  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/main_4  macrocell48   2926   4176  75647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_1\/clock_0
Path slack     : 75660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q       macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/main_4  macrocell62   2913   4163  75660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:state_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:state_0\/clock_0
Path slack     : 75660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_1\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:state_1\/q       macrocell62   1250   1250  66582  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/main_4  macrocell63   2913   4163  75660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:state_0\/clock_0               macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:Net_1260\/main_0
Capture Clock  : \QuadDec_LeftWheel:Net_1260\/clock_0
Path slack     : 75722p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q       macrocell60   1250   1250  63290  RISE       1
\QuadDec_LeftWheel:Net_1260\/main_0  macrocell60   2851   4101  75722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q       macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_3  macrocell59   2847   4097  75726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_1
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 75728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/q  macrocell59   1250   1250  66299  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_1         macrocell57   2845   4095  75728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75856p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/q       macrocell26   1250   1250  75856  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/main_0  macrocell27   2717   3967  75856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/clock_0      macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:Net_1203\/main_0
Capture Clock  : \QuadDec_LeftWheel:Net_1203\/clock_0
Path slack     : 75869p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q  macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:Net_1203\/main_0         macrocell57   2704   3954  75869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1203\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/clock_0      macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_0\/q  macrocell26   1250   1250  75856  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_0  macrocell58   2699   3949  75874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75901p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/q       macrocell58   1250   1250  66560  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_3  macrocell58   2672   3922  75901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:Net_1203\/main_4
Capture Clock  : \QuadDec_RightWheel:Net_1203\/clock_0
Path slack     : 75933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q  macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:Net_1203\/main_4     macrocell43   2640   3890  75933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:Net_1260\/main_3
Capture Clock  : \QuadDec_RightWheel:Net_1260\/clock_0
Path slack     : 75933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q  macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:Net_1260\/main_3     macrocell46   2640   3890  75933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:state_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 75933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:state_0\/q       macrocell49   1250   1250  67383  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_5  macrocell49   2640   3890  75933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:Net_1260\/main_0
Capture Clock  : \QuadDec_RightWheel:Net_1260\/clock_0
Path slack     : 75946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q       macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:Net_1260\/main_0  macrocell46   2627   3877  75946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:state_0\/clock_0
Path slack     : 75946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q               macrocell46   1250   1250  62140  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/main_0  macrocell49   2627   3877  75946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:state_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1251\/q
Path End       : \QuadDec_RightWheel:Net_1251\/main_0
Capture Clock  : \QuadDec_RightWheel:Net_1251\/clock_0
Path slack     : 75947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1251\/q       macrocell36   1250   1250  68091  RISE       1
\QuadDec_RightWheel:Net_1251\/main_0  macrocell36   2626   3876  75947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1251\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:error\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:error\/clock_0
Path slack     : 75985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:error\/q       macrocell61   1250   1250  66721  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/main_3  macrocell61   2588   3838  75985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:error\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76049p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/clock_0      macrocell27         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/q       macrocell27   1250   1250  76049  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/main_0  macrocell28   2525   3775  76049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/clock_0      macrocell28         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76050p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/clock_0      macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_1\/q  macrocell27   1250   1250  76049  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_1  macrocell58   2523   3773  76050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76263p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/clock_0     macrocell20         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/q       macrocell20   1250   1250  76263  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/main_0  macrocell21   2310   3560  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76263p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/clock_0     macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_0\/q  macrocell20   1250   1250  76263  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_0  macrocell44   2310   3560  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/clock_0     macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/q  macrocell25   1250   1250  76270  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_2  macrocell45   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/clock_0     macrocell21         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/q       macrocell21   1250   1250  76274  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/main_0  macrocell22   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/clock_0     macrocell22         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/clock_0     macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_1\/q  macrocell21   1250   1250  76274  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_1  macrocell44   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1203\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1203\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1203\/q                              macrocell43   1250   1250  63840  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell42   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/clock_0     macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_A_delayed_2\/q  macrocell22   1250   1250  76280  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/main_2  macrocell44   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_A_filt\/clock_0          macrocell44         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/clock_0     macrocell24         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/q       macrocell24   1250   1250  76282  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/main_0  macrocell25   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_2\/clock_0     macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/clock_0     macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:bQuadDec:quad_B_delayed_1\/q  macrocell24   1250   1250  76282  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/main_1  macrocell45   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:bQuadDec:quad_B_filt\/clock_0          macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76323p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/clock_0      macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_A_delayed_2\/q  macrocell28   1250   1250  76323  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/main_2  macrocell58   2250   3500  76323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_A_filt\/clock_0           macrocell58         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/clock_0      macrocell29         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  76333  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   2241   3491  76333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_1\/clock_0      macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/clock_0      macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  76333  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_0  macrocell59   2241   3491  76333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/clock_0      macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  76336  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/main_2  macrocell59   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:bQuadDec:quad_B_filt\/clock_0           macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RightWheel:Net_1260\/q
Path End       : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77074p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Net_1260\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_RightWheel:Net_1260\/q                             macrocell46    1250   1250  62140  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5009   6259  77074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_RightWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LeftWheel:Net_1260\/q
Path End       : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 79214p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Net_1260\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_LeftWheel:Net_1260\/q                             macrocell60    1250   1250  63290  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   2869   4119  79214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LeftWheel:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

