cycle1:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |            32(Regs[x2])            |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Load1                                |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle2:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |            32(Regs[x2])            |     2     |
|    Load2   |   1  |            44(Regs[x3])            |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                                 Load2                                |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Load1                                |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle3:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |            32(Regs[x2])            |     1     |
|    Load2   |   1  |            44(Regs[x3])            |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|                   Load2                  |                 Regs[F4]                 |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult1                                |
|      R2      |   0  |                                 Load2                                |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Load1                                |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle4:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |            32(Regs[x2])            |     0     |
|    Load2   |   1  |            44(Regs[x3])            |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|                   Load2                  |            Mem[32 + Regs[x2]]            |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|                   Load2                  |                 Regs[F4]                 |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult1                                |
|      R2      |   0  |                                 Load2                                |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                          Mem[32 + Regs[x2]]                          |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle5:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |            44(Regs[x3])            |     2     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|                   Load2                  |            Mem[32 + Regs[x2]]            |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|                   Load2                  |                 Regs[F4]                 |     -1    |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                                 Load2                                |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                          Mem[32 + Regs[x2]]                          |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle6:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |            44(Regs[x3])            |     1     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|                   Load2                  |            Mem[32 + Regs[x2]]            |     -1    |
|   Add2   |   1  |fadd.d|                   Add1                   |                   Load2                  |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|                   Load2                  |                 Regs[F4]                 |     -1    |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                                 Load2                                |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle7:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |            44(Regs[x3])            |     0     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|            Mem[44 + Regs[x3]]            |            Mem[32 + Regs[x2]]            |     -1    |
|   Add2   |   1  |fadd.d|                   Add1                   |            Mem[44 + Regs[x3]]            |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     -1    |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle8:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|            Mem[44 + Regs[x3]]            |            Mem[32 + Regs[x2]]            |     2     |
|   Add2   |   1  |fadd.d|                   Add1                   |            Mem[44 + Regs[x3]]            |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     6     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle9:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|            Mem[44 + Regs[x3]]            |            Mem[32 + Regs[x2]]            |     1     |
|   Add2   |   1  |fadd.d|                   Add1                   |            Mem[44 + Regs[x3]]            |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     5     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                                 Add1                                 |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle10:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  |fsub.d|            Mem[44 + Regs[x3]]            |            Mem[32 + Regs[x2]]            |     0     |
|   Add2   |   1  |fadd.d|  Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] |            Mem[44 + Regs[x3]]            |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     4     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle11:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  |fadd.d|  Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] |            Mem[44 + Regs[x3]]            |     2     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     3     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle12:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  |fadd.d|  Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] |            Mem[44 + Regs[x3]]            |     1     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     2     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                                 Add2                                 |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle13:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  |fadd.d|  Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] |            Mem[44 + Regs[x3]]            |     0     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     1     |
|   Mult2  |   1  |fdiv.d|                   Mult1                  |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle14:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   1  |fmul.d|            Mem[44 + Regs[x3]]            |                 Regs[F4]                 |     0     |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle15:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     12    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle16:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     11    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle17:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     10    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle18:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     9     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle19:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     8     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle20:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     7     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle21:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     6     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle22:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     5     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle23:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     4     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle24:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     3     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle25:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     2     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle26:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     1     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                                 Mult2                                |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle27:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   1  |fdiv.d|       Mem[44 + Regs[x3]] * Regs[F4]      |            Mem[32 + Regs[x2]]            |     0     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |          Mem[44 + Regs[x3]] * Regs[F4] / Mem[32 + Regs[x2]]          |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------


cycle28:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|   Store1   |   0  |                                    |     -1    |
|   Store2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                               Regs[x2]                               |
|      x3      |   0  |                               Regs[x3]                               |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |          Mem[44 + Regs[x3]] * Regs[F4] / Mem[32 + Regs[x2]]          |
|      R2      |   0  |                          Mem[44 + Regs[x3]]                          |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |     Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]] + Mem[44 + Regs[x3]]     |
|      R8      |   0  |                Mem[44 + Regs[x3]] - Mem[32 + Regs[x2]]               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------


----------------------------------------------------------------------
|                      Instruction Complete Time                     |
----------------------------------------------------------------------
|     Instruction    |     Issue     |    Execute    |   WriteBack   |
----------------------------------------------------------------------
|    fld f6,32(x2)   |       1       |       4       |       5       |
|    fld f2,44(x3)   |       2       |       7       |       8       |
|   fmul.d f0,f2,f4  |       3       |       14      |       15      |
|   fsub.d f8,f2,f6  |       4       |       10      |       11      |
|   fdiv.d f0,f0,f6  |       5       |       27      |       28      |
|   fadd.d f6,f8,f2  |       6       |       13      |       14      |
----------------------------------------------------------------------
