#define __ASSEMBLY__

#include <MX8/MX8_ddrc.h>
#include <MX8/MX8_ddr_phy.h>

if (action != BOARD_DDR_COLD_INIT)
{
	return SC_ERR_NONE;
}

// Reset Should not be needed for ZEBU.
DATA 4 0x41a40044 0x8
DATA 4 0x41d00044 0x8

// ddrc_lpddr4_init(0)
DATA 4 0x5C000000 0xC3080020
DATA 4 0x5C000064 0x006100E0
DATA 4 0x5C0000D0 0x40020010
DATA 4 0x5C0000D4 0x00100000
DATA 4 0x5C0000DC 0x0054002D
DATA 4 0x5C0000E0 0x00310000
DATA 4 0x5C0000F4 0x000006CF
DATA 4 0x5C000100 0x1A201B22
DATA 4 0x5C000104 0x00060633
DATA 4 0x5C000108 0x070E1014
DATA 4 0x5C00010C 0x0170C00C
DATA 4 0x5C000110 0x0F04080F
DATA 4 0x5C000114 0x03040C0C
DATA 4 0x5C000118 0x02020007
DATA 4 0x5C00011C 0x00000401
DATA 4 0x5C000130 0x00020610
DATA 4 0x5C000134 0x0C100002
DATA 4 0x5C000138 0x000000E6
DATA 4 0x5C000180 0x03200018
DATA 4 0x5C000184 0x02800100
DATA 4 0x5C000190 0x049C820C
DATA 4 0x5C000194 0x00060303
DATA 4 0x5C0001B4 0x00001A0A
DATA 4 0x5C0001B0 0x00000005
DATA 4 0x5C0001A0 0x80400003
DATA 4 0x5C0001A4 0x00010002
DATA 4 0x5C0001A8 0x80000000
DATA 4 0x5C000200 0x00000017
DATA 4 0x5C000204 0x00080808
DATA 4 0x5C000214 0x07070707
DATA 4 0x5C000218 0x07070707
DATA 4 0x5C000244 0x00002211
DATA 4 0x5C000490 0x00000001
DATA 4 0x5C002190 0x00808000

// Correct CLR settings
CLR_BIT 4 DDRC_DFIMISC_0 0x00000001
CLR_BIT 4 DDRC_INIT0_0 0xC0000000
//DATA 4 0x5C0001B0 0x00000004
//DATA 4 0x5C0000D0 0x00020010

// ddr_phy_lpddr4_phy_init(0)
DATA 4 0x5C010100 0x0000040D
DATA 4 0x5C010018 0x00F0DA09
DATA 4 0x5C01001C 0x050A1080
DATA 4 0x5C010040 0x64032010
DATA 4 0x5C010044 0x0D701C20
DATA 4 0x5C010068 0x08000000
DATA 4 0x5C0117C4 0x08000000
DATA 4 0x5C010680 0x001FEC58

//ddr_phy_launch_init(0)
DATA 4 0x5C010004 0x00000040
DATA 4 0x5C010004 0x00000041

//ddr_phy_lpddr4_dram_init(0)
DATA 4 0x5C010184 0x00000054
DATA 4 0x5C010188 0x0000002D
DATA 4 0x5C01018C 0x00000031
DATA 4 0x5C010110 0x1044220C
DATA 4 0x5C010114 0x28408C17
DATA 4 0x5C010118 0x003C01CC
DATA 4 0x5C01011C 0x01800604
DATA 4 0x5C010120 0x01C0000C
DATA 4 0x5C010124 0x00651D10
DATA 4 0x5C01004C 0x00007D00
DATA 4 0x5C010050 0x00000C90
DATA 4 0x5C010054 0x00007D00
DATA 4 0x5C010058 0x03000641
DATA 4 0x5C010500 0x30070800
DATA 4 0x5C010514 0x09000000
DATA 4 0x5C010528 0xF0032019
DATA 4 0x5C01052C 0x07F00173
DATA 4 0x5C0117EC 0x00081800
DATA 4 0x5C0117F0 0x09000000
DATA 4 0x5C0117DC 0x013E4091

//ddr_phy_wait_init_done(0)
CHECK_BITS_SET 4 DDR_PHY_PGSR0_0 0x1

// ddr_phy_launch_init(0)
DATA 4 0x5C010004 0x00040000
DATA 4 0x5C010004 0x00040001

// SECOND DRC SYSTEM

// ddrc_lpddr4_init(1)
DATA 4 0x5C100000 0xC3080020
DATA 4 0x5C100064 0x006100E0
DATA 4 0x5C1000D0 0x40020010
DATA 4 0x5C1000D4 0x00100000
DATA 4 0x5C1000DC 0x0054002D
DATA 4 0x5C1000E0 0x00310000
DATA 4 0x5C1000F4 0x000006CF
DATA 4 0x5C100100 0x1A201B22
DATA 4 0x5C100104 0x00060633
DATA 4 0x5C100108 0x070E1014
DATA 4 0x5C10010C 0x0170C00C
DATA 4 0x5C100110 0x0F04080F
DATA 4 0x5C100114 0x03040C0C
DATA 4 0x5C100118 0x02020007
DATA 4 0x5C10011C 0x00000401
DATA 4 0x5C100130 0x00020610
DATA 4 0x5C100134 0x0C100002
DATA 4 0x5C100138 0x000000E6
DATA 4 0x5C100180 0x03200018
DATA 4 0x5C100184 0x02800100
DATA 4 0x5C100190 0x049C820C
DATA 4 0x5C100194 0x00060303
DATA 4 0x5C1001B4 0x00001A0A
DATA 4 0x5C1001B0 0x00000005
DATA 4 0x5C1001A0 0x80400003
DATA 4 0x5C1001A4 0x00010002
DATA 4 0x5C1001A8 0x80000000
DATA 4 0x5C100200 0x00000017
DATA 4 0x5C100204 0x00080808
DATA 4 0x5C100214 0x07070707
DATA 4 0x5C100218 0x07070707
DATA 4 0x5C100244 0x00002211
DATA 4 0x5C100490 0x00000001
DATA 4 0x5C102190 0x00808000

// Correct CLR settings
CLR_BIT 4 DDRC_DFIMISC_1 0x00000001
CLR_BIT 4 DDRC_INIT0_1 0xC0000000
//DATA 4 0x5C1001B0 0x00000004
//DATA 4 0x5C1000D0 0x00020010

// ddr_phy_lpddr4_phy_init(1)
DATA 4 0x5C110100 0x0000040D
DATA 4 0x5C110018 0x00F0DA09
DATA 4 0x5C11001C 0x050A1080
DATA 4 0x5C110040 0x64032010
DATA 4 0x5C110044 0x0D701C20
DATA 4 0x5C110068 0x08000000
DATA 4 0x5C1117C4 0x08000000
DATA 4 0x5C110680 0x001FEC58

//ddr_phy_launch_init(1)
DATA 4 0x5C110004 0x00000040
DATA 4 0x5C110004 0x00000041


//ddr_phy_lpddr4_dram_init(1)
DATA 4 0x5C110184 0x00000054
DATA 4 0x5C110188 0x0000002D
DATA 4 0x5C11018C 0x00000031
DATA 4 0x5C110110 0x1044220C
DATA 4 0x5C110114 0x28408C17
DATA 4 0x5C110118 0x003C01CC
DATA 4 0x5C11011C 0x01800604
DATA 4 0x5C110120 0x01C0000C
DATA 4 0x5C110124 0x00651D10
DATA 4 0x5C11004C 0x00007D00
DATA 4 0x5C110050 0x00000C90
DATA 4 0x5C110054 0x00007D00
DATA 4 0x5C110058 0x03000641
DATA 4 0x5C110500 0x30070800
DATA 4 0x5C110514 0x09000000
DATA 4 0x5C110528 0xF0032019
DATA 4 0x5C11052C 0x07F00173
DATA 4 0x5C1117EC 0x00081800
DATA 4 0x5C1117F0 0x09000000
DATA 4 0x5C1117DC 0x013E4091

//ddr_phy_wait_init_done(1)
CHECK_BITS_SET 4 DDR_PHY_PGSR0_1 0x1

// ddr_phy_launch_init(1)
DATA 4 0x5C110004 0x00040000
DATA 4 0x5C110004 0x00040001

// RESET
DSC_SetReset(SC_DSC_DRC_0, BIT(RST_DDR_CRESETN), SC_TRUE);
DSC_SetReset(SC_DSC_DRC_1, BIT(RST_DDR_CRESETN), SC_TRUE);
//DATA 4 0x41a40044 0x4
//DATA 4 0x41d00044 0x4

// dram_init_inst(0)
CLR_BIT 4 DDRC_SWCTL_0 0x00000001           // Set SWCTL.sw_done to 0
SET_BIT 4 DDRC_DFIMISC_0 0x00000001         // Set DFIMISC.dfi_init_complete_en to 1 - Trigger DRAM initialization
SET_BIT 4 DDRC_SWCTL_0 0x00000001           // Set SWCTL.sw_done to 1
CHECK_BITS_SET 4 DDRC_SWSTAT_0 0x00000001   // Wait for SWSTAT.sw_done_ack to become 1
CHECK_BITS_SET 4 DDRC_STAT_0 0x1

// dram_init_inst(1)
CLR_BIT 4 DDRC_SWCTL_1 0x00000001           // Set SWCTL.sw_done to 0
SET_BIT 4 DDRC_DFIMISC_1 0x00000001         // Set DFIMISC.dfi_init_complete_en to 1 - Trigger DRAM initialization
SET_BIT 4 DDRC_SWCTL_1 0x00000001           // Set SWCTL.sw_done to 1
CHECK_BITS_SET 4 DDRC_SWSTAT_1 0x00000001   // Wait for SWSTAT.sw_done_ack to become 1
CHECK_BITS_SET 4 DDRC_STAT_1 0x1

//DATA 4 0x5C000320 0x00000000
//DATA 4 0x5C0001B0 0x00000005
//DATA 4 0x5C000320 0x00000001
//DATA 4 0x5C100320 0x00000000
//DATA 4 0x5C1001B0 0x00000005
//DATA 4 0x5C100320 0x00000001

