---
title: ç‰¹åˆ¥ç·¨ã€€ç¬¬3ç« ã€€FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•
---

---

# ğŸ§  ç‰¹åˆ¥ç·¨ ç¬¬3ç«   
## FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•  
**Special Chapter 3: SoC Implementation of Integrated Control System with FSM Ã— PID Ã— LLM**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter3_socsystem/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter3_socsystem) |

---

æœ¬ç« ã§ã¯ã€**AITL-Hæ§‹æƒ³**ï¼ˆFSMãƒ»PIDãƒ»LLMã«ã‚ˆã‚‹ä¸‰å±¤åˆ¶å¾¡ï¼‰ã‚’ãƒ™ãƒ¼ã‚¹ã¨ã—ãŸ  
**çµ±åˆåˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®SoCå®Ÿè£…æ‰‹æ³•**ã‚’å­¦ç¿’ã—ã¾ã™ã€‚  
*This chapter presents the method for implementing the AITL-H three-layer control architecture as a System-on-Chip (SoC).*

---

## ğŸ¯ ç›®çš„ã¨æ§‹æˆ | Purpose & Overview

| ğŸ§© æ§‹æˆå±¤ï½œLayer | ğŸ”§ å½¹å‰²ï½œFunction | ğŸ› ï¸ å®Ÿè£…å¯¾è±¡ï½œTarget Implementation |
|------------------|----------------------|------------------------------|
| **FSM**          | çŠ¶æ…‹é·ç§»ã«ã‚ˆã‚‹åå¿œåˆ¶å¾¡<br>Instinctive control via state transitions | Verilog RTL<br>`fsm_engine.v` |
| **PID**          | å®‰å®šåŒ–ãƒ»ç‰©ç†é‡åˆ¶å¾¡<br>Stabilization and control of physical parameters | Verilogã¾ãŸã¯Mixed-Signal<br>`pid_controller.v` |
| **LLM**          | é«˜åº¦åˆ¤æ–­ãƒ»å¤–éƒ¨å¿œç­”åˆ¶å¾¡<br>High-level decision & external interaction | RISC-Vé€£æºã‚½ãƒ•ãƒˆ<br>`llm_interface.c` |

æœ¬ç« ã§ã¯ã€ã“ã‚Œã‚‰ä¸‰å±¤æ§‹é€ ã‚’**æ©Ÿèƒ½åˆ†é›¢ãƒ»éšå±¤é€£æºãƒ»SoCå†…çµ±åˆ**ã™ã‚‹æ‰‹æ³•ã‚’ç¿’å¾—ã—ã¾ã™ã€‚  
*You will learn how to separate concerns, connect layers, and integrate the entire system into a unified SoC.*

---

## ğŸ“š ç« æ§‹æˆ | Chapter Structure

| ğŸš© ç¯€ç•ªå· | ğŸ“– æ—¥æœ¬èªã‚¿ã‚¤ãƒˆãƒ« | ğŸ“˜ è‹±èªã‚¿ã‚¤ãƒˆãƒ« |
|-----------|------------------|------------------|
| 3.1 | [AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ](docs/3_1_aitl_architecture.md) | [AITL-H Architecture and Layered Design](docs/3_1_aitl_architecture.md) |
| 3.2 | [FSMè¨­è¨ˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆ](docs/3_2_fsm_design.md) | [FSM Design and RTL Module Structure](docs/3_2_fsm_design.md) |
| 3.3 | [PIDåˆ¶å¾¡ã®ASICå®Ÿè£…ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«ï¼ã‚¢ãƒŠãƒ­ã‚°ï¼‰](docs/3_3_pid_design.md) | [PID Controller Implementation (Digital/Analog)](docs/3_3_pid_design.md) |
| 3.4 | [LLMã¨ã®æ¥ç¶šè¨­è¨ˆï¼ˆRISC-Vãƒ»I/Oé€£æºï¼‰](docs/3_4_llm_interface.md) | [LLM Interface Design (RISC-V / I/O Integration)](docs/3_4_llm_interface.md) |
| 3.5 | [SoCçµ±åˆã¨ãƒã‚¹æ§‹é€ ãƒ»é€šä¿¡è¨­è¨ˆ](docs/3_5_soc_integration.md) | [SoC Integration and Communication Design](docs/3_5_soc_integration.md) |
| 3.6 | [ã‚±ãƒ¼ã‚¹ã‚¹ã‚¿ãƒ‡ã‚£ï¼šä¸‰å±¤åˆ¶å¾¡ã«ã‚ˆã‚‹PoCå®Ÿè£…ä¾‹](docs/3_6_case_study.md) | [Case Study: PoC with Three-Layer Control](docs/3_6_case_study.md) |

---

## ğŸ—‚ï¸ ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆ | Directory Structure

```plaintext
f_chapter3_socsystem/
â”œâ”€â”€ README.md                      â† æœ¬ãƒ•ã‚¡ã‚¤ãƒ« / This file
â”œâ”€â”€ toc.md                         â† ç« å†…ç›®æ¬¡ / Table of Contents
â”œâ”€â”€ docs/                          â† å„ç¯€ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ / Chapter Sections
â”‚   â”œâ”€â”€ 3_1_aitl_architecture.md
â”‚   â”œâ”€â”€ 3_2_fsm_design.md
â”‚   â”œâ”€â”€ 3_3_pid_design.md
â”‚   â”œâ”€â”€ 3_4_llm_interface.md
â”‚   â”œâ”€â”€ 3_5_soc_integration.md
â”‚   â””â”€â”€ 3_6_case_study.md
â”œâ”€â”€ verilog/                       â† RTLè¨­è¨ˆãƒ•ã‚¡ã‚¤ãƒ« / Verilog Modules
â”‚   â”œâ”€â”€ fsm_engine.v
â”‚   â”œâ”€â”€ pid_controller.v
â”‚   â””â”€â”€ soc_top.v
â”œâ”€â”€ sw_riscv/                      â† LLMé€£æºã‚½ãƒ•ãƒˆ / RISC-V Software
â”‚   â””â”€â”€ llm_interface.c
â”œâ”€â”€ testbench/                     â† ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / Simulation Testbenches
â”‚   â””â”€â”€ test_soc_top.v
â””â”€â”€ images/                        â† å›³ãƒ»æ§‹æˆå›³ / Figures & Diagrams
    â””â”€â”€ aitl_three_layer_architecture.png
```

---

## ğŸ”— å‚è€ƒãƒªãƒ³ã‚¯ | Reference Links

| ğŸ” é …ç›® | ğŸ“ ãƒªãƒ³ã‚¯ |
|--------|------------|
| **AITL-Hç†è«–**<br>AITL-H Theory | [theory/](https://github.com/Samizo-AITL/AITL-H/tree/main/theory) |
| **PoCè¨­è¨ˆãƒãƒ‹ãƒ¥ã‚¢ãƒ«**<br>PoC Design Manual | [docs/](https://github.com/Samizo-AITL/AITL-H/tree/main/docs) |
| **FSMå®Ÿè£…ä¾‹ï¼ˆPythonï¼‰** | [`fsm_engine.py`](https://github.com/Samizo-AITL/AITL-H/blob/main/implementary/fsm_engine/fsm_engine.py) |
| **LLMåˆ¶å¾¡ã‚½ãƒ•ãƒˆï¼ˆPythonï¼‰** | [`llm_interface.py`](https://github.com/Samizo-AITL/AITL-H/blob/main/implementary/llm_interface.py) |

> ğŸ’¡ **æ³¨è¨˜ / Note**  
> æœ¬ç« ã¯ **Edusemiç‰¹åˆ¥ç·¨** ã®ä¸€éƒ¨ã§ã‚ã‚Šã€**AITL-Hå®Ÿè£…ã®å®Ÿé¨“çš„PoCè¨­è¨ˆ**ã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚  
> *This chapter is part of Edusemi's special edition, based on experimental PoC designs for AITL-H.*

---

## ğŸ“ å­¦ç¿’ç›®æ¨™ | Learning Objectives

| ğŸ¯ é …ç›® | å†…å®¹ |
|--------|------|
| **ä¸‰å±¤åˆ¶å¾¡ã®è²¬å‹™åˆ†é›¢ã¨å†åˆ©ç”¨è¨­è¨ˆ**<br>Layered Responsibility & Reuse | å„å±¤ã®ç‹¬ç«‹æ€§ã¨å†åˆ©ç”¨æ€§ã‚’é«˜ã‚ã‚‹è¨­è¨ˆã‚’å­¦ã¶ |
| **FSMã®Verilogæ§‹é€ åŒ–**<br>FSM to Verilog Structuring | çŠ¶æ…‹é·ç§»ãƒ¢ãƒ‡ãƒ«ã‹ã‚‰RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åŒ–ã®æµã‚Œã‚’ç¿’å¾— |
| **PIDåˆ¶å¾¡å™¨ã®SoCçµ±åˆ**<br>PID SoC Integration | ã‚¢ãƒŠãƒ­ã‚°/ãƒ‡ã‚¸ã‚¿ãƒ«PIDã®åˆ©ç‚¹ã¨çµ±åˆæ–¹æ³•ã‚’ç†è§£ |
| **LLMé€£æºè¨­è¨ˆ**<br>LLM Integration Design | RISC-Vãƒ™ãƒ¼ã‚¹ã®I/Oåˆ¶å¾¡ã¨çŸ¥èƒ½åˆ¤æ–­æ¥ç¶šè¨­è¨ˆã‚’ç¿’å¾— |
| **çµ±åˆè¨­è¨ˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã®ç†è§£**<br>SoC Pattern Mastery | ä¸‰å±¤é€£æºã®SoCè¨­è¨ˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã‚’ç¿’å¾—ã™ã‚‹ |

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
