INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:44:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.545ns period=5.090ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.545ns period=5.090ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.090ns  (clk rise@5.090ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.100ns (23.002%)  route 3.682ns (76.998%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.573 - 5.090 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X19Y170        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[4]/Q
                         net (fo=9, routed)           0.650     1.356    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[4]
    SLICE_X16Y178        LUT4 (Prop_lut4_I2_O)        0.121     1.477 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_190/O
                         net (fo=1, routed)           0.506     1.983    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_190_n_0
    SLICE_X6Y176         LUT6 (Prop_lut6_I1_O)        0.043     2.026 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129/O
                         net (fo=4, routed)           0.232     2.259    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129_n_0
    SLICE_X6Y177         LUT4 (Prop_lut4_I1_O)        0.043     2.302 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_68/O
                         net (fo=6, routed)           0.375     2.676    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_7
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.043     2.719 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20/O
                         net (fo=1, routed)           0.000     2.719    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.970 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.970    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.123 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.303     3.426    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[5]
    SLICE_X5Y180         LUT3 (Prop_lut3_I2_O)        0.119     3.545 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_5/O
                         net (fo=33, routed)          0.437     3.982    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_5_n_0
    SLICE_X8Y180         LUT6 (Prop_lut6_I2_O)        0.043     4.025 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_7/O
                         net (fo=1, routed)           0.332     4.357    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_7_n_0
    SLICE_X8Y180         LUT5 (Prop_lut5_I4_O)        0.043     4.400 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.097     4.497    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2_n_0
    SLICE_X8Y180         LUT5 (Prop_lut5_I4_O)        0.043     4.540 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.750     5.290    lsq2/handshake_lsq_lsq2_core/p_25_in
    SLICE_X20Y192        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.090     5.090 r  
                                                      0.000     5.090 r  clk (IN)
                         net (fo=1981, unset)         0.483     5.573    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X20Y192        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[24]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty           -0.035     5.537    
    SLICE_X20Y192        FDRE (Setup_fdre_C_CE)      -0.169     5.368    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[24]
  -------------------------------------------------------------------
                         required time                          5.368    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  0.078    




