Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2c83bf0ee843408cb5e4f70adbdbc34c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mainn_tb_behav xil_defaultlib.Mainn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port B [D:/Basic_Comp/Basic_Comp/Basic_Comp.srcs/sources_1/new/Control_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port B [D:/Basic_Comp/Basic_Comp/Basic_Comp.srcs/sources_1/new/Control_Unit.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
