{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754015338595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754015338595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 23:28:58 2025 " "Processing started: Thu Jul 31 23:28:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754015338595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754015338595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754015338595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754015338798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal_bloque.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal_bloque.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal_bloque " "Found entity 1: circuito_principal_bloque" {  } { { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almacenamiento/almacenamiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file almacenamiento/almacenamiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 almacenamiento " "Found entity 1: almacenamiento" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_UC " "Found entity 1: contador_UC" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/unidad_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/unidad_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "UnidadDeControl/unidad_control.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_pausa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_pausa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_pausa " "Found entity 1: UC_detector_pausa" {  } { { "UnidadDeControl/UC_detector_pausa.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_pausa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_fin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_fin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_fin " "Found entity 1: UC_detector_fin" {  } { { "UnidadDeControl/UC_detector_fin.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_fin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_error.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_error.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_error " "Found entity 1: UC_detector_error" {  } { { "UnidadDeControl/UC_detector_error.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_error.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UC " "Found entity 1: UC_de_UC" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_ua.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_ua.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UA " "Found entity 1: UC_de_UA" {  } { { "UnidadDeControl/UC_de_UA.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_estados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_estados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_estados " "Found entity 1: UC_de_estados" {  } { { "UnidadDeControl/UC_de_estados.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_estados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/decodificador_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/decodificador_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_salida " "Found entity 1: decodificador_salida" {  } { { "UnidadDeControl/decodificador_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/decodificador_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_salida " "Found entity 1: MEF_funcion_de_salida" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_estado " "Found entity 1: MEF_funcion_de_estado" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_estado " "Found entity 1: MEF_estado" {  } { { "UnidadDeControl/MEF/MEF_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "UnidadDeControl/MEF/MEF.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_semi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_semi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_semi " "Found entity 1: sumador_semi" {  } { { "Generales/sumador_semi.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_semi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "Generales/sumador_completo.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_12bits_serie.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_12bits_serie.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_12bits_serie " "Found entity 1: sumador_12bits_serie" {  } { { "Generales/sumador_12bits_serie.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_12bits_serie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits_tristate " "Found entity 1: reg_12bits_tristate" {  } { { "Generales/reg_12bits_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_12bits_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits " "Found entity 1: reg_12bits" {  } { { "Generales/reg_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit_tristate " "Found entity 1: reg_1bit_tristate" {  } { { "Generales/reg_1bit_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_1bit_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "Generales/reg_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/mux2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/mux2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "Generales/MUX2.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/MUX2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/conversorca2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/conversorca2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorCA2 " "Found entity 1: conversorCA2" {  } { { "Generales/conversorCA2.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_12bits " "Found entity 1: comparador_12bits" {  } { { "Generales/comparador_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/comparador_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_1bit " "Found entity 1: comparador_1bit" {  } { { "Generales/comparador_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/comparador_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754015338873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754015338873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC_de_UC " "Elaborating entity \"UC_de_UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1754015338897 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PAUSADET " "Pin \"PAUSADET\" not connected" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 184 96 264 200 "PAUSADET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1754015338899 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 176 344 392 208 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1754015338899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorCA2 conversorCA2:inst " "Elaborating entity \"conversorCA2\" for hierarchy \"conversorCA2:inst\"" {  } { { "UnidadDeControl/UC_de_UC.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 568 648 808 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754015338904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_12bits_serie conversorCA2:inst\|sumador_12bits_serie:inst41 " "Elaborating entity \"sumador_12bits_serie\" for hierarchy \"conversorCA2:inst\|sumador_12bits_serie:inst41\"" {  } { { "Generales/conversorCA2.bdf" "inst41" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { { 616 624 768 712 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754015338905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo conversorCA2:inst\|sumador_12bits_serie:inst41\|sumador_completo:inst11 " "Elaborating entity \"sumador_completo\" for hierarchy \"conversorCA2:inst\|sumador_12bits_serie:inst41\|sumador_completo:inst11\"" {  } { { "Generales/sumador_12bits_serie.bdf" "inst11" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_12bits_serie.bdf" { { 1200 1704 1800 1296 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754015338906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 conversorCA2:inst\|MUX2:inst " "Elaborating entity \"MUX2\" for hierarchy \"conversorCA2:inst\|MUX2:inst\"" {  } { { "Generales/conversorCA2.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { { 104 336 432 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754015338914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1754015339181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1754015339348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754015339348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PAUSADET " "No output dependent on input pin \"PAUSADET\"" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 184 96 264 200 "PAUSADET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754015339371 "|UC_de_UC|PAUSADET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1754015339371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1754015339372 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1754015339372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1754015339372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1754015339372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754015339393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 23:28:59 2025 " "Processing ended: Thu Jul 31 23:28:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754015339393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754015339393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754015339393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754015339393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754015340591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754015340591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 23:29:00 2025 " "Processing started: Thu Jul 31 23:29:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754015340591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1754015340591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1754015340591 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1754015340649 ""}
{ "Info" "0" "" "Project  = TEI_GRUPO17" {  } {  } 0 0 "Project  = TEI_GRUPO17" 0 0 "Fitter" 0 0 1754015340649 ""}
{ "Info" "0" "" "Revision = TEI_GRUPO17" {  } {  } 0 0 "Revision = TEI_GRUPO17" 0 0 "Fitter" 0 0 1754015340649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1754015340679 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TEI_GRUPO17 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design TEI_GRUPO17" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1754015340740 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1754015340759 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1754015340759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1754015340797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1754015340802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754015340915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754015340915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754015340915 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1754015340915 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754015340916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754015340916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754015340916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754015340916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754015340916 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1754015340916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1754015340916 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OenVC_UC " "Pin OenVC_UC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OenVC_UC } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 80 656 832 96 "OenVC_UC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OenVC_UC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IenVI_UC " "Pin IenVI_UC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IenVI_UC } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 344 1104 1280 360 "IenVI_UC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IenVI_UC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN " "Pin RUN not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RUN } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 24 880 1056 40 "RUN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_VI " "Pin LOAD_VI not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOAD_VI } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { -232 864 1040 -216 "LOAD_VI" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD_VI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ienb_UC " "Pin Ienb_UC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Ienb_UC } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { -88 1176 1352 -72 "Ienb_UC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ienb_UC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[11\] " "Pin Bo\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[11] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[10\] " "Pin Bo\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[10] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[9\] " "Pin Bo\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[9] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[8\] " "Pin Bo\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[8] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[7\] " "Pin Bo\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[7] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[6\] " "Pin Bo\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[6] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[5\] " "Pin Bo\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[5] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[4\] " "Pin Bo\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[4] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[3\] " "Pin Bo\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[3] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[2\] " "Pin Bo\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[2] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[1\] " "Pin Bo\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[1] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bo\[0\] " "Pin Bo\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bo[0] } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 840 1016 608 "Bo" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PAUSADET " "Pin PAUSADET not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PAUSADET } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 184 96 264 200 "PAUSADET" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PAUSADET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q2 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 48 176 344 64 "Q2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Pin Q0 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q0 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 112 176 344 128 "Q0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q1 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 80 176 344 96 "Q1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_I " "Pin LOAD_I not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOAD_I } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 368 248 416 384 "LOAD_I" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FINDET " "Pin FINDET not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FINDET } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 224 96 264 240 "FINDET" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FINDET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UP_DOWN_i " "Pin UP_DOWN_i not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UP_DOWN_i } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 592 480 648 608 "UP_DOWN_i" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UP_DOWN_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b2 " "Pin b2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b2 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 608 480 648 624 "b2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1 " "Pin b1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b1 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 624 480 648 640 "b1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b0 " "Pin b0 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b0 } } } { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 640 480 648 656 "b0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754015341120 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1754015341120 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1754015341194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1754015341195 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1754015341195 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1754015341195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1754015341195 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1754015341195 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1754015341196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1754015341197 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754015341197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754015341197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754015341197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754015341197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1754015341198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1754015341198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1754015341198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1754015341198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1754015341198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1754015341198 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 2.5V 10 17 0 " "Number of I/O pins in group: 27 (unused VREF, 2.5V VCCIO, 10 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1754015341199 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1754015341199 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1754015341199 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754015341199 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1754015341199 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1754015341199 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754015341211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1754015341685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754015341709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1754015341713 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1754015341811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754015341811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1754015341930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1754015342151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1754015342151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754015342178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1754015342178 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1754015342178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1754015342178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1754015342182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754015342208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754015342370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754015342391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754015342587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754015342785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/output_files/TEI_GRUPO17.fit.smsg " "Generated suppressed messages file C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/output_files/TEI_GRUPO17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1754015343012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754015343146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 23:29:03 2025 " "Processing ended: Thu Jul 31 23:29:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754015343146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754015343146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754015343146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1754015343146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1754015344229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754015344229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 23:29:04 2025 " "Processing started: Thu Jul 31 23:29:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754015344229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1754015344229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1754015344230 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1754015344608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1754015344622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754015344766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 23:29:04 2025 " "Processing ended: Thu Jul 31 23:29:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754015344766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754015344766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754015344766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1754015344766 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1754015345336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1754015345925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754015345926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 23:29:05 2025 " "Processing started: Thu Jul 31 23:29:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754015345926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754015345926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_sta TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754015345926 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1754015345987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754015346073 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1754015346099 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1754015346100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1754015346192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1754015346192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1754015346194 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1754015346194 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1754015346194 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1754015346194 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1754015346194 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1754015346198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1754015346199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346209 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1754015346215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1754015346227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1754015346491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1754015346511 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1754015346511 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1754015346511 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1754015346511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1754015346525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1754015346572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1754015346572 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1754015346572 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1754015346572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754015346579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1754015346660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1754015346660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754015346700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 23:29:06 2025 " "Processing ended: Thu Jul 31 23:29:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754015346700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754015346700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754015346700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754015346700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754015347763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754015347763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 23:29:07 2025 " "Processing started: Thu Jul 31 23:29:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754015347763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754015347763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754015347763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/simulation/qsim// simulation " "Generated file TEI_GRUPO17.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1754015347945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754015347970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 23:29:07 2025 " "Processing ended: Thu Jul 31 23:29:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754015347970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754015347970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754015347970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754015347970 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754015348532 ""}
