###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       384926   # Number of WRITE/WRITEP commands
num_reads_done                 =      1604327   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1267670   # Number of read row buffer hits
num_read_cmds                  =      1604309   # Number of READ/READP commands
num_writes_done                =       384971   # Number of read requests issued
num_write_row_hits             =       295905   # Number of write row buffer hits
num_act_cmds                   =       430456   # Number of ACT commands
num_pre_cmds                   =       430426   # Number of PRE commands
num_ondemand_pres              =       403982   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9615661   # Cyles of rank active rank.0
rank_active_cycles.1           =      9503550   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       384339   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       496450   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1929210   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27174   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4371   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3105   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1899   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1440   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1169   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          939   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          904   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          886   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18276   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          154   # Write cmd latency (cycles)
write_latency[40-59]           =          222   # Write cmd latency (cycles)
write_latency[60-79]           =          439   # Write cmd latency (cycles)
write_latency[80-99]           =          588   # Write cmd latency (cycles)
write_latency[100-119]         =          726   # Write cmd latency (cycles)
write_latency[120-139]         =         1002   # Write cmd latency (cycles)
write_latency[140-159]         =         1321   # Write cmd latency (cycles)
write_latency[160-179]         =         1758   # Write cmd latency (cycles)
write_latency[180-199]         =         2270   # Write cmd latency (cycles)
write_latency[200-]            =       376422   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       271904   # Read request latency (cycles)
read_latency[40-59]            =       128005   # Read request latency (cycles)
read_latency[60-79]            =       130631   # Read request latency (cycles)
read_latency[80-99]            =        91927   # Read request latency (cycles)
read_latency[100-119]          =        78212   # Read request latency (cycles)
read_latency[120-139]          =        68912   # Read request latency (cycles)
read_latency[140-159]          =        59470   # Read request latency (cycles)
read_latency[160-179]          =        52687   # Read request latency (cycles)
read_latency[180-199]          =        47529   # Read request latency (cycles)
read_latency[200-]             =       675033   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.92155e+09   # Write energy
read_energy                    =  6.46857e+09   # Read energy
act_energy                     =  1.17773e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84483e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.38296e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00017e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93022e+09   # Active standby energy rank.1
average_read_latency           =      303.984   # Average read request latency (cycles)
average_interarrival           =      5.02671   # Average request interarrival latency (cycles)
total_energy                   =  2.26257e+10   # Total energy (pJ)
average_power                  =      2262.57   # Average power (mW)
average_bandwidth              =      16.9753   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       385473   # Number of WRITE/WRITEP commands
num_reads_done                 =      1649503   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1343420   # Number of read row buffer hits
num_read_cmds                  =      1649501   # Number of READ/READP commands
num_writes_done                =       385506   # Number of read requests issued
num_write_row_hits             =       290887   # Number of write row buffer hits
num_act_cmds                   =       405533   # Number of ACT commands
num_pre_cmds                   =       405501   # Number of PRE commands
num_ondemand_pres              =       377907   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9570502   # Cyles of rank active rank.0
rank_active_cycles.1           =      9558717   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       429498   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       441283   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1976201   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26413   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4090   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3018   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1794   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1394   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1137   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          913   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          875   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          868   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18323   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          214   # Write cmd latency (cycles)
write_latency[40-59]           =          270   # Write cmd latency (cycles)
write_latency[60-79]           =          425   # Write cmd latency (cycles)
write_latency[80-99]           =          608   # Write cmd latency (cycles)
write_latency[100-119]         =          856   # Write cmd latency (cycles)
write_latency[120-139]         =         1156   # Write cmd latency (cycles)
write_latency[140-159]         =         1440   # Write cmd latency (cycles)
write_latency[160-179]         =         1819   # Write cmd latency (cycles)
write_latency[180-199]         =         2370   # Write cmd latency (cycles)
write_latency[200-]            =       376287   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       284384   # Read request latency (cycles)
read_latency[40-59]            =       134610   # Read request latency (cycles)
read_latency[60-79]            =       131747   # Read request latency (cycles)
read_latency[80-99]            =        95106   # Read request latency (cycles)
read_latency[100-119]          =        80102   # Read request latency (cycles)
read_latency[120-139]          =        70445   # Read request latency (cycles)
read_latency[140-159]          =        61158   # Read request latency (cycles)
read_latency[160-179]          =        53667   # Read request latency (cycles)
read_latency[180-199]          =        48682   # Read request latency (cycles)
read_latency[200-]             =       689595   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.92428e+09   # Write energy
read_energy                    =  6.65079e+09   # Read energy
act_energy                     =  1.10954e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.06159e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11816e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97199e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96464e+09   # Active standby energy rank.1
average_read_latency           =      291.787   # Average read request latency (cycles)
average_interarrival           =      4.91394   # Average request interarrival latency (cycles)
total_energy                   =  2.27439e+10   # Total energy (pJ)
average_power                  =      2274.39   # Average power (mW)
average_bandwidth              =      17.3654   # Average bandwidth
