# VSD-HDP
### Day 0 
## Table of Content

 Installation of Tools
- Yosys
- iverilog
- gtkwave

## Yosys Installation
  ``` html
  $ git clone https://github.com/YosysHQ/yosys.git
  $ cd yosys-master 
  $ sudo apt install make (If make is not installed please install it) 
  $ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
  $ make config-gcc
  $ make 
  $ sudo make install
  ```
 ![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/Yosys%20Installation.png)


## iVerilog Installation
  ``` html
  Steps to install iverilog
  $sudo apt-get install iverilog
  ```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/iverilog%20Installation.png)


## GTKWave Installation
  ``` html
Steps to install gtkwave
$sudo apt update
$sudo apt install gtkwave
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/GTK%20Wave%20Installation.png)


### Day 1
## Table of Content
- Objective
- Source Files
- Simulation Results
- Synthesis Results

## Objective
RTL design needs to satisfy timing analysis and synthesis result should match the expected functionality. Day 1 focusses on how to use iverilog and gtkwave to perform the timing analysis. Besides, Yosys is introduced to execute the synthesis process. 

## Source Files 
The RTL code and testbench for a 2x1 Mux (good_mux.v,) and the library files for synthesis have been used from the following repository
https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git

## Simulation Results
The commands for timing analysis using iverilog and gtkwave are given below :
``` html
  $ iverilog good_mux.v tb_good_mux.v
  $ ./a.out
  $ gtkwave tb_good_mux.vcd

  ```

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/good_mux_timing_gtkwave.png)

## Synthesis Results
The commands for synthesis of 2x1 mux using Yosys are given below :

``` html
$ read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

$ read_verilog good_mux.v

$ synth -top good_mux

$ abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib    # converts rtl code to gates based on the library.

$ show   #command to show logical version of synthesis that is reliazed

```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/2x1%20good_mux%20synthesis.png)



### How to create netlist :

write_verilog good_mux_netlist.v   #we can give any name here .


write_verilog -noattr good_mux_netlist.v  #simplifies netlist 


### Day 2
## Table of Content
- Objective
- Source Files
- Simulation Results
- Synthesis Results


## Objective
Day 2 describes the implementation of the library file. It also describes different aspects of the library file such as Process Technology (Described as TT , means typical process), Voltage and temperature. 

Process technology is a crucial factor as variation in implementation can occur due to fabrication related differences. For this library cell voltage is 1.8 volt and temperature is considered as 25Â°C. 
All these 3 factores determine how the implemented circuit will perform (Faster/ slower).

Delay model is implemented as lookup table. Different cells ( and / or / not) are described in the library which provides consumed power and timing information for the corresponding cells.
During day 2 session using the library file hierarchical and flattened simulation results have been generated and compared. Submodule level design generation has been implemented. Besides, synchronous and asynchronous DFF with set and reset pin have been synthesized. 

## Source Files 
The RTL code and testbench for Day 2 and the library files for synthesis have been used from the following repository
https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git

## Synthesis Results
### Hierarchical and Flattened Synthesis
The commands to synthesis multiple module file is given below :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: multiple_modules.v>
yosys> synth -top <name: multiple_modules>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: multiple_modules>
yosys> write_verilog -noattr <name: multiple_modules_hier.v>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/hierarchical%20synthesis%20of%20multiple_module.png)

The netlist for multiple module is as followed:
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/netlist_hierarchical_multiple_modoules.png)

Commands to generate flattened version of synthesiss are :
``` html
yosys> flatten

```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/flattened_multiple_module.png)

Netlist for flattned module can be viewed using the following command
``` html
yosys> write_verilog -noattr <name: multiple_modules_flat.v>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/netlist_flattened_multiple_modules.png)


### Submodule Synthesiss :
Sometimes to get better timing resuslts we might need to sythesis circuits from submodule level. To accomplish sub module level synthesis the commands will be :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: multiple_modules.v>
yosys> synth -top <name: sub_module1>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: sub_module1>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/sub%20module%20synthesis%20for%20sub_module1.png)


### DFF Asynchronous Reset Synthesiss :
Commands for generating timing analysis of DFF with Asynchronous reset are :
``` html
iverilog <name verilog: dff_asyncres.v> <name testbench: tb_dff_asyncres.v>
./a.out
gtkwave <name vcd file: tb_dff_asyncres.vcd>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/DFF%20asynchronous%20reset%20waveform%20.png)

We can also synthesize DFF with Asynchronous reset by following commands :
Commands for generating timing analysis of DFF with Asynchronous reset are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_asyncres.v>
yosys> synth -top <name: dff_asyncres>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: dff_asyncres>
```
Output is provied below: 
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/synthesis_dff_async_reset.png)

### DFF Asynchronous Set Synthesiss :
Commands for generating timing analysis of DFF with Asynchronous set are :
``` html
iverilog <name verilog: dff_async_set.v> <name testbench: tb_dff_async_set.v>
./a.out
gtkwave <name vcd file: tb_dff_async_set.vcd>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/timing_async_set.png)

We can also synthesize DFF with Asynchronous set by following commands :
Commands for generating timing analysis of DFF with Asynchronous set are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_async_set.v>
yosys> synth -top <name: dff_async_set>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: dff_async_set>
```
Output is provied below: 


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_async_synth.png)


### DFF Synchronous Reset Synthesiss :
Commands for generating timing analysis of DFF with Synchronous reset are :
``` html
iverilog <name verilog: dff_async_set.v> <name testbench: tb_dff_sync_reset.v>
./a.out
gtkwave <name vcd file: tb_dff_async_set.vcd>
```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/timing_analysis_sync_reset.png)

We can also synthesize DFF with Asynchronous set by following commands :
Commands for generating timing analysis of DFF with synchronous reset are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_syncres.v>
yosys> synth -top <name: dff_syncres>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: dff_syncres>
```
Output is provied below: 


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/synthesis_synch_res.png)


### Optimization of Special Circuit (Mult_2):
Commands for optimized mux_2 synthesis are :
``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: mult_2.v>
yosys> synth -top <name: mul2>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: mul2>

```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/syth_mul_2.png)

We can also generate the netlist by following commands :


``` html
yosys> write_verilog -noattr <name: mul2_net.v>
```
Output is provied below: 


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/mul_2_netlist.png)

### Optimization of Special Circuit (Mult_8):
Commands for optimized mux_8 synthesis are :
``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: mult_8.v>
yosys> synth -top <name: mult8>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show <name: mult8>
yosys> write_verilog -noattr <name: mult8_net.v>

```
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/synth_mult8.png)

We can also generate the netlist by following commands :


``` html
yosys> write_verilog -noattr <name: mul8_net.v>
```
Output is provied below: 


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/synth_mult8.png)

### Day 3
## Table of Content
- Objective
- Synthesis Results

#### Objective
Day 3 discussess about optimizations for both combinational and sequential circuits. For combinational circuits optimizations are done for area and power savings ,  to achieve constant propagation , minimizing / simplifying boolean expressions. 
For sequential circuits some key optimization aspects are as followed:

 - Sequential constant propagation
 - state optimization
 - retiming
 - sequential logic cloning

#### Synthesis Result
##### Combinational logic optimizations for opt_check.v
Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file:opt_check.v>
yosys> synth -top <name: opt_check>
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/Synth_opt_check.png)


##### Combinational logic optimizations for opt_check2.v
Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: opt_check2.v>
yosys> synth -top <name: opt_check2>
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/opt_check2.png)

##### Combinational logic optimizations for opt_check3.v
Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: opt_check3.v>
yosys> synth -top <name: opt_check3>
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/opt_check3.png)


##### Combinational logic optimizations for opt_check4.v
Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: opt_check4.v>
yosys> synth -top <name: opt_check4>
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/opt_check4.png)


##### Combinational logic optimizations for multiple_module_opt.v

Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: multiple_module_opt.v>
yosys> synth -top <name: multiple_module_opt>
yosys> flatten 
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/multiple_module_synth.png)


##### Combinational logic optimizations for multiple_module_opt2.v

Commands to synthesize optimized mux are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: multiple_module_opt.v>
yosys> synth -top <name: multiple_module_opt>
yosys> flatten 
yosys> opt_clean -purge
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/multiple_module_2_synth.png)

##### Sequential logic optimizations for dff_const1.v
Commands for timing simulation are :

``` html
iverilog <name verilog: dff_const1.v> <name testbench: tb_dff_const1.v>
./a.out
gtkwave tb_dff_const1.vcd
``` 
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const1_timing.png)


Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_const1.v>
yosys> synth -top <name: dff_const1>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const1_Synth.png)



##### Sequential logic optimizations for dff_const2.v
Commands for timing simulation are :

``` html
iverilog <name verilog: dff_const1.v> <name testbench: tb_dff_const2.v>
./a.out
gtkwave tb_dff_const2.vcd
``` 
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const2_timing.png)


Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_const2.v>
yosys> synth -top <name: dff_const2>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const2_Synth.png)

##### Sequential logic optimizations for dff_const3.v
Commands for timing simulation are :

``` html
iverilog <name verilog: dff_const1.v> <name testbench: tb_dff_const3.v>
./a.out
gtkwave tb_dff_const3.vcd
``` 
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const3_timing.png)


Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_const3.v>
yosys> synth -top <name: dff_const3>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const3_Synth.png)



##### Sequential logic optimizations for dff_const4.v
Commands for timing simulation are :

``` html
iverilog <name verilog: dff_const1.v> <name testbench: tb_dff_const4.v>
./a.out
gtkwave tb_dff_const4.vcd
``` 
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const4_timing.png)


Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_const4.v>
yosys> synth -top <name: dff_const4>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const4_Synth.png)


##### Sequential logic optimizations for dff_const5.v
Commands for timing simulation are :

``` html
iverilog <name verilog: dff_const5.v> <name testbench: tb_dff_const4.v>
./a.out
gtkwave tb_dff_const5.vcd
``` 
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const5_timing.png)


Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: dff_const5.v>
yosys> synth -top <name: dff_const5>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/dff_const5_Synth.png)


##### Sequential logic optimizations for counter_opt.v.v

Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: counter_opt.v>
yosys> synth -top <name: counter_opt>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/counter_opt_synth.png)


##### Sequential logic optimizations for counter_opt2.v.v

Commands to synthesize the design are :

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: counter_opt2.v>
yosys> synth -top <name: counter_opt2>
yosys> dfflibmap -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/counter_opt2_synth.png)


## Day 4
## Table of Content
- Objective
- Synthesis Results

### Objective 
Gate Level implementation can provide mismatched functional output. Also, we need to ensure that the timing of the design match. Thus, Gate Level Simulation is needed to verify the logical correctness of design after synthesis. Day 4 focusses on how to perform Gate Level Simulation from netlist for multiple circuits (ternary_operator_mux.v,bad_mux.v, blocking_caveat.v) & compare the results with RTL Timing Analysis.

### RTL Based Timing Analysis and GLS Simulation for ternary_operator_mux.v
Following commands provides RTL based timing analysis of ternary_operator_mux.v

``` html
iverilog <name verilog: ternary_operator_mux.v> <name testbench: tb_ternary_operator_mux.v>
./a.out
gtkwave tb_ternary_operator_mux.vcd
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/ternary_operator_RTL_Simulation.png)

Following commands provides RTL based synthesis of ternary_operator_mux.v:

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: ternary_operator_mux.v>
yosys> synth -top <name: ternary_operator_mux>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/ternary_operator_RTL_Synthesis.png)

Following command shows the generated netlist 
``` html
yosys> write_verilog -noattr <name of netlist: ternary_operator_mux_net.v>

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/ternary_operator_RTL_Netlist.png)

Following command provides GLS 
``` html
iverilog <path to verilog model: ../mylib/verilog_model/primitives.v> <path to sky130_fd_sc_hd__tt_025C_1v80.lib: ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib> <name netlist: ternary_operator_mux_net.v> <name testbench: tb_ternary_operator_mux.v>
./a.out
gtkwave tb_ternary_operator_mux.vcd

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/ternary_operator_GLS.png)

### RTL Based Timing Analysis and GLS Simulation for bad_mux.v
Following commands provides RTL based timing analysis of bad_mux.v

``` html
iverilog <name verilog: bad_mux.v> <name testbench: tb_bad_mux.v>
./a.out
gtkwave tb_bad_mux.vcd
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/bad_mux_RTL_Simulation.png)

Following commands provides RTL based synthesis of ternary_operator_mux.v:

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: bad_mux.v>
yosys> synth -top <name: bad_mux>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/bad_mux_RTL_Synthesis.png)

Following command shows the generated netlist 
``` html
yosys> write_verilog -noattr <name of netlist: bad_mux_net.v>

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/bad_mux_RTL_Netlist.png)

Following command provides GLS 
``` html
iverilog <path to verilog model: ../mylib/verilog_model/primitives.v> <path to sky130_fd_sc_hd__tt_025C_1v80.lib: ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib> <name netlist: ternary_operator_mux_net.v> <name testbench: tb_ternary_operator_mux.v>
./a.out
gtkwave tb_ternary_operator_mux.vcd

```
Output is provied below which mismatches with RTL timing simulation: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/bad_mux_GLS.png)



### RTL Based Timing Analysis and GLS Simulation for blocking_caveat.v
Following commands provides RTL based timing analysis of bad_mux.v

``` html
iverilog <name verilog: blocking_caveat.v> <name testbench: tb_blocking_caveat.v>
./a.out
gtkwave tb_blocking_caveat.vcd
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/blocking_caveat_RTL_Simulation.png)

Following commands provides RTL based synthesis of ternary_operator_mux.v:

``` html
yosys> read_liberty -lib <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> read_verilog <name of verilog file: blocking_caveat.v>
yosys> synth -top <name: blocking_caveat>
yosys> abc -liberty <path to sky130_fd_sc_hd__tt_025C_1v80.lib>
yosys> show
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/blocking_caveat_RTL_Synthesis.png)

Following command shows the generated netlist 
``` html
yosys> write_verilog -noattr <name of netlist: blocking_caveat_net.v>

```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/blocking_caveat_RTL_Netlist.png)

Following command provides GLS 
``` html
iverilog <path to verilog model: ../mylib/verilog_model/primitives.v> <path to verilog model: ../mylib/verilog_model/sky130_fd_sc_hd.v> <name netlist: blocking_caveat_net.v> <name testbench: tb_blocking_caveat.v>
./a.out
gtkwave tb_blocking_caveat.vcd
```
Output is provied below: 

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/blocking_caveat_GLS_updated.png)


## Day 6
### Objective
Day 6 describes different stages of synthesis (specifically Static Timing Analysis), understanding SDC (Synopsys Design Constraints). It describes why different falvours of gates are required. For example , fast cells are needed for setup time and slow cells helps to maintain the requirements for hold time. Faster cells are bad interms of power and area. On the other hand slower circuits may not meet the timing requirements. 

The session also explains constraints. constraints are the information to guide the synthesizer to pick correct library cells to meet design requirements. The later parts of the day demonstrates the usage of Design Compiler which is a synthesis tool for ASIC design flow from synopsis.Lastly, Day 6 provides commonly used directives of TCL.

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/1%20Larger%20cell%20vs%20smaller%20cell.png)

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/5.%20Synthesis%20Flow.png)

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/3.Timing%20Archs.png)




## Day #7

### Objective
Day 7 describes basics of Static Timing Analysis and constraints in detail. Different types of timing paths are mentioned (Reg to Reg, Reg to out, Reg to in). How .lib file guides synthesizing process by providing attribute information is mentioned. 
![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/1.%20Timing%20Path_D7.png)


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/2.%20Timing%20Path%20D7.png)


![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/3.%20Different%20Timing%20Path.png)



![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/4.Unateness.png)



## Day #8

### Objective
Day 8 demonstrates the directives to specify the parameters for constraints in DC tool. 

#### Clock Generation :
Clock is generated using 

-Oscillator
-PLL
-External Source

All the sources have inherent variations in the clock period due to stochastic effects. For example, if first edge comes at 5 ns with a period of 10 ns then the second rising edge will arrive at (15 ns + delta). This scenario happens due to jitter (Stochastic variagiotn of clock generation). 

Clock Skew: Delay due to clock distribution network

#### Clock Modelling 

Parameters for clock modelling are :

-Period
-Source Latency : Time taken by clock source to generate clock
-clock Network Latency: Time taken by clock distribution network
-Clock Skew : Clock path delay mismatches which causes difference in the arrival of clock. Clock skew can be reduced but never be completely nullified
- Jitter Stochastic variation in the arrival of clock edge. (Duty cycle Jitter, Period Jitter)

#### Note: After CTS skew and CN latency should be removed. Clock uncertainty will only have jitter.

Constraints should be considerered for :

Reg to Reg paths: period, latency, uncertainty
Input to Reg : IO2REG , input delay, input transition
Reg to Outuput path : Reg to Output, output delay, output load

#### Dc Takes contraints in the form of SDC. Few commands are given below : 
Commands for getting ports :
``` html
get_ports clk;
get_ports *clk* #returns a collection of ports having 'clk' in their names
get_ports * #returns all ports
get_ports * -filter "direction==in/out"

```

command for querying clocks :

``` html
get_clocks *
get_clocks *clk*
get_clocks * -filter "period > 10"
get_attribute [get_clocks my_clk] period
get_attribute [get_clocks my_clk] is_generated
report_clocks my_clk

Generating clock
``` html
create_clock -name <clk_name> -per <period> [clock definition point] (optional)-wave{first rising and falling edges};
set_clock_latency <delay> <clk_name>; #models network clock delay
set_clock_uncertainty <skew+jitter> <clk_name>; #should be changed to only jitter post CTS
```

Commands for input constraints : 
``` html
set_input_delay -max <max delay> -clock [get_clocks <ref clk name>] [get_ports <name>*];
set_input_delay -min <min delay> -clock [get_clocks <ref clk name>] [get_ports <name>*];
set_input_transition -max <max delay> [get_ports <name>*];
set_input_transition -min <min delay> [get_ports <name>*];
```

Command for output constraints:
``` html
set_output_delay -max <max delay> -clock [get_clocks <ref clk name>] [get_ports <name>*];
set_output_delay -min <min delay> -clock [get_clocks <ref clk name>] [get_ports <name>*];
set_output_load -max <max load> [get_ports <name>*];
set_output_load -min <min load> [get_ports <name>*];
```


#### Key Notes from Lab 8:
In digital design net can have only 01 driver. 

#### Lecture 9 : 
Discusses about prograpagtion delay, generated clock command, 
-div 1 means no clock divider is present.

#### Lecture 10 : 
-Discussion about max and min delay
-Negative Ve delay for manx delay is relaxing 
-Positive delay for minimun delay is tightening
-Discussion about virtual clock


## Day #9
### Lecture 11
Day 9 discusses aboute optimization for combinational circuits. 
Optimization goals 
-Meet timing requirements
-Meet area requirement

Some techniques that are discussed are mentioned below: 
-constant Progapagation
-Boolean Logic Optimization
-Resource Sharing
-Logic Sharing 
-Balanced vs Preferential Implementation 

### Lecture 12 
Lecture 12 focusses on some basic seuential optimizations such as :
-Constant Propagation
-Retiming
-Unused Flop Removal
-Clock Gating

Besides, optimization of unloaded outputs has been discussed. 

## Day #10 Project Design
I have chosen an 8 bit alu implementation for this project. The code for the project can be found from the following repository 
``` html
https://github.com/aashish-tiwary/iiitb_alu/blob/main/iiitb_alu.v
```


### Synthesis 

The synthesis result using Yosys is given below : 

``` html
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog alu_8bit.v
synth -top iiitb_alu
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show

```
The synthesis output is shown below:

![alt text](https://github.com/nuretanjim/VSD-HDP/blob/main/ALU_Synthesis.png)
