INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pothalasuma/OneDrive/Desktop/verilog/Halfadder/Halfadder.srcs/sources_1/new/Half-adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pothalasuma/OneDrive/Desktop/verilog/Halfadder/Halfadder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
