{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 28 15:29:07 2012 " "Info: Processing started: Sat Jan 28 15:29:07 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst65 " "Info: Detected gated clock \"state_machine:inst1\|inst65\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 344 1232 1296 392 "inst65" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst12 " "Info: Detected gated clock \"state_machine:inst1\|inst12\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst1 " "Info: Detected ripple clock \"state_machine:inst1\|inst1\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst2 " "Info: Detected ripple clock \"state_machine:inst1\|inst2\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst28 " "Info: Detected ripple clock \"inst28\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 272 -224 -160 352 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst " "Info: Detected ripple clock \"state_machine:inst1\|inst\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register np_register:inst16\|inst7 register np_register:inst16\|inst 153.66 MHz 6.508 ns Internal " "Info: Clock \"clock\" has Internal fmax of 153.66 MHz between source register \"np_register:inst16\|inst7\" and destination register \"np_register:inst16\|inst\" (period= 6.508 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X31_Y30_N5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y30_N5; Fanout = 16; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.522 ns) 1.298 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5 2 COMB LC_X31_Y30_N4 2 " "Info: 2: + IC(0.776 ns) + CELL(0.522 ns) = 1.298 ns; Loc. = LC_X31_Y30_N4; Fanout = 2; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 448 608 672 496 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.258 ns) 2.559 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75 3 COMB LC_X31_Y30_N7 1 " "Info: 3: + IC(1.003 ns) + CELL(0.258 ns) = 2.559 ns; Loc. = LC_X31_Y30_N7; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.258 ns) 3.210 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76 4 COMB LC_X31_Y30_N1 1 " "Info: 4: + IC(0.393 ns) + CELL(0.258 ns) = 3.210 ns; Loc. = LC_X31_Y30_N1; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.472 ns add_subt_select:inst21\|inst19~192 5 COMB LC_X31_Y30_N2 4 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.472 ns; Loc. = LC_X31_Y30_N2; Fanout = 4; COMB Node = 'add_subt_select:inst21\|inst19~192'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { { 24 616 680 72 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 3.906 ns np_register:inst16\|inst 6 REG LC_X31_Y30_N3 7 " "Info: 6: + IC(0.161 ns) + CELL(0.273 ns) = 3.906 ns; Loc. = LC_X31_Y30_N3; Fanout = 7; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { add_subt_select:inst21|inst19~192 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 36.15 % ) " "Info: Total cell delay = 1.412 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 63.85 % ) " "Info: Total interconnect delay = 2.494 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { np_register:inst16|inst7 {} adder_subtractor:inst25|CLA_logic:inst4|inst4~5 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~75 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~76 {} add_subt_select:inst21|inst19~192 {} np_register:inst16|inst {} } { 0.000ns 0.776ns 1.003ns 0.393ns 0.161ns 0.161ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.371 ns - Smallest " "Info: - Smallest clock skew is -2.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.029 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 2.146 ns inst43 2 COMB LC_X8_Y16_N9 9 " "Info: 2: + IC(0.457 ns) + CELL(0.390 ns) = 2.146 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 6.029 ns np_register:inst16\|inst 3 REG LC_X31_Y30_N3 7 " "Info: 3: + IC(3.254 ns) + CELL(0.629 ns) = 6.029 ns; Loc. = LC_X31_Y30_N3; Fanout = 7; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 38.45 % ) " "Info: Total cell delay = 2.318 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 61.55 % ) " "Info: Total interconnect delay = 3.711 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.400 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst 2 REG LC_X8_Y16_N5 7 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N5; Fanout = 7; REG Node = 'state_machine:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.390 ns) 3.961 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y16_N0 9 " "Info: 3: + IC(0.567 ns) + CELL(0.390 ns) = 3.961 ns; Loc. = LC_X8_Y16_N0; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { state_machine:inst1|inst state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 344 1232 1296 392 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.101 ns) 4.517 ns inst43 4 COMB LC_X8_Y16_N9 9 " "Info: 4: + IC(0.455 ns) + CELL(0.101 ns) = 4.517 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 8.400 ns np_register:inst16\|inst7 5 REG LC_X31_Y30_N5 16 " "Info: 5: + IC(3.254 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X31_Y30_N5; Fanout = 16; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 38.64 % ) " "Info: Total cell delay = 3.246 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.154 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { np_register:inst16|inst7 {} adder_subtractor:inst25|CLA_logic:inst4|inst4~5 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~75 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~76 {} add_subt_select:inst21|inst19~192 {} np_register:inst16|inst {} } { 0.000ns 0.776ns 1.003ns 0.393ns 0.161ns 0.161ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "np_register:inst16\|inst5 np_register:inst16\|inst6 clock 1.459 ns " "Info: Found hold time violation between source  pin or register \"np_register:inst16\|inst5\" and destination pin or register \"np_register:inst16\|inst6\" for clock \"clock\" (Hold time is 1.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.371 ns + Largest " "Info: + Largest clock skew is 2.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.400 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst 2 REG LC_X8_Y16_N5 7 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N5; Fanout = 7; REG Node = 'state_machine:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.390 ns) 3.961 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y16_N0 9 " "Info: 3: + IC(0.567 ns) + CELL(0.390 ns) = 3.961 ns; Loc. = LC_X8_Y16_N0; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { state_machine:inst1|inst state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 344 1232 1296 392 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.101 ns) 4.517 ns inst43 4 COMB LC_X8_Y16_N9 9 " "Info: 4: + IC(0.455 ns) + CELL(0.101 ns) = 4.517 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 8.400 ns np_register:inst16\|inst6 5 REG LC_X32_Y30_N9 4 " "Info: 5: + IC(3.254 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X32_Y30_N9; Fanout = 4; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 38.64 % ) " "Info: Total cell delay = 3.246 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.154 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.029 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 6.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 2.146 ns inst43 2 COMB LC_X8_Y16_N9 9 " "Info: 2: + IC(0.457 ns) + CELL(0.390 ns) = 2.146 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 6.029 ns np_register:inst16\|inst5 3 REG LC_X32_Y30_N3 5 " "Info: 3: + IC(3.254 ns) + CELL(0.629 ns) = 6.029 ns; Loc. = LC_X32_Y30_N3; Fanout = 5; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 38.45 % ) " "Info: Total cell delay = 2.318 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 61.55 % ) " "Info: Total interconnect delay = 3.711 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.727 ns - Shortest register register " "Info: - Shortest register to register delay is 0.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst5 1 REG LC_X32_Y30_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y30_N3; Fanout = 5; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.273 ns) 0.727 ns np_register:inst16\|inst6 2 REG LC_X32_Y30_N9 4 " "Info: 2: + IC(0.454 ns) + CELL(0.273 ns) = 0.727 ns; Loc. = LC_X32_Y30_N9; Fanout = 4; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 37.55 % ) " "Info: Total cell delay = 0.273 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.454 ns ( 62.45 % ) " "Info: Total interconnect delay = 0.454 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { np_register:inst16|inst5 {} np_register:inst16|inst6 {} } { 0.000ns 0.454ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { np_register:inst16|inst5 {} np_register:inst16|inst6 {} } { 0.000ns 0.454ns } { 0.000ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "np_register:inst16\|inst3 a\[2\] clock 8.195 ns register " "Info: tsu for register \"np_register:inst16\|inst3\" (data pin = \"a\[2\]\", clock pin = \"clock\") is 8.195 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.191 ns + Longest pin register " "Info: + Longest pin to register delay is 14.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns a\[2\] 1 PIN PIN_W9 5 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_W9; Fanout = 5; PIN Node = 'a\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -96 -248 -80 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.186 ns) + CELL(0.101 ns) 8.592 ns bit_flips:inst\|inst48~406 2 COMB LC_X29_Y30_N5 1 " "Info: 2: + IC(7.186 ns) + CELL(0.101 ns) = 8.592 ns; Loc. = LC_X29_Y30_N5; Fanout = 1; COMB Node = 'bit_flips:inst\|inst48~406'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { a[2] bit_flips:inst|inst48~406 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 888 1712 1776 936 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.390 ns) 9.343 ns bit_flips:inst\|inst48~409 3 COMB LC_X29_Y30_N2 8 " "Info: 3: + IC(0.361 ns) + CELL(0.390 ns) = 9.343 ns; Loc. = LC_X29_Y30_N2; Fanout = 8; COMB Node = 'bit_flips:inst\|inst48~409'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { bit_flips:inst|inst48~406 bit_flips:inst|inst48~409 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 888 1712 1776 936 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.390 ns) 10.432 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~61 4 COMB LC_X30_Y30_N7 3 " "Info: 4: + IC(0.699 ns) + CELL(0.390 ns) = 10.432 ns; Loc. = LC_X30_Y30_N7; Fanout = 3; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { bit_flips:inst|inst48~409 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.390 ns) 11.813 ns adder_subtractor:inst25\|simple_adder:inst3\|inst 5 COMB LC_X31_Y30_N5 3 " "Info: 5: + IC(0.991 ns) + CELL(0.390 ns) = 11.813 ns; Loc. = LC_X31_Y30_N5; Fanout = 3; COMB Node = 'adder_subtractor:inst25\|simple_adder:inst3\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 adder_subtractor:inst25|simple_adder:inst3|inst } "NODE_NAME" } } { "simple_adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/simple_adder.bdf" { { 64 320 384 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.390 ns) 12.833 ns add_subt_select:inst21\|inst21~86 6 COMB LC_X32_Y30_N1 2 " "Info: 6: + IC(0.630 ns) + CELL(0.390 ns) = 12.833 ns; Loc. = LC_X32_Y30_N1; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst21~86'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { adder_subtractor:inst25|simple_adder:inst3|inst add_subt_select:inst21|inst21~86 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { { 392 616 680 440 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 13.095 ns input_select:inst9\|inst15 7 COMB LC_X32_Y30_N2 2 " "Info: 7: + IC(0.161 ns) + CELL(0.101 ns) = 13.095 ns; Loc. = LC_X32_Y30_N2; Fanout = 2; COMB Node = 'input_select:inst9\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst21~86 input_select:inst9|inst15 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 784 416 480 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.102 ns) 14.191 ns np_register:inst16\|inst3 8 REG LC_X31_Y30_N4 5 " "Info: 8: + IC(0.994 ns) + CELL(0.102 ns) = 14.191 ns; Loc. = LC_X31_Y30_N4; Fanout = 5; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 22.33 % ) " "Info: Total cell delay = 3.169 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.022 ns ( 77.67 % ) " "Info: Total interconnect delay = 11.022 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.191 ns" { a[2] bit_flips:inst|inst48~406 bit_flips:inst|inst48~409 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 adder_subtractor:inst25|simple_adder:inst3|inst add_subt_select:inst21|inst21~86 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.191 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst48~406 {} bit_flips:inst|inst48~409 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 {} adder_subtractor:inst25|simple_adder:inst3|inst {} add_subt_select:inst21|inst21~86 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 7.186ns 0.361ns 0.699ns 0.991ns 0.630ns 0.161ns 0.994ns } { 0.000ns 1.305ns 0.101ns 0.390ns 0.390ns 0.390ns 0.390ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.029 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 6.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.390 ns) 2.146 ns inst43 2 COMB LC_X8_Y16_N9 9 " "Info: 2: + IC(0.457 ns) + CELL(0.390 ns) = 2.146 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 6.029 ns np_register:inst16\|inst3 3 REG LC_X31_Y30_N4 5 " "Info: 3: + IC(3.254 ns) + CELL(0.629 ns) = 6.029 ns; Loc. = LC_X31_Y30_N4; Fanout = 5; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 38.45 % ) " "Info: Total cell delay = 2.318 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 61.55 % ) " "Info: Total interconnect delay = 3.711 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.191 ns" { a[2] bit_flips:inst|inst48~406 bit_flips:inst|inst48~409 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 adder_subtractor:inst25|simple_adder:inst3|inst add_subt_select:inst21|inst21~86 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.191 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst48~406 {} bit_flips:inst|inst48~409 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~61 {} adder_subtractor:inst25|simple_adder:inst3|inst {} add_subt_select:inst21|inst21~86 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 7.186ns 0.361ns 0.699ns 0.991ns 0.630ns 0.161ns 0.994ns } { 0.000ns 1.305ns 0.101ns 0.390ns 0.390ns 0.390ns 0.390ns 0.101ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.457ns 3.254ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock p_input\[8\] np_register:inst16\|inst7 18.835 ns register " "Info: tco from clock \"clock\" to destination pin \"p_input\[8\]\" through register \"np_register:inst16\|inst7\" is 18.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.400 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst 2 REG LC_X8_Y16_N5 7 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N5; Fanout = 7; REG Node = 'state_machine:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.390 ns) 3.961 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y16_N0 9 " "Info: 3: + IC(0.567 ns) + CELL(0.390 ns) = 3.961 ns; Loc. = LC_X8_Y16_N0; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { state_machine:inst1|inst state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 344 1232 1296 392 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.101 ns) 4.517 ns inst43 4 COMB LC_X8_Y16_N9 9 " "Info: 4: + IC(0.455 ns) + CELL(0.101 ns) = 4.517 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 8.400 ns np_register:inst16\|inst7 5 REG LC_X31_Y30_N5 16 " "Info: 5: + IC(3.254 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X31_Y30_N5; Fanout = 16; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 38.64 % ) " "Info: Total cell delay = 3.246 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.154 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.237 ns + Longest register pin " "Info: + Longest register to pin delay is 10.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X31_Y30_N5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y30_N5; Fanout = 16; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.522 ns) 1.298 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5 2 COMB LC_X31_Y30_N4 2 " "Info: 2: + IC(0.776 ns) + CELL(0.522 ns) = 1.298 ns; Loc. = LC_X31_Y30_N4; Fanout = 2; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 448 608 672 496 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.258 ns) 2.559 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75 3 COMB LC_X31_Y30_N7 1 " "Info: 3: + IC(1.003 ns) + CELL(0.258 ns) = 2.559 ns; Loc. = LC_X31_Y30_N7; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.258 ns) 3.210 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76 4 COMB LC_X31_Y30_N1 1 " "Info: 4: + IC(0.393 ns) + CELL(0.258 ns) = 3.210 ns; Loc. = LC_X31_Y30_N1; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.472 ns add_subt_select:inst21\|inst19~192 5 COMB LC_X31_Y30_N2 4 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.472 ns; Loc. = LC_X31_Y30_N2; Fanout = 4; COMB Node = 'add_subt_select:inst21\|inst19~192'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { { 24 616 680 72 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.734 ns input_select:inst9\|inst17 6 COMB LC_X31_Y30_N3 2 " "Info: 6: + IC(0.161 ns) + CELL(0.101 ns) = 3.734 ns; Loc. = LC_X31_Y30_N3; Fanout = 2; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst19~192 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.624 ns) + CELL(1.879 ns) 10.237 ns p_input\[8\] 7 PIN PIN_D20 0 " "Info: 7: + IC(4.624 ns) + CELL(1.879 ns) = 10.237 ns; Loc. = PIN_D20; Fanout = 0; PIN Node = 'p_input\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.119 ns ( 30.47 % ) " "Info: Total cell delay = 3.119 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.118 ns ( 69.53 % ) " "Info: Total interconnect delay = 7.118 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.237 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.237 ns" { np_register:inst16|inst7 {} adder_subtractor:inst25|CLA_logic:inst4|inst4~5 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~75 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~76 {} add_subt_select:inst21|inst19~192 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 0.776ns 1.003ns 0.393ns 0.161ns 0.161ns 4.624ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.237 ns" { np_register:inst16|inst7 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.237 ns" { np_register:inst16|inst7 {} adder_subtractor:inst25|CLA_logic:inst4|inst4~5 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~75 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~76 {} add_subt_select:inst21|inst19~192 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 0.776ns 1.003ns 0.393ns 0.161ns 0.161ns 4.624ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[2\] p_input\[8\] 20.339 ns Longest " "Info: Longest tpd from source pin \"a\[2\]\" to destination pin \"p_input\[8\]\" is 20.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns a\[2\] 1 PIN PIN_W9 5 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_W9; Fanout = 5; PIN Node = 'a\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -96 -248 -80 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.186 ns) + CELL(0.101 ns) 8.592 ns bit_flips:inst\|inst48~406 2 COMB LC_X29_Y30_N5 1 " "Info: 2: + IC(7.186 ns) + CELL(0.101 ns) = 8.592 ns; Loc. = LC_X29_Y30_N5; Fanout = 1; COMB Node = 'bit_flips:inst\|inst48~406'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { a[2] bit_flips:inst|inst48~406 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 888 1712 1776 936 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.390 ns) 9.343 ns bit_flips:inst\|inst48~409 3 COMB LC_X29_Y30_N2 8 " "Info: 3: + IC(0.361 ns) + CELL(0.390 ns) = 9.343 ns; Loc. = LC_X29_Y30_N2; Fanout = 8; COMB Node = 'bit_flips:inst\|inst48~409'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { bit_flips:inst|inst48~406 bit_flips:inst|inst48~409 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 888 1712 1776 936 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.258 ns) 10.030 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~60 4 COMB LC_X29_Y30_N8 5 " "Info: 4: + IC(0.429 ns) + CELL(0.258 ns) = 10.030 ns; Loc. = LC_X29_Y30_N8; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~60'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { bit_flips:inst|inst48~409 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~60 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.390 ns) 11.400 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5 5 COMB LC_X31_Y30_N4 2 " "Info: 5: + IC(0.980 ns) + CELL(0.390 ns) = 11.400 ns; Loc. = LC_X31_Y30_N4; Fanout = 2; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst4~5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~60 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 448 608 672 496 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.258 ns) 12.661 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75 6 COMB LC_X31_Y30_N7 1 " "Info: 6: + IC(1.003 ns) + CELL(0.258 ns) = 12.661 ns; Loc. = LC_X31_Y30_N7; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~75'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.258 ns) 13.312 ns adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76 7 COMB LC_X31_Y30_N1 1 " "Info: 7: + IC(0.393 ns) + CELL(0.258 ns) = 13.312 ns; Loc. = LC_X31_Y30_N1; Fanout = 1; COMB Node = 'adder_subtractor:inst25\|CLA_logic:inst4\|inst5~76'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 } "NODE_NAME" } } { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { { 536 712 776 616 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 13.574 ns add_subt_select:inst21\|inst19~192 8 COMB LC_X31_Y30_N2 4 " "Info: 8: + IC(0.161 ns) + CELL(0.101 ns) = 13.574 ns; Loc. = LC_X31_Y30_N2; Fanout = 4; COMB Node = 'add_subt_select:inst21\|inst19~192'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { { 24 616 680 72 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 13.836 ns input_select:inst9\|inst17 9 COMB LC_X31_Y30_N3 2 " "Info: 9: + IC(0.161 ns) + CELL(0.101 ns) = 13.836 ns; Loc. = LC_X31_Y30_N3; Fanout = 2; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst19~192 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.624 ns) + CELL(1.879 ns) 20.339 ns p_input\[8\] 10 PIN PIN_D20 0 " "Info: 10: + IC(4.624 ns) + CELL(1.879 ns) = 20.339 ns; Loc. = PIN_D20; Fanout = 0; PIN Node = 'p_input\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.041 ns ( 24.78 % ) " "Info: Total cell delay = 5.041 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.298 ns ( 75.22 % ) " "Info: Total interconnect delay = 15.298 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.339 ns" { a[2] bit_flips:inst|inst48~406 bit_flips:inst|inst48~409 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~60 adder_subtractor:inst25|CLA_logic:inst4|inst4~5 adder_subtractor:inst25|CLA_logic:inst4|inst5~75 adder_subtractor:inst25|CLA_logic:inst4|inst5~76 add_subt_select:inst21|inst19~192 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.339 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst48~406 {} bit_flips:inst|inst48~409 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~60 {} adder_subtractor:inst25|CLA_logic:inst4|inst4~5 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~75 {} adder_subtractor:inst25|CLA_logic:inst4|inst5~76 {} add_subt_select:inst21|inst19~192 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 0.000ns 7.186ns 0.361ns 0.429ns 0.980ns 1.003ns 0.393ns 0.161ns 0.161ns 4.624ns } { 0.000ns 1.305ns 0.101ns 0.390ns 0.258ns 0.390ns 0.258ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "np_register:inst16\|inst4 a\[3\] clock 0.448 ns register " "Info: th for register \"np_register:inst16\|inst4\" (data pin = \"a\[3\]\", clock pin = \"clock\") is 0.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.400 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst 2 REG LC_X8_Y16_N5 7 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N5; Fanout = 7; REG Node = 'state_machine:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.390 ns) 3.961 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y16_N0 9 " "Info: 3: + IC(0.567 ns) + CELL(0.390 ns) = 3.961 ns; Loc. = LC_X8_Y16_N0; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { state_machine:inst1|inst state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 344 1232 1296 392 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.101 ns) 4.517 ns inst43 4 COMB LC_X8_Y16_N9 9 " "Info: 4: + IC(0.455 ns) + CELL(0.101 ns) = 4.517 ns; Loc. = LC_X8_Y16_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.629 ns) 8.400 ns np_register:inst16\|inst4 5 REG LC_X32_Y30_N6 5 " "Info: 5: + IC(3.254 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X32_Y30_N6; Fanout = 5; REG Node = 'np_register:inst16\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.883 ns" { inst43 np_register:inst16|inst4 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 776 840 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 38.64 % ) " "Info: Total cell delay = 3.246 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.154 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst4 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 776 840 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.965 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns a\[3\] 1 PIN PIN_C9 5 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_C9; Fanout = 5; PIN Node = 'a\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -96 -248 -80 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.781 ns) + CELL(0.258 ns) 6.344 ns bit_flips:inst\|busmux:inst41\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[0\]~51 2 COMB LC_X30_Y30_N5 3 " "Info: 2: + IC(4.781 ns) + CELL(0.258 ns) = 6.344 ns; Loc. = LC_X30_Y30_N5; Fanout = 3; COMB Node = 'bit_flips:inst\|busmux:inst41\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[0\]~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { a[3] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.653 ns) 7.965 ns np_register:inst16\|inst4 3 REG LC_X32_Y30_N6 5 " "Info: 3: + IC(0.968 ns) + CELL(0.653 ns) = 7.965 ns; Loc. = LC_X32_Y30_N6; Fanout = 5; REG Node = 'np_register:inst16\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 np_register:inst16|inst4 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 776 840 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 27.82 % ) " "Info: Total cell delay = 2.216 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.749 ns ( 72.18 % ) " "Info: Total interconnect delay = 5.749 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.965 ns" { a[3] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 np_register:inst16|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.965 ns" { a[3] {} a[3]~out0 {} bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 {} np_register:inst16|inst4 {} } { 0.000ns 0.000ns 4.781ns 0.968ns } { 0.000ns 1.305ns 0.258ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock state_machine:inst1|inst state_machine:inst1|inst65 inst43 np_register:inst16|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out0 {} state_machine:inst1|inst {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst4 {} } { 0.000ns 0.000ns 0.878ns 0.567ns 0.455ns 3.254ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.965 ns" { a[3] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 np_register:inst16|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.965 ns" { a[3] {} a[3]~out0 {} bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[0]~51 {} np_register:inst16|inst4 {} } { 0.000ns 0.000ns 4.781ns 0.968ns } { 0.000ns 1.305ns 0.258ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 28 15:29:10 2012 " "Info: Processing ended: Sat Jan 28 15:29:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
