{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.499444",
   "Default View_TopLeft":"-144,-366",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 8 -x 2230 -y 540 -defaultsOSRD
preplace port port-id_CLK100_MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 8 -x 2230 -y 100 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 60 -swap {0 3 1 2 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst system_interconnect -pg 1 -lvl 5 -x 1430 -y 80 -swap {58 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 130 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 96 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 151 150} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 100L -pinDir S01_AXI right -pinY S01_AXI 100R -pinDir S02_AXI left -pinY S02_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 120R -pinDir aclk left -pinY aclk 140L -pinDir aresetn left -pinY aresetn 120L
preplace inst bram_controller -pg 1 -lvl 6 -x 1770 -y 600 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst block_ram -pg 1 -lvl 7 -x 2060 -y 600 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L
preplace inst axi_uart_bridge -pg 1 -lvl 4 -x 1070 -y 440 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_UART right -pinY M_UART 100R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L -pinDir UART_INT right -pinY UART_INT 140R
preplace inst axi_uart -pg 1 -lvl 5 -x 1430 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt left -pinY interrupt 40L
preplace inst ipc_dispatcher_example -pg 1 -lvl 3 -x 760 -y 120 -swap {1 0 4 6 5 2 3} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinDir IDLE right -pinY IDLE 200R -pinBusDir TOKEN right -pinBusY TOKEN 240R -pinDir START right -pinY START 220R -pinDir LED_START right -pinY LED_START 0R -pinDir LED_IDLE right -pinY LED_IDLE 20R
preplace inst ipc_get_led -pg 1 -lvl 4 -x 1070 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 41 40} -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir START left -pinY START 40L -pinDir IDLE left -pinY IDLE 60L -pinDir FIFO_EMPTY right -pinY FIFO_EMPTY 60R -pinBusDir FIFO_DATA right -pinBusY FIFO_DATA 40R -pinDir FIFO_RD_EN right -pinY FIFO_RD_EN 20R
preplace inst fancy_led_blinker -pg 1 -lvl 7 -x 2060 -y 100 -swap {0 4 2 3 1 5} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 360L -pinBusDir LED right -pinBusY LED 0R -pinBusDir FIFO_DATA left -pinBusY FIFO_DATA 340L -pinDir FIFO_RD_EN left -pinY FIFO_RD_EN 20L -pinDir FIFO_EMPTY left -pinY FIFO_EMPTY 380L
preplace inst h2f_ipc_core -pg 1 -lvl 6 -x 1770 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 60 57 58 59} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 200L -pinDir DISPATCHER_IDLE left -pinY DISPATCHER_IDLE 140L -pinDir DISPATCHER_START left -pinY DISPATCHER_START 160L -pinBusDir FIRST_TOKEN left -pinBusY FIRST_TOKEN 180L
preplace netloc axi_uartlite_0_interrupt 1 4 1 N 580
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc clk_wiz_0_clk_100mhz 1 1 6 240 200 610 20 930 380 1270 300 1610 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 120 NJ
preplace netloc fancy_blink_0_FIFO_RD_EN 1 4 3 1290 280 1570J 120 NJ
preplace netloc fancy_blink_0_LED 1 7 1 NJ 100
preplace netloc h2f_ipc_core_DISPATCHER_START 1 3 3 N 340 NJ 340 NJ
preplace netloc h2f_ipc_core_FIRST_TOKEN 1 3 3 N 360 NJ 360 NJ
preplace netloc h2f_ipc_example_0_IDLE 1 3 3 N 320 NJ 320 NJ
preplace netloc h2f_ipc_example_LED_START 1 3 1 N 120
preplace netloc ipc_get_0_IDLE 1 3 1 N 140
preplace netloc ipc_get_led_FIFO_DATA 1 4 3 1250 440 NJ 440 NJ
preplace netloc ipc_get_led_FIFO_EMPTY 1 4 3 1210 480 NJ 480 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 3 N 60 910J 200 NJ
preplace netloc system_reset_peripheral_aresetn 1 2 5 630 40 890 640 1250 660 1630 460 NJ
preplace netloc axi_uart_bridge_0_M_AXI 1 4 1 1230 180n
preplace netloc axi_uart_bridge_0_M_UART 1 4 1 N 540
preplace netloc axi_uartlite_0_UART 1 5 3 NJ 540 NJ 540 NJ
preplace netloc bram_controller_BRAM_PORTA 1 6 1 NJ 600
preplace netloc h2f_ipc_core_0_M_AXI 1 5 1 N 180
preplace netloc ipc_get_0_AXI 1 4 1 N 80
preplace netloc system_interconnect_M00_AXI 1 5 1 1590 220n
preplace netloc system_interconnect_M01_AXI 1 5 1 N 200
levelinfo -pg 1 0 130 430 760 1070 1430 1770 2060 2230
pagesize -pg 1 -db -bbox -sgen -150 0 2400 700
",
   "No Loops_ScaleFactor":"0.530942",
   "No Loops_TopLeft":"-143,-333",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 8 -x 2390 -y 560 -defaultsOSRD
preplace port port-id_CLK100_MHZ -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 8 -x 2390 -y 350 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 290 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 450 -swap {0 3 1 2 4 6 7 8 5 9} -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 5 -x 1460 -y 390 -swap {58 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 130 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 96 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 151 150} -defaultsOSRD
preplace inst bram_controller -pg 1 -lvl 6 -x 1820 -y 640 -defaultsOSRD
preplace inst block_ram -pg 1 -lvl 7 -x 2210 -y 640 -defaultsOSRD
preplace inst axi_uart_bridge -pg 1 -lvl 4 -x 1120 -y 540 -defaultsOSRD
preplace inst axi_uart -pg 1 -lvl 5 -x 1460 -y 570 -defaultsOSRD
preplace inst h2f_ipc_core -pg 1 -lvl 6 -x 1820 -y 410 -defaultsOSRD
preplace inst h2f_ipc_example -pg 1 -lvl 3 -x 790 -y 100 -defaultsOSRD
preplace inst ipc_get_led -pg 1 -lvl 4 -x 1120 -y 320 -defaultsOSRD
preplace inst fancy_led_blinker -pg 1 -lvl 7 -x 2210 -y 360 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 290
preplace netloc clk_wiz_0_clk_100mhz 1 1 6 240 290 610 290 940 430 1290 490 1620 320 2040
preplace netloc ext_reset_in_0_1 1 0 2 NJ 470 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 3 NJ 410 NJ 410 N
preplace netloc system_reset_peripheral_aresetn 1 2 5 620 420 950 620 1300 660 1630 500 2040J
preplace netloc axi_uartlite_0_interrupt 1 3 3 960 650 NJ 650 1600
preplace netloc h2f_ipc_core_FIRST_TOKEN 1 2 5 630 200 NJ 200 NJ 200 NJ 200 2020
preplace netloc h2f_ipc_core_DISPATCHER_START 1 2 5 640 210 NJ 210 NJ 210 NJ 210 2010
preplace netloc h2f_ipc_example_0_IDLE 1 3 3 NJ 90 NJ 90 1640
preplace netloc h2f_ipc_example_LED_START 1 3 1 930 110n
preplace netloc ipc_get_0_IDLE 1 2 3 650 230 NJ 230 1280
preplace netloc ipc_get_led_FIFO_EMPTY 1 4 3 1310J 290 NJ 290 2030
preplace netloc ipc_get_led_FIFO_DATA 1 4 3 1290J 280 NJ 280 2050
preplace netloc fancy_blink_0_FIFO_RD_EN 1 3 5 960 220 1290J 270 NJ 270 NJ 270 2370
preplace netloc fancy_blink_0_LED 1 7 1 NJ 350
preplace netloc bram_controller_BRAM_PORTA 1 6 1 NJ 640
preplace netloc system_interconnect_M00_AXI 1 5 1 1610 400n
preplace netloc axi_uart_bridge_0_M_AXI 1 4 1 1310 390n
preplace netloc axi_uart_bridge_0_M_UART 1 4 1 N 550
preplace netloc axi_uartlite_0_UART 1 5 3 NJ 560 NJ 560 NJ
preplace netloc h2f_ipc_core_0_M_AXI 1 4 3 1320 260 NJ 260 2000
preplace netloc system_interconnect_M01_AXI 1 5 1 N 380
preplace netloc ipc_get_0_AXI 1 4 1 1300 290n
levelinfo -pg 1 0 130 430 790 1120 1460 1820 2210 2390
pagesize -pg 1 -db -bbox -sgen -150 0 2560 720
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4"
}
