INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_1_1_basic gates/project_1_1_basic gates.srcs/sim_1/new/andgate_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate_sim
