The following files were generated for 'divider' in directory 
C:\Xilinx92i\bin\nt\coregen5\:

divider.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

divider.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

divider.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

divider.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

divider_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

divider_readme.txt:
   Text file indicating the files generated and how they are used.

divider_xmdf.tcl:
   Please see the core data sheet.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

