###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       131356   # Number of WRITE/WRITEP commands
num_reads_done                 =       764362   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       589316   # Number of read row buffer hits
num_read_cmds                  =       764362   # Number of READ/READP commands
num_writes_done                =       131361   # Number of read requests issued
num_write_row_hits             =        98850   # Number of write row buffer hits
num_act_cmds                   =       208446   # Number of ACT commands
num_pre_cmds                   =       208421   # Number of PRE commands
num_ondemand_pres              =       185005   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9406871   # Cyles of rank active rank.0
rank_active_cycles.1           =      9158379   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       593129   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       841621   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       840218   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14048   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9293   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4105   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1122   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1355   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1914   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          951   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1471   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20181   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          119   # Write cmd latency (cycles)
write_latency[40-59]           =          186   # Write cmd latency (cycles)
write_latency[60-79]           =          290   # Write cmd latency (cycles)
write_latency[80-99]           =          681   # Write cmd latency (cycles)
write_latency[100-119]         =         1215   # Write cmd latency (cycles)
write_latency[120-139]         =         2289   # Write cmd latency (cycles)
write_latency[140-159]         =         3252   # Write cmd latency (cycles)
write_latency[160-179]         =         4223   # Write cmd latency (cycles)
write_latency[180-199]         =         4728   # Write cmd latency (cycles)
write_latency[200-]            =       114366   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       278196   # Read request latency (cycles)
read_latency[40-59]            =        89689   # Read request latency (cycles)
read_latency[60-79]            =       103144   # Read request latency (cycles)
read_latency[80-99]            =        50292   # Read request latency (cycles)
read_latency[100-119]          =        38134   # Read request latency (cycles)
read_latency[120-139]          =        31205   # Read request latency (cycles)
read_latency[140-159]          =        20928   # Read request latency (cycles)
read_latency[160-179]          =        16431   # Read request latency (cycles)
read_latency[180-199]          =        13242   # Read request latency (cycles)
read_latency[200-]             =       123098   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.55729e+08   # Write energy
read_energy                    =  3.08191e+09   # Read energy
act_energy                     =  5.70308e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84702e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.03978e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86989e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71483e+09   # Active standby energy rank.1
average_read_latency           =       128.21   # Average read request latency (cycles)
average_interarrival           =       11.164   # Average request interarrival latency (cycles)
total_energy                   =   1.7286e+10   # Total energy (pJ)
average_power                  =       1728.6   # Average power (mW)
average_bandwidth              =       7.6435   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       147351   # Number of WRITE/WRITEP commands
num_reads_done                 =       866799   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       682999   # Number of read row buffer hits
num_read_cmds                  =       866794   # Number of READ/READP commands
num_writes_done                =       147356   # Number of read requests issued
num_write_row_hits             =       110171   # Number of write row buffer hits
num_act_cmds                   =       222102   # Number of ACT commands
num_pre_cmds                   =       222071   # Number of PRE commands
num_ondemand_pres              =       196449   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9306470   # Cyles of rank active rank.0
rank_active_cycles.1           =      9269131   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       693530   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       730869   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       961563   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11678   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9629   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3351   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1067   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1404   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1931   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1051   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          958   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1522   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20006   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           99   # Write cmd latency (cycles)
write_latency[40-59]           =          119   # Write cmd latency (cycles)
write_latency[60-79]           =          235   # Write cmd latency (cycles)
write_latency[80-99]           =          534   # Write cmd latency (cycles)
write_latency[100-119]         =         1064   # Write cmd latency (cycles)
write_latency[120-139]         =         1896   # Write cmd latency (cycles)
write_latency[140-159]         =         2968   # Write cmd latency (cycles)
write_latency[160-179]         =         3897   # Write cmd latency (cycles)
write_latency[180-199]         =         4739   # Write cmd latency (cycles)
write_latency[200-]            =       131794   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       287073   # Read request latency (cycles)
read_latency[40-59]            =       102608   # Read request latency (cycles)
read_latency[60-79]            =       110889   # Read request latency (cycles)
read_latency[80-99]            =        60269   # Read request latency (cycles)
read_latency[100-119]          =        45699   # Read request latency (cycles)
read_latency[120-139]          =        37280   # Read request latency (cycles)
read_latency[140-159]          =        26135   # Read request latency (cycles)
read_latency[160-179]          =        20825   # Read request latency (cycles)
read_latency[180-199]          =        16954   # Read request latency (cycles)
read_latency[200-]             =       159059   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.35576e+08   # Write energy
read_energy                    =  3.49491e+09   # Read energy
act_energy                     =  6.07671e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.32894e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.50817e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80724e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78394e+09   # Active standby energy rank.1
average_read_latency           =      143.625   # Average read request latency (cycles)
average_interarrival           =      9.86032   # Average request interarrival latency (cycles)
total_energy                   =  1.78177e+10   # Total energy (pJ)
average_power                  =      1781.77   # Average power (mW)
average_bandwidth              =      8.65412   # Average bandwidth
