
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166434 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166436 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10325827 heartbeat IPC: 1.39677 cumulative IPC: 1.39677 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17856549 heartbeat IPC: 1.32789 cumulative IPC: 1.36146 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25269524 heartbeat IPC: 1.34899 cumulative IPC: 1.35728 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33114384 heartbeat IPC: 1.27472 cumulative IPC: 1.33565 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40757972 heartbeat IPC: 1.30829 cumulative IPC: 1.33009 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49442465 heartbeat IPC: 1.15148 cumulative IPC: 1.29657 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57441989 heartbeat IPC: 1.25007 cumulative IPC: 1.28972 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65840154 heartbeat IPC: 1.19074 cumulative IPC: 1.27645 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75019893 heartbeat IPC: 1.08936 cumulative IPC: 1.25255 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84088896 heartbeat IPC: 1.10266 cumulative IPC: 1.23575 (Simulation time: 0 hr 6 min 18 sec) 
Finished CPU 0 instructions: 100000003 cycles: 80922461 cumulative IPC: 1.23575 (Simulation time: 0 hr 6 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23575 instructions: 100000003 cycles: 80922461
cpu0_DTLB TOTAL     ACCESS:   21901369  HIT:   21445157  MISS:     456212
cpu0_DTLB LOAD      ACCESS:   17509203  HIT:   17194275  MISS:     314928
cpu0_DTLB RFO       ACCESS:    4392166  HIT:    4250882  MISS:     141284
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.25021 cycles
cpu0_ITLB TOTAL     ACCESS:   10073265  HIT:   10073265  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10073265  HIT:   10073265  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41513  HIT:      41512  MISS:          1
cpu0_L1I LOAD      ACCESS:      41513  HIT:      41512  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:     456212  HIT:     455819  MISS:        393
cpu0_STLB LOAD      ACCESS:     314928  HIT:     314787  MISS:        141
cpu0_STLB RFO       ACCESS:     141284  HIT:     141032  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.88 cycles
cpu0_L1D TOTAL     ACCESS:   20756593  HIT:   19345659  MISS:    1410934
cpu0_L1D LOAD      ACCESS:   14097772  HIT:   13042432  MISS:    1055340
cpu0_L1D RFO       ACCESS:    6658450  HIT:    6303051  MISS:     355399
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        371  HIT:        176  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 78.3997 cycles
cpu0_L2C TOTAL     ACCESS:    1813164  HIT:    1199954  MISS:     613210
cpu0_L2C LOAD      ACCESS:    1055324  HIT:     692855  MISS:     362469
cpu0_L2C RFO       ACCESS:     355364  HIT:     104726  MISS:     250638
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402281  HIT:     402209  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 154.943 cycles
LLC TOTAL     ACCESS:     901918  HIT:     756362  MISS:     145556
LLC LOAD      ACCESS:     362467  HIT:     294339  MISS:      68128
LLC RFO       ACCESS:     250612  HIT:     187013  MISS:      63599
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288808  HIT:     274987  MISS:      13821
LLC TRANSLATION ACCESS:         31  HIT:         23  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 564.277 cycles
OPTgen accesses: 10423
OPTgen hits: 8265
OPTgen hit rate: 79.2958


Insertion Distribution: 
	LOAD 38608 0 36765 10596 
	RFO 27688 0 34244 14708 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 13934 
	TRANSLATION 0 0 11 8 
Total Prefetch Downgrades: 0
DIP stats:
h_count: 202095(0.206911)
s_count: 774630(0.793089)
total: 976725
hm_count: 2576
sm_count: 2805

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9439  ROW_BUFFER_MISS:     121579
 DBUS AVG_CONGESTED_CYCLE:    3.97149
 WQ ROW_BUFFER_HIT:       6934  ROW_BUFFER_MISS:      80849  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.5044
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

