<pre>name: asicworld_code_hdl_models_full_adder_gates
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_full_adder_gates.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module full_adder_gates (
	x,
	y,
	z,
	sum,
	carry
);
	input x;
	input y;
	input z;
	output sum;
	output carry;
	wire and1;
	wire and2;
	wire and3;
	wire sum1;
	and U_and1 (and1, x, y);
	and U_and2 (and2, x, z);
	and U_and3 (and3, y, z);
	or U_or (carry, and1, and2, and3);
	xor U_sum (sum, x, y, z);
endmodule
</pre>