CPU_CLK_UNHALTED.DISTRIBUTED	CPU_CLK_UNHALTED.DISTRIBUTED:sa=2700000
CPU_CLK_UNHALTED.REF_TSC	CPU_CLK_UNHALTED.REF_TSC:sample:sa=2700000
CPU_CLK_UNHALTED.THREAD	CPU_CLK_UNHALTED.THREAD:sa=2700000
CPU_CLK_UNHALTED.THREAD_P	CPU_CLK_UNHALTED.THREAD_P
CYCLE_ACTIVITY.CYCLES_L1D_MISS	CYCLE_ACTIVITY.CYCLES_L1D_MISS
CYCLE_ACTIVITY.CYCLES_MEM_ANY	CYCLE_ACTIVITY.CYCLES_MEM_ANY
DTLB_LOAD_MISSES.STLB_HIT:c1	DTLB_LOAD_MISSES.STLB_HIT:cmask=1
DTLB_LOAD_MISSES.WALK_ACTIVE	DTLB_LOAD_MISSES.WALK_ACTIVE
DTLB_STORE_MISSES.STLB_HIT:c1	DTLB_STORE_MISSES.STLB_HIT:cmask=1
DTLB_STORE_MISSES.WALK_ACTIVE	DTLB_STORE_MISSES.WALK_ACTIVE
EXE_ACTIVITY.BOUND_ON_LOADS	EXE_ACTIVITY.BOUND_ON_LOADS
EXE_ACTIVITY.BOUND_ON_STORES	EXE_ACTIVITY.BOUND_ON_STORES
FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE	FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE:sa=2000003
FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE	FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE:sa=2000003
FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE	FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE:sa=2000003
FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE	FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE:sa=2000003
FP_ARITH_INST_RETIRED.SCALAR_DOUBLE	FP_ARITH_INST_RETIRED.SCALAR_DOUBLE:sa=2000003
FP_ARITH_INST_RETIRED.SCALAR_SINGLE	FP_ARITH_INST_RETIRED.SCALAR_SINGLE:sa=2000003
FRONTEND_RETIRED.LATENCY_GE_4	FRONTEND_RETIRED.LATENCY_GE_4
INST_RETIRED.ANY	INST_RETIRED.ANY:sample:sa=2700000
INT_MISC.UOP_DROPPING	INT_MISC.UOP_DROPPING
L1D_PEND_MISS.FB_FULL	L1D_PEND_MISS.FB_FULL
L1D_PEND_MISS.L2_STALLS	L1D_PEND_MISS.L2_STALLS
L1D_PEND_MISS.PENDING	L1D_PEND_MISS.PENDING
L2_RQSTS.ALL_RFO	L2_RQSTS.ALL_RFO
L2_RQSTS.RFO_HIT	L2_RQSTS.RFO_HIT
LD_BLOCKS.NO_SR	LD_BLOCKS.NO_SR
LD_BLOCKS.STORE_FORWARD	LD_BLOCKS.STORE_FORWARD
LD_HEAD.ANY_AT_RET	LD_HEAD.ANY_AT_RET
LD_HEAD.DTLB_MISS_AT_RET	LD_HEAD.DTLB_MISS_AT_RET
LD_HEAD.L1_BOUND_AT_RET	LD_HEAD.L1_BOUND_AT_RET
LD_HEAD.L1_MISS_AT_RET	LD_HEAD.L1_MISS_AT_RET
LD_HEAD.OTHER_AT_RET	LD_HEAD.OTHER_AT_RET
LD_HEAD.PGWALK_AT_RET	LD_HEAD.PGWALK_AT_RET
LD_HEAD.ST_ADDR_AT_RET	LD_HEAD.ST_ADDR_AT_RET
MEMORY_ACTIVITY.CYCLES_L1D_MISS	MEMORY_ACTIVITY.CYCLES_L1D_MISS
MEMORY_ACTIVITY.STALLS_L1D_MISS	MEMORY_ACTIVITY.STALLS_L1D_MISS
MEMORY_ACTIVITY.STALLS_L2_MISS	MEMORY_ACTIVITY.STALLS_L2_MISS
MEMORY_ACTIVITY.STALLS_L3_MISS	MEMORY_ACTIVITY.STALLS_L3_MISS
MEM_BOUND_STALLS.LOAD	MEM_BOUND_STALLS.LOAD
MEM_BOUND_STALLS.LOAD_DRAM_HIT	MEM_BOUND_STALLS.LOAD_DRAM_HIT
MEM_BOUND_STALLS.LOAD_L2_HIT	MEM_BOUND_STALLS.LOAD_L2_HIT
MEM_BOUND_STALLS.LOAD_LLC_HIT	MEM_BOUND_STALLS.LOAD_LLC_HIT
MEM_INST_RETIRED.ALL_LOADS	MEM_INST_RETIRED.ALL_LOADS:sa=100003
MEM_INST_RETIRED.ALL_STORES	MEM_INST_RETIRED.ALL_STORES:sa=100003
MEM_INST_RETIRED.LOCK_LOADS	MEM_INST_RETIRED.LOCK_LOADS
MEM_INST_RETIRED.SPLIT_LOADS	MEM_INST_RETIRED.SPLIT_LOADS
MEM_INST_RETIRED.SPLIT_STORES	MEM_INST_RETIRED.SPLIT_STORES
MEM_INST_RETIRED.STLB_MISS_LOADS	MEM_INST_RETIRED.STLB_MISS_LOADS
MEM_INST_RETIRED.STLB_MISS_STORES	MEM_INST_RETIRED.STLB_MISS_STORES
MEM_LOAD_COMPLETED.L1_MISS_ANY	MEM_LOAD_COMPLETED.L1_MISS_ANY
MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD	MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD
MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS	MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS
MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD	MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD
MEM_LOAD_RETIRED.FB_HIT	MEM_LOAD_RETIRED.FB_HIT
MEM_LOAD_RETIRED.L1_HIT	MEM_LOAD_RETIRED.L1_HIT
MEM_LOAD_RETIRED.L1_MISS	MEM_LOAD_RETIRED.L1_MISS
MEM_LOAD_RETIRED.L2_HIT	MEM_LOAD_RETIRED.L2_HIT
MEM_LOAD_RETIRED.L3_HIT	MEM_LOAD_RETIRED.L3_HIT
MEM_LOAD_RETIRED.L3_MISS	MEM_LOAD_RETIRED.L3_MISS
MEM_SCHEDULER_BLOCK.ALL	MEM_SCHEDULER_BLOCK.ALL
MEM_SCHEDULER_BLOCK.ST_BUF	MEM_SCHEDULER_BLOCK.ST_BUF
MEM_STORE_RETIRED.L2_HIT	MEM_STORE_RETIRED.L2_HIT
OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c4	OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:cmask=4
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD	OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO	OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO
PERF_METRICS.BACKEND_BOUND	PERF_METRICS.BACKEND_BOUND
PERF_METRICS.BAD_SPECULATION	PERF_METRICS.BAD_SPECULATION
PERF_METRICS.BRANCH_MISPREDICTS	PERF_METRICS.BRANCH_MISPREDICTS
PERF_METRICS.FETCH_LATENCY	PERF_METRICS.FETCH_LATENCY
PERF_METRICS.FRONTEND_BOUND	PERF_METRICS.FRONTEND_BOUND
PERF_METRICS.HEAVY_OPERATIONS	PERF_METRICS.HEAVY_OPERATIONS
PERF_METRICS.MEMORY_BOUND	PERF_METRICS.MEMORY_BOUND
PERF_METRICS.RETIRING	PERF_METRICS.RETIRING
TOPDOWN.BACKEND_BOUND_SLOTS	TOPDOWN.BACKEND_BOUND_SLOTS
TOPDOWN.MEMORY_BOUND_SLOTS	TOPDOWN.MEMORY_BOUND_SLOTS
TOPDOWN.SLOTS:perf_metrics	TOPDOWN.SLOTS:perf_metrics:sample:sa=2000003
TOPDOWN_BE_BOUND.ALL	TOPDOWN_BE_BOUND.ALL
TOPDOWN_BE_BOUND.MEM_SCHEDULER	TOPDOWN_BE_BOUND.MEM_SCHEDULER
TOPDOWN_FE_BOUND.ALL	TOPDOWN_FE_BOUND.ALL
TOPDOWN_RETIRING.ALL	TOPDOWN_RETIRING.ALL:sample:sa=2000003
UNC_M_CAS_COUNT_RD	UNC_M_CAS_COUNT_RD
UNC_M_CAS_COUNT_WR	UNC_M_CAS_COUNT_WR
UOPS_EXECUTED.THREAD	UOPS_EXECUTED.THREAD:sa=2000003
UOPS_EXECUTED.X87	UOPS_EXECUTED.X87:sa=2000003
UOPS_RETIRED.SLOTS	UOPS_RETIRED.SLOTS:sa=2000003
XQ.FULL_CYCLES	XQ.FULL_CYCLES
