git clone --depth 1 --no-tags https://github.com/ykqiu/ethernet-udp.git f:/verilog_sva_gh_scraper/data/full_repos/462568193
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/AXI4VIP.git f:/verilog_sva_gh_scraper/data/full_repos/443725638
git clone --depth 1 --no-tags https://github.com/cole-maxwell/n_tap_fir_filter_arm.git f:/verilog_sva_gh_scraper/data/full_repos/449355879
git clone --depth 1 --no-tags https://github.com/fhideous/UVM-SimpleCache.git f:/verilog_sva_gh_scraper/data/full_repos/457807985
git clone --depth 1 --no-tags https://github.com/bciip/kmac.git f:/verilog_sva_gh_scraper/data/full_repos/449239926
git clone --depth 1 --no-tags https://github.com/Divyank33/Xilinx-Based-Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/448527121
git clone --depth 1 --no-tags https://github.com/ESCA-RISC-V/RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/447897254
git clone --depth 1 --no-tags https://github.com/ayengec/Bresenham_Line_Algorithm_VGA__BASYS3.git f:/verilog_sva_gh_scraper/data/full_repos/444556708
git clone --depth 1 --no-tags https://github.com/dpretet/chacha20.git f:/verilog_sva_gh_scraper/data/full_repos/442867934
git clone --depth 1 --no-tags https://github.com/ecilasun/e32c.git f:/verilog_sva_gh_scraper/data/full_repos/453171875
git clone --depth 1 --no-tags https://github.com/andreevanse/noise-canceller.git f:/verilog_sva_gh_scraper/data/full_repos/447173532
git clone --depth 1 --no-tags https://github.com/Barkhausen-Institut/M3-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/463204869
git clone --depth 1 --no-tags https://github.com/RootCubed/nes-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/461988268
git clone --depth 1 --no-tags https://github.com/Ziboooo/picoMIPS-for-affine-transformation.git f:/verilog_sva_gh_scraper/data/full_repos/455900163
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1c.git f:/verilog_sva_gh_scraper/data/full_repos/449944555
git clone --depth 1 --no-tags https://github.com/steanmeemr/RoundRobin-4bitGrant.git f:/verilog_sva_gh_scraper/data/full_repos/450369727
git clone --depth 1 --no-tags https://github.com/z4fang/Processor-FASA.git f:/verilog_sva_gh_scraper/data/full_repos/459862993
git clone --depth 1 --no-tags https://github.com/kang-0909/digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/462640232
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1cr.git f:/verilog_sva_gh_scraper/data/full_repos/459524485
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/FIFO_SV.git f:/verilog_sva_gh_scraper/data/full_repos/452669998
git clone --depth 1 --no-tags https://github.com/DigitalRabbit85/SvLibDR.git f:/verilog_sva_gh_scraper/data/full_repos/461810326
git clone --depth 1 --no-tags https://github.com/aniketb005/rtl-implementation-1x3-router.git f:/verilog_sva_gh_scraper/data/full_repos/443188630
git clone --depth 1 --no-tags https://github.com/LispEngineer/systemverilog-hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/461609125
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/riscv_nn.git f:/verilog_sva_gh_scraper/data/full_repos/451826381
git clone --depth 1 --no-tags https://github.com/lild4d4/uart_get_32bit_word.git f:/verilog_sva_gh_scraper/data/full_repos/454137444
git clone --depth 1 --no-tags https://github.com/AuringzaibSabir/timer_verification_ip.git f:/verilog_sva_gh_scraper/data/full_repos/456411944
git clone --depth 1 --no-tags https://github.com/joseljim/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/456679768
git clone --depth 1 --no-tags https://github.com/bciip/clkmgr.git f:/verilog_sva_gh_scraper/data/full_repos/449240494
git clone --depth 1 --no-tags https://github.com/pierregobin/my_ibex.git f:/verilog_sva_gh_scraper/data/full_repos/453778617
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-scarf_pat_gen_edge_counter.git f:/verilog_sva_gh_scraper/data/full_repos/450941883
git clone --depth 1 --no-tags https://github.com/0xbadcoffe/fpga-miner.git f:/verilog_sva_gh_scraper/data/full_repos/445160128
git clone --depth 1 --no-tags https://github.com/Saitharunjami/EDA_Playground-codes.git f:/verilog_sva_gh_scraper/data/full_repos/461692454
git clone --depth 1 --no-tags https://github.com/dpavlin/trilby-hat-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/442521270
git clone --depth 1 --no-tags https://github.com/ecilasun/e32b.git f:/verilog_sva_gh_scraper/data/full_repos/444969784
git clone --depth 1 --no-tags https://github.com/LongStudy/RI5CY_workshop.git f:/verilog_sva_gh_scraper/data/full_repos/449160376
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Pwm-FPGA-motor-speed-ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/451549623
git clone --depth 1 --no-tags https://github.com/KameronJonasson1/verilog-traffic-controller.git f:/verilog_sva_gh_scraper/data/full_repos/442920231
git clone --depth 1 --no-tags https://github.com/nadavzach/Erasure-coding-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/442537443
git clone --depth 1 --no-tags https://github.com/mdodovic/VLSI-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/456655908
git clone --depth 1 --no-tags https://github.com/AnastasiaMCunningham/SV-UVM-Sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/461204173
git clone --depth 1 --no-tags https://github.com/redchenjs/hdl_utils.git f:/verilog_sva_gh_scraper/data/full_repos/456959445
git clone --depth 1 --no-tags https://github.com/dineshannayya/cache.git f:/verilog_sva_gh_scraper/data/full_repos/448530009
git clone --depth 1 --no-tags https://github.com/Staringlizard/amiv4.git f:/verilog_sva_gh_scraper/data/full_repos/445939054
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e41p.git f:/verilog_sva_gh_scraper/data/full_repos/452775358
git clone --depth 1 --no-tags https://github.com/JongSeob/Project-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/447490219
git clone --depth 1 --no-tags https://github.com/davejackenport101/space_invaders.git f:/verilog_sva_gh_scraper/data/full_repos/444102234
git clone --depth 1 --no-tags https://github.com/KiranaGowda/https-github.com-lowRISC-opentitan.git f:/verilog_sva_gh_scraper/data/full_repos/454663004
git clone --depth 1 --no-tags https://github.com/syedarafia13/RISCV-CORE-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/462192443
git clone --depth 1 --no-tags https://github.com/avashist003/Generic_syncFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/463614291
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1.git f:/verilog_sva_gh_scraper/data/full_repos/446295547
git clone --depth 1 --no-tags https://github.com/davejackenport101/sLC-3.git f:/verilog_sva_gh_scraper/data/full_repos/444193356
git clone --depth 1 --no-tags https://github.com/bciip/csrng.git f:/verilog_sva_gh_scraper/data/full_repos/449239252
git clone --depth 1 --no-tags https://github.com/s1yoshid/UART-tx.git f:/verilog_sva_gh_scraper/data/full_repos/454183761
git clone --depth 1 --no-tags https://github.com/Judit1992/TechnionEeFinalProjectVLSI.git f:/verilog_sva_gh_scraper/data/full_repos/463621930
git clone --depth 1 --no-tags https://github.com/sld-columbia/riscv-dift.git f:/verilog_sva_gh_scraper/data/full_repos/456322365
git clone --depth 1 --no-tags https://github.com/andreevanse/spi-master.git f:/verilog_sva_gh_scraper/data/full_repos/447559108
git clone --depth 1 --no-tags https://github.com/varunsax12/SAR-ADC-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/461653599
git clone --depth 1 --no-tags https://github.com/pranav-nb/APB_BFM.git f:/verilog_sva_gh_scraper/data/full_repos/443119085
git clone --depth 1 --no-tags https://github.com/sama18-meet/sifratiot02.git f:/verilog_sva_gh_scraper/data/full_repos/446550535
git clone --depth 1 --no-tags https://github.com/ozlemcali/FB-CPU-SystemVerilog-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/444807239
git clone --depth 1 --no-tags https://github.com/Alex-Sensin/Neural_Network_Hardware_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/459667727
git clone --depth 1 --no-tags https://github.com/LPF9000/reconfigurable-computing-2.git f:/verilog_sva_gh_scraper/data/full_repos/459803679
git clone --depth 1 --no-tags https://github.com/AuringzaibSabir/uart_verification_ip.git f:/verilog_sva_gh_scraper/data/full_repos/461845678
git clone --depth 1 --no-tags https://github.com/mission-deny-the-mission/PIPNP.git f:/verilog_sva_gh_scraper/data/full_repos/462353981
git clone --depth 1 --no-tags https://github.com/NateFree/memory_model_tb.git f:/verilog_sva_gh_scraper/data/full_repos/446009709
git clone --depth 1 --no-tags https://github.com/tildachoi/memmem.git f:/verilog_sva_gh_scraper/data/full_repos/449971307
git clone --depth 1 --no-tags https://github.com/davidlacayo12/davidlacayo12.git f:/verilog_sva_gh_scraper/data/full_repos/454214180
git clone --depth 1 --no-tags https://github.com/unironically/silver-scope-graphs.git f:/verilog_sva_gh_scraper/data/full_repos/457999470
git clone --depth 1 --no-tags https://github.com/hbelatikar/gnn-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/459282554
git clone --depth 1 --no-tags https://github.com/avl-bsuir/csa-2022.git f:/verilog_sva_gh_scraper/data/full_repos/459058358
git clone --depth 1 --no-tags https://github.com/Markshilong/THU_ComputerOrganization_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/448186344
git clone --depth 1 --no-tags https://github.com/ninja3011/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/456636231
git clone --depth 1 --no-tags https://github.com/usman1515/SystemVerilog-for-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/463267555
git clone --depth 1 --no-tags https://github.com/WasabiFan/my-first-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/464716330
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/FIFO_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/453885473
git clone --depth 1 --no-tags https://github.com/Moorvan/fifoBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/457608420
git clone --depth 1 --no-tags https://github.com/imocanu/uvm_4_dv.git f:/verilog_sva_gh_scraper/data/full_repos/443586622
git clone --depth 1 --no-tags https://github.com/royb998/044252-sim2.git f:/verilog_sva_gh_scraper/data/full_repos/444008424
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/PIPELINED_FIR_FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/443749280
git clone --depth 1 --no-tags https://github.com/free1ze/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/442472953
git clone --depth 1 --no-tags https://github.com/cloudcalvin/qSVS.git f:/verilog_sva_gh_scraper/data/full_repos/448839838
git clone --depth 1 --no-tags https://github.com/rjridle/Divider_Radix1.git f:/verilog_sva_gh_scraper/data/full_repos/449359443
git clone --depth 1 --no-tags https://github.com/justinabate/memory_components.git f:/verilog_sva_gh_scraper/data/full_repos/446999624
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab34.git f:/verilog_sva_gh_scraper/data/full_repos/457794698
git clone --depth 1 --no-tags https://github.com/RehanEjaz/GPIO-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/458270582
git clone --depth 1 --no-tags https://github.com/IanTayler/culebra.git f:/verilog_sva_gh_scraper/data/full_repos/462559001
git clone --depth 1 --no-tags https://github.com/Basher4/FYP-SimpleNN.git f:/verilog_sva_gh_scraper/data/full_repos/465303429
git clone --depth 1 --no-tags https://github.com/bciip/gpio.git f:/verilog_sva_gh_scraper/data/full_repos/449239834
git clone --depth 1 --no-tags https://github.com/suzizecat/Hamster.git f:/verilog_sva_gh_scraper/data/full_repos/466009118
git clone --depth 1 --no-tags https://github.com/leozlt0112/computer-hardware-lab-works.git f:/verilog_sva_gh_scraper/data/full_repos/458734908
git clone --depth 1 --no-tags https://github.com/mmichilot/OTTER-Multicycle-Core.git f:/verilog_sva_gh_scraper/data/full_repos/457924557
git clone --depth 1 --no-tags https://github.com/davidlu1027/FPGA-voice-recorder.git f:/verilog_sva_gh_scraper/data/full_repos/462689143
git clone --depth 1 --no-tags https://github.com/Thombrom/fpga_ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/450580597
git clone --depth 1 --no-tags https://github.com/AlperMumcular/CS223.git f:/verilog_sva_gh_scraper/data/full_repos/452863076
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3new_.git f:/verilog_sva_gh_scraper/data/full_repos/453126360
git clone --depth 1 --no-tags https://github.com/p3da/udma_ptp_ts.git f:/verilog_sva_gh_scraper/data/full_repos/449310046
git clone --depth 1 --no-tags https://github.com/liel-blum/Task2_numerical.git f:/verilog_sva_gh_scraper/data/full_repos/444148325
git clone --depth 1 --no-tags https://github.com/huynam1802/riscv_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/444365980
git clone --depth 1 --no-tags https://github.com/Milanotang/SV.git f:/verilog_sva_gh_scraper/data/full_repos/443672545
git clone --depth 1 --no-tags https://github.com/Wder4/DIFO.git f:/verilog_sva_gh_scraper/data/full_repos/453953208
