Classic Timing Analyzer report for MIPS_CPU
Thu Dec 20 16:01:08 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Hold: 'CLK'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                           ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 36.368 ns                        ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[3]               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 21.337 ns                        ; LUT_SEL[2]                                                                                     ; oSEG0[0]               ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 34.25 MHz ( period = 29.200 ns ) ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; ctrl:inst|NPCOp[0]     ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ctrl:inst|state[2]                                                                             ; ctrl:inst|nextstate[1] ; CLK        ; CLK      ; 490          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                ;                        ;            ;          ; 490          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 14.020 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.576 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.618 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.618 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.618 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.618 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.618 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.522 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK        ; CLK      ; None                        ; None                      ; 14.153 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK        ; CLK      ; None                        ; None                      ; 14.002 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.488 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg14       ; CLK        ; CLK      ; None                        ; None                      ; 13.978 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.426 ns )                    ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.449 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.426 ns )                    ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.449 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg0        ; CLK        ; CLK      ; None                        ; None                      ; 13.928 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg13       ; CLK        ; CLK      ; None                        ; None                      ; 13.926 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg3        ; CLK        ; CLK      ; None                        ; None                      ; 13.909 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK        ; CLK      ; None                        ; None                      ; 14.051 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.254 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg22       ; CLK        ; CLK      ; None                        ; None                      ; 13.861 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.234 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 14.009 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.230 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg22       ; CLK        ; CLK      ; None                        ; None                      ; 13.710 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK        ; CLK      ; None                        ; None                      ; 14.006 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.204 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg12       ; CLK        ; CLK      ; None                        ; None                      ; 13.836 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.190 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg5        ; CLK        ; CLK      ; None                        ; None                      ; 13.829 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg6        ; CLK        ; CLK      ; None                        ; None                      ; 13.787 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK        ; CLK      ; None                        ; None                      ; 13.935 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK        ; CLK      ; None                        ; None                      ; 13.929 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 13.925 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg14       ; CLK        ; CLK      ; None                        ; None                      ; 13.627 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.235 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 13.235 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.964 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg0        ; CLK        ; CLK      ; None                        ; None                      ; 13.577 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.960 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg13       ; CLK        ; CLK      ; None                        ; None                      ; 13.575 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg3        ; CLK        ; CLK      ; None                        ; None                      ; 13.558 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.918 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 13.851 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.916 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK        ; CLK      ; None                        ; None                      ; 13.850 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.894 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK        ; CLK      ; None                        ; None                      ; 13.700 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.888 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg15       ; CLK        ; CLK      ; None                        ; None                      ; 13.678 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg11       ; CLK        ; CLK      ; None                        ; None                      ; 13.658 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.810 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 13.658 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.804 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK        ; CLK      ; None                        ; None                      ; 13.655 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 13.791 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.780 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg12       ; CLK        ; CLK      ; None                        ; None                      ; 13.485 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.766 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg5        ; CLK        ; CLK      ; None                        ; None                      ; 13.478 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.746 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg10       ; CLK        ; CLK      ; None                        ; None                      ; 13.607 ns               ;
; N/A                                     ; 37.48 MHz ( period = 26.682 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg6        ; CLK        ; CLK      ; None                        ; None                      ; 13.436 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.668 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg8        ; CLK        ; CLK      ; None                        ; None                      ; 13.568 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.662 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK        ; CLK      ; None                        ; None                      ; 13.584 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.650 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK        ; CLK      ; None                        ; None                      ; 13.578 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.642 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 13.574 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 13.047 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.590 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg27       ; CLK        ; CLK      ; None                        ; None                      ; 13.529 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.576 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK        ; CLK      ; None                        ; None                      ; 13.680 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK        ; CLK      ; None                        ; None                      ; 13.678 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.558 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg9        ; CLK        ; CLK      ; None                        ; None                      ; 13.513 ns               ;
; N/A                                     ; 37.73 MHz ( period = 26.504 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg24       ; CLK        ; CLK      ; None                        ; None                      ; 13.486 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.494 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 13.500 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.492 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK        ; CLK      ; None                        ; None                      ; 13.499 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.480 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg24       ; CLK        ; CLK      ; None                        ; None                      ; 13.335 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.464 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg15       ; CLK        ; CLK      ; None                        ; None                      ; 13.327 ns               ;
; N/A                                     ; 37.80 MHz ( period = 26.454 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK        ; CLK      ; None                        ; None                      ; 13.619 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg11       ; CLK        ; CLK      ; None                        ; None                      ; 13.307 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.402 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|rf~41                                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 13.932 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.384 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK        ; CLK      ; None                        ; None                      ; 13.584 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.374 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 13.440 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.360 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK        ; CLK      ; None                        ; None                      ; 13.433 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.350 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK        ; CLK      ; None                        ; None                      ; 13.567 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.340 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK        ; CLK      ; None                        ; None                      ; 13.562 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.322 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg10       ; CLK        ; CLK      ; None                        ; None                      ; 13.256 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.304 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK        ; CLK      ; None                        ; None                      ; 13.544 ns               ;
; N/A                                     ; 38.05 MHz ( period = 26.280 ns )                    ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.182 ns               ;
; N/A                                     ; 38.05 MHz ( period = 26.280 ns )                    ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.182 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg17       ; CLK        ; CLK      ; None                        ; None                      ; 13.372 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.274 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|rf_0_bypass[26]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 13.808 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK        ; CLK      ; None                        ; None                      ; 13.520 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.244 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg8        ; CLK        ; CLK      ; None                        ; None                      ; 13.217 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.240 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK        ; CLK      ; None                        ; None                      ; 13.512 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK        ; CLK      ; None                        ; None                      ; 13.369 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.216 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK        ; CLK      ; None                        ; None                      ; 13.361 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK        ; CLK      ; None                        ; None                      ; 13.494 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg7        ; CLK        ; CLK      ; None                        ; None                      ; 13.334 ns               ;
; N/A                                     ; 38.18 MHz ( period = 26.194 ns )                    ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 12.833 ns               ;
; N/A                                     ; 38.19 MHz ( period = 26.186 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK        ; CLK      ; None                        ; None                      ; 13.485 ns               ;
; N/A                                     ; 38.20 MHz ( period = 26.178 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK        ; CLK      ; None                        ; None                      ; 13.481 ns               ;
; N/A                                     ; 38.22 MHz ( period = 26.166 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg27       ; CLK        ; CLK      ; None                        ; None                      ; 13.178 ns               ;
; N/A                                     ; 38.22 MHz ( period = 26.162 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK        ; CLK      ; None                        ; None                      ; 13.334 ns               ;
; N/A                                     ; 38.24 MHz ( period = 26.152 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK        ; CLK      ; None                        ; None                      ; 13.329 ns               ;
; N/A                                     ; 38.24 MHz ( period = 26.148 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK        ; CLK      ; None                        ; None                      ; 13.327 ns               ;
; N/A                                     ; 38.26 MHz ( period = 26.134 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg9        ; CLK        ; CLK      ; None                        ; None                      ; 13.162 ns               ;
; N/A                                     ; 38.28 MHz ( period = 26.120 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 13.452 ns               ;
; N/A                                     ; 38.35 MHz ( period = 26.078 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg18       ; CLK        ; CLK      ; None                        ; None                      ; 13.273 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.066 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg29       ; CLK        ; CLK      ; None                        ; None                      ; 13.267 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.054 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg19       ; CLK        ; CLK      ; None                        ; None                      ; 13.261 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.030 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg19       ; CLK        ; CLK      ; None                        ; None                      ; 13.110 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.030 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK        ; CLK      ; None                        ; None                      ; 13.268 ns               ;
; N/A                                     ; 38.43 MHz ( period = 26.022 ns )                    ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 38.43 MHz ( period = 26.022 ns )                    ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg26       ; CLK        ; CLK      ; None                        ; None                      ; 13.236 ns               ;
; N/A                                     ; 38.49 MHz ( period = 25.980 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg26       ; CLK        ; CLK      ; None                        ; None                      ; 13.085 ns               ;
; N/A                                     ; 38.49 MHz ( period = 25.978 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|rf~41                                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 13.581 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg28       ; CLK        ; CLK      ; None                        ; None                      ; 13.221 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg31       ; CLK        ; CLK      ; None                        ; None                      ; 13.221 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.956 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 13.370 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.952 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg1        ; CLK        ; CLK      ; None                        ; None                      ; 13.210 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg28       ; CLK        ; CLK      ; None                        ; None                      ; 13.070 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg31       ; CLK        ; CLK      ; None                        ; None                      ; 13.070 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK        ; CLK      ; None                        ; None                      ; 13.367 ns               ;
; N/A                                     ; 38.57 MHz ( period = 25.926 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK        ; CLK      ; None                        ; None                      ; 13.216 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.916 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK        ; CLK      ; None                        ; None                      ; 13.211 ns               ;
; N/A                                     ; 38.62 MHz ( period = 25.894 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg25       ; CLK        ; CLK      ; None                        ; None                      ; 13.181 ns               ;
; N/A                                     ; 38.64 MHz ( period = 25.880 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK        ; CLK      ; None                        ; None                      ; 13.193 ns               ;
; N/A                                     ; 38.64 MHz ( period = 25.878 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg16       ; CLK        ; CLK      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 38.65 MHz ( period = 25.870 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg25       ; CLK        ; CLK      ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 38.66 MHz ( period = 25.864 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK        ; CLK      ; None                        ; None                      ; 13.185 ns               ;
; N/A                                     ; 38.68 MHz ( period = 25.856 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg30       ; CLK        ; CLK      ; None                        ; None                      ; 13.162 ns               ;
; N/A                                     ; 38.68 MHz ( period = 25.852 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg17       ; CLK        ; CLK      ; None                        ; None                      ; 13.021 ns               ;
; N/A                                     ; 38.68 MHz ( period = 25.850 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|rf_0_bypass[26]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 13.457 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg20       ; CLK        ; CLK      ; None                        ; None                      ; 13.149 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.826 ns )                    ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.649 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.826 ns )                    ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.649 ns               ;
; N/A                                     ; 38.73 MHz ( period = 25.820 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg30       ; CLK        ; CLK      ; None                        ; None                      ; 13.005 ns               ;
; N/A                                     ; 38.75 MHz ( period = 25.806 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg20       ; CLK        ; CLK      ; None                        ; None                      ; 12.998 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK        ; CLK      ; None                        ; None                      ; 13.292 ns               ;
; N/A                                     ; 38.78 MHz ( period = 25.784 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK        ; CLK      ; None                        ; None                      ; 13.145 ns               ;
; N/A                                     ; 38.80 MHz ( period = 25.776 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg7        ; CLK        ; CLK      ; None                        ; None                      ; 12.983 ns               ;
; N/A                                     ; 38.80 MHz ( period = 25.776 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK        ; CLK      ; None                        ; None                      ; 13.141 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK        ; CLK      ; None                        ; None                      ; 13.130 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.750 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|rf~43                                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 13.606 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.720 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg4        ; CLK        ; CLK      ; None                        ; None                      ; 13.094 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.720 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK        ; CLK      ; None                        ; None                      ; 13.252 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK        ; CLK      ; None                        ; None                      ; 13.243 ns               ;
; N/A                                     ; 38.92 MHz ( period = 25.696 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 13.101 ns               ;
; N/A                                     ; 38.92 MHz ( period = 25.696 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK        ; CLK      ; None                        ; None                      ; 13.101 ns               ;
; N/A                                     ; 38.94 MHz ( period = 25.678 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK        ; CLK      ; None                        ; None                      ; 13.092 ns               ;
; N/A                                     ; 38.95 MHz ( period = 25.674 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg23       ; CLK        ; CLK      ; None                        ; None                      ; 13.071 ns               ;
; N/A                                     ; 38.96 MHz ( period = 25.666 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg2        ; CLK        ; CLK      ; None                        ; None                      ; 13.067 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.654 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg18       ; CLK        ; CLK      ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.99 MHz ( period = 25.646 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg29       ; CLK        ; CLK      ; None                        ; None                      ; 12.918 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.638 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK        ; CLK      ; None                        ; None                      ; 13.211 ns               ;
; N/A                                     ; 39.06 MHz ( period = 25.602 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK        ; CLK      ; None                        ; None                      ; 13.054 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg23       ; CLK        ; CLK      ; None                        ; None                      ; 12.889 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; RF:REG_FILE|rf~43                                                                                    ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.762 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; RF:REG_FILE|rf~43                                                                                    ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.762 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.546 ns )                    ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.195 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.546 ns )                    ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.195 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.532 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 13.019 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.528 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg1        ; CLK        ; CLK      ; None                        ; None                      ; 12.859 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.780 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.454 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg16       ; CLK        ; CLK      ; None                        ; None                      ; 12.822 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.362 ns )                    ; RF:REG_FILE|rf~41                                                                                    ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.362 ns )                    ; RF:REG_FILE|rf~41                                                                                    ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg21       ; CLK        ; CLK      ; None                        ; None                      ; 12.911 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.326 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|rf~43                                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 13.255 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.304 ns )                    ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.074 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.304 ns )                    ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.074 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg4        ; CLK        ; CLK      ; None                        ; None                      ; 12.743 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.242 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg2        ; CLK        ; CLK      ; None                        ; None                      ; 12.716 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.651 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.184 ns )                    ; RF:REG_FILE|rf__dual_0_bypass[2]                                                                     ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.014 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.184 ns )                    ; RF:REG_FILE|rf__dual_0_bypass[2]                                                                     ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 12.014 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.022 ns )                    ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; RF:REG_FILE|rf_0_bypass[31]                                                                          ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; RF:REG_FILE|rf_0_bypass[31]                                                                          ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK        ; CLK      ; None                        ; None                      ; 12.890 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.994 ns )                    ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.994 ns )                    ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; RF:REG_FILE|rf~40                                                                                    ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.847 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; RF:REG_FILE|rf~40                                                                                    ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 11.847 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.930 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg21       ; CLK        ; CLK      ; None                        ; None                      ; 12.560 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 12.839 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; RF:REG_FILE|rf~51                                                                                    ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.414 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; RF:REG_FILE|rf~51                                                                                    ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.414 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; RF:REG_FILE|rf~65                                                                                    ; ctrl:inst|NPCOp[1]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; RF:REG_FILE|rf~65                                                                                    ; ctrl:inst|NPCOp[0]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; RF:REG_FILE|rf~43                                                                                    ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.360 ns               ;
; N/A                                     ; 40.41 MHz ( period = 24.748 ns )                    ; ctrl:inst|ALUOp[0]                                                                                   ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 12.766 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.742 ns )                    ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.793 ns               ;
; N/A                                     ; 40.70 MHz ( period = 24.572 ns )                    ; ctrl:inst|BSel                                                                                       ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK        ; CLK      ; None                        ; None                      ; 12.539 ns               ;
; N/A                                     ; 40.72 MHz ( period = 24.558 ns )                    ; RF:REG_FILE|rf~41                                                                                    ; ctrl:inst|PCWr                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.261 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                      ;                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ctrl:inst|state[2]                                  ; ctrl:inst|nextstate[1]   ; CLK        ; CLK      ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[27]    ; CLK        ; CLK      ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[30]    ; CLK        ; CLK      ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[29]    ; CLK        ; CLK      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[12]    ; CLK        ; CLK      ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[16]    ; CLK        ; CLK      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|state[0]                                  ; ctrl:inst|nextstate[2]   ; CLK        ; CLK      ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[10]    ; CLK        ; CLK      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[15]    ; CLK        ; CLK      ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[28]    ; CLK        ; CLK      ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[9]     ; CLK        ; CLK      ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[1]                                   ; NPC:PC_UPDATE|NPC[3]     ; CLK        ; CLK      ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[5]                                   ; NPC:PC_UPDATE|NPC[7]     ; CLK        ; CLK      ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; NPC:PC_UPDATE|NPC[18]    ; CLK        ; CLK      ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[13]    ; CLK        ; CLK      ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[11]    ; CLK        ; CLK      ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[17]    ; CLK        ; CLK      ; None                       ; None                       ; 2.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[20]    ; CLK        ; CLK      ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[21]    ; CLK        ; CLK      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[22]    ; CLK        ; CLK      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[25]    ; CLK        ; CLK      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[26]    ; CLK        ; CLK      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[4]                          ; NPC:PC_UPDATE|NPC[24]    ; CLK        ; CLK      ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|state[0]                                  ; ctrl:inst|nextstate[0]   ; CLK        ; CLK      ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[18]    ; CLK        ; CLK      ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[7]     ; CLK        ; CLK      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[6]     ; CLK        ; CLK      ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[8]     ; CLK        ; CLK      ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[0]                                   ; NPC:PC_UPDATE|NPC[2]     ; CLK        ; CLK      ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[17]    ; CLK        ; CLK      ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[19]    ; CLK        ; CLK      ; None                       ; None                       ; 2.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[14]    ; CLK        ; CLK      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[2]                          ; NPC:PC_UPDATE|NPC[23]    ; CLK        ; CLK      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; NPC:PC_UPDATE|NPC[20]    ; CLK        ; CLK      ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|state[0]                                  ; ctrl:inst|nextstate[1]   ; CLK        ; CLK      ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[11]                                  ; NPC:PC_UPDATE|NPC[13]    ; CLK        ; CLK      ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; NPC:PC_UPDATE|NPC[19]    ; CLK        ; CLK      ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[8]     ; CLK        ; CLK      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[6]     ; CLK        ; CLK      ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[5]     ; CLK        ; CLK      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[12]    ; CLK        ; CLK      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[17]    ; CLK        ; CLK      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[9]     ; CLK        ; CLK      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[11]    ; CLK        ; CLK      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[12]                                  ; NPC:PC_UPDATE|NPC[14]    ; CLK        ; CLK      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~41                                   ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~43                                   ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[13]                         ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 2.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[10]    ; CLK        ; CLK      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[15]    ; CLK        ; CLK      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[3]                                   ; NPC:PC_UPDATE|NPC[16]    ; CLK        ; CLK      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[5]     ; CLK        ; CLK      ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[13]                         ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[29]                                        ; NPC:PC_UPDATE|NPC[29]    ; CLK        ; CLK      ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[13]                         ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[30]                                        ; NPC:PC_UPDATE|NPC[30]    ; CLK        ; CLK      ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4220 ; CLK        ; CLK      ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[28]                                        ; NPC:PC_UPDATE|NPC[28]    ; CLK        ; CLK      ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5618 ; CLK        ; CLK      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5620 ; CLK        ; CLK      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4220 ; CLK        ; CLK      ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|state[1]                                  ; ctrl:inst|nextstate[0]   ; CLK        ; CLK      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4240 ; CLK        ; CLK      ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5618 ; CLK        ; CLK      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5620 ; CLK        ; CLK      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[26]                         ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4228 ; CLK        ; CLK      ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5608 ; CLK        ; CLK      ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5616 ; CLK        ; CLK      ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4232 ; CLK        ; CLK      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[21]    ; CLK        ; CLK      ; None                       ; None                       ; 3.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[22]    ; CLK        ; CLK      ; None                       ; None                       ; 3.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5616 ; CLK        ; CLK      ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5608 ; CLK        ; CLK      ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4230 ; CLK        ; CLK      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[18]    ; CLK        ; CLK      ; None                       ; None                       ; 3.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4220 ; CLK        ; CLK      ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4226 ; CLK        ; CLK      ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4242 ; CLK        ; CLK      ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4244 ; CLK        ; CLK      ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4228 ; CLK        ; CLK      ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4232 ; CLK        ; CLK      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4248 ; CLK        ; CLK      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5618 ; CLK        ; CLK      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5620 ; CLK        ; CLK      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4232 ; CLK        ; CLK      ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4240 ; CLK        ; CLK      ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[20]    ; CLK        ; CLK      ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4226 ; CLK        ; CLK      ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4242 ; CLK        ; CLK      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4244 ; CLK        ; CLK      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5608 ; CLK        ; CLK      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[28]    ; CLK        ; CLK      ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5622 ; CLK        ; CLK      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4238 ; CLK        ; CLK      ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[5]                          ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[11]    ; CLK        ; CLK      ; None                       ; None                       ; 3.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[0]                          ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~6458 ; CLK        ; CLK      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4240 ; CLK        ; CLK      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4220 ; CLK        ; CLK      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[25]    ; CLK        ; CLK      ; None                       ; None                       ; 4.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5624 ; CLK        ; CLK      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[29]    ; CLK        ; CLK      ; None                       ; None                       ; 4.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5608 ; CLK        ; CLK      ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~5616 ; CLK        ; CLK      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 3.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4238 ; CLK        ; CLK      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[10]    ; CLK        ; CLK      ; None                       ; None                       ; 4.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4232 ; CLK        ; CLK      ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[7]     ; CLK        ; CLK      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~6458 ; CLK        ; CLK      ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5614 ; CLK        ; CLK      ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4226 ; CLK        ; CLK      ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4242 ; CLK        ; CLK      ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4244 ; CLK        ; CLK      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[6]     ; CLK        ; CLK      ; None                       ; None                       ; 4.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5624 ; CLK        ; CLK      ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4228 ; CLK        ; CLK      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5610 ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~4248 ; CLK        ; CLK      ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[1]                                  ; NPC:PC_UPDATE|NPC[2]     ; CLK        ; CLK      ; None                       ; None                       ; 4.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[11]                         ; dm_4k:MEM_DATA|dmem~5600 ; CLK        ; CLK      ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[5]                          ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[19]    ; CLK        ; CLK      ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4252 ; CLK        ; CLK      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[22]                                        ; NPC:PC_UPDATE|NPC[22]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[26]    ; CLK        ; CLK      ; None                       ; None                       ; 4.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[0]                          ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5620 ; CLK        ; CLK      ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[2]     ; CLK        ; CLK      ; None                       ; None                       ; 4.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[15]    ; CLK        ; CLK      ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[3]     ; CLK        ; CLK      ; None                       ; None                       ; 4.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5614 ; CLK        ; CLK      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[16]    ; CLK        ; CLK      ; None                       ; None                       ; 4.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~45                                   ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5610 ; CLK        ; CLK      ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~5624 ; CLK        ; CLK      ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4222 ; CLK        ; CLK      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[1]                          ; dm_4k:MEM_DATA|dmem~4234 ; CLK        ; CLK      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~45                                   ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5622 ; CLK        ; CLK      ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4248 ; CLK        ; CLK      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~3964 ; CLK        ; CLK      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~81                                   ; dm_4k:MEM_DATA|dmem~4232 ; CLK        ; CLK      ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~3452 ; CLK        ; CLK      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~5604 ; CLK        ; CLK      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5606 ; CLK        ; CLK      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~5606 ; CLK        ; CLK      ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst1|instr[2]                                   ; NPC:PC_UPDATE|NPC[4]     ; CLK        ; CLK      ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~4242 ; CLK        ; CLK      ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~6458 ; CLK        ; CLK      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[2]                    ; dm_4k:MEM_DATA|dmem~7390 ; CLK        ; CLK      ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[12]                         ; dm_4k:MEM_DATA|dmem~5602 ; CLK        ; CLK      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[8]     ; CLK        ; CLK      ; None                       ; None                       ; 4.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~4220 ; CLK        ; CLK      ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[13]    ; CLK        ; CLK      ; None                       ; None                       ; 4.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~6458 ; CLK        ; CLK      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~45                                   ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 2.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[5]                          ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 3.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[28]                                        ; NPC:PC_UPDATE|NPC[29]    ; CLK        ; CLK      ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[4]                    ; dm_4k:MEM_DATA|dmem~4240 ; CLK        ; CLK      ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~43                                   ; dm_4k:MEM_DATA|dmem~2914 ; CLK        ; CLK      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~2020 ; CLK        ; CLK      ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf~40                                   ; dm_4k:MEM_DATA|dmem~5618 ; CLK        ; CLK      ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[0]                          ; dm_4k:MEM_DATA|dmem~1508 ; CLK        ; CLK      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf__dual_0_bypass[6]                    ; dm_4k:MEM_DATA|dmem~4246 ; CLK        ; CLK      ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~5616 ; CLK        ; CLK      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[9]     ; CLK        ; CLK      ; None                       ; None                       ; 4.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctrl:inst|NPCOp[0]                                  ; NPC:PC_UPDATE|NPC[12]    ; CLK        ; CLK      ; None                       ; None                       ; 4.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:PC|PC[17]                                        ; NPC:PC_UPDATE|NPC[17]    ; CLK        ; CLK      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; RF:REG_FILE|rf_0_bypass[7]                          ; dm_4k:MEM_DATA|dmem~5608 ; CLK        ; CLK      ; None                       ; None                       ; 2.001 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                          ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                 ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 36.368 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 36.368 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 36.368 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 36.368 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 36.368 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.792 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 35.792 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 35.792 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 35.792 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 35.792 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 35.683 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 35.683 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 35.683 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 35.683 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 35.683 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 35.267 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.170 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 35.170 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 35.170 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 35.170 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 35.170 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 35.059 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.009 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.009 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.009 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.009 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 35.009 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.968 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 34.968 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 34.968 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 34.968 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 34.968 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 34.965 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.965 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.965 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.965 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.965 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.908 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.779 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.691 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.681 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.582 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.548 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.483 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.449 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.433 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.433 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.433 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.433 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.433 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.420 ns  ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.374 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.332 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.324 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.324 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.324 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.324 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.324 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.265 ns  ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.243 ns  ; RF:REG_FILE|rf~40                                                                                    ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 34.223 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.206 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.206 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.206 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.206 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.206 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.203 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.165 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.165 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.165 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.165 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.165 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.105 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 34.094 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 34.069 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 34.035 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG2[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.035 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG2[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.035 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG2[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.035 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG2[0] ; CLK        ;
; N/A                                     ; None                                                ; 34.035 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG2[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.996 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.972 ns  ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.972 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.873 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.867 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.864 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.863 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.861 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.847 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG2[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.847 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG2[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.847 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG2[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.847 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG2[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.847 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG2[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.844 ns  ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.811 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.811 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.811 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.811 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.811 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.791 ns  ; RF:REG_FILE|rf__dual_0_bypass[2]                                                                     ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.764 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.735 ns  ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.710 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.689 ns  ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.667 ns  ; RF:REG_FILE|rf~40                                                                                    ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.659 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.656 ns  ; RF:REG_FILE|rf_0_bypass[3]                                                                           ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.609 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.609 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.609 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.609 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.609 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.606 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.606 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1 ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.606 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2 ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.606 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3 ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.606 ns  ; RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.581 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.580 ns  ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.577 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.577 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.577 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.577 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.577 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.558 ns  ; RF:REG_FILE|rf~40                                                                                    ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.557 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.557 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.557 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.557 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.557 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG0[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG0[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG0[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG0[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.554 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG0[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.524 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.524 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.524 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.524 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.524 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.508 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.505 ns  ; RF:REG_FILE|rf_0_bypass[0]                                                                           ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.483 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.396 ns  ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.379 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.376 ns  ; RF:REG_FILE|rf_0_bypass[7]                                                                           ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.350 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.293 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.293 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.293 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.293 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.293 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.291 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.291 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.291 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.291 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.291 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.287 ns  ; RF:REG_FILE|rf__dual_0_bypass[4]                                                                     ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.281 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.280 ns  ; RF:REG_FILE|rf_0_bypass[11]                                                                          ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.278 ns  ; RF:REG_FILE|rf_0_bypass[1]                                                                           ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.276 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG0[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.276 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG0[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.276 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG0[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.276 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG0[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.276 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG0[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.262 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG6[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.262 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG6[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.262 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG6[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.262 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG6[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.262 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG6[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.251 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.234 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG3[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.234 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG3[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.234 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG3[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.234 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG3[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.234 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG3[5] ; CLK        ;
; N/A                                     ; None                                                ; 33.222 ns  ; RF:REG_FILE|rf_0_bypass[4]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.222 ns  ; RF:REG_FILE|rf_0_bypass[14]                                                                          ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.215 ns  ; RF:REG_FILE|rf__dual_0_bypass[2]                                                                     ; oSEG3[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.209 ns  ; RF:REG_FILE|rf_0_bypass[12]                                                                          ; oSEG3[3] ; CLK        ;
; N/A                                     ; None                                                ; 33.168 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG2[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.148 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.145 ns  ; RF:REG_FILE|rf~43                                                                                    ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.127 ns  ; RF:REG_FILE|rf_0_bypass[5]                                                                           ; oSEG0[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.106 ns  ; RF:REG_FILE|rf__dual_0_bypass[2]                                                                     ; oSEG3[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.067 ns  ; RF:REG_FILE|rf_0_bypass[2]                                                                           ; oSEG3[1] ; CLK        ;
; N/A                                     ; None                                                ; 33.065 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0       ; oSEG0[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.065 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg1       ; oSEG0[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.065 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg2       ; oSEG0[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.065 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg3       ; oSEG0[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.065 ns  ; RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4       ; oSEG0[4] ; CLK        ;
; N/A                                     ; None                                                ; 33.049 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[6] ; CLK        ;
; N/A                                     ; None                                                ; 33.046 ns  ; RF:REG_FILE|rf~41                                                                                    ; oSEG3[0] ; CLK        ;
; N/A                                     ; None                                                ; 33.045 ns  ; RF:REG_FILE|rf~40                                                                                    ; oSEG3[1] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                      ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+----------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To       ;
+-------+-------------------+-----------------+------------+----------+
; N/A   ; None              ; 21.337 ns       ; LUT_SEL[2] ; oSEG0[0] ;
; N/A   ; None              ; 20.994 ns       ; LUT_SEL[1] ; oSEG6[1] ;
; N/A   ; None              ; 20.974 ns       ; LUT_SEL[1] ; oSEG6[5] ;
; N/A   ; None              ; 20.971 ns       ; LUT_SEL[1] ; oSEG6[3] ;
; N/A   ; None              ; 20.941 ns       ; LUT_SEL[1] ; oSEG6[2] ;
; N/A   ; None              ; 20.862 ns       ; LUT_SEL[0] ; oSEG6[1] ;
; N/A   ; None              ; 20.842 ns       ; LUT_SEL[0] ; oSEG6[5] ;
; N/A   ; None              ; 20.839 ns       ; LUT_SEL[0] ; oSEG6[3] ;
; N/A   ; None              ; 20.809 ns       ; LUT_SEL[0] ; oSEG6[2] ;
; N/A   ; None              ; 20.726 ns       ; LUT_SEL[2] ; oSEG0[1] ;
; N/A   ; None              ; 20.710 ns       ; LUT_SEL[1] ; oSEG6[6] ;
; N/A   ; None              ; 20.708 ns       ; LUT_SEL[1] ; oSEG6[4] ;
; N/A   ; None              ; 20.699 ns       ; LUT_SEL[2] ; oSEG2[2] ;
; N/A   ; None              ; 20.679 ns       ; LUT_SEL[1] ; oSEG6[0] ;
; N/A   ; None              ; 20.665 ns       ; LUT_SEL[1] ; oSEG5[6] ;
; N/A   ; None              ; 20.630 ns       ; LUT_SEL[2] ; oSEG6[1] ;
; N/A   ; None              ; 20.610 ns       ; LUT_SEL[2] ; oSEG6[5] ;
; N/A   ; None              ; 20.607 ns       ; LUT_SEL[2] ; oSEG6[3] ;
; N/A   ; None              ; 20.578 ns       ; LUT_SEL[0] ; oSEG6[6] ;
; N/A   ; None              ; 20.577 ns       ; LUT_SEL[2] ; oSEG6[2] ;
; N/A   ; None              ; 20.576 ns       ; LUT_SEL[0] ; oSEG6[4] ;
; N/A   ; None              ; 20.560 ns       ; LUT_SEL[2] ; oSEG5[6] ;
; N/A   ; None              ; 20.547 ns       ; LUT_SEL[0] ; oSEG6[0] ;
; N/A   ; None              ; 20.533 ns       ; LUT_SEL[0] ; oSEG5[6] ;
; N/A   ; None              ; 20.528 ns       ; LUT_SEL[2] ; oSEG2[0] ;
; N/A   ; None              ; 20.521 ns       ; LUT_SEL[2] ; oSEG3[3] ;
; N/A   ; None              ; 20.448 ns       ; LUT_SEL[2] ; oSEG0[3] ;
; N/A   ; None              ; 20.346 ns       ; LUT_SEL[2] ; oSEG6[6] ;
; N/A   ; None              ; 20.344 ns       ; LUT_SEL[2] ; oSEG6[4] ;
; N/A   ; None              ; 20.340 ns       ; LUT_SEL[2] ; oSEG2[1] ;
; N/A   ; None              ; 20.315 ns       ; LUT_SEL[2] ; oSEG6[0] ;
; N/A   ; None              ; 20.310 ns       ; LUT_SEL[1] ; oSEG2[2] ;
; N/A   ; None              ; 20.286 ns       ; LUT_SEL[1] ; oSEG3[3] ;
; N/A   ; None              ; 20.285 ns       ; LUT_SEL[1] ; oSEG0[0] ;
; N/A   ; None              ; 20.260 ns       ; LUT_SEL[1] ; oSEG5[4] ;
; N/A   ; None              ; 20.240 ns       ; LUT_SEL[1] ; oSEG5[3] ;
; N/A   ; None              ; 20.237 ns       ; LUT_SEL[2] ; oSEG0[4] ;
; N/A   ; None              ; 20.188 ns       ; LUT_SEL[2] ; oSEG0[5] ;
; N/A   ; None              ; 20.155 ns       ; LUT_SEL[2] ; oSEG5[4] ;
; N/A   ; None              ; 20.139 ns       ; LUT_SEL[1] ; oSEG2[0] ;
; N/A   ; None              ; 20.135 ns       ; LUT_SEL[2] ; oSEG5[3] ;
; N/A   ; None              ; 20.128 ns       ; LUT_SEL[0] ; oSEG5[4] ;
; N/A   ; None              ; 20.108 ns       ; LUT_SEL[0] ; oSEG5[3] ;
; N/A   ; None              ; 20.024 ns       ; LUT_SEL[1] ; oSEG5[5] ;
; N/A   ; None              ; 20.000 ns       ; LUT_SEL[2] ; oSEG0[2] ;
; N/A   ; None              ; 19.986 ns       ; LUT_SEL[1] ; oSEG5[1] ;
; N/A   ; None              ; 19.980 ns       ; LUT_SEL[2] ; oSEG0[6] ;
; N/A   ; None              ; 19.958 ns       ; LUT_SEL[2] ; oSEG3[4] ;
; N/A   ; None              ; 19.951 ns       ; LUT_SEL[1] ; oSEG2[1] ;
; N/A   ; None              ; 19.948 ns       ; LUT_SEL[1] ; oSEG5[2] ;
; N/A   ; None              ; 19.919 ns       ; LUT_SEL[2] ; oSEG5[5] ;
; N/A   ; None              ; 19.892 ns       ; LUT_SEL[0] ; oSEG5[5] ;
; N/A   ; None              ; 19.881 ns       ; LUT_SEL[2] ; oSEG5[1] ;
; N/A   ; None              ; 19.854 ns       ; LUT_SEL[0] ; oSEG5[1] ;
; N/A   ; None              ; 19.850 ns       ; LUT_SEL[2] ; oSEG3[2] ;
; N/A   ; None              ; 19.843 ns       ; LUT_SEL[2] ; oSEG5[2] ;
; N/A   ; None              ; 19.816 ns       ; LUT_SEL[0] ; oSEG5[2] ;
; N/A   ; None              ; 19.723 ns       ; LUT_SEL[1] ; oSEG3[4] ;
; N/A   ; None              ; 19.667 ns       ; LUT_SEL[1] ; oSEG0[1] ;
; N/A   ; None              ; 19.622 ns       ; LUT_SEL[1] ; oSEG7[5] ;
; N/A   ; None              ; 19.615 ns       ; LUT_SEL[1] ; oSEG3[2] ;
; N/A   ; None              ; 19.520 ns       ; LUT_SEL[1] ; oSEG7[3] ;
; N/A   ; None              ; 19.491 ns       ; LUT_SEL[1] ; oSEG4[5] ;
; N/A   ; None              ; 19.465 ns       ; LUT_SEL[1] ; oSEG4[6] ;
; N/A   ; None              ; 19.446 ns       ; LUT_SEL[1] ; oSEG4[3] ;
; N/A   ; None              ; 19.440 ns       ; LUT_SEL[1] ; oSEG4[4] ;
; N/A   ; None              ; 19.421 ns       ; LUT_SEL[1] ; oSEG4[0] ;
; N/A   ; None              ; 19.420 ns       ; LUT_SEL[1] ; oSEG4[1] ;
; N/A   ; None              ; 19.393 ns       ; LUT_SEL[1] ; oSEG0[3] ;
; N/A   ; None              ; 19.354 ns       ; LUT_SEL[1] ; oSEG7[6] ;
; N/A   ; None              ; 19.326 ns       ; LUT_SEL[2] ; oSEG3[1] ;
; N/A   ; None              ; 19.314 ns       ; LUT_SEL[1] ; oSEG7[1] ;
; N/A   ; None              ; 19.297 ns       ; LUT_SEL[1] ; oSEG7[4] ;
; N/A   ; None              ; 19.274 ns       ; LUT_SEL[1] ; oSEG7[0] ;
; N/A   ; None              ; 19.201 ns       ; LUT_SEL[1] ; oSEG7[2] ;
; N/A   ; None              ; 19.186 ns       ; LUT_SEL[1] ; oSEG0[4] ;
; N/A   ; None              ; 19.174 ns       ; LUT_SEL[1] ; oSEG4[2] ;
; N/A   ; None              ; 19.168 ns       ; LUT_SEL[2] ; oSEG2[3] ;
; N/A   ; None              ; 19.134 ns       ; LUT_SEL[2] ; oSEG3[0] ;
; N/A   ; None              ; 19.130 ns       ; LUT_SEL[1] ; oSEG0[5] ;
; N/A   ; None              ; 19.118 ns       ; LUT_SEL[2] ; oSEG3[6] ;
; N/A   ; None              ; 19.091 ns       ; LUT_SEL[1] ; oSEG3[1] ;
; N/A   ; None              ; 18.967 ns       ; LUT_SEL[0] ; oSEG0[0] ;
; N/A   ; None              ; 18.941 ns       ; LUT_SEL[1] ; oSEG0[2] ;
; N/A   ; None              ; 18.928 ns       ; LUT_SEL[1] ; oSEG0[6] ;
; N/A   ; None              ; 18.922 ns       ; LUT_SEL[2] ; oSEG7[5] ;
; N/A   ; None              ; 18.899 ns       ; LUT_SEL[1] ; oSEG3[0] ;
; N/A   ; None              ; 18.883 ns       ; LUT_SEL[1] ; oSEG3[6] ;
; N/A   ; None              ; 18.820 ns       ; LUT_SEL[2] ; oSEG7[3] ;
; N/A   ; None              ; 18.779 ns       ; LUT_SEL[1] ; oSEG2[3] ;
; N/A   ; None              ; 18.777 ns       ; LUT_SEL[1] ; oSEG5[0] ;
; N/A   ; None              ; 18.742 ns       ; LUT_SEL[1] ; oSEG1[0] ;
; N/A   ; None              ; 18.737 ns       ; LUT_SEL[0] ; oSEG4[5] ;
; N/A   ; None              ; 18.721 ns       ; LUT_SEL[2] ; oSEG4[5] ;
; N/A   ; None              ; 18.711 ns       ; LUT_SEL[0] ; oSEG4[6] ;
; N/A   ; None              ; 18.696 ns       ; LUT_SEL[2] ; oSEG4[6] ;
; N/A   ; None              ; 18.692 ns       ; LUT_SEL[0] ; oSEG4[3] ;
; N/A   ; None              ; 18.686 ns       ; LUT_SEL[0] ; oSEG4[4] ;
; N/A   ; None              ; 18.674 ns       ; LUT_SEL[2] ; oSEG4[3] ;
; N/A   ; None              ; 18.672 ns       ; LUT_SEL[2] ; oSEG5[0] ;
; N/A   ; None              ; 18.668 ns       ; LUT_SEL[2] ; oSEG4[4] ;
; N/A   ; None              ; 18.667 ns       ; LUT_SEL[0] ; oSEG4[0] ;
; N/A   ; None              ; 18.666 ns       ; LUT_SEL[0] ; oSEG4[1] ;
; N/A   ; None              ; 18.654 ns       ; LUT_SEL[2] ; oSEG7[6] ;
; N/A   ; None              ; 18.651 ns       ; LUT_SEL[2] ; oSEG4[0] ;
; N/A   ; None              ; 18.651 ns       ; LUT_SEL[2] ; oSEG4[1] ;
; N/A   ; None              ; 18.645 ns       ; LUT_SEL[0] ; oSEG5[0] ;
; N/A   ; None              ; 18.614 ns       ; LUT_SEL[2] ; oSEG7[1] ;
; N/A   ; None              ; 18.603 ns       ; LUT_SEL[2] ; oSEG1[0] ;
; N/A   ; None              ; 18.597 ns       ; LUT_SEL[2] ; oSEG7[4] ;
; N/A   ; None              ; 18.574 ns       ; LUT_SEL[2] ; oSEG7[0] ;
; N/A   ; None              ; 18.501 ns       ; LUT_SEL[2] ; oSEG7[2] ;
; N/A   ; None              ; 18.420 ns       ; LUT_SEL[0] ; oSEG4[2] ;
; N/A   ; None              ; 18.403 ns       ; LUT_SEL[2] ; oSEG4[2] ;
; N/A   ; None              ; 18.392 ns       ; LUT_SEL[2] ; oSEG2[6] ;
; N/A   ; None              ; 18.369 ns       ; LUT_SEL[0] ; oSEG3[3] ;
; N/A   ; None              ; 18.356 ns       ; LUT_SEL[0] ; oSEG0[1] ;
; N/A   ; None              ; 18.078 ns       ; LUT_SEL[0] ; oSEG0[3] ;
; N/A   ; None              ; 18.003 ns       ; LUT_SEL[1] ; oSEG2[6] ;
; N/A   ; None              ; 17.980 ns       ; LUT_SEL[1] ; oSEG1[1] ;
; N/A   ; None              ; 17.967 ns       ; LUT_SEL[2] ; oSEG2[5] ;
; N/A   ; None              ; 17.935 ns       ; LUT_SEL[2] ; oSEG2[4] ;
; N/A   ; None              ; 17.917 ns       ; LUT_SEL[0] ; oSEG7[5] ;
; N/A   ; None              ; 17.867 ns       ; LUT_SEL[0] ; oSEG0[4] ;
; N/A   ; None              ; 17.820 ns       ; LUT_SEL[2] ; oSEG1[1] ;
; N/A   ; None              ; 17.818 ns       ; LUT_SEL[0] ; oSEG0[5] ;
; N/A   ; None              ; 17.806 ns       ; LUT_SEL[0] ; oSEG3[4] ;
; N/A   ; None              ; 17.783 ns       ; LUT_SEL[0] ; oSEG7[3] ;
; N/A   ; None              ; 17.728 ns       ; LUT_SEL[1] ; oSEG1[2] ;
; N/A   ; None              ; 17.698 ns       ; LUT_SEL[0] ; oSEG3[2] ;
; N/A   ; None              ; 17.682 ns       ; LUT_SEL[1] ; oSEG1[3] ;
; N/A   ; None              ; 17.652 ns       ; LUT_SEL[1] ; oSEG1[5] ;
; N/A   ; None              ; 17.630 ns       ; LUT_SEL[0] ; oSEG0[2] ;
; N/A   ; None              ; 17.617 ns       ; LUT_SEL[0] ; oSEG7[6] ;
; N/A   ; None              ; 17.610 ns       ; LUT_SEL[0] ; oSEG0[6] ;
; N/A   ; None              ; 17.609 ns       ; LUT_SEL[1] ; oSEG1[4] ;
; N/A   ; None              ; 17.597 ns       ; LUT_SEL[0] ; oSEG7[4] ;
; N/A   ; None              ; 17.594 ns       ; LUT_SEL[0] ; oSEG7[1] ;
; N/A   ; None              ; 17.578 ns       ; LUT_SEL[1] ; oSEG2[5] ;
; N/A   ; None              ; 17.569 ns       ; LUT_SEL[2] ; oSEG1[2] ;
; N/A   ; None              ; 17.568 ns       ; LUT_SEL[0] ; oSEG7[0] ;
; N/A   ; None              ; 17.546 ns       ; LUT_SEL[1] ; oSEG2[4] ;
; N/A   ; None              ; 17.529 ns       ; LUT_SEL[2] ; oSEG1[3] ;
; N/A   ; None              ; 17.484 ns       ; LUT_SEL[2] ; oSEG1[5] ;
; N/A   ; None              ; 17.483 ns       ; LUT_SEL[2] ; oSEG1[4] ;
; N/A   ; None              ; 17.481 ns       ; LUT_SEL[0] ; oSEG7[2] ;
; N/A   ; None              ; 17.424 ns       ; LUT_SEL[2] ; oSEG3[5] ;
; N/A   ; None              ; 17.393 ns       ; LUT_SEL[1] ; oSEG1[6] ;
; N/A   ; None              ; 17.270 ns       ; LUT_SEL[0] ; oSEG1[0] ;
; N/A   ; None              ; 17.239 ns       ; LUT_SEL[2] ; oSEG1[6] ;
; N/A   ; None              ; 17.189 ns       ; LUT_SEL[1] ; oSEG3[5] ;
; N/A   ; None              ; 17.174 ns       ; LUT_SEL[0] ; oSEG3[1] ;
; N/A   ; None              ; 17.109 ns       ; LUT_SEL[0] ; oSEG2[2] ;
; N/A   ; None              ; 16.982 ns       ; LUT_SEL[0] ; oSEG3[0] ;
; N/A   ; None              ; 16.966 ns       ; LUT_SEL[0] ; oSEG3[6] ;
; N/A   ; None              ; 16.935 ns       ; LUT_SEL[0] ; oSEG2[0] ;
; N/A   ; None              ; 16.752 ns       ; LUT_SEL[0] ; oSEG2[1] ;
; N/A   ; None              ; 16.487 ns       ; LUT_SEL[0] ; oSEG1[1] ;
; N/A   ; None              ; 16.236 ns       ; LUT_SEL[0] ; oSEG1[2] ;
; N/A   ; None              ; 16.196 ns       ; LUT_SEL[0] ; oSEG1[3] ;
; N/A   ; None              ; 16.151 ns       ; LUT_SEL[0] ; oSEG1[5] ;
; N/A   ; None              ; 16.150 ns       ; LUT_SEL[0] ; oSEG1[4] ;
; N/A   ; None              ; 15.906 ns       ; LUT_SEL[0] ; oSEG1[6] ;
; N/A   ; None              ; 15.576 ns       ; LUT_SEL[0] ; oSEG2[3] ;
; N/A   ; None              ; 15.272 ns       ; LUT_SEL[0] ; oSEG3[5] ;
; N/A   ; None              ; 14.799 ns       ; LUT_SEL[0] ; oSEG2[6] ;
; N/A   ; None              ; 14.372 ns       ; LUT_SEL[0] ; oSEG2[5] ;
; N/A   ; None              ; 14.348 ns       ; LUT_SEL[0] ; oSEG2[4] ;
+-------+-------------------+-----------------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Thu Dec 20 16:01:06 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ctrl:inst|nextstate[2]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[2]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[6]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[8]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[7]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[5]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[3]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[4]" is a latch
    Warning: Node "ctrl:inst|nextstate[1]" is a latch
    Warning: Node "ctrl:inst|nextstate[0]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[9]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[10]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[11]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[12]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[13]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[14]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[15]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[16]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[17]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[18]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[19]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[20]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[21]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[22]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[24]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[25]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[26]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[27]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[28]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[30]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[31]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[23]" is a latch
    Warning: Node "NPC:PC_UPDATE|NPC[29]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ctrl:inst|NPCOp[0]" as buffer
    Info: Detected gated clock "NPC:PC_UPDATE|Mux30~25" as buffer
    Info: Detected ripple clock "ctrl:inst|NPCOp[1]" as buffer
    Info: Detected gated clock "ctrl:inst|PCWr~211" as buffer
    Info: Detected ripple clock "ctrl:inst|state[0]" as buffer
    Info: Detected ripple clock "ctrl:inst|state[1]" as buffer
    Info: Detected ripple clock "ctrl:inst|state[2]" as buffer
Info: Clock "CLK" has Internal fmax of 34.25 MHz between source memory "RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "ctrl:inst|NPCOp[1]" (period= 29.2 ns)
    Info: + Longest memory to register delay is 14.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1]'
        Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE|RD1[1]~9310'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE|RD1[1]~9311'
        Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU|Add0~3143'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.090 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 2; COMB Node = 'alu:ALU|Add0~3145'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.161 ns; Loc. = LCCOMB_X65_Y26_N24; Fanout = 2; COMB Node = 'alu:ALU|Add0~3147'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.232 ns; Loc. = LCCOMB_X65_Y26_N26; Fanout = 2; COMB Node = 'alu:ALU|Add0~3149'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.303 ns; Loc. = LCCOMB_X65_Y26_N28; Fanout = 2; COMB Node = 'alu:ALU|Add0~3151'
        Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 7.449 ns; Loc. = LCCOMB_X65_Y26_N30; Fanout = 2; COMB Node = 'alu:ALU|Add0~3153'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.520 ns; Loc. = LCCOMB_X65_Y25_N0; Fanout = 2; COMB Node = 'alu:ALU|Add0~3155'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.591 ns; Loc. = LCCOMB_X65_Y25_N2; Fanout = 2; COMB Node = 'alu:ALU|Add0~3157'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.662 ns; Loc. = LCCOMB_X65_Y25_N4; Fanout = 2; COMB Node = 'alu:ALU|Add0~3159'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.733 ns; Loc. = LCCOMB_X65_Y25_N6; Fanout = 2; COMB Node = 'alu:ALU|Add0~3161'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.804 ns; Loc. = LCCOMB_X65_Y25_N8; Fanout = 2; COMB Node = 'alu:ALU|Add0~3163'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.875 ns; Loc. = LCCOMB_X65_Y25_N10; Fanout = 2; COMB Node = 'alu:ALU|Add0~3165'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.946 ns; Loc. = LCCOMB_X65_Y25_N12; Fanout = 2; COMB Node = 'alu:ALU|Add0~3167'
        Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 8.105 ns; Loc. = LCCOMB_X65_Y25_N14; Fanout = 2; COMB Node = 'alu:ALU|Add0~3169'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.176 ns; Loc. = LCCOMB_X65_Y25_N16; Fanout = 2; COMB Node = 'alu:ALU|Add0~3171'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.247 ns; Loc. = LCCOMB_X65_Y25_N18; Fanout = 2; COMB Node = 'alu:ALU|Add0~3173'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.318 ns; Loc. = LCCOMB_X65_Y25_N20; Fanout = 2; COMB Node = 'alu:ALU|Add0~3175'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.389 ns; Loc. = LCCOMB_X65_Y25_N22; Fanout = 2; COMB Node = 'alu:ALU|Add0~3177'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.460 ns; Loc. = LCCOMB_X65_Y25_N24; Fanout = 2; COMB Node = 'alu:ALU|Add0~3179'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.531 ns; Loc. = LCCOMB_X65_Y25_N26; Fanout = 2; COMB Node = 'alu:ALU|Add0~3181'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.602 ns; Loc. = LCCOMB_X65_Y25_N28; Fanout = 2; COMB Node = 'alu:ALU|Add0~3183'
        Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 8.748 ns; Loc. = LCCOMB_X65_Y25_N30; Fanout = 2; COMB Node = 'alu:ALU|Add0~3185'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.819 ns; Loc. = LCCOMB_X65_Y24_N0; Fanout = 2; COMB Node = 'alu:ALU|Add0~3187'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.890 ns; Loc. = LCCOMB_X65_Y24_N2; Fanout = 2; COMB Node = 'alu:ALU|Add0~3189'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.961 ns; Loc. = LCCOMB_X65_Y24_N4; Fanout = 2; COMB Node = 'alu:ALU|Add0~3191'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.032 ns; Loc. = LCCOMB_X65_Y24_N6; Fanout = 2; COMB Node = 'alu:ALU|Add0~3193'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.103 ns; Loc. = LCCOMB_X65_Y24_N8; Fanout = 2; COMB Node = 'alu:ALU|Add0~3195'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.174 ns; Loc. = LCCOMB_X65_Y24_N10; Fanout = 2; COMB Node = 'alu:ALU|Add0~3197'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.245 ns; Loc. = LCCOMB_X65_Y24_N12; Fanout = 2; COMB Node = 'alu:ALU|Add0~3199'
        Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 9.404 ns; Loc. = LCCOMB_X65_Y24_N14; Fanout = 1; COMB Node = 'alu:ALU|Add0~3201'
        Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 9.814 ns; Loc. = LCCOMB_X65_Y24_N16; Fanout = 1; COMB Node = 'alu:ALU|Add0~3202'
        Info: 36: + IC(1.014 ns) + CELL(0.150 ns) = 10.978 ns; Loc. = LCCOMB_X61_Y28_N14; Fanout = 3; COMB Node = 'alu:ALU|Add0~3205'
        Info: 37: + IC(0.777 ns) + CELL(0.149 ns) = 11.904 ns; Loc. = LCCOMB_X62_Y24_N30; Fanout = 1; COMB Node = 'alu:ALU|WideOr0~934'
        Info: 38: + IC(0.257 ns) + CELL(0.149 ns) = 12.310 ns; Loc. = LCCOMB_X62_Y24_N6; Fanout = 4; COMB Node = 'alu:ALU|WideOr0'
        Info: 39: + IC(0.267 ns) + CELL(0.150 ns) = 12.727 ns; Loc. = LCCOMB_X62_Y24_N22; Fanout = 2; COMB Node = 'ctrl:inst|PCWr~209'
        Info: 40: + IC(0.255 ns) + CELL(0.150 ns) = 13.132 ns; Loc. = LCCOMB_X62_Y24_N14; Fanout = 2; COMB Node = 'ctrl:inst|NPCOp[1]~82'
        Info: 41: + IC(0.228 ns) + CELL(0.660 ns) = 14.020 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst|NPCOp[1]'
        Info: Total cell delay = 8.029 ns ( 57.27 % )
        Info: Total interconnect delay = 5.991 ns ( 42.73 % )
    Info: - Smallest clock skew is -0.407 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.183 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'
            Info: 2: + IC(1.804 ns) + CELL(0.537 ns) = 3.183 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst|NPCOp[1]'
            Info: Total cell delay = 1.379 ns ( 43.32 % )
            Info: Total interconnect delay = 1.804 ns ( 56.68 % )
        Info: - Longest clock path from clock "CLK" to source memory is 3.590 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'
            Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.531 ns ( 42.65 % )
            Info: Total interconnect delay = 2.059 ns ( 57.35 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ctrl:inst|state[2]" and destination pin or register "ctrl:inst|nextstate[1]" for clock "CLK" (Hold time is 3.542 ns)
    Info: + Largest clock skew is 4.956 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.994 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'
            Info: 2: + IC(1.659 ns) + CELL(0.787 ns) = 3.288 ns; Loc. = LCFF_X66_Y24_N17; Fanout = 12; REG Node = 'ctrl:inst|state[1]'
            Info: 3: + IC(0.818 ns) + CELL(0.271 ns) = 4.377 ns; Loc. = LCCOMB_X62_Y24_N26; Fanout = 2; COMB Node = 'ctrl:inst|PCWr~211'
            Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 6.246 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'ctrl:inst|PCWr~211clkctrl'
            Info: 5: + IC(1.598 ns) + CELL(0.150 ns) = 7.994 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst|nextstate[1]'
            Info: Total cell delay = 2.050 ns ( 25.64 % )
            Info: Total interconnect delay = 5.944 ns ( 74.36 % )
        Info: - Shortest clock path from clock "CLK" to source register is 3.038 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'
            Info: 2: + IC(1.659 ns) + CELL(0.537 ns) = 3.038 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst|state[2]'
            Info: Total cell delay = 1.379 ns ( 45.39 % )
            Info: Total interconnect delay = 1.659 ns ( 54.61 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst|state[2]'
        Info: 2: + IC(0.325 ns) + CELL(0.150 ns) = 0.475 ns; Loc. = LCCOMB_X66_Y24_N26; Fanout = 4; COMB Node = 'ctrl:inst|Mux13~38'
        Info: 3: + IC(0.269 ns) + CELL(0.420 ns) = 1.164 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst|nextstate[1]'
        Info: Total cell delay = 0.570 ns ( 48.97 % )
        Info: Total interconnect delay = 0.594 ns ( 51.03 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "CLK" to destination pin "oSEG3[3]" through memory "RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0" is 36.368 ns
    Info: + Longest clock path from clock "CLK" to source memory is 3.590 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'
        Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.531 ns ( 42.65 % )
        Info: Total interconnect delay = 2.059 ns ( 57.35 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 32.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1]'
        Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE|RD1[1]~9310'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE|RD1[1]~9311'
        Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU|Add0~3143'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.429 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 1; COMB Node = 'alu:ALU|Add0~3144'
        Info: 7: + IC(0.667 ns) + CELL(0.150 ns) = 8.246 ns; Loc. = LCCOMB_X69_Y26_N24; Fanout = 776; COMB Node = 'alu:ALU|Add0~3253'
        Info: 8: + IC(1.947 ns) + CELL(0.150 ns) = 10.343 ns; Loc. = LCCOMB_X90_Y28_N6; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA|dmem~37905'
        Info: 9: + IC(1.791 ns) + CELL(0.150 ns) = 12.284 ns; Loc. = LCCOMB_X63_Y30_N24; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA|dmem~37906'
        Info: 10: + IC(1.484 ns) + CELL(0.271 ns) = 14.039 ns; Loc. = LCCOMB_X87_Y29_N2; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA|dmem~37907'
        Info: 11: + IC(1.246 ns) + CELL(0.271 ns) = 15.556 ns; Loc. = LCCOMB_X78_Y27_N4; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA|dmem~37908'
        Info: 12: + IC(0.254 ns) + CELL(0.271 ns) = 16.081 ns; Loc. = LCCOMB_X78_Y27_N20; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA|dmem~37951'
        Info: 13: + IC(1.422 ns) + CELL(0.150 ns) = 17.653 ns; Loc. = LCCOMB_X65_Y28_N10; Fanout = 5; COMB Node = 'mux4:MUX_RFWD|Mux17~90'
        Info: 14: + IC(3.759 ns) + CELL(0.275 ns) = 21.687 ns; Loc. = LCCOMB_X66_Y25_N0; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA|Mux17~40'
        Info: 15: + IC(0.455 ns) + CELL(0.438 ns) = 22.580 ns; Loc. = LCCOMB_X66_Y25_N2; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA|Mux17~41'
        Info: 16: + IC(1.127 ns) + CELL(0.438 ns) = 24.145 ns; Loc. = LCCOMB_X67_Y30_N26; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19'
        Info: 17: + IC(5.822 ns) + CELL(2.602 ns) = 32.569 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'oSEG3[3]'
        Info: Total cell delay = 9.402 ns ( 28.87 % )
        Info: Total interconnect delay = 23.167 ns ( 71.13 % )
Info: Longest tpd from source pin "LUT_SEL[2]" to destination pin "oSEG0[0]" is 21.337 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 93; PIN Node = 'LUT_SEL[2]'
    Info: 2: + IC(7.445 ns) + CELL(0.413 ns) = 8.690 ns; Loc. = LCCOMB_X69_Y26_N26; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA|Mux29~37'
    Info: 3: + IC(1.174 ns) + CELL(0.150 ns) = 10.014 ns; Loc. = LCCOMB_X61_Y26_N10; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA|Mux29~38'
    Info: 4: + IC(0.923 ns) + CELL(0.150 ns) = 11.087 ns; Loc. = LCCOMB_X69_Y26_N12; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA|Mux29~41'
    Info: 5: + IC(5.229 ns) + CELL(0.275 ns) = 16.591 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15'
    Info: 6: + IC(1.978 ns) + CELL(2.768 ns) = 21.337 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oSEG0[0]'
    Info: Total cell delay = 4.588 ns ( 21.50 % )
    Info: Total interconnect delay = 16.749 ns ( 78.50 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Thu Dec 20 16:01:09 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


