m255
K3
13
cModel Technology
Z0 dD:\Study\UIT\HDL\project\CE213-RSICV\quartus\simulation\modelsim
vadder
IdS0eBz@;<7KPO;SjRSPMA3
VL<@jh=K75P_cKo>RAIFE>0
Z1 dD:\Study\UIT\HDL\project\CE213-RSICV\quartus\simulation\modelsim
w1700462876
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/adder.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/adder.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus -O0
!i10b 1
!s100 JD7zE:^j1=JCagjAb]=UY3
!s85 0
!s108 1703165555.696000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/adder.v|
!s101 -O0
valu
IzjLGT<LK2TLoZ>>HMf31<1
VjFXk^4z;Po53>0PkSSAa92
R1
w1700453118
8D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU/alu.v
FD:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU/alu.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 ldUWakl2I9j7Xf=6K^<Ya3
!s85 0
!s108 1703165555.371000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU|D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU/alu.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU -O0
valu_cache
IXO[BB0e:3WN=omk=GB9l42
VG[Fz0n@70Jl`d^b0_zib61
R1
w1703044778
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/alu_cache.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/alu_cache.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 WB2?0^feaAMj<4gEL=HjI0
!s85 0
!s108 1703165555.867000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/alu_cache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/alu_cache.v|
!s101 -O0
vbranch_hazard_control_unit
Io;dUAdZ428hJ^Nh`j;9SX3
V:^5eIKIe_4NYTXAzC=Lom2
R1
w1701606161
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/branch_hazard_control_unit.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/branch_hazard_control_unit.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 zH<ZDf]3NTnASiBGL]m1h2
!s85 0
!s108 1703165556.074000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/branch_hazard_control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/branch_hazard_control_unit.v|
!s101 -O0
vcontrol_unit_ver1
IXR1SCRhUz[iD0LQ0]DnKh0
V`mE4mOWY]=43fXTY`1;Q;1
R1
w1701917583
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 X^[8jVl18mMMU=aYELaMM0
!s85 0
!s108 1703165555.655000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1.v|
!s101 -O0
vdata_memory
IDmn<=Y08;mGz6OcZIT13S1
V?]znTRSX^z4G`D_P]NeI`2
R1
w1703164993
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 <[KS9McH?O<0BWEjdVn3f3
!s85 0
!s108 1703165555.468000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v|
!s101 -O0
vforwarding_unit
I1aCL7IC3>>zNfim0XM9[K2
V;`LlEb7VV2A1<[Tzl7M]62
R1
w1703045407
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 9C<R:l5^PSA7Y;1@El0Z[3
!s85 0
!s108 1703165555.948000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v|
!s101 -O0
vid_cache
I^EIB_f>jQAM_65iW>gd280
VTLD_[V^E_3cheMZfal9g60
R1
w1703044736
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/id_cache.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/id_cache.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 V23kKgXmbe<PGCk?Y9`>n2
!s85 0
!s108 1703165555.781000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/id_cache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/id_cache.v|
!s101 -O0
vif_cache
I>NgJz1=0gi4eoHCjQlhi23
VS4eb9hE;CcBNX:W=:lPRF2
R1
w1703039482
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 zEkH_lfJVTjm4:@ToLQ5<3
!s85 0
!s108 1703165555.740000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v|
!s101 -O0
vinstruction_mem
IU0an1SeE2aTY@iMb6@[mU0
VMYHozD:[JNj73U>gd9>zg1
R1
w1702364540
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 fV7Y1z5o:Dn=94Pd]Si9m0
!s85 0
!s108 1703165556.117000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v|
!s101 -O0
vmemory_cache
IV=Bl0aJW8c@[hE0<nJzQE1
VJUTQ<R9zjMzD_nDi^GUIi2
R1
w1703044798
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/memory_cache.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/memory_cache.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 BOkm@dH4<SYXiODWRgBf:3
!s85 0
!s108 1703165555.907000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/memory_cache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/memory_cache.v|
!s101 -O0
vmux2to1_32bit
I0GV]DCn;3f9[:AK>mahKb2
VWn@N7h:DQ^ozH>4cTT0TQ3
R1
w1700140896
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux2to1_32bit.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux2to1_32bit.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 NI2kn]igWZZd:28YE<AOH2
!s85 0
!s108 1703165555.510000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux2to1_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux2to1_32bit.v|
!s101 -O0
vmux3to1_32bit
I6RIIN@`YnLTLM[?iMLUM03
VP[`mEiVMcRVIC;@eUl[;`1
R1
w1701917081
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux3to1_32bit.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux3to1_32bit.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 EV?:LWj:22Ecfz>O8oGJa0
!s85 0
!s108 1703165556.031000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux3to1_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux3to1_32bit.v|
!s101 -O0
vmux4to1_32bit
IMB2:@6_DZQ4<:hdTlKlnY2
V<^CAhLEJ=II7e2N^9M9ZU0
R1
w1700141146
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux4to1_32bit.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux4to1_32bit.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 F1D>f8nDM:EZLNzoJic;l2
!s85 0
!s108 1703165555.571000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux4to1_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux4to1_32bit.v|
!s101 -O0
vprogram_counter_ver2
IeIfI0Q`An]gI<ec>6ki7M1
VccOf3O^VIJVnYJC^?dNb71
R1
w1702366856
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 UFZ>YmXNC8[:^0jR4mEXl2
!s85 0
!s108 1703165555.822000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v|
!s101 -O0
vregister_file
II?XB4MYd5VJ^J13YWQ_g@0
V]IF3OYLXHTLf7:F>4BU1<2
R1
w1702373328
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 OIRQ3nKEc7J6Wldm9:;4Q1
!s85 0
!s108 1703165555.427000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v|
!s101 -O0
vriscv_cpu_ver3
IUR_dl7525]@><iKTBkLmC3
V6<[GF:[A4jB_z[^nbCeE03
R1
w1703165452
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 JCcfD:TiUPlkbT@CADTRN1
!s85 0
!s108 1703165555.990000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v|
!s101 -O0
vriscv_cpu_ver3_tb
!i10b 1
!s100 MSh4?V?C_0_5CZ6IPEG`e3
IN=Imh1IeZEYPo`66]Pgf@3
V[67>2^eoo?GK3k9E>4j6Y2
R1
w1703045474
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3_tb.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1703165556.159000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3_tb.v|
!s101 -O0
R3
R4
vsign_extend
IoY85fTCQMI1>JJ>dFE]oO2
V<Ja8aziME28mmWDg6za`V2
R1
w1700448361
8D:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend.v
FD:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 hf286WXHHb2ZOh:U9`7]83
!s85 0
!s108 1703165555.613000
!s107 D:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/HDL/project/CE213-RSICV/quartus|D:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend.v|
!s101 -O0
