# Mini-Lab-Project-on-Verilog
This project is all about creating, a generator which generate the power of 3 numbers and send through FiFI to the Memory Controller then Memory. I will use the AXI-STREAM interface
