{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574070437157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574070437157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 18:47:17 2019 " "Processing started: Mon Nov 18 18:47:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574070437157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574070437157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574070437157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574070437704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project08.v 10 10 " "Found 10 design units, including 10 entities, in source file project08.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "2 fnd_dec " "Found entity 2: fnd_dec" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "3 double_fig_sep " "Found entity 3: double_fig_sep" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_disp " "Found entity 4: led_disp" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "5 hms_cnt " "Found entity 5: hms_cnt" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "7 controller " "Found entity 7: controller" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "8 minsec " "Found entity 8: minsec" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "9 buzz " "Found entity 9: buzz" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""} { "Info" "ISGN_ENTITY_NAME" "10 top " "Found entity 10: top" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070437766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574070437829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_u_controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller_u_controller\"" {  } { { "project08.v" "controller_u_controller" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco controller:controller_u_controller\|nco:u0_nco " "Elaborating entity \"nco\" for hierarchy \"controller:controller_u_controller\|nco:u0_nco\"" {  } { { "project08.v" "u0_nco" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce controller:controller_u_controller\|debounce:u0_debounce " "Elaborating entity \"debounce\" for hierarchy \"controller:controller_u_controller\|debounce:u0_debounce\"" {  } { { "project08.v" "u0_debounce" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minsec minsec:minsec_u_minsec " "Elaborating entity \"minsec\" for hierarchy \"minsec:minsec_u_minsec\"" {  } { { "project08.v" "minsec_u_minsec" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437844 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project08.v(498) " "Verilog HDL Case Statement warning at project08.v(498): incomplete case statement has no default case item" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec project08.v(498) " "Verilog HDL Always Construct warning at project08.v(498): inferring latch(es) for variable \"o_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min project08.v(498) " "Verilog HDL Always Construct warning at project08.v(498): inferring latch(es) for variable \"o_min\", which holds its previous value in one or more paths through the always construct" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[0\] project08.v(498) " "Inferred latch for \"o_min\[0\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[1\] project08.v(498) " "Inferred latch for \"o_min\[1\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[2\] project08.v(498) " "Inferred latch for \"o_min\[2\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[3\] project08.v(498) " "Inferred latch for \"o_min\[3\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[4\] project08.v(498) " "Inferred latch for \"o_min\[4\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min\[5\] project08.v(498) " "Inferred latch for \"o_min\[5\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[0\] project08.v(498) " "Inferred latch for \"o_sec\[0\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[1\] project08.v(498) " "Inferred latch for \"o_sec\[1\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[2\] project08.v(498) " "Inferred latch for \"o_sec\[2\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[3\] project08.v(498) " "Inferred latch for \"o_sec\[3\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[4\] project08.v(498) " "Inferred latch for \"o_sec\[4\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec\[5\] project08.v(498) " "Inferred latch for \"o_sec\[5\]\" at project08.v(498)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437844 "|top|minsec:minsec_u_minsec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_cnt minsec:minsec_u_minsec\|hms_cnt:u_hms_cnt_sec " "Elaborating entity \"hms_cnt\" for hierarchy \"minsec:minsec_u_minsec\|hms_cnt:u_hms_cnt_sec\"" {  } { { "project08.v" "u_hms_cnt_sec" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_fig_sep double_fig_sep:double_fig_sep_u0_dfs " "Elaborating entity \"double_fig_sep\" for hierarchy \"double_fig_sep:double_fig_sep_u0_dfs\"" {  } { { "project08.v" "double_fig_sep_u0_dfs" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project08.v(96) " "Verilog HDL assignment warning at project08.v(96): truncated value with size 32 to match size of target (4)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574070437844 "|top|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project08.v(97) " "Verilog HDL assignment warning at project08.v(97): truncated value with size 32 to match size of target (4)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574070437844 "|top|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_dec fnd_dec:fnd_dec_u0_fnd_dec " "Elaborating entity \"fnd_dec\" for hierarchy \"fnd_dec:fnd_dec_u0_fnd_dec\"" {  } { { "project08.v" "fnd_dec_u0_fnd_dec" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp_u_led_disp " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp_u_led_disp\"" {  } { { "project08.v" "led_disp_u_led_disp" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437860 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(163) " "Verilog HDL Always Construct warning at project08.v(163): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(164) " "Verilog HDL Always Construct warning at project08.v(164): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(165) " "Verilog HDL Always Construct warning at project08.v(165): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(166) " "Verilog HDL Always Construct warning at project08.v(166): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(167) " "Verilog HDL Always Construct warning at project08.v(167): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp project08.v(168) " "Verilog HDL Always Construct warning at project08.v(168): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(177) " "Verilog HDL Always Construct warning at project08.v(177): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(178) " "Verilog HDL Always Construct warning at project08.v(178): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(179) " "Verilog HDL Always Construct warning at project08.v(179): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(180) " "Verilog HDL Always Construct warning at project08.v(180): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(181) " "Verilog HDL Always Construct warning at project08.v(181): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg project08.v(182) " "Verilog HDL Always Construct warning at project08.v(182): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574070437860 "|top|led_disp:led_disp_u_led_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz buzz:buzz_u_buzz " "Elaborating entity \"buzz\" for hierarchy \"buzz:buzz_u_buzz\"" {  } { { "project08.v" "buzz_u_buzz" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070437860 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project08.v(571) " "Verilog HDL Case Statement warning at project08.v(571): incomplete case statement has no default case item" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nco_num project08.v(571) " "Verilog HDL Always Construct warning at project08.v(571): inferring latch(es) for variable \"nco_num\", which holds its previous value in one or more paths through the always construct" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[0\] project08.v(571) " "Inferred latch for \"nco_num\[0\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[1\] project08.v(571) " "Inferred latch for \"nco_num\[1\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[2\] project08.v(571) " "Inferred latch for \"nco_num\[2\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[3\] project08.v(571) " "Inferred latch for \"nco_num\[3\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[4\] project08.v(571) " "Inferred latch for \"nco_num\[4\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[5\] project08.v(571) " "Inferred latch for \"nco_num\[5\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[6\] project08.v(571) " "Inferred latch for \"nco_num\[6\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[7\] project08.v(571) " "Inferred latch for \"nco_num\[7\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[8\] project08.v(571) " "Inferred latch for \"nco_num\[8\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[9\] project08.v(571) " "Inferred latch for \"nco_num\[9\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[10\] project08.v(571) " "Inferred latch for \"nco_num\[10\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[11\] project08.v(571) " "Inferred latch for \"nco_num\[11\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[12\] project08.v(571) " "Inferred latch for \"nco_num\[12\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[13\] project08.v(571) " "Inferred latch for \"nco_num\[13\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[14\] project08.v(571) " "Inferred latch for \"nco_num\[14\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[15\] project08.v(571) " "Inferred latch for \"nco_num\[15\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[16\] project08.v(571) " "Inferred latch for \"nco_num\[16\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[17\] project08.v(571) " "Inferred latch for \"nco_num\[17\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[18\] project08.v(571) " "Inferred latch for \"nco_num\[18\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[19\] project08.v(571) " "Inferred latch for \"nco_num\[19\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[20\] project08.v(571) " "Inferred latch for \"nco_num\[20\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[21\] project08.v(571) " "Inferred latch for \"nco_num\[21\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[22\] project08.v(571) " "Inferred latch for \"nco_num\[22\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[23\] project08.v(571) " "Inferred latch for \"nco_num\[23\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[24\] project08.v(571) " "Inferred latch for \"nco_num\[24\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[25\] project08.v(571) " "Inferred latch for \"nco_num\[25\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[26\] project08.v(571) " "Inferred latch for \"nco_num\[26\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[27\] project08.v(571) " "Inferred latch for \"nco_num\[27\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[28\] project08.v(571) " "Inferred latch for \"nco_num\[28\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[29\] project08.v(571) " "Inferred latch for \"nco_num\[29\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[30\] project08.v(571) " "Inferred latch for \"nco_num\[30\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nco_num\[31\] project08.v(571) " "Inferred latch for \"nco_num\[31\]\" at project08.v(571)" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574070437860 "|top|buzz:buzz_u_buzz"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_controller\|Mux1 " "Found clock multiplexer controller:controller_u_controller\|Mux1" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 367 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1574070438079 "|top|controller:controller_u_controller|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_controller\|Mux0 " "Found clock multiplexer controller:controller_u_controller\|Mux0" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 367 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1574070438079 "|top|controller:controller_u_controller|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1574070438079 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Mod0\"" {  } { { "project08.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Div0\"" {  } { { "project08.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Mod0\"" {  } { { "project08.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Div0\"" {  } { { "project08.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574070438313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438360 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574070438360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070438641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438641 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574070438641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574070438703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574070438703 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[11\] buzz:buzz_u_buzz\|nco_num\[15\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[11\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[15\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[7\] buzz:buzz_u_buzz\|nco_num\[14\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[7\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[14\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[3\] buzz:buzz_u_buzz\|nco_num\[13\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[3\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[13\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[9\] buzz:buzz_u_buzz\|nco_num\[13\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[9\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[13\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[2\] buzz:buzz_u_buzz\|nco_num\[12\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[2\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[12\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[1\] buzz:buzz_u_buzz\|nco_num\[12\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[1\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[12\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "buzz:buzz_u_buzz\|nco_num\[4\] buzz:buzz_u_buzz\|nco_num\[8\] " "Duplicate LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[4\]\" merged with LATCH primitive \"buzz:buzz_u_buzz\|nco_num\[8\]\"" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[0\] " "Latch minsec:minsec_u_minsec\|o_min\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[1\] " "Latch minsec:minsec_u_minsec\|o_min\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[2\] " "Latch minsec:minsec_u_minsec\|o_min\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[3\] " "Latch minsec:minsec_u_minsec\|o_min\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[0\] " "Latch minsec:minsec_u_minsec\|o_sec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[1\] " "Latch minsec:minsec_u_minsec\|o_sec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[2\] " "Latch minsec:minsec_u_minsec\|o_sec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[3\] " "Latch minsec:minsec_u_minsec\|o_sec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzz:buzz_u_buzz\|nco_num\[15\] " "Latch buzz:buzz_u_buzz\|nco_num\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buzz:buzz_u_buzz\|cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal buzz:buzz_u_buzz\|cnt\[4\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 561 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzz:buzz_u_buzz\|nco_num\[14\] " "Latch buzz:buzz_u_buzz\|nco_num\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buzz:buzz_u_buzz\|cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal buzz:buzz_u_buzz\|cnt\[3\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 561 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzz:buzz_u_buzz\|nco_num\[13\] " "Latch buzz:buzz_u_buzz\|nco_num\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buzz:buzz_u_buzz\|cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal buzz:buzz_u_buzz\|cnt\[3\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 561 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzz:buzz_u_buzz\|nco_num\[12\] " "Latch buzz:buzz_u_buzz\|nco_num\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buzz:buzz_u_buzz\|cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal buzz:buzz_u_buzz\|cnt\[3\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 561 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzz:buzz_u_buzz\|nco_num\[8\] " "Latch buzz:buzz_u_buzz\|nco_num\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buzz:buzz_u_buzz\|cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal buzz:buzz_u_buzz\|cnt\[3\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 561 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 571 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[4\] " "Latch minsec:minsec_u_minsec\|o_min\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_min\[5\] " "Latch minsec:minsec_u_minsec\|o_min\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[4\] " "Latch minsec:minsec_u_minsec\|o_sec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "minsec:minsec_u_minsec\|o_sec\[5\] " "Latch minsec:minsec_u_minsec\|o_sec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_u_controller\|o_mode\[1\]" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 329 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574070438969 ""}  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 498 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574070438969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg_dp GND " "Pin \"o_seg_dp\" is stuck at GND" {  } { { "project08.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/project08/project08.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574070439094 "|top|o_seg_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574070439094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574070439328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574070440219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574070440219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574070440359 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574070440359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "556 " "Implemented 556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574070440359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574070440359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574070440375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 18:47:20 2019 " "Processing ended: Mon Nov 18 18:47:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574070440375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574070440375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574070440375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574070440375 ""}
