Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Aug 20 18:38:49 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file Wrapper_utilization_hierarchical_place.rpt
| Design       : Wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| Wrapper                    |            (top) |       2330 |       2302 |      28 |    0 | 1745 |     15 |      8 |            4 |
|   (Wrapper)                |            (top) |        200 |        184 |      16 |    0 |  499 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2120 |       2120 |       0 |    0 | 1246 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        943 |        943 |       0 |    0 | 1019 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        654 |        654 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        540 |        540 |       0 |    0 |  121 |      0 |      5 |            0 |
|   wrapper                  |          wrapper |         12 |          0 |      12 |    0 |    0 |      0 |      0 |            0 |
|     image                  |        ram_image |         12 |          0 |      12 |    0 |    0 |      0 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


