

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 148 clock pin(s) of sequential element(s)
0 instances converted, 148 sequential instances remain driven by gated/generated clocks

========================================================== Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element                        Drive Element Type                     Fanout     Sample Instance                          
----------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     clock definition on RCOSC_25_50MHZ     3          CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0
====================================================================================================================================================
=============================================================================== Gated/Generated Clocks ================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                            Explanation                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    70         dac_1.SIGMA_ADDER_0.sigma_register[15]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    46         SPI_SLAVE_0.bit_cnt[4]                     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       SPI_SLAVE_0.DOUT_VLD             CFG3                   32         data_receiver_0.data_right[6]              No gated clock conversion method for cell cell:ACG4.SLE
=======================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

