

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'
================================================================
* Date:           Thu Dec 29 13:17:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       38|  0.320 us|  0.380 us|   32|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_154          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_read_p2_fu_161          |read_p2   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_168         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln248_write_p3_fu_179  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP4  |       30|       36|         7|          6|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_2_7 = alloca i32 1"   --->   Operation 11 'alloca' 'this_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_1_13 = alloca i32 1"   --->   Operation 12 'alloca' 'this_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_4_13 = alloca i32 1"   --->   Operation 13 'alloca' 'this_4_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_3_13 = alloca i32 1"   --->   Operation 14 'alloca' 'this_3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 17 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%call_ret36_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %call_ret36"   --->   Operation 18 'read' 'call_ret36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_1_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_12_reload"   --->   Operation 19 'read' 'this_1_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_4_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_12_reload"   --->   Operation 20 'read' 'this_4_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%this_3_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_12_reload"   --->   Operation 21 'read' 'this_3_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_12_reload_read, i8192 %this_3_13"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_12_reload_read, i8192 %this_4_13"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_12_reload_read, i8192 %this_1_13"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %call_ret36_read, i8192 %this_2_7"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc202"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_58 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 28 'load' 'i_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.56ns)   --->   "%icmp_ln243 = icmp_eq  i3 %i_58, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 30 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%i_59 = add i3 %i_58, i3 1" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 32 'add' 'i_59' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %for.inc202.split, void %FUNC_MATMUL_LOOP5.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 33 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln243 = store i3 %i_59, i3 %i" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 34 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.46>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%this_2_7_load = load i8192 %this_2_7"   --->   Operation 57 'load' 'this_2_7_load' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%this_1_13_load = load i8192 %this_1_13"   --->   Operation 58 'load' 'this_1_13_load' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%this_4_13_load = load i8192 %this_4_13"   --->   Operation 59 'load' 'this_4_13_load' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%this_3_13_load = load i8192 %this_3_13"   --->   Operation 60 'load' 'this_3_13_load' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_13_out, i8192 %this_3_13_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_13_out, i8192 %this_4_13_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_13_out, i8192 %this_1_13_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_7_out, i8192 %this_2_7_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i3 %i_58" [HLS_Final_vitis_src/dpu.cpp:245]   --->   Operation 35 'zext' 'zext_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln245 = add i7 %zext_ln245, i7 82" [HLS_Final_vitis_src/dpu.cpp:245]   --->   Operation 36 'add' 'add_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i7 %add_ln245" [HLS_Final_vitis_src/dpu.cpp:245]   --->   Operation 37 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln245_1" [HLS_Final_vitis_src/dpu.cpp:245]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln243)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 39 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln245_1" [HLS_Final_vitis_src/dpu.cpp:245]   --->   Operation 39 'call' 'call_ret' <Predicate = (!icmp_ln243)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 40 [1/1] (0.85ns)   --->   "%add_ln246 = add i7 %zext_ln245, i7 76" [HLS_Final_vitis_src/dpu.cpp:246]   --->   Operation 40 'add' 'add_ln246' <Predicate = (!icmp_ln243)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i7 %add_ln246" [HLS_Final_vitis_src/dpu.cpp:246]   --->   Operation 41 'zext' 'zext_ln246' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln246" [HLS_Final_vitis_src/dpu.cpp:246]   --->   Operation 42 'call' 'call_ret18' <Predicate = (!icmp_ln243)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%this_4_13_load_1 = load i8192 %this_4_13" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 43 'load' 'this_4_13_load_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%this_3_13_load_1 = load i8192 %this_3_13" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 44 'load' 'this_3_13_load_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln246" [HLS_Final_vitis_src/dpu.cpp:246]   --->   Operation 45 'call' 'call_ret18' <Predicate = (!icmp_ln243)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [2/2] (5.82ns)   --->   "%call_ret19 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret18, i8192 %this_3_13_load_1, i8192 %this_4_13_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 46 'call' 'call_ret19' <Predicate = (!icmp_ln243)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln243 = store i8192 %call_ret18, i8192 %this_2_7" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 47 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 48 [1/2] (6.91ns)   --->   "%call_ret19 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret18, i8192 %this_3_13_load_1, i8192 %this_4_13_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 48 'call' 'call_ret19' <Predicate = (!icmp_ln243)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret19" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 49 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret19" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 50 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln243 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 51 'specloopname' 'specloopname_ln243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.29ns)   --->   "%call_ln248 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret, i8 %zext_ln246" [HLS_Final_vitis_src/dpu.cpp:248]   --->   Operation 52 'call' 'call_ln248' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln243 = store i8192 %this_3_ret, i8192 %this_3_13" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 53 'store' 'store_ln243' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln243 = store i8192 %this_4_ret, i8192 %this_4_13" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 54 'store' 'store_ln243' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln243 = store i8192 %call_ret, i8192 %this_1_13" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 55 'store' 'store_ln243' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc202" [HLS_Final_vitis_src/dpu.cpp:243]   --->   Operation 56 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ call_ret36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ this_3_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_2_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000000]
this_2_7                   (alloca                ) [ 01111100]
this_1_13                  (alloca                ) [ 01111111]
this_4_13                  (alloca                ) [ 01111111]
this_3_13                  (alloca                ) [ 01111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
itr_cast_read              (read                  ) [ 00000000]
call_ret36_read            (read                  ) [ 00000000]
this_1_12_reload_read      (read                  ) [ 00000000]
this_4_12_reload_read      (read                  ) [ 00000000]
this_3_12_reload_read      (read                  ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
i_58                       (load                  ) [ 00100000]
specpipeline_ln0           (specpipeline          ) [ 00000000]
icmp_ln243                 (icmp                  ) [ 01111110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
i_59                       (add                   ) [ 00000000]
br_ln243                   (br                    ) [ 00000000]
store_ln243                (store                 ) [ 00000000]
zext_ln245                 (zext                  ) [ 00011000]
add_ln245                  (add                   ) [ 00000000]
zext_ln245_1               (zext                  ) [ 00000000]
call_ret                   (call                  ) [ 01001111]
add_ln246                  (add                   ) [ 00000000]
zext_ln246                 (zext                  ) [ 01000111]
this_4_13_load_1           (load                  ) [ 00000000]
this_3_13_load_1           (load                  ) [ 00000000]
call_ret18                 (call                  ) [ 00000000]
store_ln243                (store                 ) [ 00000000]
call_ret19                 (call                  ) [ 00000000]
this_3_ret                 (extractvalue          ) [ 01000001]
this_4_ret                 (extractvalue          ) [ 01000001]
specloopname_ln243         (specloopname          ) [ 00000000]
call_ln248                 (call                  ) [ 00000000]
store_ln243                (store                 ) [ 00000000]
store_ln243                (store                 ) [ 00000000]
store_ln243                (store                 ) [ 00000000]
br_ln243                   (br                    ) [ 00000000]
this_2_7_load              (load                  ) [ 00000000]
this_1_13_load             (load                  ) [ 00000000]
this_4_13_load             (load                  ) [ 00000000]
this_3_13_load             (load                  ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_12_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_12_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_12_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_12_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_12_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_12_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="call_ret36">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="call_ret36"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_3_13_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_13_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_4_13_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_13_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_1_13_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_13_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_2_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_2_7_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_2_7/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_1_13_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_4_13_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_13/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_3_13_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_13/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="itr_cast_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="call_ret36_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8192" slack="0"/>
<pin id="104" dir="0" index="1" bw="8192" slack="0"/>
<pin id="105" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="call_ret36_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="this_1_12_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8192" slack="0"/>
<pin id="110" dir="0" index="1" bw="8192" slack="0"/>
<pin id="111" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_12_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="this_4_12_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8192" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_12_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="this_3_12_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8192" slack="0"/>
<pin id="122" dir="0" index="1" bw="8192" slack="0"/>
<pin id="123" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_12_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8192" slack="0"/>
<pin id="129" dir="0" index="2" bw="8192" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8192" slack="0"/>
<pin id="136" dir="0" index="2" bw="8192" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8192" slack="0"/>
<pin id="143" dir="0" index="2" bw="8192" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8192" slack="0"/>
<pin id="150" dir="0" index="2" bw="8192" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_p1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8192" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_read_p2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8192" slack="0"/>
<pin id="163" dir="0" index="1" bw="8192" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret18/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_dpu_unit_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16384" slack="0"/>
<pin id="170" dir="0" index="1" bw="8192" slack="2"/>
<pin id="171" dir="0" index="2" bw="8192" slack="0"/>
<pin id="172" dir="0" index="3" bw="8192" slack="0"/>
<pin id="173" dir="0" index="4" bw="8192" slack="0"/>
<pin id="174" dir="0" index="5" bw="1" slack="0"/>
<pin id="175" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret19/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="call_ln248_write_p3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="8192" slack="0"/>
<pin id="182" dir="0" index="2" bw="8192" slack="1"/>
<pin id="183" dir="0" index="3" bw="7" slack="3"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="0"/>
<pin id="189" dir="0" index="1" bw="8192" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8192" slack="0"/>
<pin id="194" dir="0" index="1" bw="8192" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8192" slack="0"/>
<pin id="199" dir="0" index="1" bw="8192" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8192" slack="0"/>
<pin id="204" dir="0" index="1" bw="8192" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_58_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_58/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln243_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_59_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_59/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln243_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln245_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln245_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln245_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln246_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="2"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln246_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="this_4_13_load_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8192" slack="4"/>
<pin id="258" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_13_load_1/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="this_3_13_load_1_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8192" slack="4"/>
<pin id="262" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_13_load_1/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln243_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8192" slack="0"/>
<pin id="266" dir="0" index="1" bw="8192" slack="4"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="this_3_ret_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16384" slack="0"/>
<pin id="271" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="this_4_ret_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16384" slack="0"/>
<pin id="275" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln243_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8192" slack="1"/>
<pin id="279" dir="0" index="1" bw="8192" slack="6"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln243_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8192" slack="1"/>
<pin id="283" dir="0" index="1" bw="8192" slack="6"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln243_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8192" slack="4"/>
<pin id="287" dir="0" index="1" bw="8192" slack="6"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="this_2_7_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8192" slack="0"/>
<pin id="291" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_2_7_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="this_1_13_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8192" slack="0"/>
<pin id="295" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_13_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="this_4_13_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8192" slack="0"/>
<pin id="299" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_13_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="this_3_13_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8192" slack="0"/>
<pin id="303" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_13_load/1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="this_2_7_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8192" slack="0"/>
<pin id="314" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_2_7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="this_1_13_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8192" slack="0"/>
<pin id="321" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_13 "/>
</bind>
</comp>

<comp id="326" class="1005" name="this_4_13_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8192" slack="0"/>
<pin id="328" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="this_3_13_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8192" slack="0"/>
<pin id="336" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_13 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_58_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_58 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln243_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="351" class="1005" name="zext_ln245_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="2"/>
<pin id="353" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln245 "/>
</bind>
</comp>

<comp id="356" class="1005" name="call_ret_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8192" slack="2"/>
<pin id="358" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln246_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln246 "/>
</bind>
</comp>

<comp id="368" class="1005" name="this_3_ret_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8192" slack="1"/>
<pin id="370" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret "/>
</bind>
</comp>

<comp id="374" class="1005" name="this_4_ret_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8192" slack="1"/>
<pin id="376" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="120" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="114" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="108" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="102" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="96" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="268"><net_src comp="161" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="168" pin="6"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="168" pin="6"/><net_sink comp="273" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="308"><net_src comp="76" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="315"><net_src comp="80" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="322"><net_src comp="84" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="329"><net_src comp="88" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="337"><net_src comp="92" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="345"><net_src comp="212" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="350"><net_src comp="215" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="232" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="359"><net_src comp="154" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="365"><net_src comp="251" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="371"><net_src comp="269" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="377"><net_src comp="273" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="281" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {7 }
	Port: this_3_13_out | {1 }
	Port: this_4_13_out | {1 }
	Port: this_1_13_out | {1 }
	Port: this_2_7_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_3_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_4_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_1_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : call_ret36 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_0 | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_58 : 1
		icmp_ln243 : 2
		i_59 : 2
		br_ln243 : 3
		store_ln243 : 3
		this_2_7_load : 1
		this_1_13_load : 1
		this_4_13_load : 1
		this_3_13_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		add_ln245 : 1
		zext_ln245_1 : 2
		call_ret : 3
	State 3
	State 4
		zext_ln246 : 1
		call_ret18 : 2
	State 5
		call_ret19 : 1
		store_ln243 : 1
	State 6
		this_3_ret : 1
		this_4_ret : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         grp_read_p1_fu_154        |    0    |   0.46  |    8    |    9    |
|   call   |         grp_read_p2_fu_161        |    0    |   0.46  |    8    |    9    |
|          |        grp_dpu_unit_fu_168        |   768   |    0    |  57349  |  116350 |
|          |     call_ln248_write_p3_fu_179    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            i_59_fu_221            |    0    |    0    |    0    |    10   |
|    add   |          add_ln245_fu_235         |    0    |    0    |    0    |    14   |
|          |          add_ln246_fu_246         |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln243_fu_215         |    0    |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |      itr_cast_read_read_fu_96     |    0    |    0    |    0    |    0    |
|          |    call_ret36_read_read_fu_102    |    0    |    0    |    0    |    0    |
|   read   | this_1_12_reload_read_read_fu_108 |    0    |    0    |    0    |    0    |
|          | this_4_12_reload_read_read_fu_114 |    0    |    0    |    0    |    0    |
|          | this_3_12_reload_read_read_fu_120 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       write_ln0_write_fu_126      |    0    |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_133      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_140      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_147      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln245_fu_232         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln245_1_fu_241        |    0    |    0    |    0    |    0    |
|          |         zext_ln246_fu_251         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         this_3_ret_fu_269         |    0    |    0    |    0    |    0    |
|          |         this_4_ret_fu_273         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   768   |   0.92  |  57365  |  116414 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| call_ret_reg_356 |  8192  |
|   i_58_reg_342   |    3   |
|     i_reg_305    |    3   |
|icmp_ln243_reg_347|    1   |
| this_1_13_reg_319|  8192  |
| this_2_7_reg_312 |  8192  |
| this_3_13_reg_334|  8192  |
|this_3_ret_reg_368|  8192  |
| this_4_13_reg_326|  8192  |
|this_4_ret_reg_374|  8192  |
|zext_ln245_reg_351|    7   |
|zext_ln246_reg_362|    8   |
+------------------+--------+
|       Total      |  57366 |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_read_p2_fu_161 |  p2  |   2  |   7  |   14   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   14   ||   0.46  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57365 | 116414 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  57366 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    1   | 114731 | 116423 |
+-----------+--------+--------+--------+--------+
