// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2024, Linux Foundation. All rights reserved.
 */
#ifndef _UFS_DUMP_H_
#define _UFS_DUMP_H_

enum {
	LOG_STD_HCI_SFR = 0xFFFFFFF0,
	LOG_VS_HCI_SFR,
	LOG_FMP_SFR,
	LOG_UNIPRO_SFR,
	LOG_PMA_SFR,
	LOG_MCQ_SFR,
	LOG_SQCQ_SFR,
	LOG_CPORT_SFR,
	LOG_INVALID,
};

enum {
	DBG_ATTR_UNIPRO = 0xEFFFFFF0,
	DBG_ATTR_PCS_CMN,
	DBG_ATTR_PCS_TX,
	DBG_ATTR_PCS_RX,
	DBG_ATTR_DIRECT_PCS_TX,
	DBG_ATTR_DIRECT_PCS_RX,
	DBG_ATTR_PCS_START,
	DBG_ATTR_PCS_END,
};

enum {
	DBG_ATTR_CPORT_TX = 0xDFFFFFF0,
	DBG_ATTR_CPORT_RX,
	DBG_ATTR_CPORT_PTR,
	DBG_ATTR_CPORT_UTRL,
	DBG_ATTR_CPORT_UCD,
	DBG_ATTR_CPORT_UTMRL,
	DBG_ATTR_CPORT_REMAP,
	DBG_ATTR_CPORT_END,
};

enum {
	SFR_VAL_H_0_FIRST = 0,
	SFR_VAL_H_0,
	SFR_VAL_NUM,
};

enum {
	ATTR_VAL_H_0_L_0_FIRST = 0,
	ATTR_VAL_H_0_L_1_FIRST,
	ATTR_VAL_H_0_L_0,
	ATTR_VAL_H_0_L_1,
	ATTR_VAL_NUM,
};

struct exynos_ufs_sfr_log {
	const char* name;
	const u32 offset;
	u32 val[SFR_VAL_NUM];
};

struct exynos_ufs_attr_log {
	const u32 mib;
	const u32 offset;
	/* 0: lane0, 1: lane1 */
	u32 val[ATTR_VAL_NUM];
};

struct exynos_ufs_cport_log {
	const u32 mib;
	const char *name;
	const u32 offset;
	const u32 size;
};

static struct exynos_ufs_cport_log ufs_cport_sfr[] = {
	{DBG_ATTR_CPORT_TX,	"TX BUF",	0x0,	0x200},
	{DBG_ATTR_CPORT_RX,	"RX BUF",	0x400,	0x200},
	{DBG_ATTR_CPORT_PTR,	"CPORT LOG PTR",	0x800,	0x100},
	{DBG_ATTR_CPORT_UTRL,	"UTRL",	0x2000,	0x800},
	{DBG_ATTR_CPORT_UCD,	"UCD",	0x4000, 0x800},
	{DBG_ATTR_CPORT_UTMRL,	"UTMRL",	0x6000, 0xc0},
	{DBG_ATTR_CPORT_REMAP,	"REMAP",	0x7000, 0x100},
	{DBG_ATTR_CPORT_END,	"",	0,	0},
};

static struct exynos_ufs_sfr_log ufs_log_sfr[] = {
	{"STD HCI SFR",	LOG_STD_HCI_SFR,	{0} },

	{"AHIT",	0x18,	{0} },
	{"INTERRUPT STATUS",	0x20,	{0} },
	{"INTERRUPT ENABLE",	0x24,	{0} },
	{"CONTROLLER STATUS",	0x30,	{0} },
	{"CONTROLLER ENABLE",	0x34,	{0} },
	{"UFS_PH_UECPA",	0x38,	{0} },
	{"UFS_PH_UECDL",	0x3C,	{0} },
	{"UFS_PH_UECN",		0x40,	{0} },
	{"UFS_PH_UECT",		0x44,	{0} },
	{"UFS_PH_UECDME",	0x48,	{0} },
	{"UTP TRANSF REQ INT AGG CNTRL",	0x4C,	{0} },
	{"UTP TRANSF REQ LIST BASE L",	0x50,	{0} },
	{"UTP TRANSF REQ LIST BASE H",	0x54,	{0} },
	{"UTP TRANSF REQ DOOR BELL",	0x58,	{0} },
	{"UTP TRANSF REQ LIST CLEAR",	0x5C,	{0} },
	{"UTP TRANSF REQ LIST RUN STOP",	0x60,	{0} },
	{"UTP TRANSF REQ LIST CNR",	0x64,	{0} },
	{"UTP TASK REQ LIST BASE L",	0x70,	{0} },
	{"UTP TASK REQ LIST BASE H",	0x74,	{0} },
	{"UTP TASK REQ DOOR BELL",	0x78,	{0} },
	{"UTP TASK REQ LIST CLEAR",	0x7C,	{0} },
	{"UTP TASK REQ LIST RUN STOP",	0x80,	{0} },
	{"UIC COMMAND",	0x90,	{0} },
	{"UIC COMMAND ARG1",	0x94,	{0} },
	{"UIC COMMAND ARG2",	0x98,	{0} },
	{"UIC COMMAND ARG3",	0x9C,	{0} },
	{"MH_IS",	0xd0,	{0} },
	{"MH_IE",	0xd4,	{0} },
	{"DBR_DUPLICATION_INFO",	0xe8,	{0} },
	{"SMU_CDB_INVALID_INFO",	0xec,	{0} },
	{"SMU_UNMAP_INVALID_INFO",	0xf4,	{0} },
	{"CCAP",	0x100,	{0} },
	{"CFG",		0x300,	{0} },
	{"MCQCFG",	0x380,	{0} },

	{"UFS_PH_SQATTR0",	0x400, {0} },
	{"UFS_PH_SQLBA0",	0x404, {0} },
	{"UFS_PH_SQUBA0",	0x408, {0} },
	{"UFS_PH_CQATTR0",	0x420, {0} },
	{"UFS_PH_CQLBA0",	0x424, {0} },
	{"UFS_PH_CQUBA0",	0x428, {0} },
	{"UFS_PH_SQATTR1",	0x440, {0} },
	{"UFS_PH_SQLBA1",	0x444, {0} },
	{"UFS_PH_SQUBA1",	0x448, {0} },
	{"UFS_PH_CQATTR1",	0x460, {0} },
	{"UFS_PH_CQLBA1",	0x464, {0} },
	{"UFS_PH_CQUBA1",	0x468, {0} },
	{"UFS_PH_SQATTR2",	0x480, {0} },
	{"UFS_PH_SQLBA2",	0x484, {0} },
	{"UFS_PH_SQUBA2",	0x488, {0} },
	{"UFS_PH_CQATTR2",	0x4a0, {0} },
	{"UFS_PH_CQLBA2",	0x4a4, {0} },
	{"UFS_PH_CQUBA2",	0x4a8, {0} },
	{"UFS_PH_SQATTR3",	0x4c0, {0} },
	{"UFS_PH_SQLBA3",	0x4c4, {0} },
	{"UFS_PH_SQUBA3",	0x4c8, {0} },
	{"UFS_PH_CQATTR3",	0x4e0, {0} },
	{"UFS_PH_CQLBA3",	0x4e4, {0} },
	{"UFS_PH_CQUBA3",	0x4e8, {0} },
	{"UFS_PH_SQATTR4",	0x500, {0} },
	{"UFS_PH_SQLBA4",	0x504, {0} },
	{"UFS_PH_SQUBA4",	0x508, {0} },
	{"UFS_PH_CQATTR4",	0x520, {0} },
	{"UFS_PH_CQLBA4",	0x524, {0} },
	{"UFS_PH_CQUBA4",	0x528, {0} },
	{"UFS_PH_SQATTR5",	0x540, {0} },
	{"UFS_PH_SQLBA5",	0x544, {0} },
	{"UFS_PH_SQUBA5",	0x548, {0} },
	{"UFS_PH_CQATTR5",	0x560, {0} },
	{"UFS_PH_CQLBA5",	0x564, {0} },
	{"UFS_PH_CQUBA5",	0x568, {0} },
	{"UFS_PH_SQATTR6",	0x580, {0} },
	{"UFS_PH_SQLBA6",	0x584, {0} },
	{"UFS_PH_SQUBA6",	0x588, {0} },
	{"UFS_PH_CQATTR6",	0x5a0, {0} },
	{"UFS_PH_CQLBA6",	0x5a4, {0} },
	{"UFS_PH_CQUBA6",	0x5a8, {0} },
	{"UFS_PH_SQATTR7",	0x5c0, {0} },
	{"UFS_PH_SQLBA7",	0x5c4, {0} },
	{"UFS_PH_SQUBA7",	0x5c8, {0} },
	{"UFS_PH_CQATTR7",	0x5e0, {0} },
	{"UFS_PH_CQLBA7",	0x5e4, {0} },
	{"UFS_PH_CQUBA7",	0x5e8, {0} },

	{"SQCQ SFR",	LOG_SQCQ_SFR,	{0} },

	{"UFS_PH_SQHP0",	0x0000, {0} },
	{"UFS_PH_SQTP0",	0x0004, {0} },
	{"UFS_PH_SQIS0",	0x0020, {0} },
	{"UFS_PH_SQIE0",	0x0024, {0} },
	{"UFS_PH_CQHP0",	0x0040, {0} },
	{"UFS_PH_CQTP0",	0x0044, {0} },
	{"UFS_PH_CQIS0",	0x0060, {0} },
	{"UFS_PH_CQIE0",	0x0064, {0} },
	{"UFS_PH_MCQIACR0",	0x0068, {0} },
	{"UFS_PH_SQHP1",	0x1000, {0} },
	{"UFS_PH_SQTP1",	0x1004, {0} },
	{"UFS_PH_SQIS1",	0x1020, {0} },
	{"UFS_PH_SQIE1",	0x1024, {0} },
	{"UFS_PH_CQHP1",	0x1040, {0} },
	{"UFS_PH_CQTP1",	0x1044, {0} },
	{"UFS_PH_CQIS1",	0x1060, {0} },
	{"UFS_PH_CQIE1",	0x1064, {0} },
	{"UFS_PH_MCQIACR1",	0x1068, {0} },
	{"UFS_PH_SQHP2",	0x2000, {0} },
	{"UFS_PH_SQTP2",	0x2004, {0} },
	{"UFS_PH_SQIS2",	0x2020, {0} },
	{"UFS_PH_SQIE2",	0x2024, {0} },
	{"UFS_PH_CQHP2",	0x2040, {0} },
	{"UFS_PH_CQTP2",	0x2044, {0} },
	{"UFS_PH_CQIS2",	0x2060, {0} },
	{"UFS_PH_CQIE2",	0x2064, {0} },
	{"UFS_PH_MCQIACR2",	0x2068, {0} },
	{"UFS_PH_SQHP3",	0x3000, {0} },
	{"UFS_PH_SQTP3",	0x3004, {0} },
	{"UFS_PH_SQIS3",	0x3020, {0} },
	{"UFS_PH_SQIE3",	0x3024, {0} },
	{"UFS_PH_CQHP3",	0x3040, {0} },
	{"UFS_PH_CQTP3",	0x3044, {0} },
	{"UFS_PH_CQIS3",	0x3060, {0} },
	{"UFS_PH_CQIE3",	0x3064, {0} },
	{"UFS_PH_MCQIACR3",	0x3068, {0} },
	{"UFS_PH_SQHP4",	0x4000, {0} },
	{"UFS_PH_SQTP4",	0x4004, {0} },
	{"UFS_PH_SQIS4",	0x4020, {0} },
	{"UFS_PH_SQIE4",	0x4024, {0} },
	{"UFS_PH_CQHP4",	0x4040, {0} },
	{"UFS_PH_CQTP4",	0x4044, {0} },
	{"UFS_PH_CQIS4",	0x4060, {0} },
	{"UFS_PH_CQIE4",	0x4064, {0} },
	{"UFS_PH_MCQIACR4",	0x4068, {0} },
	{"UFS_PH_SQHP5",	0x5000, {0} },
	{"UFS_PH_SQTP5",	0x5004, {0} },
	{"UFS_PH_SQIS5",	0x5020, {0} },
	{"UFS_PH_SQIE5",	0x5024, {0} },
	{"UFS_PH_CQHP5",	0x5040, {0} },
	{"UFS_PH_CQTP5",	0x5044, {0} },
	{"UFS_PH_CQIS5",	0x5060, {0} },
	{"UFS_PH_CQIE5",	0x5064, {0} },
	{"UFS_PH_MCQIACR5",	0x5068, {0} },
	{"UFS_PH_SQHP6",	0x6000, {0} },
	{"UFS_PH_SQTP6",	0x6004, {0} },
	{"UFS_PH_SQIS6",	0x6020, {0} },
	{"UFS_PH_SQIE6",	0x6024, {0} },
	{"UFS_PH_CQHP6",	0x6040, {0} },
	{"UFS_PH_CQTP6",	0x6044, {0} },
	{"UFS_PH_CQIS6",	0x6060, {0} },
	{"UFS_PH_CQIE6",	0x6064, {0} },
	{"UFS_PH_MCQIACR6",	0x6068, {0} },
	{"UFS_PH_SQHP7",	0x7000, {0} },
	{"UFS_PH_SQTP7",	0x7004, {0} },
	{"UFS_PH_SQIS7",	0x7020, {0} },
	{"UFS_PH_SQIE7",	0x7024, {0} },
	{"UFS_PH_CQHP7",	0x7040, {0} },
	{"UFS_PH_CQTP7",	0x7044, {0} },
	{"UFS_PH_CQIS7",	0x7060, {0} },
	{"UFS_PH_CQIE7",	0x7064, {0} },
	{"UFS_PH_MCQIACR7",	0x7068, {0} },

	{"VS HCI SFR",	LOG_VS_HCI_SFR,	{0} },

	{"TXPRDT ENTRY SIZE",	0x1100,	{0} },
	{"RXPRDT ENTRY SIZE",	0x1104,	{0} },
	{"1US TO CNT VAL",	0x110C,	{0} },
	{"INVALID UPIU CTRL",	0x1110,	{0} },
	{"INVALID UPIU BADDR",	0x1114,	{0} },
	{"INVALID UPIU UBADDR",	0x1118,	{0} },
	{"INVALID UTMR OFFSET ADDR",	0x111C,	{0} },
	{"INVALID UTR OFFSET ADDR",	0x1120,	{0} },
	{"INVALID DIN OFFSET ADDR",	0x1124,	{0} },
	{"UTRL NEXUS TYPE",	0x1140,	{0} },
	{"UTMRL NEXUS TYPE",	0x1144,	{0} },
	{"SW RST",	0x1150,	{0} },
	{"RX UPIU MATCH ERROR CODE",	0x115C,	{0} },
	{"DATA REORDER",	0x1160,	{0} },
	{"AXIDMA RWDATA BURST LEN",	0x116C,	{0} },
	{"WRITE DMA CTRL",	0x1174,	{0} },
	{"V2P1 CTRL",	0x118C,	{0} },
	{"CLKSTOP CTRL",	0x11B0,	{0} },
	{"UFS_PH MISC",	0x11B4,	{0} },
	{"DMA0 MONITOR STATE",	0x11C8,	{0} },
	{"DMA0 MONITOR CNT",	0x11CC,	{0} },
	{"DMA1 MONITOR STATE",	0x11D0,	{0} },
	{"DMA1 MONITOR CNT",	0x11D4,	{0} },
	{"DMA0 DOORBELL DEBUG",	0x11D8,	{0} },
	{"DMA1 DOORBELL DEBUG",	0x11DC,	{0} },

	{"AXI DMA IF CTRL",	0x11F8,	{0} },
	{"UFS ACG DISABLE",	0x11FC,	{0} },
	{"MPHY REFCLK SEL",	0x1208,	{0} },

	{"SMU RD ABORT MATCH INFO",	0x1218,	{0} },
	{"SMU WR ABORT MATCH INFO",	0x121C,	{0} },
	{"INVALID PRDT CTRL",	0x1230,	{0} },

	{"VENDOR_SPECIFIC IS",	0x1330,	{0} },
	{"VENDOR_SPECIFIC IS INFO_IOV",	0x1348,	{0} },
	{"VENDOR_SPECIFIC IS ERR DATA_PATH",	0x1350,	{0} },
	{"VENDOR_SPECIFIC IS ERR AH8",	0x1360,	{0} },
	{"VENDOR_SPECIFIC IS INFO AH8",	0x1368,	{0} },
	{"VENDOR_SPECIFIC IS ERR UTP",	0x1370,	{0} },
	{"VENDOR_SPECIFIC IS ERR FMP SMU",	0x1380,	{0} },

	{"UFS_PH_AH8_H8T",	0x1604,	{0} },
	{"UFS_PH_AH8_CLKGATE_CONFIG",	0x1608,	{0} },
	{"UFS_PH_AH8_STATE",	0x160c,	{0} },
	{"UFS_PH_AH8_ERR_CONTROL",	0x1614,	{0} },
	{"UFS_PH_AH8_INT_CONTROL",	0x1618,	{0} },
	{"UFS_PH_AH8_PROC_MPHY",	0x161c,	{0} },
	{"UFS_PH_AH8_PROC_CONFIG",	0x1620,	{0} },
	{"UFS_PH_AH8_TIMEOUT",	0x1624,	{0} },
	{"UFS_PH_AH8_PRE",	0x1628,	{0} },
	{"UFS_CLKDIV",	0x1810,	{0} },

	{"CPORT SFR",	LOG_CPORT_SFR,	{0} },

	{"UFS_DBG_ERR_INFO_AXI0_AR", 0x8000, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AR_UPPER", 0x8004, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AW", 0x8008, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AW_UPPER", 0x800C, {0} },
	{"UFS_DBG_ERR_INFO_AXI1_AR", 0x8010, {0} },
	{"UFS_DBG_ERR_INFO_AXI1_AR_UPPER", 0x8014, {0} },

	{"FMP SFR",	LOG_FMP_SFR,	{0} },

	{"UFSPRCTRL",	0x0000,	{0} },
	{"UFSPRSTAT0",	0x0008,	{0} },
	{"UFSPRSTAT1",	0x000C,	{0} },
	{"UFSPRSECURITY0",	0x0010,	{0} },
	{"UFSPRSECURITY2",	0x0018,	{0} },
	{"UFSPRVERSION",	0x001C,	{0} },
	{"UFSPWCTRL",	0x0100,	{0} },
	{"UFSPWSTAT0",	0x0108,	{0} },
	{"UFSPWSTAT1",	0x010C,	{0} },
	{"UFSPSBEGIN0",	0x2000,	{0} },
	{"UFSPSEND0",	0x2004,	{0} },
	{"UFSPSLUN0",	0x2008,	{0} },
	{"UFSPSCTRL0",	0x200C,	{0} },
	{"UFSPSBEGIN1",	0x2010,	{0} },
	{"UFSPSEND1",	0x2014,	{0} },
	{"UFSPSLUN1",	0x2018,	{0} },
	{"UFSPSCTRL1",	0x201C,	{0} },
	{"UFSPSBEGIN2",	0x2020,	{0} },
	{"UFSPSEND2",	0x2024,	{0} },
	{"UFSPSLUN2",	0x2028,	{0} },
	{"UFSPSCTRL2",	0x202C,	{0} },
	{"UFSPSBEGIN3",	0x2030,	{0} },
	{"UFSPSEND3",	0x2034,	{0} },
	{"UFSPSLUN3",	0x2038,	{0} },
	{"UFSPSCTRL3",	0x203C,	{0} },
	{"UFSPSBEGIN4",	0x2040,	{0} },
	{"UFSPSEND4",	0x2044,	{0} },
	{"UFSPSLUN4",	0x2048,	{0} },
	{"UFSPSCTRL4",	0x204C,	{0} },
	{"UFSPSBEGIN5",	0x2050,	{0} },
	{"UFSPSEND5",	0x2054,	{0} },
	{"UFSPSLUN5",	0x2058,	{0} },
	{"UFSPSCTRL5",	0x205C,	{0} },
	{"UFSPSBEGIN6",	0x2060,	{0} },
	{"UFSPSEND6",	0x2064,	{0} },
	{"UFSPSLUN6",	0x2068,	{0} },
	{"UFSPSCTRL6",	0x206C,	{0} },
	{"UFSPSBEGIN7",	0x2070,	{0} },
	{"UFSPSEND7",	0x2074,	{0} },
	{"UFSPSLUN7",	0x2078,	{0} },
	{"UFSPSCTRL7",	0x207C,	{0} },

	{"UNIPRO SFR",	LOG_UNIPRO_SFR,	{0} },

	{"DME_RESET_RATE_MODE_LEVEL",		(0x7824),	{0} },
	{"DME_LINKSTARTUP_CNF_RESULT",		(0x7854),	{0} },
	{"DME_HIBERNATE_ENTER_CNF_RESULT",		(0x7864),	{0} },
	{"DME_HIBERNATE_ENTER_IND_RESULT",		(0x7868),	{0} },
	{"DME_HIBERNATE_EXIT_CNF_RESULT",		(0x7874),	{0} },
	{"DME_HIBERNATE_EXIT_IND_RESULT",		(0x7878),	{0} },
	{"DME_POWERMODE_IND_RESULT",		(0x78EC),	{0} },
	{"DME_CLKDIV_VAL",		(0x7A4C),	{0} },
	{"DME_INTR_STATUS_LSB",		(0x7B00),	{0} },
	{"DME_INTR_STATUS_MSB",		(0x7B04),	{0} },
	{"DME_INTR_ERROR_CODE",		(0x7B20),	{0} },
	{"DME_DBG_OPTION_SUITE",		(0x7C00),	{0} },
	{"DME_DBG_CLK_PERIOD",		(0x7C04),	{0} },
	{"DME_DBG_CTRL_FSM",		(0x7D00),	{0} },
	{"DME_DBG_FLAG_STATUS",		(0x7D14),	{0} },
	{"DME_DBG_LINKCFG_FSM",		(0x7D18),	{0} },
	{"DME_DBG_ERROR_HISTORY_COUNTER",		(0x7E10),	{0} },
	{"DME_DBG_ERROR_HISTORY_POINTER",		(0x7E14),	{0} },
	{"DME_DBG_ERROR_HISTORY_0",		(0x7E20),	{0} },
	{"DME_DBG_ERROR_HISTORY_1",		(0x7E24),	{0} },
	{"DME_DBG_ERROR_HISTORY_2",		(0x7E28),	{0} },
	{"DME_DBG_ERROR_HISTORY_3",		(0x7E2C),	{0} },
	{"DME_DBG_ERROR_HISTORY_4",		(0x7E30),	{0} },
	{"DME_DBG_ERROR_HISTORY_5",		(0x7E34),	{0} },
	{"DME_DBG_ERROR_HISTORY_6",		(0x7E38),	{0} },
	{"DME_DBG_ERROR_HISTORY_7",		(0x7E3C),	{0} },

	{"PMA SFR",	LOG_PMA_SFR,	{0} },

	{"cmn_reg01B",	(0x006C),	{0} },
	{"cmn_reg380",	(0x0E00),	{0} },
	{"cmn_reg381",	(0x0E04),	{0} },
	{"cmn_reg382",	(0x0E08),	{0} },
	{"cmn_reg383",	(0x0E0C),	{0} },
	{"cmn_reg384",	(0x0E10),	{0} },
	{"cmn_reg385",	(0x0E14),	{0} },
	{"cmn_reg388",	(0x0E20),	{0} },
	{"cmn_reg389",	(0x0E24),	{0} },
	{"trsv_reg015", (0x1054),       {0} },
	{"trsv_reg051", (0x1144),       {0} },
	{"trsv_reg0D2", (0x1348),       {0} },
	{"trsv_reg0D3", (0x134C),       {0} },
	{"trsv_reg0DC", (0x1370),       {0} },
	{"trsv_reg0E4", (0x1390),       {0} },
	{"trsv_reg0E5", (0x1394),       {0} },
	{"trsv_reg0F4", (0x13D0),       {0} },
	{"trsv_reg0F5", (0x13D4),       {0} },
	{"trsv_reg11A", (0x1468),       {0} },
	{"trsv_reg11B", (0x146C),       {0} },
	{"trsv_reg120", (0x1480),       {0} },
	{"trsv_reg121", (0x1484),       {0} },
	{"trsv_reg124", (0x1490),       {0} },
	{"trsv_reg125", (0x1494),       {0} },
	{"trsv_reg126", (0x1498),       {0} },
	{"trsv_reg127", (0x149C),       {0} },
	{"trsv_reg12C", (0x14B0),       {0} },
	{"trsv_reg12D", (0x14B4),       {0} },
	{"trsv_reg130", (0x14C0),       {0} },
	{"trsv_reg131", (0x14C4),       {0} },
	{"trsv_reg163", (0x158C),       {0} },
	{"trsv_reg380",	(0x1E00),	{0} },
	{"trsv_reg381",	(0x1E04),	{0} },
	{"trsv_reg382",	(0x1E08),	{0} },
	{"trsv_reg384",	(0x1E10),	{0} },
	{"trsv_reg385",	(0x1E14),	{0} },
	{"trsv_reg393",	(0x1E4C),	{0} },
	{"trsv_reg394",	(0x1E50),	{0} },
	{"trsv_reg395",	(0x1E54),	{0} },
	{"trsv_reg396",	(0x1E58),	{0} },
	{"trsv_reg3A0",	(0x1E80),	{0} },
	{"trsv_reg3A1",	(0x1E84),	{0} },
	{"trsv_reg3A3",	(0x1E8C),	{0} },
	{"trsv_reg3BC",	(0x1EF0),	{0} },
	{"trsv_reg3BD",	(0x1EF4),	{0} },
	{"trsv_reg3BE",	(0x1EF8),	{0} },
	{"trsv_reg3BF",	(0x1EFC),	{0} },
	{"trsv_reg3C0",	(0x1F00),	{0} },
	{"trsv_reg3C1",	(0x1F04),	{0} },
	{"trsv_reg3C3",	(0x1F0C),	{0} },
	{"trsv_reg3C4",	(0x1F10),	{0} },
	{"trsv_reg3C5",	(0x1F14),	{0} },
	{"trsv_reg3C6",	(0x1F18),	{0} },
	{"trsv_reg3C7",	(0x1F1C),	{0} },
	{"trsv_reg3C8",	(0x1F20),	{0} },
	{"trsv_reg3C9",	(0x1F24),	{0} },
	{"trsv_reg3CA",	(0x1F28),	{0} },
	{"trsv_reg3CB",	(0x1F2C),	{0} },
	{"trsv_reg3CC",	(0x1F30),	{0} },
	{"trsv_reg3CD",	(0x1F34),	{0} },
	{"trsv_reg3CE",	(0x1F38),	{0} },
	{"trsv_reg3CF",	(0x1F3C),	{0} },
	{"trsv_reg3D0",	(0x1F40),	{0} },
	{"trsv_reg3D1",	(0x1F44),	{0} },
	{"trsv_reg3D2",	(0x1F48),	{0} },
	{"trsv_reg3D3",	(0x1F4C),	{0} },
	{"trsv_reg3D7",	(0x1F5C),	{0} },

	{"trsv_reg415", (0x2054),	{0} },
	{"trsv_reg451", (0x2144),	{0} },
	{"trsv_reg4D2", (0x2348),	{0} },
	{"trsv_reg4D3", (0x234C),	{0} },
	{"trsv_reg4DC", (0x2370),	{0} },
	{"trsv_reg4E4", (0x2390),	{0} },
	{"trsv_reg4E5", (0x2394),	{0} },
	{"trsv_reg4F4", (0x23D0),	{0} },
	{"trsv_reg4F5", (0x23D4),	{0} },
	{"trsv_reg51A", (0x2468),	{0} },
	{"trsv_reg51B", (0x246C),	{0} },
	{"trsv_reg520", (0x2480),	{0} },
	{"trsv_reg521", (0x2484),	{0} },
	{"trsv_reg524", (0x2490),       {0} },
	{"trsv_reg525", (0x2494),       {0} },
	{"trsv_reg526", (0x2498),       {0} },
	{"trsv_reg527", (0x249C),       {0} },
	{"trsv_reg52C", (0x24B0),       {0} },
	{"trsv_reg52D", (0x24B4),       {0} },
	{"trsv_reg530", (0x24C0),       {0} },
	{"trsv_reg531", (0x24C4),       {0} },
	{"trsv_reg563", (0x258C),       {0} },
	{"trsv_reg780", (0x2E00),	{0} },
	{"trsv_reg781", (0x2E04),	{0} },
	{"trsv_reg782", (0x2E08),	{0} },
	{"trsv_reg784", (0x2E10),	{0} },
	{"trsv_reg785", (0x2E14),	{0} },
	{"trsv_reg793", (0x2E4C),	{0} },
	{"trsv_reg794", (0x2E50),	{0} },
	{"trsv_reg795", (0x2E54),	{0} },
	{"trsv_reg796", (0x2E58),	{0} },
	{"trsv_reg7A0", (0x2E80),	{0} },
	{"trsv_reg7A1", (0x2E84),	{0} },
	{"trsv_reg7A3", (0x2E8C),	{0} },
	{"trsv_reg7BC", (0x2EF0),	{0} },
	{"trsv_reg7BD", (0x2EF4),	{0} },
	{"trsv_reg7BE", (0x2EF8),	{0} },
	{"trsv_reg7BF", (0x2EFC),	{0} },
	{"trsv_reg7C0", (0x2F00),	{0} },
	{"trsv_reg7C1", (0x2F04),	{0} },
	{"trsv_reg7C3", (0x2F0C),	{0} },
	{"trsv_reg7C6", (0x2F18),	{0} },
	{"trsv_reg7C7", (0x2F1C),	{0} },
	{"trsv_reg7C8", (0x2F20),	{0} },
	{"trsv_reg7C9", (0x2F24),	{0} },
	{"trsv_reg7CA", (0x2F28),	{0} },
	{"trsv_reg7CB", (0x2F2C),	{0} },
	{"trsv_reg7CC", (0x2F30),	{0} },
	{"trsv_reg7CD", (0x2F34),	{0} },
	{"trsv_reg7D7", (0x2F5C),	{0} },

	{0, 0,	{0} },
};

static struct exynos_ufs_sfr_log ufs_log_sfr_evt1[] = {
	{"STD HCI SFR",	LOG_STD_HCI_SFR,	{0} },

	{"AHIT",	0x18,	{0} },
	{"INTERRUPT STATUS",	0x20,	{0} },
	{"INTERRUPT ENABLE",	0x24,	{0} },
	{"CONTROLLER STATUS",	0x30,	{0} },
	{"CONTROLLER ENABLE",	0x34,	{0} },
	{"UFS_PH_UECPA",	0x38,	{0} },
	{"UFS_PH_UECDL",	0x3C,	{0} },
	{"UFS_PH_UECN",		0x40,	{0} },
	{"UFS_PH_UECT",		0x44,	{0} },
	{"UFS_PH_UECDME",	0x48,	{0} },
	{"UTP TRANSF REQ INT AGG CNTRL",	0x4C,	{0} },
	{"UTP TRANSF REQ LIST BASE L",	0x50,	{0} },
	{"UTP TRANSF REQ LIST BASE H",	0x54,	{0} },
	{"UTP TRANSF REQ DOOR BELL",	0x58,	{0} },
	{"UTP TRANSF REQ LIST CLEAR",	0x5C,	{0} },
	{"UTP TRANSF REQ LIST RUN STOP",	0x60,	{0} },
	{"UTP TRANSF REQ LIST CNR",	0x64,	{0} },
	{"UTP TASK REQ LIST BASE L",	0x70,	{0} },
	{"UTP TASK REQ LIST BASE H",	0x74,	{0} },
	{"UTP TASK REQ DOOR BELL",	0x78,	{0} },
	{"UTP TASK REQ LIST CLEAR",	0x7C,	{0} },
	{"UTP TASK REQ LIST RUN STOP",	0x80,	{0} },
	{"UIC COMMAND",	0x90,	{0} },
	{"UIC COMMAND ARG1",	0x94,	{0} },
	{"UIC COMMAND ARG2",	0x98,	{0} },
	{"UIC COMMAND ARG3",	0x9C,	{0} },
	{"MH_IS",	0xd0,	{0} },
	{"MH_IE",	0xd4,	{0} },
	{"DBR_DUPLICATION_INFO",	0xe8,	{0} },
	{"SMU_CDB_INVALID_INFO",	0xec,	{0} },
	{"SMU_UNMAP_INVALID_INFO",	0xf4,	{0} },
	{"CCAP",	0x100,	{0} },
	{"CFG",		0x300,	{0} },
	{"MCQCFG",	0x380,	{0} },

	{"UFS_PH_SQATTR0",	0x400, {0} },
	{"UFS_PH_SQLBA0",	0x404, {0} },
	{"UFS_PH_SQUBA0",	0x408, {0} },
	{"UFS_PH_CQATTR0",	0x420, {0} },
	{"UFS_PH_CQLBA0",	0x424, {0} },
	{"UFS_PH_CQUBA0",	0x428, {0} },
	{"UFS_PH_SQATTR1",	0x440, {0} },
	{"UFS_PH_SQLBA1",	0x444, {0} },
	{"UFS_PH_SQUBA1",	0x448, {0} },
	{"UFS_PH_CQATTR1",	0x460, {0} },
	{"UFS_PH_CQLBA1",	0x464, {0} },
	{"UFS_PH_CQUBA1",	0x468, {0} },
	{"UFS_PH_SQATTR2",	0x480, {0} },
	{"UFS_PH_SQLBA2",	0x484, {0} },
	{"UFS_PH_SQUBA2",	0x488, {0} },
	{"UFS_PH_CQATTR2",	0x4a0, {0} },
	{"UFS_PH_CQLBA2",	0x4a4, {0} },
	{"UFS_PH_CQUBA2",	0x4a8, {0} },
	{"UFS_PH_SQATTR3",	0x4c0, {0} },
	{"UFS_PH_SQLBA3",	0x4c4, {0} },
	{"UFS_PH_SQUBA3",	0x4c8, {0} },
	{"UFS_PH_CQATTR3",	0x4e0, {0} },
	{"UFS_PH_CQLBA3",	0x4e4, {0} },
	{"UFS_PH_CQUBA3",	0x4e8, {0} },
	{"UFS_PH_SQATTR4",	0x500, {0} },
	{"UFS_PH_SQLBA4",	0x504, {0} },
	{"UFS_PH_SQUBA4",	0x508, {0} },
	{"UFS_PH_CQATTR4",	0x520, {0} },
	{"UFS_PH_CQLBA4",	0x524, {0} },
	{"UFS_PH_CQUBA4",	0x528, {0} },
	{"UFS_PH_SQATTR5",	0x540, {0} },
	{"UFS_PH_SQLBA5",	0x544, {0} },
	{"UFS_PH_SQUBA5",	0x548, {0} },
	{"UFS_PH_CQATTR5",	0x560, {0} },
	{"UFS_PH_CQLBA5",	0x564, {0} },
	{"UFS_PH_CQUBA5",	0x568, {0} },
	{"UFS_PH_SQATTR6",	0x580, {0} },
	{"UFS_PH_SQLBA6",	0x584, {0} },
	{"UFS_PH_SQUBA6",	0x588, {0} },
	{"UFS_PH_CQATTR6",	0x5a0, {0} },
	{"UFS_PH_CQLBA6",	0x5a4, {0} },
	{"UFS_PH_CQUBA6",	0x5a8, {0} },
	{"UFS_PH_SQATTR7",	0x5c0, {0} },
	{"UFS_PH_SQLBA7",	0x5c4, {0} },
	{"UFS_PH_SQUBA7",	0x5c8, {0} },
	{"UFS_PH_CQATTR7",	0x5e0, {0} },
	{"UFS_PH_CQLBA7",	0x5e4, {0} },
	{"UFS_PH_CQUBA7",	0x5e8, {0} },

	{"SQCQ SFR",	LOG_SQCQ_SFR,	{0} },

	{"UFS_PH_SQHP0",	0x0000, {0} },
	{"UFS_PH_SQTP0",	0x0004, {0} },
	{"UFS_PH_SQIS0",	0x0020, {0} },
	{"UFS_PH_SQIE0",	0x0024, {0} },
	{"UFS_PH_CQHP0",	0x0040, {0} },
	{"UFS_PH_CQTP0",	0x0044, {0} },
	{"UFS_PH_CQIS0",	0x0060, {0} },
	{"UFS_PH_CQIE0",	0x0064, {0} },
	{"UFS_PH_MCQIACR0",	0x0068, {0} },
	{"UFS_PH_SQHP1",	0x1000, {0} },
	{"UFS_PH_SQTP1",	0x1004, {0} },
	{"UFS_PH_SQIS1",	0x1020, {0} },
	{"UFS_PH_SQIE1",	0x1024, {0} },
	{"UFS_PH_CQHP1",	0x1040, {0} },
	{"UFS_PH_CQTP1",	0x1044, {0} },
	{"UFS_PH_CQIS1",	0x1060, {0} },
	{"UFS_PH_CQIE1",	0x1064, {0} },
	{"UFS_PH_MCQIACR1",	0x1068, {0} },
	{"UFS_PH_SQHP2",	0x2000, {0} },
	{"UFS_PH_SQTP2",	0x2004, {0} },
	{"UFS_PH_SQIS2",	0x2020, {0} },
	{"UFS_PH_SQIE2",	0x2024, {0} },
	{"UFS_PH_CQHP2",	0x2040, {0} },
	{"UFS_PH_CQTP2",	0x2044, {0} },
	{"UFS_PH_CQIS2",	0x2060, {0} },
	{"UFS_PH_CQIE2",	0x2064, {0} },
	{"UFS_PH_MCQIACR2",	0x2068, {0} },
	{"UFS_PH_SQHP3",	0x3000, {0} },
	{"UFS_PH_SQTP3",	0x3004, {0} },
	{"UFS_PH_SQIS3",	0x3020, {0} },
	{"UFS_PH_SQIE3",	0x3024, {0} },
	{"UFS_PH_CQHP3",	0x3040, {0} },
	{"UFS_PH_CQTP3",	0x3044, {0} },
	{"UFS_PH_CQIS3",	0x3060, {0} },
	{"UFS_PH_CQIE3",	0x3064, {0} },
	{"UFS_PH_MCQIACR3",	0x3068, {0} },
	{"UFS_PH_SQHP4",	0x4000, {0} },
	{"UFS_PH_SQTP4",	0x4004, {0} },
	{"UFS_PH_SQIS4",	0x4020, {0} },
	{"UFS_PH_SQIE4",	0x4024, {0} },
	{"UFS_PH_CQHP4",	0x4040, {0} },
	{"UFS_PH_CQTP4",	0x4044, {0} },
	{"UFS_PH_CQIS4",	0x4060, {0} },
	{"UFS_PH_CQIE4",	0x4064, {0} },
	{"UFS_PH_MCQIACR4",	0x4068, {0} },
	{"UFS_PH_SQHP5",	0x5000, {0} },
	{"UFS_PH_SQTP5",	0x5004, {0} },
	{"UFS_PH_SQIS5",	0x5020, {0} },
	{"UFS_PH_SQIE5",	0x5024, {0} },
	{"UFS_PH_CQHP5",	0x5040, {0} },
	{"UFS_PH_CQTP5",	0x5044, {0} },
	{"UFS_PH_CQIS5",	0x5060, {0} },
	{"UFS_PH_CQIE5",	0x5064, {0} },
	{"UFS_PH_MCQIACR5",	0x5068, {0} },
	{"UFS_PH_SQHP6",	0x6000, {0} },
	{"UFS_PH_SQTP6",	0x6004, {0} },
	{"UFS_PH_SQIS6",	0x6020, {0} },
	{"UFS_PH_SQIE6",	0x6024, {0} },
	{"UFS_PH_CQHP6",	0x6040, {0} },
	{"UFS_PH_CQTP6",	0x6044, {0} },
	{"UFS_PH_CQIS6",	0x6060, {0} },
	{"UFS_PH_CQIE6",	0x6064, {0} },
	{"UFS_PH_MCQIACR6",	0x6068, {0} },
	{"UFS_PH_SQHP7",	0x7000, {0} },
	{"UFS_PH_SQTP7",	0x7004, {0} },
	{"UFS_PH_SQIS7",	0x7020, {0} },
	{"UFS_PH_SQIE7",	0x7024, {0} },
	{"UFS_PH_CQHP7",	0x7040, {0} },
	{"UFS_PH_CQTP7",	0x7044, {0} },
	{"UFS_PH_CQIS7",	0x7060, {0} },
	{"UFS_PH_CQIE7",	0x7064, {0} },
	{"UFS_PH_MCQIACR7",	0x7068, {0} },

	{"VS HCI SFR",	LOG_VS_HCI_SFR,	{0} },

	{"TXPRDT ENTRY SIZE",	0x1100,	{0} },
	{"RXPRDT ENTRY SIZE",	0x1104,	{0} },
	{"1US TO CNT VAL",	0x110C,	{0} },
	{"INVALID UPIU CTRL",	0x1110,	{0} },
	{"INVALID UPIU BADDR",	0x1114,	{0} },
	{"INVALID UPIU UBADDR",	0x1118,	{0} },
	{"INVALID UTMR OFFSET ADDR",	0x111C,	{0} },
	{"INVALID UTR OFFSET ADDR",	0x1120,	{0} },
	{"INVALID DIN OFFSET ADDR",	0x1124,	{0} },
	{"UTRL NEXUS TYPE",	0x1140,	{0} },
	{"UTMRL NEXUS TYPE",	0x1144,	{0} },
	{"SW RST",	0x1150,	{0} },
	{"RX UPIU MATCH ERROR CODE",	0x115C,	{0} },
	{"DATA REORDER",	0x1160,	{0} },
	{"AXIDMA RWDATA BURST LEN",	0x116C,	{0} },
	{"WRITE DMA CTRL",	0x1174,	{0} },
	{"V2P1 CTRL",	0x118C,	{0} },
	{"CLKSTOP CTRL",	0x11B0,	{0} },
	{"UFS_PH MISC",	0x11B4,	{0} },
	{"DMA0 MONITOR STATE",	0x11C8,	{0} },
	{"DMA0 MONITOR CNT",	0x11CC,	{0} },
	{"DMA1 MONITOR STATE",	0x11D0,	{0} },
	{"DMA1 MONITOR CNT",	0x11D4,	{0} },
	{"DMA0 DOORBELL DEBUG",	0x11D8,	{0} },
	{"DMA1 DOORBELL DEBUG",	0x11DC,	{0} },

	{"AXI DMA IF CTRL",	0x11F8,	{0} },
	{"UFS ACG DISABLE",	0x11FC,	{0} },
	{"MPHY REFCLK SEL",	0x1208,	{0} },

	{"SMU RD ABORT MATCH INFO",	0x1218,	{0} },
	{"SMU WR ABORT MATCH INFO",	0x121C,	{0} },
	{"INVALID PRDT CTRL",	0x1230,	{0} },

	{"VENDOR_SPECIFIC IS",	0x1330,	{0} },
	{"VENDOR_SPECIFIC IS INFO_IOV",	0x1348,	{0} },
	{"VENDOR_SPECIFIC IS ERR DATA_PATH",	0x1350,	{0} },
	{"VENDOR_SPECIFIC IS ERR AH8",	0x1360,	{0} },
	{"VENDOR_SPECIFIC IS INFO AH8",	0x1368,	{0} },
	{"VENDOR_SPECIFIC IS ERR UTP",	0x1370,	{0} },
	{"VENDOR_SPECIFIC IS ERR FMP SMU",	0x1380,	{0} },

	{"UFS_PH_AH8_H8T",	0x1604,	{0} },
	{"UFS_PH_AH8_CLKGATE_CONFIG",	0x1608,	{0} },
	{"UFS_PH_AH8_STATE",	0x160c,	{0} },
	{"UFS_PH_AH8_ERR_CONTROL",	0x1614,	{0} },
	{"UFS_PH_AH8_INT_CONTROL",	0x1618,	{0} },
	{"UFS_PH_AH8_PROC_MPHY",	0x161c,	{0} },
	{"UFS_PH_AH8_PROC_CONFIG",	0x1620,	{0} },
	{"UFS_PH_AH8_TIMEOUT",	0x1624,	{0} },
	{"UFS_PH_AH8_PRE",	0x1628,	{0} },
	{"UFS_CLKDIV",	0x1810,	{0} },

	{"CPORT SFR",	LOG_CPORT_SFR,	{0} },

	{"UFS_DBG_ERR_INFO_AXI0_AR", 0x8000, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AR_UPPER", 0x8004, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AW", 0x8008, {0} },
	{"UFS_DBG_ERR_INFO_AXI0_AW_UPPER", 0x800C, {0} },
	{"UFS_DBG_ERR_INFO_AXI1_AR", 0x8010, {0} },
	{"UFS_DBG_ERR_INFO_AXI1_AR_UPPER", 0x8014, {0} },

	{"FMP SFR",	LOG_FMP_SFR,	{0} },

	{"UFSPRCTRL",	0x0000,	{0} },
	{"UFSPRSTAT0",	0x0008,	{0} },
	{"UFSPRSTAT1",	0x000C,	{0} },
	{"UFSPRSECURITY0",	0x0010,	{0} },
	{"UFSPRSECURITY1",	0x0014,	{0} },
	{"UFSPRSECURITY2",	0x0018,	{0} },
	{"UFSPRVERSION",	0x001C,	{0} },
	{"UFSPWCTRL",	0x0100,	{0} },
	{"UFSPWSTAT0",	0x0108,	{0} },
	{"UFSPWSTAT1",	0x010C,	{0} },
	{"UFSPSBEGIN0",	0x2000,	{0} },
	{"UFSPSEND0",	0x2004,	{0} },
	{"UFSPSLUN0",	0x2008,	{0} },
	{"UFSPSCTRL0",	0x200C,	{0} },
	{"UFSPSBEGIN1",	0x2010,	{0} },
	{"UFSPSEND1",	0x2014,	{0} },
	{"UFSPSLUN1",	0x2018,	{0} },
	{"UFSPSCTRL1",	0x201C,	{0} },
	{"UFSPSBEGIN2",	0x2020,	{0} },
	{"UFSPSEND2",	0x2024,	{0} },
	{"UFSPSLUN2",	0x2028,	{0} },
	{"UFSPSCTRL2",	0x202C,	{0} },
	{"UFSPSBEGIN3",	0x2030,	{0} },
	{"UFSPSEND3",	0x2034,	{0} },
	{"UFSPSLUN3",	0x2038,	{0} },
	{"UFSPSCTRL3",	0x203C,	{0} },
	{"UFSPSBEGIN4",	0x2040,	{0} },
	{"UFSPSEND4",	0x2044,	{0} },
	{"UFSPSLUN4",	0x2048,	{0} },
	{"UFSPSCTRL4",	0x204C,	{0} },
	{"UFSPSBEGIN5",	0x2050,	{0} },
	{"UFSPSEND5",	0x2054,	{0} },
	{"UFSPSLUN5",	0x2058,	{0} },
	{"UFSPSCTRL5",	0x205C,	{0} },
	{"UFSPSBEGIN6",	0x2060,	{0} },
	{"UFSPSEND6",	0x2064,	{0} },
	{"UFSPSLUN6",	0x2068,	{0} },
	{"UFSPSCTRL6",	0x206C,	{0} },
	{"UFSPSBEGIN7",	0x2070,	{0} },
	{"UFSPSEND7",	0x2074,	{0} },
	{"UFSPSLUN7",	0x2078,	{0} },
	{"UFSPSCTRL7",	0x207C,	{0} },

	{"UNIPRO SFR",	LOG_UNIPRO_SFR,	{0} },

	{"DME_RESET_RATE_MODE_LEVEL",		(0x7824),	{0} },
	{"DME_LINKSTARTUP_CNF_RESULT",		(0x7854),	{0} },
	{"DME_HIBERNATE_ENTER_CNF_RESULT",		(0x7864),	{0} },
	{"DME_HIBERNATE_ENTER_IND_RESULT",		(0x7868),	{0} },
	{"DME_HIBERNATE_EXIT_CNF_RESULT",		(0x7874),	{0} },
	{"DME_HIBERNATE_EXIT_IND_RESULT",		(0x7878),	{0} },
	{"DME_POWERMODE_IND_RESULT",		(0x78EC),	{0} },
	{"DME_CLKDIV_VAL",		(0x7A4C),	{0} },
	{"DME_INTR_STATUS_LSB",		(0x7B00),	{0} },
	{"DME_INTR_STATUS_MSB",		(0x7B04),	{0} },
	{"DME_INTR_ERROR_CODE",		(0x7B20),	{0} },
	{"DME_DBG_OPTION_SUITE",		(0x7C00),	{0} },
	{"DME_DBG_CLK_PERIOD",		(0x7C04),	{0} },
	{"DME_DBG_CTRL_FSM",		(0x7D00),	{0} },
	{"DME_DBG_FLAG_STATUS",		(0x7D14),	{0} },
	{"DME_DBG_LINKCFG_FSM",		(0x7D18),	{0} },
	{"DME_DBG_ERROR_HISTORY_COUNTER",		(0x7E10),	{0} },
	{"DME_DBG_ERROR_HISTORY_POINTER",		(0x7E14),	{0} },
	{"DME_DBG_ERROR_HISTORY_0",		(0x7E20),	{0} },
	{"DME_DBG_ERROR_HISTORY_1",		(0x7E24),	{0} },
	{"DME_DBG_ERROR_HISTORY_2",		(0x7E28),	{0} },
	{"DME_DBG_ERROR_HISTORY_3",		(0x7E2C),	{0} },
	{"DME_DBG_ERROR_HISTORY_4",		(0x7E30),	{0} },
	{"DME_DBG_ERROR_HISTORY_5",		(0x7E34),	{0} },
	{"DME_DBG_ERROR_HISTORY_6",		(0x7E38),	{0} },
	{"DME_DBG_ERROR_HISTORY_7",		(0x7E3C),	{0} },

	{"PMA SFR",	LOG_PMA_SFR,	{0} },

	{"cmn_reg01B",	(0x006C),	{0} },
	{"cmn_reg380",	(0x0E00),	{0} },
	{"cmn_reg381",	(0x0E04),	{0} },
	{"cmn_reg382",	(0x0E08),	{0} },
	{"cmn_reg383",	(0x0E0C),	{0} },
	{"cmn_reg384",	(0x0E10),	{0} },
	{"cmn_reg385",	(0x0E14),	{0} },
	{"cmn_reg388",	(0x0E20),	{0} },
	{"cmn_reg389",	(0x0E24),	{0} },
	{"trsv_reg015", (0x1054),       {0} },
	{"trsv_reg051", (0x1144),       {0} },
	{"trsv_reg0D2", (0x1348),       {0} },
	{"trsv_reg0D3", (0x134C),       {0} },
	{"trsv_reg0DC", (0x1370),       {0} },
	{"trsv_reg0E4", (0x1390),       {0} },
	{"trsv_reg0E5", (0x1394),       {0} },
	{"trsv_reg0F4", (0x13D0),       {0} },
	{"trsv_reg0F5", (0x13D4),       {0} },
	{"trsv_reg11A", (0x1468),       {0} },
	{"trsv_reg11B", (0x146C),       {0} },
	{"trsv_reg120", (0x1480),       {0} },
	{"trsv_reg121", (0x1484),       {0} },
	{"trsv_reg124", (0x1490),       {0} },
	{"trsv_reg125", (0x1494),       {0} },
	{"trsv_reg126", (0x1498),       {0} },
	{"trsv_reg127", (0x149C),       {0} },
	{"trsv_reg12C", (0x14B0),       {0} },
	{"trsv_reg12D", (0x14B4),       {0} },
	{"trsv_reg130", (0x14C0),       {0} },
	{"trsv_reg131", (0x14C4),       {0} },
	{"trsv_reg163", (0x158C),       {0} },
	{"trsv_reg380",	(0x1E00),	{0} },
	{"trsv_reg381",	(0x1E04),	{0} },
	{"trsv_reg382",	(0x1E08),	{0} },
	{"trsv_reg384",	(0x1E10),	{0} },
	{"trsv_reg385",	(0x1E14),	{0} },
	{"trsv_reg393",	(0x1E4C),	{0} },
	{"trsv_reg394",	(0x1E50),	{0} },
	{"trsv_reg395",	(0x1E54),	{0} },
	{"trsv_reg396",	(0x1E58),	{0} },
	{"trsv_reg3A0",	(0x1E80),	{0} },
	{"trsv_reg3A1",	(0x1E84),	{0} },
	{"trsv_reg3A3",	(0x1E8C),	{0} },
	{"trsv_reg3BC",	(0x1EF0),	{0} },
	{"trsv_reg3BD",	(0x1EF4),	{0} },
	{"trsv_reg3BE",	(0x1EF8),	{0} },
	{"trsv_reg3BF",	(0x1EFC),	{0} },
	{"trsv_reg3C0",	(0x1F00),	{0} },
	{"trsv_reg3C1",	(0x1F04),	{0} },
	{"trsv_reg3C3",	(0x1F0C),	{0} },
	{"trsv_reg3C4",	(0x1F10),	{0} },
	{"trsv_reg3C5",	(0x1F14),	{0} },
	{"trsv_reg3C6",	(0x1F18),	{0} },
	{"trsv_reg3C7",	(0x1F1C),	{0} },
	{"trsv_reg3C8",	(0x1F20),	{0} },
	{"trsv_reg3C9",	(0x1F24),	{0} },
	{"trsv_reg3CA",	(0x1F28),	{0} },
	{"trsv_reg3CB",	(0x1F2C),	{0} },
	{"trsv_reg3CC",	(0x1F30),	{0} },
	{"trsv_reg3CD",	(0x1F34),	{0} },
	{"trsv_reg3CE",	(0x1F38),	{0} },
	{"trsv_reg3CF",	(0x1F3C),	{0} },
	{"trsv_reg3D0",	(0x1F40),	{0} },
	{"trsv_reg3D1",	(0x1F44),	{0} },
	{"trsv_reg3D2",	(0x1F48),	{0} },
	{"trsv_reg3D3",	(0x1F4C),	{0} },
	{"trsv_reg3D7",	(0x1F5C),	{0} },

	{"trsv_reg415", (0x2054),	{0} },
	{"trsv_reg451", (0x2144),	{0} },
	{"trsv_reg4D2", (0x2348),	{0} },
	{"trsv_reg4D3", (0x234C),	{0} },
	{"trsv_reg4DC", (0x2370),	{0} },
	{"trsv_reg4E4", (0x2390),	{0} },
	{"trsv_reg4E5", (0x2394),	{0} },
	{"trsv_reg4F4", (0x23D0),	{0} },
	{"trsv_reg4F5", (0x23D4),	{0} },
	{"trsv_reg51A", (0x2468),	{0} },
	{"trsv_reg51B", (0x246C),	{0} },
	{"trsv_reg520", (0x2480),	{0} },
	{"trsv_reg521", (0x2484),	{0} },
	{"trsv_reg524", (0x2490),       {0} },
	{"trsv_reg525", (0x2494),       {0} },
	{"trsv_reg526", (0x2498),       {0} },
	{"trsv_reg527", (0x249C),       {0} },
	{"trsv_reg52C", (0x24B0),       {0} },
	{"trsv_reg52D", (0x24B4),       {0} },
	{"trsv_reg530", (0x24C0),       {0} },
	{"trsv_reg531", (0x24C4),       {0} },
	{"trsv_reg563", (0x258C),       {0} },
	{"trsv_reg780", (0x2E00),	{0} },
	{"trsv_reg781", (0x2E04),	{0} },
	{"trsv_reg782", (0x2E08),	{0} },
	{"trsv_reg784", (0x2E10),	{0} },
	{"trsv_reg785", (0x2E14),	{0} },
	{"trsv_reg793", (0x2E4C),	{0} },
	{"trsv_reg794", (0x2E50),	{0} },
	{"trsv_reg795", (0x2E54),	{0} },
	{"trsv_reg796", (0x2E58),	{0} },
	{"trsv_reg7A0", (0x2E80),	{0} },
	{"trsv_reg7A1", (0x2E84),	{0} },
	{"trsv_reg7A3", (0x2E8C),	{0} },
	{"trsv_reg7BC", (0x2EF0),	{0} },
	{"trsv_reg7BD", (0x2EF4),	{0} },
	{"trsv_reg7BE", (0x2EF8),	{0} },
	{"trsv_reg7BF", (0x2EFC),	{0} },
	{"trsv_reg7C0", (0x2F00),	{0} },
	{"trsv_reg7C1", (0x2F04),	{0} },
	{"trsv_reg7C3", (0x2F0C),	{0} },
	{"trsv_reg7C6", (0x2F18),	{0} },
	{"trsv_reg7C7", (0x2F1C),	{0} },
	{"trsv_reg7C8", (0x2F20),	{0} },
	{"trsv_reg7C9", (0x2F24),	{0} },
	{"trsv_reg7CA", (0x2F28),	{0} },
	{"trsv_reg7CB", (0x2F2C),	{0} },
	{"trsv_reg7CC", (0x2F30),	{0} },
	{"trsv_reg7CD", (0x2F34),	{0} },
	{"trsv_reg7D7", (0x2F5C),	{0} },

	{0, 0,	{0} },
};

static struct exynos_ufs_attr_log ufs_log_attr[] = {
	{DBG_ATTR_UNIPRO, 0,	{0, 0} },
	/* PA Standard */
	{0x1520,	0x3080,	{0, 0} },
	{0x1540,	0x3100,	{0, 0} },
	{0x1543,	0x310C,	{0, 0} },
	{0x155C,	0x3170,	{0, 0} },
	{0x155D,	0x3174,	{0, 0} },
	{0x155F,	0x317C,	{0, 0} },
	{0x1560,	0x3180,	{0, 0} },
	{0x1561,	0x3184,	{0, 0} },
	{0x1564,	0x3190,	{0, 0} },
	{0x1567,	0x319C,	{0, 0} },
	{0x1568,	0x31A0,	{0, 0} },
	{0x1569,	0x31A4,	{0, 0} },
	{0x156A,	0x31A8,	{0, 0} },
	{0x1571,	0x31C4,	{0, 0} },
	{0x1580,	0x3200,	{0, 0} },
	{0x1581,	0x3204,	{0, 0} },
	{0x1582,	0x3208,	{0, 0} },
	{0x1583,	0x320C,	{0, 0} },
	{0x1584,	0x3210,	{0, 0} },
	{0x1585,	0x3214,	{0, 0} },
	{0x1590,	0x3240,	{0, 0} },
	{0x1591,	0x3244,	{0, 0} },
	{0x15A1,	0x3284,	{0, 0} },
	{0x15A2,	0x3288,	{0, 0} },
	{0x15A3,	0x328C,	{0, 0} },
	{0x15A4,	0x3290,	{0, 0} },
	{0x15A7,	0x329C,	{0, 0} },
	{0x15A8,	0x32A0,	{0, 0} },
	{0x15A9,	0x32A4,	{0, 0} },
	{0x15C0,	0x3300,	{0, 0} },
	{0x15C1,	0x3304,	{0, 0} },
	{0x15D2,	0x3348,	{0, 0} },
	{0x15D3,	0x334C,	{0, 0} },
	{0x15D4,	0x3350,	{0, 0} },
	{0x15D5,	0x3354,	{0, 0} },
	{0x15D8,	0x3360,	{0, 0} },
	{0x15D9,	0x3364,	{0, 0} },
	/* PA Debug */
	{0x9500,	0x3800,	{0, 0} },
	{0x9501,	0x3804,	{0, 0} },
	{0x9502,	0x3808,	{0, 0} },
	{0x9504,	0x3810,	{0, 0} },
	{0x9564,	0x3990,	{0, 0} },
	{0x956A,	0x39A8,	{0, 0} },
	{0x956D,	0x39B4,	{0, 0} },
	{0x956E,	0x39B8,	{0, 0} },
	{0x956F,	0x39BC,	{0, 0} },
	{0x9570,	0x39C0,	{0, 0} },
	{0x9595,	0x3A54,	{0, 0} },
	{0x9596,	0x3A58,	{0, 0} },
	{0x9597,	0x3A5C,	{0, 0} },
	{0x95C0,	0x3B00,	{0, 0} },
	{0x95C1,	0x3B04,	{0, 0} },
	/* DL Standard */
	{0x2047,	0x411C, {0, 0} },
	{0x2067,	0x419C, {0, 0} },
	/* DL Debug */
	{0xA000,	0x4800, {0, 0} },
	{0xA005,	0x4814, {0, 0} },
	{0xA007,	0x481C, {0, 0} },
	{0xA010,	0x4840, {0, 0} },
	{0xA015,	0x4854, {0, 0} },
	{0xA020,	0x4880, {0, 0} },
	{0xA021,	0x4884, {0, 0} },
	{0xA022,	0x4888, {0, 0} },
	{0xA023,	0x488C, {0, 0} },
	{0xA024,	0x4890, {0, 0} },
	{0xA025,	0x4894, {0, 0} },
	{0xA026,	0x4898, {0, 0} },
	{0xA027,	0x489C, {0, 0} },
	{0xA100,	0x4C00, {0, 0} },
	{0xA101,	0x4C04, {0, 0} },
	{0xA102,	0x4C08, {0, 0} },
	{0xA103,	0x4C0C, {0, 0} },
	{0xA114,	0x4C50, {0, 0} },
	{0xA115,	0x4C54, {0, 0} },
	{0xA116,	0x4C58, {0, 0} },
	{0xA120,	0x4C80, {0, 0} },
	{0xA121,	0x4C84, {0, 0} },
	{0xA122,	0x4C88, {0, 0} },
	/* NL Standard */
	/* NL Debug */
	{0xB011,	0x5844,	{0, 0} },
	/* TL Standard */
	{0x4020,	0x6080, {0, 0} },
	/* TL Debug */
	{0xC001,	0x6804,	{0, 0} },
	{0xC024,	0x6890,	{0, 0} },
	{0xC026,	0x6898,	{0, 0} },
	/* TODO: ??? */
	{DBG_ATTR_PCS_START, 0, {0, 0} },
	{0x0001,	0x4184,	{0, 0} },
	{0x0001,	0x5184,	{0, 0} },
	{0x0001,	0x8184,	{0, 0} },
	{0x0001,	0x9184,	{0, 0} },
	{DBG_ATTR_PCS_CMN, 0, {0, 0} },
	{0x0102,	0x0408, {0, 0} },
	{0x0103,	0x040C, {0, 0} },
	{0x02A0,	0x0A80, {0, 0} },
	{0x02A1,	0x0A84, {0, 0} },
	{0x02A3,	0x0A8C, {0, 0} },
	{0x02A4,	0x0A90, {0, 0} },
	{0x02A5,	0x0A94, {0, 0} },
	{0x02A6,	0x0A98, {0, 0} },
	{0x02A7,	0x0A9C, {0, 0} },
	{0x02A8,	0x0AA0, {0, 0} },
	{0x02A9,	0x0AA4, {0, 0} },
	{0x02AA,	0x0AA8, {0, 0} },
	{0x02C4,	0x0B10, {0, 0} },
	{0x02C5,	0x0B14, {0, 0} },
	{0x02C6,	0x0B18, {0, 0} },
	{0x02C7,	0x0B1C, {0, 0} },
	{0x02C8,	0x0B20, {0, 0} },
	{0x02C9,	0x0B24, {0, 0} },
	{0x02D0,	0x0B40, {0, 0} },
	{0x02D1,	0x0B44, {0, 0} },
	{0x02D2,	0x0B48, {0, 0} },
	{0x02D3,	0x0B4C, {0, 0} },
	{0x02D4,	0x0B50, {0, 0} },
	{0x02D5,	0x0B54, {0, 0} },
	{0x02D6,	0x0B58, {0, 0} },
	{0x02D7,	0x0B5C, {0, 0} },
	{0x0320,	0x0C80, {0, 0} },
	{0x0321,	0x0C84, {0, 0} },
	{0x0322,	0x0C88, {0, 0} },
	{0x0323,	0x0C8C, {0, 0} },
	{0x0324,	0x0C90, {0, 0} },
	{0x0325,	0x0C94, {0, 0} },
	{0x032C,	0x0CB0, {0, 0} },
	{0x032D,	0x0CB4, {0, 0} },
	{0x032E,	0x0CB8, {0, 0} },
	{0x032F,	0x0CBC, {0, 0} },
	{0x0334,	0x0CD0, {0, 0} },
	{0x0335,	0x0CD4, {0, 0} },
	{DBG_ATTR_DIRECT_PCS_TX, 0, {0, 0} },
	/* MPHY PCS TX0 */
	{0x0021,	0x4084, {0, 0} },
	{0x0022,	0x4088, {0, 0} },
	{0x0023,	0x408C, {0, 0} },
	{0x0028,	0x40A0, {0, 0} },
	{0x0029,	0x40A4, {0, 0} },
	{0x002A,	0x40A8, {0, 0} },
	{0x002B,	0x40AC, {0, 0} },
	{0x002D,	0x40B4, {0, 0} },
	{0x0033,	0x40CC, {0, 0} },
	{0x0035,	0x40D4, {0, 0} },
	{0x0036,	0x40D8, {0, 0} },
	{0x0038,	0x40E0, {0, 0} },
	{0x0039,	0x40E4, {0, 0} },
	{0x003A,	0x40E8, {0, 0} },
	{0x0041,	0x4104, {0, 0} },
	/* MPHY PCS TX0 internal */
	{0x004F,	0x413C, {0, 0} },
	{0x0148,	0x4520, {0, 0} },
	/* MPHY PCS TX1 */
	{0x0021,	0x5084, {0, 0} },
	{0x0022,	0x5088, {0, 0} },
	{0x0023,	0x508C, {0, 0} },
	{0x0028,	0x50A0, {0, 0} },
	{0x0029,	0x50A4, {0, 0} },
	{0x002A,	0x50A8, {0, 0} },
	{0x002B,	0x50AC, {0, 0} },
	{0x002D,	0x50B4, {0, 0} },
	{0x0033,	0x50CC, {0, 0} },
	{0x0035,	0x50D4, {0, 0} },
	{0x0036,	0x50D8, {0, 0} },
	{0x0038,	0x50E0, {0, 0} },
	{0x0039,	0x50E4, {0, 0} },
	{0x003A,	0x50E8, {0, 0} },
	{0x0041,	0x5104, {0, 0} },
	/* MPHY PCS TX1 internal */
	{0x004F,	0x513C, {0, 0} },
	{0x0148,	0x5520, {0, 0} },
	{DBG_ATTR_DIRECT_PCS_RX, 0, {0, 0} },
	/* MPHY PCS RX0 */
	{0x004F,	0x813C, {0, 0} },
	{0x0071,	0x81C4, {0, 0} },
	{0x008B,	0x822C, {0, 0} },
	{0x008E,	0x8238, {0, 0} },
	{0x0094,	0x8250, {0, 0} },
	{0x0095,	0x8254, {0, 0} },
	{0x009B,	0x826C, {0, 0} },
	{0x00A1,	0x8284, {0, 0} },
	{0x00A2,	0x8288, {0, 0} },
	{0x00A3,	0x828C, {0, 0} },
	{0x00A7,	0x829C, {0, 0} },
	{0x00AA,	0x82A8, {0, 0} },
	{0x00C1,	0x8304, {0, 0} },
	{0x00F6,	0x83D8, {0, 0} },
	{0x00F7,	0x83DC, {0, 0} },
	{0x00F8,	0x83E0, {0, 0} },
	{0x00F9,	0x83E4, {0, 0} },
	{0x00FA,	0x83E8, {0, 0} },
	{0x00FB,	0x83EC, {0, 0} },
	{0x00FC,	0x83F0, {0, 0} },
	/* MPHY PCS RX0 internal */
	{0x0103,	0x840C, {0, 0} },
	{0x0104,	0x8410, {0, 0} },
	{0x0135,	0x84D4, {0, 0} },
	{0x0136,	0x84D8, {0, 0} },
	{0x0221,	0x8884, {0, 0} },
	{0x0222,	0x8888, {0, 0} },
	{0x0267,	0x899C, {0, 0} },
	{0x0268,	0x89A0, {0, 0} },
	{0x0269,	0x89A4, {0, 0} },
	{0x0364,	0x8D90, {0, 0} },
	/* MPHY PCS RX1 */
	{0x004F,	0x913C, {0, 0} },
	{0x0071,	0x91C4, {0, 0} },
	{0x008B,	0x922C, {0, 0} },
	{0x008E,	0x9238, {0, 0} },
	{0x0094,	0x9250, {0, 0} },
	{0x0095,	0x9254, {0, 0} },
	{0x009B,	0x926C, {0, 0} },
	{0x00A1,	0x9284, {0, 0} },
	{0x00A2,	0x9288, {0, 0} },
	{0x00A3,	0x928C, {0, 0} },
	{0x00A7,	0x929C, {0, 0} },
	{0x00AA,	0x92A8, {0, 0} },
	{0x00C1,	0x9304, {0, 0} },
	{0x00F6,	0x93D8, {0, 0} },
	{0x00F7,	0x93DC, {0, 0} },
	{0x00F8,	0x93E0, {0, 0} },
	{0x00F9,	0x93E4, {0, 0} },
	{0x00FA,	0x93E8, {0, 0} },
	{0x00FB,	0x93EC, {0, 0} },
	{0x00FC,	0x93F0, {0, 0} },
	/* MPHY PCS RX1 internal */
	{0x0103,	0x940C, {0, 0} },
	{0x0104,	0x9410, {0, 0} },
	{0x0135,	0x94D4, {0, 0} },
	{0x0136,	0x94D8, {0, 0} },
	{0x0221,	0x9884, {0, 0} },
	{0x0222,	0x9888, {0, 0} },
	{0x0267,	0x999C, {0, 0} },
	{0x0268,	0x99A0, {0, 0} },
	{0x0269,	0x99A4, {0, 0} },
	{0x0364,	0x9D90, {0, 0} },
	/* TODO: ??? */
	{DBG_ATTR_PCS_END, 0,	{0, 0} },
	{0x0000, 0x4184,	{0, 0} },
	{0x0000, 0x5184,	{0, 0} },
	{0x0000, 0x8184,	{0, 0} },
	{0x0000, 0x9184,	{0, 0} },
	{0, 0,	{0, 0} },
};

#endif	/* _UFS_DUMP_H_ */
