--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RSA_preroute.twx RSA_map.ncd -o RSA_preroute.twr RSA.pcf
-ucf Nexys2_1200General.ucf

Design file:              RSA_map.ncd
Physical constraint file: RSA.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
CharacterByte<0>|    4.172(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<1>|    4.172(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<2>|    3.368(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<3>|    2.564(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<4>|    1.760(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<5>|    0.956(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<6>|    0.152(R)|    1.682(R)|Clock_BUFGP       |   0.000|
CharacterByte<7>|    0.152(R)|    1.682(R)|Clock_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Setup/Hold to clock Done
------------+------------+------------+-------------------------+--------+
            |Max Setup to|Max Hold to |                         | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)        | Phase  |
------------+------------+------------+-------------------------+--------+
Load        |    1.238(F)|    0.548(F)|RSAFSM/Next_State_not0001|   0.000|
Start       |    1.238(F)|    0.548(F)|RSAFSM/Next_State_not0001|   0.000|
Verify      |    0.434(F)|    0.548(F)|RSAFSM/Next_State_not0001|   0.000|
------------+------------+------------+-------------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Anodes<0>   |    7.700(R)|Clock_BUFGP       |   0.000|
            |    9.308(F)|Clock_BUFGP       |   0.000|
Anodes<1>   |    7.700(R)|Clock_BUFGP       |   0.000|
            |    9.308(F)|Clock_BUFGP       |   0.000|
Anodes<2>   |    7.700(R)|Clock_BUFGP       |   0.000|
            |    9.308(F)|Clock_BUFGP       |   0.000|
Anodes<3>   |    7.700(R)|Clock_BUFGP       |   0.000|
            |    9.308(F)|Clock_BUFGP       |   0.000|
Cathodes<0> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<1> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<2> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<3> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<4> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<5> |    8.825(R)|Clock_BUFGP       |   0.000|
Cathodes<6> |    8.825(R)|Clock_BUFGP       |   0.000|
Compare_nok |    6.892(R)|Clock_BUFGP       |   0.000|
Compare_ok  |    6.892(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.958|    8.304|         |         |
Done           |         |         |         |    1.137|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Done
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    3.482|    3.486|
Done           |         |         |    1.238|    1.238|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 15 14:51:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 200 MB



